Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 16 11:29:40 2024
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6896)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8936)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6896)
---------------------------
 There are 764 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1201 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8936)
---------------------------------------------------
 There are 8936 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 8982          inf        0.000                      0                 8982           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8982 Endpoints
Min Delay          8982 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.244ns  (logic 8.565ns (22.998%)  route 28.679ns (77.002%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[8]/C
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.210     1.629    U11/inst__0/vga_controller/v_count_reg_n_0_[8]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299     1.928 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.645     2.573    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.180     3.877    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.001 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.182     5.183    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=10, routed)          0.544     5.850    U11/inst__0/vga_display/C[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.974 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     5.974    U11/inst__0/vga_controller/S[0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.554 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.251    11.805    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/ADDRB5
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.107 r  U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/RAMB/O
                         net (fo=1, routed)           0.766    12.873    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2_n_1
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.997 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    12.997    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    13.214 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    13.214    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    13.308 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           1.079    14.387    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.703 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.952    15.655    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.779 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    15.779    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.359 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.832    17.191    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.302    17.493 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    17.493    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.741 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         4.990    22.731    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.306    23.037 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_188/O
                         net (fo=2, routed)           0.825    23.863    U11/inst__0/vga_display/vga_b[0]_INST_0_i_188_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.987 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_90/O
                         net (fo=1, routed)           0.991    24.978    U11/inst__0/vga_display/vga_b[0]_INST_0_i_90_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_31/O
                         net (fo=1, routed)           0.573    25.675    U11/inst__0/vga_display/vga_b[0]_INST_0_i_31_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.799 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.437    26.236    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.360 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.808    27.168    U11/inst__0/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.292 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.414    33.706    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    37.244 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.244    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.100ns  (logic 8.562ns (23.079%)  route 28.537ns (76.921%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[8]/C
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.210     1.629    U11/inst__0/vga_controller/v_count_reg_n_0_[8]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299     1.928 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.645     2.573    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.180     3.877    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.001 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.182     5.183    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=10, routed)          0.544     5.850    U11/inst__0/vga_display/C[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.974 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     5.974    U11/inst__0/vga_controller/S[0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.554 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.251    11.805    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/ADDRB5
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.107 r  U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/RAMB/O
                         net (fo=1, routed)           0.766    12.873    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2_n_1
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.997 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    12.997    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    13.214 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    13.214    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    13.308 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           1.079    14.387    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.703 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.952    15.655    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.779 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    15.779    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.359 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.832    17.191    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.302    17.493 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    17.493    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.741 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         4.990    22.731    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.306    23.037 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_188/O
                         net (fo=2, routed)           0.825    23.863    U11/inst__0/vga_display/vga_b[0]_INST_0_i_188_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.987 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_90/O
                         net (fo=1, routed)           0.991    24.978    U11/inst__0/vga_display/vga_b[0]_INST_0_i_90_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_31/O
                         net (fo=1, routed)           0.573    25.675    U11/inst__0/vga_display/vga_b[0]_INST_0_i_31_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.799 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.437    26.236    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.360 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.808    27.168    U11/inst__0/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.292 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.273    33.564    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    37.100 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.100    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.961ns  (logic 8.574ns (23.198%)  route 28.387ns (76.802%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[8]/C
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.210     1.629    U11/inst__0/vga_controller/v_count_reg_n_0_[8]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299     1.928 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.645     2.573    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.180     3.877    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.001 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.182     5.183    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=10, routed)          0.544     5.850    U11/inst__0/vga_display/C[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.974 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     5.974    U11/inst__0/vga_controller/S[0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.554 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.251    11.805    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/ADDRB5
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.107 r  U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/RAMB/O
                         net (fo=1, routed)           0.766    12.873    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2_n_1
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.997 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    12.997    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    13.214 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    13.214    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    13.308 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           1.079    14.387    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.703 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.952    15.655    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.779 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    15.779    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.359 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.832    17.191    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.302    17.493 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    17.493    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.741 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         4.990    22.731    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.306    23.037 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_188/O
                         net (fo=2, routed)           0.825    23.863    U11/inst__0/vga_display/vga_b[0]_INST_0_i_188_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.987 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_90/O
                         net (fo=1, routed)           0.991    24.978    U11/inst__0/vga_display/vga_b[0]_INST_0_i_90_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_31/O
                         net (fo=1, routed)           0.573    25.675    U11/inst__0/vga_display/vga_b[0]_INST_0_i_31_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.799 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.437    26.236    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.360 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.808    27.168    U11/inst__0/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.292 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          6.122    33.414    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    36.961 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.961    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.809ns  (logic 8.573ns (23.291%)  route 28.236ns (76.709%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[8]/C
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.210     1.629    U11/inst__0/vga_controller/v_count_reg_n_0_[8]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299     1.928 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.645     2.573    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.180     3.877    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.001 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.182     5.183    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=10, routed)          0.544     5.850    U11/inst__0/vga_display/C[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.974 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     5.974    U11/inst__0/vga_controller/S[0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.554 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.251    11.805    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/ADDRB5
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.107 r  U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/RAMB/O
                         net (fo=1, routed)           0.766    12.873    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2_n_1
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.997 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    12.997    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    13.214 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    13.214    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    13.308 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           1.079    14.387    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.703 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.952    15.655    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.779 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    15.779    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.359 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.832    17.191    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.302    17.493 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    17.493    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.741 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         4.990    22.731    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.306    23.037 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_188/O
                         net (fo=2, routed)           0.825    23.863    U11/inst__0/vga_display/vga_b[0]_INST_0_i_188_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.987 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_90/O
                         net (fo=1, routed)           0.991    24.978    U11/inst__0/vga_display/vga_b[0]_INST_0_i_90_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_31/O
                         net (fo=1, routed)           0.573    25.675    U11/inst__0/vga_display/vga_b[0]_INST_0_i_31_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.799 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.437    26.236    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.360 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.808    27.168    U11/inst__0/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.292 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.971    33.263    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    36.809 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    36.809    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/my_DataPath_0/PC/Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.740ns  (logic 8.198ns (22.314%)  route 28.542ns (77.686%))
  Logic Levels:           22  (CARRY4=4 FDCE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE                         0.000     0.000 r  U1/inst/my_DataPath_0/PC/Q_reg[3]/C
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/inst/my_DataPath_0/PC/Q_reg[3]/Q
                         net (fo=30, routed)          1.777     2.255    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.301     2.556 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     3.225    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.349 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         8.091    11.440    U1/inst/my_DataPath_0/Regs/inst/Rs1_addr[2]
    SLICE_X37Y63         MUXF7 (Prop_muxf7_S_O)       0.276    11.716 r  U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0_i_3/O
                         net (fo=1, routed)           1.359    13.075    U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.299    13.374 r  U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0/O
                         net (fo=11, routed)          1.579    14.953    U1/inst/my_DataPath_0/ALU_0/Rs1_data[19]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.124    15.077 r  U1/inst/my_DataPath_0/ALU_0/i__carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    15.077    U1/inst/my_DataPath_0/ALU_0/i__carry__3_i_1__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.478 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.478    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__3_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.592 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.592    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.706    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.019 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__6/O[3]
                         net (fo=1, routed)           0.957    16.976    U1/inst/my_DataPath_0/ALU_0/data6[31]
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.306    17.282 r  U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.904    18.186    U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0_i_1_n_0
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.310 r  U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0/O
                         net (fo=54, routed)          2.887    21.197    U4/addr_bus[31]
    SLICE_X13Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.321 f  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.168    23.490    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.614 f  U4/Cpu_data4bus[1]_INST_0/O
                         net (fo=2, routed)           0.806    24.420    U5/data6[1]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.544 f  U5/Disp_num[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.544    U5/Disp_num[1]_INST_0_i_2_n_0
    SLICE_X29Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    24.789 f  U5/Disp_num[1]_INST_0/O
                         net (fo=1, routed)           0.993    25.782    U6/inst/U2/disp_num[1]
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.298    26.080 f  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000    26.080    U6/inst/U2/XLXI_3_i_2_n_0
    SLICE_X28Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    26.292 f  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          2.246    28.537    U6/inst/U2/hex[1]
    SLICE_X3Y69          LUT4 (Prop_lut4_I2_O)        0.299    28.836 r  U6/inst/U2/XLXI_5/O
                         net (fo=2, routed)           0.808    29.644    U6/inst/U2/XLXN_119
    SLICE_X3Y70          LUT4 (Prop_lut4_I3_O)        0.124    29.768 r  U6/inst/U2/XLXI_29/O
                         net (fo=1, routed)           0.154    29.922    U6/inst/U2/XLXN_211
    SLICE_X3Y70          LUT2 (Prop_lut2_I1_O)        0.124    30.046 r  U6/inst/U2/XLXI_50/O
                         net (fo=1, routed)           3.143    33.190    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    36.740 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.740    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.658ns  (logic 8.573ns (23.388%)  route 28.085ns (76.612%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[8]/C
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.210     1.629    U11/inst__0/vga_controller/v_count_reg_n_0_[8]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299     1.928 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.645     2.573    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.180     3.877    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.001 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.182     5.183    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=10, routed)          0.544     5.850    U11/inst__0/vga_display/C[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.974 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     5.974    U11/inst__0/vga_controller/S[0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.554 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.251    11.805    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/ADDRB5
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.107 r  U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/RAMB/O
                         net (fo=1, routed)           0.766    12.873    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2_n_1
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.997 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    12.997    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    13.214 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    13.214    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    13.308 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           1.079    14.387    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.703 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.952    15.655    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.779 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    15.779    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.359 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.832    17.191    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.302    17.493 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    17.493    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.741 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         4.990    22.731    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.306    23.037 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_188/O
                         net (fo=2, routed)           0.825    23.863    U11/inst__0/vga_display/vga_b[0]_INST_0_i_188_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.987 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_90/O
                         net (fo=1, routed)           0.991    24.978    U11/inst__0/vga_display/vga_b[0]_INST_0_i_90_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_31/O
                         net (fo=1, routed)           0.573    25.675    U11/inst__0/vga_display/vga_b[0]_INST_0_i_31_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.799 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.437    26.236    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.360 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.808    27.168    U11/inst__0/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.292 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.820    33.112    Green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    36.658 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.658    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/my_DataPath_0/PC/Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.611ns  (logic 8.185ns (22.358%)  route 28.425ns (77.642%))
  Logic Levels:           22  (CARRY4=4 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE                         0.000     0.000 r  U1/inst/my_DataPath_0/PC/Q_reg[3]/C
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/inst/my_DataPath_0/PC/Q_reg[3]/Q
                         net (fo=30, routed)          1.777     2.255    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.301     2.556 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     3.225    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.349 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         8.091    11.440    U1/inst/my_DataPath_0/Regs/inst/Rs1_addr[2]
    SLICE_X37Y63         MUXF7 (Prop_muxf7_S_O)       0.276    11.716 r  U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0_i_3/O
                         net (fo=1, routed)           1.359    13.075    U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.299    13.374 r  U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0/O
                         net (fo=11, routed)          1.579    14.953    U1/inst/my_DataPath_0/ALU_0/Rs1_data[19]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.124    15.077 r  U1/inst/my_DataPath_0/ALU_0/i__carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    15.077    U1/inst/my_DataPath_0/ALU_0/i__carry__3_i_1__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.478 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.478    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__3_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.592 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.592    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.706    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.019 f  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__6/O[3]
                         net (fo=1, routed)           0.957    16.976    U1/inst/my_DataPath_0/ALU_0/data6[31]
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.306    17.282 f  U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.904    18.186    U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0_i_1_n_0
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.310 f  U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0/O
                         net (fo=54, routed)          2.887    21.197    U4/addr_bus[31]
    SLICE_X13Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.321 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.168    23.490    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.614 r  U4/Cpu_data4bus[1]_INST_0/O
                         net (fo=2, routed)           0.806    24.420    U5/data6[1]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  U5/Disp_num[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.544    U5/Disp_num[1]_INST_0_i_2_n_0
    SLICE_X29Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    24.789 r  U5/Disp_num[1]_INST_0/O
                         net (fo=1, routed)           0.993    25.782    U6/inst/U2/disp_num[1]
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.298    26.080 r  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000    26.080    U6/inst/U2/XLXI_3_i_2_n_0
    SLICE_X28Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    26.292 r  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          2.217    28.508    U6/inst/U2/hex[1]
    SLICE_X2Y70          LUT4 (Prop_lut4_I1_O)        0.299    28.807 r  U6/inst/U2/XLXI_43/O
                         net (fo=1, routed)           0.689    29.497    U6/inst/U2/XLXN_201
    SLICE_X2Y70          LUT3 (Prop_lut3_I1_O)        0.124    29.621 r  U6/inst/U2/XLXI_46/O
                         net (fo=1, routed)           0.849    30.470    U6/inst/U2/XLXN_214
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.124    30.594 r  U6/inst/U2/XLXI_53/O
                         net (fo=1, routed)           2.480    33.073    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    36.611 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.611    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.505ns  (logic 8.572ns (23.480%)  route 27.934ns (76.520%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[8]/C
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.210     1.629    U11/inst__0/vga_controller/v_count_reg_n_0_[8]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299     1.928 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.645     2.573    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.180     3.877    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.001 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.182     5.183    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=10, routed)          0.544     5.850    U11/inst__0/vga_display/C[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.974 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     5.974    U11/inst__0/vga_controller/S[0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.554 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.251    11.805    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/ADDRB5
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.107 r  U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/RAMB/O
                         net (fo=1, routed)           0.766    12.873    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2_n_1
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.997 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    12.997    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    13.214 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    13.214    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    13.308 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           1.079    14.387    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.703 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.952    15.655    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.779 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    15.779    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.359 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.832    17.191    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.302    17.493 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    17.493    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.741 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         4.990    22.731    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.306    23.037 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_188/O
                         net (fo=2, routed)           0.825    23.863    U11/inst__0/vga_display/vga_b[0]_INST_0_i_188_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.987 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_90/O
                         net (fo=1, routed)           0.991    24.978    U11/inst__0/vga_display/vga_b[0]_INST_0_i_90_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_31/O
                         net (fo=1, routed)           0.573    25.675    U11/inst__0/vga_display/vga_b[0]_INST_0_i_31_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.799 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.437    26.236    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.360 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.808    27.168    U11/inst__0/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.292 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.669    32.961    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    36.505 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.505    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/inst__0/vga_controller/v_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.361ns  (logic 8.579ns (23.592%)  route 27.783ns (76.408%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE                         0.000     0.000 r  U11/inst__0/vga_controller/v_count_reg[8]/C
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U11/inst__0/vga_controller/v_count_reg[8]/Q
                         net (fo=7, routed)           1.210     1.629    U11/inst__0/vga_controller/v_count_reg_n_0_[8]
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299     1.928 r  U11/inst__0/vga_controller/vs_i_2/O
                         net (fo=2, routed)           0.645     2.573    U11/inst__0/vga_controller/vs_i_2_n_0
    SLICE_X33Y83         LUT6 (Prop_lut6_I5_O)        0.124     2.697 f  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5/O
                         net (fo=21, routed)          1.180     3.877    U11/inst__0/vga_controller/vga_b[0]_INST_0_i_5_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I0_O)        0.124     4.001 r  U11/inst__0/vga_controller/vga_b[0]_INST_0_i_1/O
                         net (fo=35, routed)          1.182     5.183    U11/inst__0/vga_controller/h_count_reg[7]_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.124     5.307 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_18/O
                         net (fo=10, routed)          0.544     5.850    U11/inst__0/vga_display/C[1]
    SLICE_X35Y82         LUT4 (Prop_lut4_I0_O)        0.124     5.974 r  U11/inst__0/vga_display/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     5.974    U11/inst__0/vga_controller/S[0]
    SLICE_X35Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.554 r  U11/inst__0/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         5.251    11.805    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/ADDRB5
    SLICE_X30Y66         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302    12.107 r  U11/inst__0/vga_display/display_data_reg_3840_3903_0_2/RAMB/O
                         net (fo=1, routed)           0.766    12.873    U11/inst__0/vga_display/display_data_reg_3840_3903_0_2_n_1
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.124    12.997 r  U11/inst__0/vga_display/text_ascii_carry_i_103/O
                         net (fo=1, routed)           0.000    12.997    U11/inst__0/vga_display/text_ascii_carry_i_103_n_0
    SLICE_X35Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    13.214 r  U11/inst__0/vga_display/text_ascii_carry_i_51/O
                         net (fo=1, routed)           0.000    13.214    U11/inst__0/vga_display/text_ascii_carry_i_51_n_0
    SLICE_X35Y69         MUXF8 (Prop_muxf8_I1_O)      0.094    13.308 r  U11/inst__0/vga_display/text_ascii_carry_i_19/O
                         net (fo=1, routed)           1.079    14.387    U11/inst__0/vga_display/text_ascii_carry_i_19_n_0
    SLICE_X37Y77         LUT6 (Prop_lut6_I0_O)        0.316    14.703 r  U11/inst__0/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.952    15.655    U11/inst__0/vga_display/text_ascii0[1]
    SLICE_X36Y81         LUT2 (Prop_lut2_I0_O)        0.124    15.779 r  U11/inst__0/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000    15.779    U11/inst__0/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.359 r  U11/inst__0/vga_display/text_ascii_carry/O[2]
                         net (fo=2, routed)           0.832    17.191    U11/inst__0/vga_display/font_addr0[2]
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.302    17.493 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_102/O
                         net (fo=1, routed)           0.000    17.493    U11/inst__0/vga_display/vga_b[0]_INST_0_i_102_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    17.741 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_35/O[3]
                         net (fo=410, routed)         4.990    22.731    U11/inst__0/vga_display/vga_b[0]_INST_0_i_37_0[3]
    SLICE_X32Y94         LUT6 (Prop_lut6_I0_O)        0.306    23.037 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_188/O
                         net (fo=2, routed)           0.825    23.863    U11/inst__0/vga_display/vga_b[0]_INST_0_i_188_n_0
    SLICE_X32Y93         LUT6 (Prop_lut6_I0_O)        0.124    23.987 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_90/O
                         net (fo=1, routed)           0.991    24.978    U11/inst__0/vga_display/vga_b[0]_INST_0_i_90_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_31/O
                         net (fo=1, routed)           0.573    25.675    U11/inst__0/vga_display/vga_b[0]_INST_0_i_31_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I1_O)        0.124    25.799 r  U11/inst__0/vga_display/vga_b[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.437    26.236    U11/inst__0/vga_display/vga_b[0]_INST_0_i_10_n_0
    SLICE_X33Y91         LUT6 (Prop_lut6_I0_O)        0.124    26.360 f  U11/inst__0/vga_display/vga_b[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.808    27.168    U11/inst__0/vga_display/vga_b[0]_INST_0_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I2_O)        0.124    27.292 r  U11/inst__0/vga_display/vga_b[0]_INST_0/O
                         net (fo=12, routed)          5.518    32.810    Blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    36.361 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.361    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/inst/my_DataPath_0/PC/Q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.254ns  (logic 8.141ns (22.456%)  route 28.113ns (77.544%))
  Logic Levels:           22  (CARRY4=4 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE                         0.000     0.000 r  U1/inst/my_DataPath_0/PC/Q_reg[3]/C
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/inst/my_DataPath_0/PC/Q_reg[3]/Q
                         net (fo=30, routed)          1.777     2.255    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.301     2.556 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.669     3.225    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT5 (Prop_lut5_I4_O)        0.124     3.349 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[17]_INST_0/O
                         net (fo=132, routed)         8.091    11.440    U1/inst/my_DataPath_0/Regs/inst/Rs1_addr[2]
    SLICE_X37Y63         MUXF7 (Prop_muxf7_S_O)       0.276    11.716 r  U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0_i_3/O
                         net (fo=1, routed)           1.359    13.075    U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0_i_3_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.299    13.374 r  U1/inst/my_DataPath_0/Regs/inst/Rs1_data[19]_INST_0/O
                         net (fo=11, routed)          1.579    14.953    U1/inst/my_DataPath_0/ALU_0/Rs1_data[19]
    SLICE_X43Y59         LUT2 (Prop_lut2_I0_O)        0.124    15.077 r  U1/inst/my_DataPath_0/ALU_0/i__carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    15.077    U1/inst/my_DataPath_0/ALU_0/i__carry__3_i_1__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.478 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.478    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__3_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.592 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.592    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.706 r  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.706    U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__5_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.019 f  U1/inst/my_DataPath_0/ALU_0/res0_inferred__5/i__carry__6/O[3]
                         net (fo=1, routed)           0.957    16.976    U1/inst/my_DataPath_0/ALU_0/data6[31]
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.306    17.282 f  U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.904    18.186    U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0_i_1_n_0
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.124    18.310 f  U1/inst/my_DataPath_0/ALU_0/Addr_out[31]_INST_0/O
                         net (fo=54, routed)          2.887    21.197    U4/addr_bus[31]
    SLICE_X13Y56         LUT5 (Prop_lut5_I3_O)        0.124    21.321 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          2.168    23.490    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.124    23.614 r  U4/Cpu_data4bus[1]_INST_0/O
                         net (fo=2, routed)           0.806    24.420    U5/data6[1]
    SLICE_X29Y60         LUT6 (Prop_lut6_I1_O)        0.124    24.544 r  U5/Disp_num[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    24.544    U5/Disp_num[1]_INST_0_i_2_n_0
    SLICE_X29Y60         MUXF7 (Prop_muxf7_I1_O)      0.245    24.789 r  U5/Disp_num[1]_INST_0/O
                         net (fo=1, routed)           0.993    25.782    U6/inst/U2/disp_num[1]
    SLICE_X28Y61         LUT6 (Prop_lut6_I5_O)        0.298    26.080 r  U6/inst/U2/XLXI_3_i_2/O
                         net (fo=1, routed)           0.000    26.080    U6/inst/U2/XLXI_3_i_2_n_0
    SLICE_X28Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    26.292 r  U6/inst/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.676    27.968    U6/inst/U2/hex[1]
    SLICE_X3Y68          LUT4 (Prop_lut4_I1_O)        0.299    28.267 r  U6/inst/U2/XLXI_23/O
                         net (fo=1, routed)           0.642    28.909    U6/inst/U2/XLXN_111
    SLICE_X3Y68          LUT3 (Prop_lut3_I1_O)        0.124    29.033 r  U6/inst/U2/XLXI_26/O
                         net (fo=1, routed)           0.727    29.760    U6/inst/U2/XLXN_210
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.124    29.884 r  U6/inst/U2/XLXI_49/O
                         net (fo=1, routed)           2.877    32.761    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    36.254 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    36.254    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter1_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[17]/C
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[17]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter1_Lock_reg_n_0_[17]
    SLICE_X5Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.253 r  U10/counter1[16]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/p_1_in[16]
    SLICE_X5Y61          FDCE                                         r  U10/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[24]/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[24]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter1_Lock_reg_n_0_[24]
    SLICE_X5Y63          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  U10/counter1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/p_1_in[24]
    SLICE_X5Y63          FDCE                                         r  U10/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.191ns (75.484%)  route 0.062ns (24.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[27]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[27]/Q
                         net (fo=2, routed)           0.062     0.208    U10/counter1_Lock_reg_n_0_[27]
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  U10/counter1[27]_i_1/O
                         net (fo=1, routed)           0.000     0.253    U10/p_1_in[27]
    SLICE_X5Y64          FDCE                                         r  U10/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.191ns (75.135%)  route 0.063ns (24.865%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[28]/C
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[28]/Q
                         net (fo=2, routed)           0.063     0.209    U10/counter0_Lock_reg_n_0_[28]
    SLICE_X14Y61         LUT6 (Prop_lut6_I0_O)        0.045     0.254 r  U10/counter0[28]_i_1/O
                         net (fo=1, routed)           0.000     0.254    U10/counter0[28]_i_1_n_0
    SLICE_X14Y61         FDCE                                         r  U10/counter0_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.600%)  route 0.065ns (25.400%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[17]/C
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[17]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter1_Lock_reg_n_0_[17]
    SLICE_X5Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter1[17]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/p_1_in[17]
    SLICE_X5Y61          FDCE                                         r  U10/counter1_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[18]/C
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[18]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter0_Lock_reg_n_0_[18]
    SLICE_X12Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter0[17]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter0[17]_i_1_n_0
    SLICE_X12Y58         FDCE                                         r  U10/counter0_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[28]/C
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[28]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter0_Lock_reg_n_0_[28]
    SLICE_X14Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter0[27]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter0[27]_i_1_n_0
    SLICE_X14Y61         FDCE                                         r  U10/counter0_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.191ns (74.282%)  route 0.066ns (25.718%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[5]/C
    SLICE_X4Y58          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter1_Lock_reg[5]/Q
                         net (fo=2, routed)           0.066     0.212    U10/counter1_Lock_reg_n_0_[5]
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.045     0.257 r  U10/counter1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.257    U10/p_1_in[4]
    SLICE_X5Y58          FDCE                                         r  U10/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.191ns (73.677%)  route 0.068ns (26.323%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[12]/C
    SLICE_X13Y57         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[12]/Q
                         net (fo=2, routed)           0.068     0.214    U10/counter0_Lock_reg_n_0_[12]
    SLICE_X12Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.259 r  U10/counter0[12]_i_1/O
                         net (fo=1, routed)           0.000     0.259    U10/counter0[12]_i_1_n_0
    SLICE_X12Y57         FDCE                                         r  U10/counter0_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.212ns (77.882%)  route 0.060ns (22.118%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[27]/C
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  U10/counter2_Lock_reg[27]/Q
                         net (fo=2, routed)           0.060     0.227    U10/counter2_Lock_reg_n_0_[27]
    SLICE_X9Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.272 r  U10/counter2[27]_i_1/O
                         net (fo=1, routed)           0.000     0.272    U10/counter2[27]_i_1_n_0
    SLICE_X9Y62          FDCE                                         r  U10/counter2_reg[27]/D
  -------------------------------------------------------------------    -------------------





