##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for LED_Driver_Gear_ClkInternal
		4.2::Critical Path Report for LED_Driver_LRBWS_ClkInternal
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (LED_Driver_LRBWS_ClkInternal:R vs. LED_Driver_LRBWS_ClkInternal:R)
		5.2::Critical Path Report for (LED_Driver_Gear_ClkInternal:R vs. LED_Driver_Gear_ClkInternal:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                       | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                     | N/A                   | Target: 48.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 48.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 48.00 MHz  | 
Clock: LED_Driver_Gear_ClkInternal   | Frequency: 75.05 MHz  | Target: 0.03 MHz   | 
Clock: LED_Driver_LRBWS_ClkInternal  | Frequency: 78.21 MHz  | Target: 0.15 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                  Capture Clock                 Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------------  ----------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
LED_Driver_Gear_ClkInternal   LED_Driver_Gear_ClkInternal   3.25625e+007     32549175    N/A              N/A         N/A              N/A         N/A              N/A         
LED_Driver_LRBWS_ClkInternal  LED_Driver_LRBWS_ClkInternal  6.52083e+006     6508047     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name     Clock to Out  Clock Name:Phase             
------------  ------------  ---------------------------  
Com(0)_PAD    25012         CyBUS_CLK:R                  
Com(1)_PAD    25061         CyBUS_CLK:R                  
Com(2)_PAD    25093         CyBUS_CLK:R                  
Com(3)_PAD    25029         CyBUS_CLK:R                  
Com(4)_PAD    24660         CyBUS_CLK:R                  
Com_1(0)_PAD  25020         CyBUS_CLK:R                  
Seg(0)_PAD    25415         CyBUS_CLK:R                  
Seg(1)_PAD    25555         CyBUS_CLK:R                  
Seg(10)_PAD   23944         CyBUS_CLK:R                  
Seg(11)_PAD   23008         CyBUS_CLK:R                  
Seg(12)_PAD   23424         CyBUS_CLK:R                  
Seg(13)_PAD   22687         CyBUS_CLK:R                  
Seg(14)_PAD   23247         CyBUS_CLK:R                  
Seg(15)_PAD   24717         CyBUS_CLK:R                  
Seg(16)_PAD   24996         CyBUS_CLK:R                  
Seg(17)_PAD   23313         CyBUS_CLK:R                  
Seg(18)_PAD   22601         CyBUS_CLK:R                  
Seg(19)_PAD   27034         CyBUS_CLK:R                  
Seg(2)_PAD    25128         CyBUS_CLK:R                  
Seg(20)_PAD   25353         CyBUS_CLK:R                  
Seg(21)_PAD   25676         CyBUS_CLK:R                  
Seg(22)_PAD   23797         CyBUS_CLK:R                  
Seg(23)_PAD   22725         CyBUS_CLK:R                  
Seg(3)_PAD    25766         CyBUS_CLK:R                  
Seg(4)_PAD    25390         CyBUS_CLK:R                  
Seg(5)_PAD    23952         CyBUS_CLK:R                  
Seg(6)_PAD    24151         CyBUS_CLK:R                  
Seg(7)_PAD    23085         CyBUS_CLK:R                  
Seg(8)_PAD    25912         CyBUS_CLK:R                  
Seg(9)_PAD    23047         CyBUS_CLK:R                  
Seg_1(0)_PAD  24438         CyBUS_CLK:R                  
Seg_1(1)_PAD  24318         CyBUS_CLK:R                  
Seg_1(2)_PAD  24068         CyBUS_CLK:R                  
Seg_1(3)_PAD  24785         CyBUS_CLK:R                  
Seg_1(4)_PAD  24203         CyBUS_CLK:R                  
Seg_1(5)_PAD  24460         CyBUS_CLK:R                  
Seg_1(6)_PAD  24331         CyBUS_CLK:R                  
Tx_En(0)_PAD  26842         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for LED_Driver_Gear_ClkInternal
*********************************************************
Clock: LED_Driver_Gear_ClkInternal
Frequency: 75.05 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32549175p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32549175  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   3405   4655  32549175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LED_Driver_LRBWS_ClkInternal
**********************************************************
Clock: LED_Driver_LRBWS_ClkInternal
Frequency: 78.21 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508047p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508047  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2867   4117  6508047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (LED_Driver_LRBWS_ClkInternal:R vs. LED_Driver_LRBWS_ClkInternal:R)
*************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508047p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508047  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2867   4117  6508047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (LED_Driver_Gear_ClkInternal:R vs. LED_Driver_Gear_ClkInternal:R)
***********************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32549175p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32549175  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   3405   4655  32549175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:tc\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508047p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:tc\/q                         macrocell11     1250   1250  6508047  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell2   2867   4117  6508047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock
Path slack     : 6508665p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -8670
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6512163

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/q       macrocell14     1250   1250  6508665  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/cs_addr_0  datapathcell2   2249   3499  6508665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6511194p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell2   2220   2220  6511194  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_1  macrocell12     3910   6130  6511194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:tc\/main_1
Capture Clock  : \LED_Driver_LRBWS:tc\/clock_0
Path slack     : 6511199p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6124
-------------------------------------   ---- 
End-of-path arrival time (ps)           6124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell2   2220   2220  6511194  RISE       1
\LED_Driver_LRBWS:tc\/main_1                  macrocell11     3904   6124  6511199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6511221p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell2   2220   2220  6511194  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_1  macrocell13     3882   6102  6511221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6511541p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5782
-------------------------------------   ---- 
End-of-path arrival time (ps)           5782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb       datapathcell2   2220   2220  6511194  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_2  macrocell10     3562   5782  6511541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:tc\/main_0
Capture Clock  : \LED_Driver_LRBWS:tc\/clock_0
Path slack     : 6512041p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0  controlcell4   1210   1210  6512041  RISE       1
\LED_Driver_LRBWS:tc\/main_0                  macrocell11    4073   5283  6512041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:tc\/clock_0                              macrocell11         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6512059p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0   controlcell4   1210   1210  6512041  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_0  macrocell13    4055   5265  6512059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6512060p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0       controlcell4   1210   1210  6512041  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_0  macrocell10    4053   5263  6512060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 6512415p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb    datapathcell2   2220   2220  6511194  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_1  macrocell14     2688   4908  6512415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_LRBWS:Net_856\/main_2
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6512424p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/clock                 datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell2   2220   2220  6511194  RISE       1
\LED_Driver_LRBWS:Net_856\/main_2             macrocell9      2679   4899  6512424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6512635p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0   controlcell4   1210   1210  6512041  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_0  macrocell12    3478   4688  6512635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:initialization\/q
Path End       : \LED_Driver_LRBWS:Net_856\/main_1
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6512716p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4607
-------------------------------------   ---- 
End-of-path arrival time (ps)           4607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:initialization\/q  macrocell10   1250   1250  6512716  RISE       1
\LED_Driver_LRBWS:Net_856\/main_1             macrocell9    3357   4607  6512716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6512984p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q       macrocell12   1250   1250  6512984  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_2  macrocell13   3089   4339  6512984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6512984p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q           macrocell12   1250   1250  6512984  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_3  macrocell10   3089   4339  6512984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_2
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6513118p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/q       macrocell12   1250   1250  6512984  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_2  macrocell12   2955   4205  6513118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_0
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 6513236p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0    controlcell4   1210   1210  6512041  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/main_0  macrocell14    2877   4087  6513236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:cnt_state_0\/clock_0            macrocell14         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_LRBWS:Net_856\/main_0
Capture Clock  : \LED_Driver_LRBWS:Net_856\/clock_0
Path slack     : 6513248p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT    slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:CtlReg\/control_0  controlcell4   1210   1210  6512041  RISE       1
\LED_Driver_LRBWS:Net_856\/main_0             macrocell9     2866   4076  6513248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:Net_856\/clock_0                         macrocell9          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 6513295p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q       macrocell13   1250   1250  6513295  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/main_3  macrocell12   2778   4028  6513295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_1\/clock_0             macrocell12         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_3
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 6513306p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/q       macrocell13   1250   1250  6513295  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/main_3  macrocell13   2768   4018  6513306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:init_cnt_0\/clock_0             macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_LRBWS:bLED_PWM:initialization\/q
Path End       : \LED_Driver_LRBWS:bLED_PWM:initialization\/main_1
Capture Clock  : \LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0
Path slack     : 6513458p

Capture Clock Arrival Time                                                                     0
+ Clock path delay                                                                             0
+ Cycle adjust (LED_Driver_LRBWS_ClkInternal:R#1 vs. LED_Driver_LRBWS_ClkInternal:R#2)   6520833
- Setup time                                                                               -3510
--------------------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver_LRBWS:bLED_PWM:initialization\/q       macrocell10   1250   1250  6512716  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/main_1  macrocell10   2615   3865  6513458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver_LRBWS:bLED_PWM:initialization\/clock_0         macrocell10         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:tc\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32549175p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:tc\/q                         macrocell5      1250   1250  32549175  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_1  datapathcell1   3405   4655  32549175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock
Path slack     : 32550287p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -8670
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32553830

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/q       macrocell8      1250   1250  32550287  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/cs_addr_0  datapathcell1   2293   3543  32550287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32551754p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell1   2220   2220  32551754  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_1  macrocell6      5016   7236  32551754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32551762p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7228
-------------------------------------   ---- 
End-of-path arrival time (ps)           7228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb   datapathcell1   2220   2220  32551754  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_1  macrocell7      5008   7228  32551762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32552691p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6299
-------------------------------------   ---- 
End-of-path arrival time (ps)           6299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0   controlcell1   1210   1210  32552691  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_0  macrocell6     5089   6299  32552691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32552702p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT     slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0   controlcell1   1210   1210  32552691  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_0  macrocell7     5078   6288  32552702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:Net_856\/main_2
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32553559p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell1   2220   2220  32551754  RISE       1
\LED_Driver_Gear:Net_856\/main_2             macrocell3      3211   5431  32553559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:tc\/main_1
Capture Clock  : \LED_Driver_Gear:tc\/clock_0
Path slack     : 32553564p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb  datapathcell1   2220   2220  32551754  RISE       1
\LED_Driver_Gear:tc\/main_1                  macrocell5      3206   5426  32553564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32553571p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb       datapathcell1   2220   2220  32551754  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_2  macrocell4      3199   5419  32553571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb
Path End       : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 32553580p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:PwmDP:u0\/z1_comb    datapathcell1   2220   2220  32551754  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_1  macrocell8      3190   5410  32553580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32554139p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q           macrocell6    1250   1250  32554139  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_3  macrocell4    3601   4851  32554139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:Net_856\/main_0
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32554492p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0  controlcell1   1210   1210  32552691  RISE       1
\LED_Driver_Gear:Net_856\/main_0             macrocell3     3288   4498  32554492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:tc\/main_0
Capture Clock  : \LED_Driver_Gear:tc\/clock_0
Path slack     : 32554500p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0  controlcell1   1210   1210  32552691  RISE       1
\LED_Driver_Gear:tc\/main_0                  macrocell5     3280   4490  32554500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:tc\/clock_0                               macrocell5          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32554505p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0       controlcell1   1210   1210  32552691  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_0  macrocell4     3275   4485  32554505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:CtlReg\/control_0
Path End       : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_0
Capture Clock  : \LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0
Path slack     : 32554514p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:CtlReg\/clock                    controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:CtlReg\/control_0    controlcell1   1210   1210  32552691  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/main_0  macrocell8     3266   4476  32554514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:cnt_state_0\/clock_0             macrocell8          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32555054p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q       macrocell6    1250   1250  32554139  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_2  macrocell7    2686   3936  32555054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_2
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32555065p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/q       macrocell6    1250   1250  32554139  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_2  macrocell6    2675   3925  32555065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:initialization\/q
Path End       : \LED_Driver_Gear:bLED_PWM:initialization\/main_1
Capture Clock  : \LED_Driver_Gear:bLED_PWM:initialization\/clock_0
Path slack     : 32555161p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1

Data path
pin name                                          model name   delay     AT     slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:initialization\/q       macrocell4    1250   1250  32555161  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/main_1  macrocell4    2579   3829  32555161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:initialization\/q
Path End       : \LED_Driver_Gear:Net_856\/main_1
Capture Clock  : \LED_Driver_Gear:Net_856\/clock_0
Path slack     : 32555162p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:initialization\/clock_0          macrocell4          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:initialization\/q  macrocell4    1250   1250  32555161  RISE       1
\LED_Driver_Gear:Net_856\/main_1             macrocell3    2578   3828  32555162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:Net_856\/clock_0                          macrocell3          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0
Path slack     : 32555218p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/q       macrocell7    1250   1250  32555218  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/main_3  macrocell7    2522   3772  32555218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver_Gear:bLED_PWM:init_cnt_0\/q
Path End       : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_3
Capture Clock  : \LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0
Path slack     : 32555222p

Capture Clock Arrival Time                                                                    0
+ Clock path delay                                                                            0
+ Cycle adjust (LED_Driver_Gear_ClkInternal:R#1 vs. LED_Driver_Gear_ClkInternal:R#2)   32562500
- Setup time                                                                              -3510
------------------------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                                         32558990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/clock_0              macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\LED_Driver_Gear:bLED_PWM:init_cnt_0\/q       macrocell7    1250   1250  32555218  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/main_3  macrocell6    2518   3768  32555222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver_Gear:bLED_PWM:init_cnt_1\/clock_0              macrocell6          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

