0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.sim/sim_1/behav/xsim/glbl.v,1618275241,verilog,,,,glbl,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd,1618275242,vhdl,,,,floating_point_mac,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.srcs/sources_1/new/my_pe.v,1618275242,verilog,,C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.srcs/sources_1/new/tb_my_pe.v,,my_pe,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.srcs/sources_1/new/tb_my_pe.v,1618275242,verilog,,,,tb_my_pe,,,,,,,,
