// Seed: 1435978110
module module_0 (
    input  wor  id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  wire id_3,
    output wand id_4
);
  assign id_1 = id_0;
  always @(~id_0 or posedge 1)
    if (id_3) begin
      id_1 = 1'b0;
    end
  assign id_1 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output wand id_2,
    input  wor  id_3,
    input  tri  id_4
);
  wire id_6;
  not (id_2, id_6);
  wire id_7;
  wire id_8;
  module_0(
      id_1, id_2, id_4, id_0, id_2
  );
  wire id_9;
  wire id_10;
endmodule
