Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (lin64) Build 2117270 Tue Jan 30 15:31:13 MST 2018
| Date         : Sun Jan 13 20:54:50 2019
| Host         : soclab-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file zynq_design_wrapper_control_sets_placed.rpt
| Design       : zynq_design_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           45 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              84 |           28 |
| Yes          | No                    | No                     |             326 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             189 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                        |                                                                           Enable Signal                                                                           |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                             |                1 |              2 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                   | zynq_design_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                   | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                3 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                   | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/array_index[3]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                            | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              5 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | zynq_design_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[3][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[10][7]_i_1_n_0                                                                        | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                2 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                             |                2 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[11][7]_i_1_n_0                                                                        | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[2][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                3 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[1][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[4][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[5][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[6][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                3 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[8][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[7][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                3 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[9][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                3 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                      | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[0][7]_i_1_n_0                                                                         | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                1 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/slv_regs[12][7]_i_1_n_0                                                                        | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                2 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                             |                3 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                             |                5 |             12 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                   | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                6 |             13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                             |                4 |             13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                2 |             14 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                             |                2 |             14 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready0                                                                                   | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                4 |             14 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                             |                3 |             16 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                             |                6 |             17 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                             |                8 |             21 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                             |                8 |             29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                             |                9 |             29 |
| ~zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_araddr_reg_n_0_[15] |                                                                                                                                                                   |                                                                                                                                             |               10 |             32 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                             |                9 |             32 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                          | zynq_design_i/blue_filter_ip_0/U0/blue_filter_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                      |                6 |             32 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                             |                6 |             36 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                             |                5 |             36 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                             |                7 |             45 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                             |                7 |             45 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          | zynq_design_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                             |                                                                                                                                             |                6 |             48 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                   | zynq_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             59 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0                                          |                                                                                                                                                                   |                                                                                                                                             |               36 |            110 |
+---------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     6 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                    17 |
| 12     |                     2 |
| 13     |                     2 |
| 14     |                     3 |
| 16+    |                    15 |
+--------+-----------------------+


