// Seed: 2703570861
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  bit id_3, id_4, id_5;
  initial id_3 <= 1'b0 != id_2;
  wire id_6;
  assign id_3 = 1 - 1 == id_3 < id_4;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_5 = 1'b0 && id_5;
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  wire id_9;
endmodule
