
APP_6_7-seg-loop.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000328  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000022  00800060  00000328  0000039c  2**0
                  CONTENTS, ALLOC, LOAD, DATA

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
   c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
  50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 e2       	ldi	r30, 0x28	; 40
  68:	f3 e0       	ldi	r31, 0x03	; 3
  6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
  70:	a2 38       	cpi	r26, 0x82	; 130
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
  76:	0e 94 41 00 	call	0x82	; 0x82 <main>
  7a:	0c 94 92 01 	jmp	0x324	; 0x324 <_exit>

0000007e <__bad_interrupt>:
  7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <main>:
  82:	cf 92       	push	r12
  84:	df 92       	push	r13
  86:	ef 92       	push	r14
  88:	ff 92       	push	r15
  8a:	1f 93       	push	r17
  8c:	df 93       	push	r29
  8e:	cf 93       	push	r28
  90:	cd b7       	in	r28, 0x3d	; 61
  92:	de b7       	in	r29, 0x3e	; 62
  94:	2a 97       	sbiw	r28, 0x0a	; 10
  96:	0f b6       	in	r0, 0x3f	; 63
  98:	f8 94       	cli
  9a:	de bf       	out	0x3e, r29	; 62
  9c:	0f be       	out	0x3f, r0	; 63
  9e:	cd bf       	out	0x3d, r28	; 61
  a0:	de 01       	movw	r26, r28
  a2:	11 96       	adiw	r26, 0x01	; 1
  a4:	e0 e6       	ldi	r30, 0x60	; 96
  a6:	f0 e0       	ldi	r31, 0x00	; 0
  a8:	8a e0       	ldi	r24, 0x0A	; 10
  aa:	01 90       	ld	r0, Z+
  ac:	0d 92       	st	X+, r0
  ae:	81 50       	subi	r24, 0x01	; 1
  b0:	e1 f7       	brne	.-8      	; 0xaa <main+0x28>
  b2:	82 e0       	ldi	r24, 0x02	; 2
  b4:	6f ef       	ldi	r22, 0xFF	; 255
  b6:	0e 94 7b 00 	call	0xf6	; 0xf6 <DIO_void_set_port_dir>
  ba:	82 e0       	ldi	r24, 0x02	; 2
  bc:	0e 94 e0 00 	call	0x1c0	; 0x1c0 <DIO_void_set_port>
  c0:	10 e0       	ldi	r17, 0x00	; 0
  c2:	6e 01       	movw	r12, r28
  c4:	08 94       	sec
  c6:	c1 1c       	adc	r12, r1
  c8:	d1 1c       	adc	r13, r1
  ca:	88 ec       	ldi	r24, 0xC8	; 200
  cc:	e8 2e       	mov	r14, r24
  ce:	f1 2c       	mov	r15, r1
  d0:	1a 30       	cpi	r17, 0x0A	; 10
  d2:	08 f0       	brcs	.+2      	; 0xd6 <main+0x54>
  d4:	10 e0       	ldi	r17, 0x00	; 0
  d6:	f6 01       	movw	r30, r12
  d8:	e1 0f       	add	r30, r17
  da:	f1 1d       	adc	r31, r1
  dc:	82 e0       	ldi	r24, 0x02	; 2
  de:	60 81       	ld	r22, Z
  e0:	0e 94 04 01 	call	0x208	; 0x208 <DIO_void_assign_port>
  e4:	80 e1       	ldi	r24, 0x10	; 16
  e6:	97 e2       	ldi	r25, 0x27	; 39
  e8:	f7 01       	movw	r30, r14
  ea:	31 97       	sbiw	r30, 0x01	; 1
  ec:	f1 f7       	brne	.-4      	; 0xea <main+0x68>
  ee:	01 97       	sbiw	r24, 0x01	; 1
  f0:	d9 f7       	brne	.-10     	; 0xe8 <main+0x66>
  f2:	1f 5f       	subi	r17, 0xFF	; 255
  f4:	ed cf       	rjmp	.-38     	; 0xd0 <main+0x4e>

000000f6 <DIO_void_set_port_dir>:
  f6:	e8 2f       	mov	r30, r24
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	ee 0f       	add	r30, r30
  fc:	ff 1f       	adc	r31, r31
  fe:	e6 58       	subi	r30, 0x86	; 134
 100:	ff 4f       	sbci	r31, 0xFF	; 255
 102:	01 90       	ld	r0, Z+
 104:	f0 81       	ld	r31, Z
 106:	e0 2d       	mov	r30, r0
 108:	60 83       	st	Z, r22
 10a:	08 95       	ret

0000010c <DIO_void_set_port_in_pullUp>:
 10c:	e8 2f       	mov	r30, r24
 10e:	f0 e0       	ldi	r31, 0x00	; 0
 110:	ee 0f       	add	r30, r30
 112:	ff 1f       	adc	r31, r31
 114:	df 01       	movw	r26, r30
 116:	a6 58       	subi	r26, 0x86	; 134
 118:	bf 4f       	sbci	r27, 0xFF	; 255
 11a:	0d 90       	ld	r0, X+
 11c:	bc 91       	ld	r27, X
 11e:	a0 2d       	mov	r26, r0
 120:	1c 92       	st	X, r1
 122:	ee 58       	subi	r30, 0x8E	; 142
 124:	ff 4f       	sbci	r31, 0xFF	; 255
 126:	01 90       	ld	r0, Z+
 128:	f0 81       	ld	r31, Z
 12a:	e0 2d       	mov	r30, r0
 12c:	8f ef       	ldi	r24, 0xFF	; 255
 12e:	80 83       	st	Z, r24
 130:	08 95       	ret

00000132 <DIO_void_set_pin_dir>:
 132:	e8 2f       	mov	r30, r24
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	44 23       	and	r20, r20
 138:	91 f0       	breq	.+36     	; 0x15e <DIO_void_set_pin_dir+0x2c>
 13a:	ee 0f       	add	r30, r30
 13c:	ff 1f       	adc	r31, r31
 13e:	e6 58       	subi	r30, 0x86	; 134
 140:	ff 4f       	sbci	r31, 0xFF	; 255
 142:	01 90       	ld	r0, Z+
 144:	f0 81       	ld	r31, Z
 146:	e0 2d       	mov	r30, r0
 148:	20 81       	ld	r18, Z
 14a:	81 e0       	ldi	r24, 0x01	; 1
 14c:	90 e0       	ldi	r25, 0x00	; 0
 14e:	02 c0       	rjmp	.+4      	; 0x154 <DIO_void_set_pin_dir+0x22>
 150:	88 0f       	add	r24, r24
 152:	99 1f       	adc	r25, r25
 154:	6a 95       	dec	r22
 156:	e2 f7       	brpl	.-8      	; 0x150 <DIO_void_set_pin_dir+0x1e>
 158:	28 2b       	or	r18, r24
 15a:	20 83       	st	Z, r18
 15c:	08 95       	ret
 15e:	ee 0f       	add	r30, r30
 160:	ff 1f       	adc	r31, r31
 162:	e6 58       	subi	r30, 0x86	; 134
 164:	ff 4f       	sbci	r31, 0xFF	; 255
 166:	01 90       	ld	r0, Z+
 168:	f0 81       	ld	r31, Z
 16a:	e0 2d       	mov	r30, r0
 16c:	20 81       	ld	r18, Z
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	90 e0       	ldi	r25, 0x00	; 0
 172:	02 c0       	rjmp	.+4      	; 0x178 <DIO_void_set_pin_dir+0x46>
 174:	88 0f       	add	r24, r24
 176:	99 1f       	adc	r25, r25
 178:	6a 95       	dec	r22
 17a:	e2 f7       	brpl	.-8      	; 0x174 <DIO_void_set_pin_dir+0x42>
 17c:	80 95       	com	r24
 17e:	82 23       	and	r24, r18
 180:	80 83       	st	Z, r24
 182:	08 95       	ret

00000184 <DIO_void_set_pin_in_pullUP>:
 184:	a8 2f       	mov	r26, r24
 186:	b0 e0       	ldi	r27, 0x00	; 0
 188:	aa 0f       	add	r26, r26
 18a:	bb 1f       	adc	r27, r27
 18c:	fd 01       	movw	r30, r26
 18e:	e6 58       	subi	r30, 0x86	; 134
 190:	ff 4f       	sbci	r31, 0xFF	; 255
 192:	01 90       	ld	r0, Z+
 194:	f0 81       	ld	r31, Z
 196:	e0 2d       	mov	r30, r0
 198:	90 81       	ld	r25, Z
 19a:	21 e0       	ldi	r18, 0x01	; 1
 19c:	30 e0       	ldi	r19, 0x00	; 0
 19e:	02 c0       	rjmp	.+4      	; 0x1a4 <DIO_void_set_pin_in_pullUP+0x20>
 1a0:	22 0f       	add	r18, r18
 1a2:	33 1f       	adc	r19, r19
 1a4:	6a 95       	dec	r22
 1a6:	e2 f7       	brpl	.-8      	; 0x1a0 <DIO_void_set_pin_in_pullUP+0x1c>
 1a8:	82 2f       	mov	r24, r18
 1aa:	80 95       	com	r24
 1ac:	89 23       	and	r24, r25
 1ae:	80 83       	st	Z, r24
 1b0:	ae 58       	subi	r26, 0x8E	; 142
 1b2:	bf 4f       	sbci	r27, 0xFF	; 255
 1b4:	ed 91       	ld	r30, X+
 1b6:	fc 91       	ld	r31, X
 1b8:	80 81       	ld	r24, Z
 1ba:	82 2b       	or	r24, r18
 1bc:	80 83       	st	Z, r24
 1be:	08 95       	ret

000001c0 <DIO_void_set_port>:
 1c0:	e8 2f       	mov	r30, r24
 1c2:	f0 e0       	ldi	r31, 0x00	; 0
 1c4:	ee 0f       	add	r30, r30
 1c6:	ff 1f       	adc	r31, r31
 1c8:	ee 58       	subi	r30, 0x8E	; 142
 1ca:	ff 4f       	sbci	r31, 0xFF	; 255
 1cc:	01 90       	ld	r0, Z+
 1ce:	f0 81       	ld	r31, Z
 1d0:	e0 2d       	mov	r30, r0
 1d2:	8f ef       	ldi	r24, 0xFF	; 255
 1d4:	80 83       	st	Z, r24
 1d6:	08 95       	ret

000001d8 <DIO_void_clear_port>:
 1d8:	e8 2f       	mov	r30, r24
 1da:	f0 e0       	ldi	r31, 0x00	; 0
 1dc:	ee 0f       	add	r30, r30
 1de:	ff 1f       	adc	r31, r31
 1e0:	ee 58       	subi	r30, 0x8E	; 142
 1e2:	ff 4f       	sbci	r31, 0xFF	; 255
 1e4:	01 90       	ld	r0, Z+
 1e6:	f0 81       	ld	r31, Z
 1e8:	e0 2d       	mov	r30, r0
 1ea:	10 82       	st	Z, r1
 1ec:	08 95       	ret

000001ee <DIO_void_toggle_port>:
 1ee:	e8 2f       	mov	r30, r24
 1f0:	f0 e0       	ldi	r31, 0x00	; 0
 1f2:	ee 0f       	add	r30, r30
 1f4:	ff 1f       	adc	r31, r31
 1f6:	ee 58       	subi	r30, 0x8E	; 142
 1f8:	ff 4f       	sbci	r31, 0xFF	; 255
 1fa:	01 90       	ld	r0, Z+
 1fc:	f0 81       	ld	r31, Z
 1fe:	e0 2d       	mov	r30, r0
 200:	80 81       	ld	r24, Z
 202:	80 95       	com	r24
 204:	80 83       	st	Z, r24
 206:	08 95       	ret

00000208 <DIO_void_assign_port>:
 208:	e8 2f       	mov	r30, r24
 20a:	f0 e0       	ldi	r31, 0x00	; 0
 20c:	ee 0f       	add	r30, r30
 20e:	ff 1f       	adc	r31, r31
 210:	ee 58       	subi	r30, 0x8E	; 142
 212:	ff 4f       	sbci	r31, 0xFF	; 255
 214:	01 90       	ld	r0, Z+
 216:	f0 81       	ld	r31, Z
 218:	e0 2d       	mov	r30, r0
 21a:	60 83       	st	Z, r22
 21c:	08 95       	ret

0000021e <DIO_void_set_pin>:
 21e:	e8 2f       	mov	r30, r24
 220:	f0 e0       	ldi	r31, 0x00	; 0
 222:	ee 0f       	add	r30, r30
 224:	ff 1f       	adc	r31, r31
 226:	ee 58       	subi	r30, 0x8E	; 142
 228:	ff 4f       	sbci	r31, 0xFF	; 255
 22a:	01 90       	ld	r0, Z+
 22c:	f0 81       	ld	r31, Z
 22e:	e0 2d       	mov	r30, r0
 230:	20 81       	ld	r18, Z
 232:	81 e0       	ldi	r24, 0x01	; 1
 234:	90 e0       	ldi	r25, 0x00	; 0
 236:	02 c0       	rjmp	.+4      	; 0x23c <DIO_void_set_pin+0x1e>
 238:	88 0f       	add	r24, r24
 23a:	99 1f       	adc	r25, r25
 23c:	6a 95       	dec	r22
 23e:	e2 f7       	brpl	.-8      	; 0x238 <DIO_void_set_pin+0x1a>
 240:	28 2b       	or	r18, r24
 242:	20 83       	st	Z, r18
 244:	08 95       	ret

00000246 <DIO_void_clear_pin>:
 246:	e8 2f       	mov	r30, r24
 248:	f0 e0       	ldi	r31, 0x00	; 0
 24a:	ee 0f       	add	r30, r30
 24c:	ff 1f       	adc	r31, r31
 24e:	ee 58       	subi	r30, 0x8E	; 142
 250:	ff 4f       	sbci	r31, 0xFF	; 255
 252:	01 90       	ld	r0, Z+
 254:	f0 81       	ld	r31, Z
 256:	e0 2d       	mov	r30, r0
 258:	20 81       	ld	r18, Z
 25a:	81 e0       	ldi	r24, 0x01	; 1
 25c:	90 e0       	ldi	r25, 0x00	; 0
 25e:	02 c0       	rjmp	.+4      	; 0x264 <DIO_void_clear_pin+0x1e>
 260:	88 0f       	add	r24, r24
 262:	99 1f       	adc	r25, r25
 264:	6a 95       	dec	r22
 266:	e2 f7       	brpl	.-8      	; 0x260 <DIO_void_clear_pin+0x1a>
 268:	80 95       	com	r24
 26a:	82 23       	and	r24, r18
 26c:	80 83       	st	Z, r24
 26e:	08 95       	ret

00000270 <DIO_void_toggle_pin>:
 270:	e8 2f       	mov	r30, r24
 272:	f0 e0       	ldi	r31, 0x00	; 0
 274:	ee 0f       	add	r30, r30
 276:	ff 1f       	adc	r31, r31
 278:	ee 58       	subi	r30, 0x8E	; 142
 27a:	ff 4f       	sbci	r31, 0xFF	; 255
 27c:	01 90       	ld	r0, Z+
 27e:	f0 81       	ld	r31, Z
 280:	e0 2d       	mov	r30, r0
 282:	20 81       	ld	r18, Z
 284:	81 e0       	ldi	r24, 0x01	; 1
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_void_toggle_pin+0x1e>
 28a:	88 0f       	add	r24, r24
 28c:	99 1f       	adc	r25, r25
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_void_toggle_pin+0x1a>
 292:	28 27       	eor	r18, r24
 294:	20 83       	st	Z, r18
 296:	08 95       	ret

00000298 <DIO_void_assign_pin>:
 298:	e8 2f       	mov	r30, r24
 29a:	f0 e0       	ldi	r31, 0x00	; 0
 29c:	44 23       	and	r20, r20
 29e:	91 f0       	breq	.+36     	; 0x2c4 <DIO_void_assign_pin+0x2c>
 2a0:	ee 0f       	add	r30, r30
 2a2:	ff 1f       	adc	r31, r31
 2a4:	ee 58       	subi	r30, 0x8E	; 142
 2a6:	ff 4f       	sbci	r31, 0xFF	; 255
 2a8:	01 90       	ld	r0, Z+
 2aa:	f0 81       	ld	r31, Z
 2ac:	e0 2d       	mov	r30, r0
 2ae:	20 81       	ld	r18, Z
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	90 e0       	ldi	r25, 0x00	; 0
 2b4:	02 c0       	rjmp	.+4      	; 0x2ba <DIO_void_assign_pin+0x22>
 2b6:	88 0f       	add	r24, r24
 2b8:	99 1f       	adc	r25, r25
 2ba:	6a 95       	dec	r22
 2bc:	e2 f7       	brpl	.-8      	; 0x2b6 <DIO_void_assign_pin+0x1e>
 2be:	28 2b       	or	r18, r24
 2c0:	20 83       	st	Z, r18
 2c2:	08 95       	ret
 2c4:	ee 0f       	add	r30, r30
 2c6:	ff 1f       	adc	r31, r31
 2c8:	ee 58       	subi	r30, 0x8E	; 142
 2ca:	ff 4f       	sbci	r31, 0xFF	; 255
 2cc:	01 90       	ld	r0, Z+
 2ce:	f0 81       	ld	r31, Z
 2d0:	e0 2d       	mov	r30, r0
 2d2:	20 81       	ld	r18, Z
 2d4:	81 e0       	ldi	r24, 0x01	; 1
 2d6:	90 e0       	ldi	r25, 0x00	; 0
 2d8:	02 c0       	rjmp	.+4      	; 0x2de <DIO_void_assign_pin+0x46>
 2da:	88 0f       	add	r24, r24
 2dc:	99 1f       	adc	r25, r25
 2de:	6a 95       	dec	r22
 2e0:	e2 f7       	brpl	.-8      	; 0x2da <DIO_void_assign_pin+0x42>
 2e2:	80 95       	com	r24
 2e4:	82 23       	and	r24, r18
 2e6:	80 83       	st	Z, r24
 2e8:	08 95       	ret

000002ea <DIO_u8_get_port>:
 2ea:	e8 2f       	mov	r30, r24
 2ec:	f0 e0       	ldi	r31, 0x00	; 0
 2ee:	ee 0f       	add	r30, r30
 2f0:	ff 1f       	adc	r31, r31
 2f2:	e6 59       	subi	r30, 0x96	; 150
 2f4:	ff 4f       	sbci	r31, 0xFF	; 255
 2f6:	01 90       	ld	r0, Z+
 2f8:	f0 81       	ld	r31, Z
 2fa:	e0 2d       	mov	r30, r0
 2fc:	80 81       	ld	r24, Z
 2fe:	08 95       	ret

00000300 <DIO_u8_get_pin>:
 300:	e8 2f       	mov	r30, r24
 302:	f0 e0       	ldi	r31, 0x00	; 0
 304:	ee 0f       	add	r30, r30
 306:	ff 1f       	adc	r31, r31
 308:	e6 59       	subi	r30, 0x96	; 150
 30a:	ff 4f       	sbci	r31, 0xFF	; 255
 30c:	01 90       	ld	r0, Z+
 30e:	f0 81       	ld	r31, Z
 310:	e0 2d       	mov	r30, r0
 312:	80 81       	ld	r24, Z
 314:	90 e0       	ldi	r25, 0x00	; 0
 316:	02 c0       	rjmp	.+4      	; 0x31c <DIO_u8_get_pin+0x1c>
 318:	95 95       	asr	r25
 31a:	87 95       	ror	r24
 31c:	6a 95       	dec	r22
 31e:	e2 f7       	brpl	.-8      	; 0x318 <DIO_u8_get_pin+0x18>
 320:	81 70       	andi	r24, 0x01	; 1
 322:	08 95       	ret

00000324 <_exit>:
 324:	f8 94       	cli

00000326 <__stop_program>:
 326:	ff cf       	rjmp	.-2      	; 0x326 <__stop_program>
