<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Framework Components: DMAN3_Params Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>DMAN3_Params Struct Reference<br/>
<small>
[<a class="el" href="group__ti__sdo__fc__dman3___d_m_a_n3.html">DMAN3</a>]</small>
</h1><!-- doxytag: class="DMAN3_Params" -->
<p>The module configuration structure for DMAN3 implementation. It is set at design time by the system integrator to ensure optimal sharing of DMA resources for the execution environment.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dman3_8h_source.html">dman3.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a766e441c25336fb3a36d56c711cb08e4">qdmaPaRamBase</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Physical base address of the PARAM0 in the EDMA3/QDMA hardware whose resources are being managed by DMAN3.  <a href="#a766e441c25336fb3a36d56c711cb08e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a58339ef320bf8a83a2b995124965405e">maxPaRamEntries</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of PARAM Table entries on the hardware (eg, for IVA2 this is 128, for Himalaya, this is 256).  <a href="#a58339ef320bf8a83a2b995124965405e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#acd68bdec25ab7f38188f61bf2fda5ceb">paRamBaseIndex</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Represents the first PARAM TABLE ENTRY NUMBER that is assigned by configuration for exclusive DMAN3 allocation.  <a href="#acd68bdec25ab7f38188f61bf2fda5ceb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#acde436b501fefb284f4cf43d87dd9e0a">numPaRamEntries</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of PARAM Table entries starting at DMAN3_PARAM_BASE_INDEX assigned by configuration for exclusive DMAN3 allocation.  <a href="#acde436b501fefb284f4cf43d87dd9e0a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#ac8625cdf0b069aea5d9456be100aef33">maxQdmaChannels</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The total number of Physical QDMA channels available on the hardware.  <a href="#ac8625cdf0b069aea5d9456be100aef33"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a354db3352d61cd71924bdd6c8827f5a5">numQdmaChannels</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The number of Physical QDMA channels that are assigned to DMAN3 via configuration.  <a href="#a354db3352d61cd71924bdd6c8827f5a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a3ce746095fcc42779b01362ba9fe2359">qdmaChannels</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Array of size DMAN3_NUM_QDMA_CHANNELS that will contain the channel numbers of the Physical QDMA channels assigned to DMAN3 via configuration.  <a href="#a3ce746095fcc42779b01362ba9fe2359"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a1866abe117288a1d94b9ac62039b7f46">tccAllocationMaskH</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32-bit "high" bitmask representing configuration provided list of TCCs for exclusive DMAN3 allocation.  <a href="#a1866abe117288a1d94b9ac62039b7f46"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#ace9a03fc79f8cf2727f2753693a66caa">tccAllocationMaskL</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">32-bit "low" bitmask representing configuration provided list of TCCs for exclusive DMAN3 allocation.  <a href="#ace9a03fc79f8cf2727f2753693a66caa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a1acba3008b12df10cad8b80bb5991e55">heapInternal</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory Heap descriptor for dynamic allocation of DMAN3 objects that must be allocated in L1D Internal RAM.  <a href="#a1acba3008b12df10cad8b80bb5991e55"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a5e397135231bc45e7e3ac6d4e1ae3166">heapExternal</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Memory Heap ID for dyn allocation of private DMAN3 data structures that can be allocated in external memory.  <a href="#a5e397135231bc45e7e3ac6d4e1ae3166"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a884350bdeb758d35cd8aed1d5dca73af">numTccGroup</a> [20]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Array containing the number of TCCs that will be assigned to the algorithm groups for sharing.  <a href="#a884350bdeb758d35cd8aed1d5dca73af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned short&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a3d885b052986eaf243861f19e5cb984c">numPaRamGroup</a> [20]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Array containing the number of PaRams that will be assigned to the algorithm groups for sharing.  <a href="#a3d885b052986eaf243861f19e5cb984c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#ac1550ea0e1f8b5442f88eccc395a491c">idma3Internal</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flag to indicate that the internal memory heap should be used for dynamic allocation of IDMA3 objects.  <a href="#ac1550ea0e1f8b5442f88eccc395a491c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ti__sdo__fc__dman3___d_m_a_n3.html#gad828e3c20733776991f5d87aaaff7aad">DMAN3_ScratchAllocFxn</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a5fd92c4be106cf2614490abffdd09b60">scratchAllocFxn</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function for dynamic allocation of IDMA3 objects 'env' from shared scratch memory.  <a href="#a5fd92c4be106cf2614490abffdd09b60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__ti__sdo__fc__dman3___d_m_a_n3.html#gacf1a15063787f2b589489be6234301fc">DMAN3_ScratchFreeFxn</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a383ff9a30cfc36cb8ab0b0d8a4701fce">scratchFreeFxn</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function for freeing IDMA3 objects 'env' from shared scratch memory.  <a href="#a383ff9a30cfc36cb8ab0b0d8a4701fce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a35fa90f301f8b215cb385a78d4fb215d">nullPaRamIndex</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Index of a reserved PaRam entry that will not be used for any DMA transfers. This PaRam will be used to set QCHMAP register to, when there is no activity on the corresponding QDMA channel.  <a href="#a35fa90f301f8b215cb385a78d4fb215d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a065faab1be429c33fe2237f4257e5e2b">maxTCs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The total number of Transfer Controllers available on the hardware (eg, 2 for DaVinci, 4 for Himalaya).  <a href="#a065faab1be429c33fe2237f4257e5e2b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a7b124ddb617616f17eb3992d13f79595">qdmaQueueMap</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Represents the mapping of the QDMA channels owned by DMAN3 to the event queue.  <a href="#a7b124ddb617616f17eb3992d13f79595"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a89fdbfb8dc13a06a368f0a69bb371604">queueTCMap</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Represents the mapping of individual hardware Event queues to transfer controllers.  <a href="#a89fdbfb8dc13a06a368f0a69bb371604"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Uns *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#aab16bffddce331441e0e0469a2bb53b5">queuePri</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Represents the priority assigned to each of the Event Queues (and hence the Transfer Controllers).  <a href="#aab16bffddce331441e0e0469a2bb53b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">Bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a_n3___params.html#a0ca70e028eaa88968473cdfa6145c9c8">allowUnshared</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flag indicating whether DMAN3 should allow algorithms to ask for more resources than configured into their scratch group.  <a href="#a0ca70e028eaa88968473cdfa6145c9c8"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>The module configuration structure for DMAN3 implementation. It is set at design time by the system integrator to ensure optimal sharing of DMA resources for the execution environment. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>Typically, system integrators configure these settings using XDC config scripts. System integrators that use that method of configuration can ignore this structure definition. It's auto-generated during the config step by the XDC Tools. </dd></dl>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a766e441c25336fb3a36d56c711cb08e4"></a><!-- doxytag: member="DMAN3_Params::qdmaPaRamBase" ref="a766e441c25336fb3a36d56c711cb08e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns* <a class="el" href="struct_d_m_a_n3___params.html#a766e441c25336fb3a36d56c711cb08e4">DMAN3_Params::qdmaPaRamBase</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Physical base address of the PARAM0 in the EDMA3/QDMA hardware whose resources are being managed by DMAN3. </p>
<p>DMAN3_QDMA_PARAM_BASE </p>

</div>
</div>
<a class="anchor" id="a58339ef320bf8a83a2b995124965405e"></a><!-- doxytag: member="DMAN3_Params::maxPaRamEntries" ref="a58339ef320bf8a83a2b995124965405e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#a58339ef320bf8a83a2b995124965405e">DMAN3_Params::maxPaRamEntries</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Total number of PARAM Table entries on the hardware (eg, for IVA2 this is 128, for Himalaya, this is 256). </p>
<p>DMAN3_MAX_PARAM_ENTRIES </p>

</div>
</div>
<a class="anchor" id="acd68bdec25ab7f38188f61bf2fda5ceb"></a><!-- doxytag: member="DMAN3_Params::paRamBaseIndex" ref="acd68bdec25ab7f38188f61bf2fda5ceb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#acd68bdec25ab7f38188f61bf2fda5ceb">DMAN3_Params::paRamBaseIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Represents the first PARAM TABLE ENTRY NUMBER that is assigned by configuration for exclusive DMAN3 allocation. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>Must be between zero and 255.</dd></dl>
<p>DMAN3_PARAM_BASE_INDEX </p>

</div>
</div>
<a class="anchor" id="acde436b501fefb284f4cf43d87dd9e0a"></a><!-- doxytag: member="DMAN3_Params::numPaRamEntries" ref="acde436b501fefb284f4cf43d87dd9e0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#acde436b501fefb284f4cf43d87dd9e0a">DMAN3_Params::numPaRamEntries</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of PARAM Table entries starting at DMAN3_PARAM_BASE_INDEX assigned by configuration for exclusive DMAN3 allocation. </p>
<p>DMAN3_NUM_CONTIGUOUS_PARAM_ENTRIES </p>

</div>
</div>
<a class="anchor" id="ac8625cdf0b069aea5d9456be100aef33"></a><!-- doxytag: member="DMAN3_Params::maxQdmaChannels" ref="ac8625cdf0b069aea5d9456be100aef33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#ac8625cdf0b069aea5d9456be100aef33">DMAN3_Params::maxQdmaChannels</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The total number of Physical QDMA channels available on the hardware. </p>
<p>DMAN3_MAX_QDMA_CHANNELS </p>

</div>
</div>
<a class="anchor" id="a354db3352d61cd71924bdd6c8827f5a5"></a><!-- doxytag: member="DMAN3_Params::numQdmaChannels" ref="a354db3352d61cd71924bdd6c8827f5a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#a354db3352d61cd71924bdd6c8827f5a5">DMAN3_Params::numQdmaChannels</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The number of Physical QDMA channels that are assigned to DMAN3 via configuration. </p>
<p>DMAN3_NUM_QDMA_CHANNELS </p>

</div>
</div>
<a class="anchor" id="a3ce746095fcc42779b01362ba9fe2359"></a><!-- doxytag: member="DMAN3_Params::qdmaChannels" ref="a3ce746095fcc42779b01362ba9fe2359" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns* <a class="el" href="struct_d_m_a_n3___params.html#a3ce746095fcc42779b01362ba9fe2359">DMAN3_Params::qdmaChannels</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Array of size DMAN3_NUM_QDMA_CHANNELS that will contain the channel numbers of the Physical QDMA channels assigned to DMAN3 via configuration. </p>
<p>DMAN3_QDMA_CHANNELS[] </p>

</div>
</div>
<a class="anchor" id="a1866abe117288a1d94b9ac62039b7f46"></a><!-- doxytag: member="DMAN3_Params::tccAllocationMaskH" ref="a1866abe117288a1d94b9ac62039b7f46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#a1866abe117288a1d94b9ac62039b7f46">DMAN3_Params::tccAllocationMaskH</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32-bit "high" bitmask representing configuration provided list of TCCs for exclusive DMAN3 allocation. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>For TCC's in the range 32-63, the High Mask (<code>tccAllocationMaskH</code>) is configured so that a '1' in bit position 'i' indicates the TCC '32 + i' is assigned to DMAN3.</dd></dl>
<p>DMAN3_TCC_FREEMASK_H</p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="struct_d_m_a_n3___params.html#ace9a03fc79f8cf2727f2753693a66caa" title="32-bit &quot;low&quot; bitmask representing configuration provided list of TCCs for...">tccAllocationMaskL</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ace9a03fc79f8cf2727f2753693a66caa"></a><!-- doxytag: member="DMAN3_Params::tccAllocationMaskL" ref="ace9a03fc79f8cf2727f2753693a66caa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#ace9a03fc79f8cf2727f2753693a66caa">DMAN3_Params::tccAllocationMaskL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>32-bit "low" bitmask representing configuration provided list of TCCs for exclusive DMAN3 allocation. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>For TCC's in the range 0-31, the Low Mask (<code>tccAllocationMaskL</code>) is configured so that a '1' in bit position 'i' indicates the TCC 'i' is assigned to DMAN3.</dd></dl>
<p>DMAN3_TCC_FREEMASK_L</p>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="struct_d_m_a_n3___params.html#a1866abe117288a1d94b9ac62039b7f46" title="32-bit &quot;high&quot; bitmask representing configuration provided list of TCCs...">tccAllocationMaskH</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a1acba3008b12df10cad8b80bb5991e55"></a><!-- doxytag: member="DMAN3_Params::heapInternal" ref="a1acba3008b12df10cad8b80bb5991e55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int <a class="el" href="struct_d_m_a_n3___params.html#a1acba3008b12df10cad8b80bb5991e55">DMAN3_Params::heapInternal</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory Heap descriptor for dynamic allocation of DMAN3 objects that must be allocated in L1D Internal RAM. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>A value of -1 indicates that the heap is NOT DEFINED. </dd>
<dd>
If <code>heapInternal</code> is not defined then any IDMA3 protocol that requests IDMA3_INTERNAL type 'env' memory will fail.</dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="struct_d_m_a_n3___params.html#a5e397135231bc45e7e3ac6d4e1ae3166" title="Memory Heap ID for dyn allocation of private DMAN3 data structures that can be allocated...">heapExternal</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a5e397135231bc45e7e3ac6d4e1ae3166"></a><!-- doxytag: member="DMAN3_Params::heapExternal" ref="a5e397135231bc45e7e3ac6d4e1ae3166" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Int <a class="el" href="struct_d_m_a_n3___params.html#a5e397135231bc45e7e3ac6d4e1ae3166">DMAN3_Params::heapExternal</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Memory Heap ID for dyn allocation of private DMAN3 data structures that can be allocated in external memory. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>A value of -1 indicates that the heap is NOT DEFINED. </dd>
<dd>
If <code>heapExternal</code> is not defined then DMAN3 attempts to use <code>heapInternal</code>. As a consequence at least one of them must be defined.</dd></dl>
<dl class="see"><dt><b>See also:</b></dt><dd><a class="el" href="struct_d_m_a_n3___params.html#a1acba3008b12df10cad8b80bb5991e55" title="Memory Heap descriptor for dynamic allocation of DMAN3 objects that must be allocated...">heapInternal</a> </dd></dl>

</div>
</div>
<a class="anchor" id="a884350bdeb758d35cd8aed1d5dca73af"></a><!-- doxytag: member="DMAN3_Params::numTccGroup" ref="a884350bdeb758d35cd8aed1d5dca73af" args="[20]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned char <a class="el" href="struct_d_m_a_n3___params.html#a884350bdeb758d35cd8aed1d5dca73af">DMAN3_Params::numTccGroup</a>[20]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Array containing the number of TCCs that will be assigned to the algorithm groups for sharing. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>Channels created with a given group ID will use TCCs allocated for that group ID, and may share them with other channels created with the same group ID. DMAN3_NUMTCC_GROUP </dd></dl>

</div>
</div>
<a class="anchor" id="a3d885b052986eaf243861f19e5cb984c"></a><!-- doxytag: member="DMAN3_Params::numPaRamGroup" ref="a3d885b052986eaf243861f19e5cb984c" args="[20]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned short <a class="el" href="struct_d_m_a_n3___params.html#a3d885b052986eaf243861f19e5cb984c">DMAN3_Params::numPaRamGroup</a>[20]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Array containing the number of PaRams that will be assigned to the algorithm groups for sharing. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>Channels created with a given group ID will use PaRams allocated for that group ID, and may share them with other channels created with the same group ID. DMAN3_NUMPARAM_GROUP </dd></dl>

</div>
</div>
<a class="anchor" id="ac1550ea0e1f8b5442f88eccc395a491c"></a><!-- doxytag: member="DMAN3_Params::idma3Internal" ref="ac1550ea0e1f8b5442f88eccc395a491c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bool <a class="el" href="struct_d_m_a_n3___params.html#ac1550ea0e1f8b5442f88eccc395a491c">DMAN3_Params::idma3Internal</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flag to indicate that the internal memory heap should be used for dynamic allocation of IDMA3 objects. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>A value of 0 means that IDMA3 objects will be allocated in the heap specified by <code>heapExternal</code>. </dd>
<dd>
If the value of <code>idma3Internal</code> is non-zero, IDMA3 objects will be allocated in the heap specified by <code>heapInternal</code>. </dd></dl>

</div>
</div>
<a class="anchor" id="a5fd92c4be106cf2614490abffdd09b60"></a><!-- doxytag: member="DMAN3_Params::scratchAllocFxn" ref="a5fd92c4be106cf2614490abffdd09b60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__ti__sdo__fc__dman3___d_m_a_n3.html#gad828e3c20733776991f5d87aaaff7aad">DMAN3_ScratchAllocFxn</a> <a class="el" href="struct_d_m_a_n3___params.html#a5fd92c4be106cf2614490abffdd09b60">DMAN3_Params::scratchAllocFxn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function for dynamic allocation of IDMA3 objects 'env' from shared scratch memory. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>If <code>scratchAllocFxn</code> is NULL then the 'env' will be allocated from persistent memory. </dd>
<dd>
If <code>scratchFreeFxn</code> != NULL, then this function must not be NULL.</dd>
<dd>
For example, to allocate 'env' in DSKT2 scratch memory, set <code>scratchAllocFxn</code> to <a class="el" href="group__ti__sdo__fc__dskt2___d_s_k_t2.html#ga5aa4fbbf031e07f6bf450128ed8bd31d" title="Alocates memory from a DSKT2 shared scratch group buffer.">DSKT2_allocScratch()</a>. </dd></dl>

</div>
</div>
<a class="anchor" id="a383ff9a30cfc36cb8ab0b0d8a4701fce"></a><!-- doxytag: member="DMAN3_Params::scratchFreeFxn" ref="a383ff9a30cfc36cb8ab0b0d8a4701fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__ti__sdo__fc__dman3___d_m_a_n3.html#gacf1a15063787f2b589489be6234301fc">DMAN3_ScratchFreeFxn</a> <a class="el" href="struct_d_m_a_n3___params.html#a383ff9a30cfc36cb8ab0b0d8a4701fce">DMAN3_Params::scratchFreeFxn</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function for freeing IDMA3 objects 'env' from shared scratch memory. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>If <code>scratchAllocFxn</code> is NULL then the 'env' will be freed from persistent memory. </dd>
<dd>
If <code>scratchAllocFxn</code> != NULL, then this function must not be NULL. </dd>
<dd>
For example, if 'env' is to be allocated in DSKT2 scratch memory, set <code>scratchFreeFxn</code> to <a class="el" href="group__ti__sdo__fc__dskt2___d_s_k_t2.html#ga1bbf6a80ff0c0de660f0dda329be2fd3" title="Alocates memory from a DSKT2 shared scratch group buffer.">DSKT2_freeScratch()</a>. </dd></dl>

</div>
</div>
<a class="anchor" id="a35fa90f301f8b215cb385a78d4fb215d"></a><!-- doxytag: member="DMAN3_Params::nullPaRamIndex" ref="a35fa90f301f8b215cb385a78d4fb215d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#a35fa90f301f8b215cb385a78d4fb215d">DMAN3_Params::nullPaRamIndex</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Index of a reserved PaRam entry that will not be used for any DMA transfers. This PaRam will be used to set QCHMAP register to, when there is no activity on the corresponding QDMA channel. </p>

</div>
</div>
<a class="anchor" id="a065faab1be429c33fe2237f4257e5e2b"></a><!-- doxytag: member="DMAN3_Params::maxTCs" ref="a065faab1be429c33fe2237f4257e5e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns <a class="el" href="struct_d_m_a_n3___params.html#a065faab1be429c33fe2237f4257e5e2b">DMAN3_Params::maxTCs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The total number of Transfer Controllers available on the hardware (eg, 2 for DaVinci, 4 for Himalaya). </p>

</div>
</div>
<a class="anchor" id="a7b124ddb617616f17eb3992d13f79595"></a><!-- doxytag: member="DMAN3_Params::qdmaQueueMap" ref="a7b124ddb617616f17eb3992d13f79595" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns* <a class="el" href="struct_d_m_a_n3___params.html#a7b124ddb617616f17eb3992d13f79595">DMAN3_Params::qdmaQueueMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Represents the mapping of the QDMA channels owned by DMAN3 to the event queue. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>For example, qdmaQueueMap[0] specifies queue number for qdmaChannel[0], etc. </dd></dl>

</div>
</div>
<a class="anchor" id="a89fdbfb8dc13a06a368f0a69bb371604"></a><!-- doxytag: member="DMAN3_Params::queueTCMap" ref="a89fdbfb8dc13a06a368f0a69bb371604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns* <a class="el" href="struct_d_m_a_n3___params.html#a89fdbfb8dc13a06a368f0a69bb371604">DMAN3_Params::queueTCMap</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Represents the mapping of individual hardware Event queues to transfer controllers. </p>

</div>
</div>
<a class="anchor" id="aab16bffddce331441e0e0469a2bb53b5"></a><!-- doxytag: member="DMAN3_Params::queuePri" ref="aab16bffddce331441e0e0469a2bb53b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uns* <a class="el" href="struct_d_m_a_n3___params.html#aab16bffddce331441e0e0469a2bb53b5">DMAN3_Params::queuePri</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Represents the priority assigned to each of the Event Queues (and hence the Transfer Controllers). </p>

</div>
</div>
<a class="anchor" id="a0ca70e028eaa88968473cdfa6145c9c8"></a><!-- doxytag: member="DMAN3_Params::allowUnshared" ref="a0ca70e028eaa88968473cdfa6145c9c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Bool <a class="el" href="struct_d_m_a_n3___params.html#a0ca70e028eaa88968473cdfa6145c9c8">DMAN3_Params::allowUnshared</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Flag indicating whether DMAN3 should allow algorithms to ask for more resources than configured into their scratch group. </p>
<dl class="remark"><dt><b>Remarks:</b></dt><dd>If this field is set to FALSE, the DMAN3 library will fail to grant DMA channels to an algorithm requesting more TCCs or PaRams then the number configured for its scratch group.</dd>
<dd>
If this field is TRUE, and an algorithm requests more TCCs or PaRams than the number configured for its scratch group, DMAN3 will do either of the following:<ul>
<li>If no algorithm is currently instantiated for the given scratch group, DMAN3 will bump up the number of TCCs and PaRams to the maximum of the number configured and that requested by the algorithm, for the scratch group. This will remain in effect until all algorithms for that scratch group are deleted.</li>
<li>If an algorithm has already been granted DMA channels for the given scratch group (so the number of TCCs and PaRams for that scratch group has already been determined by (1) above), and the number of TCCs or PaRams for the scratch group is insufficient for the algorithm currently requesting DMA channels, DMAN3 will allocate new TCCs and PaRams if available. These new TCCs and PaRams will not be shared by any other algorithm. </li>
</ul>
</dd></dl>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dman3_8h_source.html">dman3.h</a></li>
</ul>
</div>
<hr size="1" /><small>
Copyright  2010, Texas Instruments Incorporated</small>
</body>
</html>
