Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  4 16:33:11 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TrackerTopLevel_control_sets_placed.rpt
| Design       : TrackerTopLevel
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   197 |
|    Minimum number of control sets                        |   197 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1294 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   197 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |   177 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              95 |           38 |
| No           | No                    | Yes                    |              54 |           25 |
| No           | Yes                   | No                     |              92 |           25 |
| Yes          | No                    | No                     |              83 |           27 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |            1628 |          644 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                           Enable Signal                          |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz_1/inst/clk_out3               |                                                                  |                                                        |                2 |              2 |         1.00 |
|  camera_pixel_clock_IBUF_BUFG          |                                                                  |                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/FSM_state[3]_i_1_n_0              |                                                        |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/FSM_return_state[3]_i_1_n_0       |                                                        |                1 |              4 |         4.00 |
|  clk_wiz_1/inst/clk_out4               | camera_top/cam/camCapture/hIdx_reg[4]_0[0]                       |                                                        |                2 |              4 |         2.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/byte_index[3]_i_1_n_0             |                                                        |                1 |              4 |         4.00 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/firstHalfPixel_0                       | camera_top/cam/camCapture/firstHalfPixel[7]_i_1_n_0    |                1 |              7 |         7.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/config_1/timer[31]_i_2_n_0              | camera_top/cam/camConfig/config_1/timer[17]_i_1_n_0    |                3 |              7 |         2.33 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/config_1/rom_addr[7]_i_2_n_0            | camera_top/cam/camConfig/config_1/rom_addr[7]_i_1_n_0  |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/tx_byte[7]_i_1_n_0                |                                                        |                2 |              8 |         4.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0                  |                                                        |                5 |              9 |         1.80 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/E[0]                                   | camera_top/cam/camCapture/SR[0]                        |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/E[0]                                                      | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | vga_controller2/vs_reg_1[0]                                      |                                                        |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | vga_controller2/vs_reg_0[0]                                      |                                                        |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[104]_122                                       | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[0]_5                                           | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[102]_128                                       | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[108]_1                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[10]_74                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[101]_83                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[106]_123                                       | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[100]_0                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[109]_164                                       | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[110]_168                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[111]_145                                       | vga_controller2/vs_reg_1[0]                            |                9 |              9 |         1.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[113]_82                                        | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[105]_10                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[112]_124                                       | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[114]_126                                       | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[115]_141                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[116]_127                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[117]_161                                       | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[103]_138                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[107]_140                                       | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[142]_45                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[17]_69                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[120]_125                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[127]_144                                       | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[123]_139                                       | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[128]_14                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[12]_75                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[131]_41                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[137]_56                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[124]_169                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[141]_51                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[158]_159                                       | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[151]_130                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[160]_36                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[149]_62                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[146]_54                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[162]_39                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[13]_71                                         | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[14]_76                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[139]_57                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[157]_155                                       | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[163]_154                                       | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[136]_50                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[143]_143                                       | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[156]_46                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[118]_166                                       | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[11]_72                                         | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[138]_55                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[125]_163                                       | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[140]_49                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[145]_58                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[159]_142                                       | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[15]_70                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[164]_42                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[165]_153                                       | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[153]_59                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[166]_151                                       | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[167]_136                                       | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[132]_16                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[161]_44                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[169]_152                                       | vga_controller2/vs_reg_1[0]                            |                9 |              9 |         1.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[18]_77                                         | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[121]_162                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[126]_167                                       | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[147]_61                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[19]_68                                         | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[1]_15                                          | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[20]_78                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[16]_7                                          | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[21]_67                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[152]_53                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[168]_129                                       | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[134]_40                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[129]_38                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[135]_63                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[130]_37                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[133]_43                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[119]_137                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[122]_165                                       | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[144]_48                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[148]_47                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[150]_60                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[154]_52                                        | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[155]_133                                       | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[65]_31                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[53]_102                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[6]_19                                          | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[55]_132                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[66]_30                                         | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[63]_148                                        | vga_controller2/vs_reg_1[0]                            |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[30]_81                                         | vga_controller2/vs_reg_1[0]                            |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[68]_17                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[70]_33                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[72]_97                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[73]_91                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[48]_117                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[74]_92                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[75]_90                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[52]_118                                        | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[76]_98                                         | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[78]_121                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[39]_105                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[47]_149                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[79]_147                                        | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[7]_24                                          | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[43]_108                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[35]_28                                         | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[4]_20                                          | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[22]_79                                         | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[51]_103                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[54]_104                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[71]_87                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[40]_115                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[44]_116                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[45]_114                                        | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[56]_112                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[77]_96                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[62]_160                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[27]_65                                         | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[36]_18                                         | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[37]_29                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[24]_4                                          | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[29]_64                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[31]_150                                        | vga_controller2/vs_reg_1[0]                            |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[50]_111                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[41]_109                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[25]_9                                          | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[58]_113                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[60]_119                                        | vga_controller2/vs_reg_1[0]                            |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[61]_157                                        | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[57]_106                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[46]_120                                        | vga_controller2/vs_reg_1[0]                            |                9 |              9 |         1.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[5]_23                                          | vga_controller2/vs_reg_1[0]                            |                7 |              9 |         1.29 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[69]_35                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[26]_80                                         | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[59]_135                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[33]_26                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[64]_13                                         | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[34]_25                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[2]_21                                          | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[32]_12                                         | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[38]_27                                         | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[3]_22                                          | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[42]_110                                        | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[23]_66                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[49]_107                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[67]_34                                         | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[28]_3                                          | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[88]_94                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[84]_100                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[8]_8                                           | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[93]_156                                        | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[97]_11                                         | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[96]_2                                          | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[89]_88                                         | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[85]_84                                         | vga_controller2/vs_reg_1[0]                            |                3 |              9 |         3.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[9]_73                                          | vga_controller2/vs_reg_1[0]                            |                9 |              9 |         1.00 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[82]_93                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[90]_95                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[95]_146                                        | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[81]_89                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[99]_6                                          | vga_controller2/vs_reg_1[0]                            |                4 |              9 |         2.25 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[94]_158                                        | vga_controller2/vs_reg_1[0]                            |                6 |              9 |         1.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[91]_134                                        | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[87]_131                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[98]_32                                         | vga_controller2/vs_reg_1[0]                            |                5 |              9 |         1.80 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[83]_85                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[80]_99                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[92]_101                                        | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  clk_wiz_1/inst/clk_out2               | target/rowreg_reg[86]_86                                         | vga_controller2/vs_reg_1[0]                            |                2 |              9 |         4.50 |
|  camera_pixel_clock_IBUF_BUFG          | camera_top/cam/camCapture/hIdx                                   | camera_top/cam/camCapture/hIdx[9]_i_1_n_0              |                3 |             10 |         3.33 |
|  clk_wiz_1/inst/clk_out2               | vga_controller2/vc                                               | reset_rtl_0_IBUF                                       |                4 |             10 |         2.50 |
|  clk_wiz_1/inst/clk_out2               |                                                                  | reset_rtl_0_IBUF                                       |                5 |             12 |         2.40 |
|  camera_top/cam/camCapture/pixel_valid |                                                                  |                                                        |                5 |             12 |         2.40 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/latched_data_0                    |                                                        |                2 |             16 |         8.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/config_1/SCCB_interface_data[7]_i_1_n_0 |                                                        |                4 |             16 |         4.00 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/SCCB1/timer[8]_i_1_n_0                  | camera_top/cam/camConfig/SCCB1/timer[31]_i_1_n_0       |                6 |             23 |         3.83 |
|  clk_wiz_1/inst/clk_out2               | camera_top/cam/camConfig/config_1/timer[31]_i_2_n_0              | camera_top/cam/camConfig/config_1/timer[31]_i_1__0_n_0 |                8 |             25 |         3.12 |
|  clk_wiz_1/inst/clk_out2               |                                                                  | vga_to_hdmi/inst/encr/AR[0]                            |               20 |             42 |         2.10 |
|  clk_wiz_1/inst/clk_out3               |                                                                  | driver2/A[13]_i_1__0_n_0                               |               13 |             46 |         3.54 |
|  clk_wiz_1/inst/clk_out3               |                                                                  | driver1/A[13]_i_1_n_0                                  |               12 |             46 |         3.83 |
|  clk_wiz_1/inst/clk_out2               |                                                                  |                                                        |               33 |             93 |         2.82 |
+----------------------------------------+------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


