strict digraph "" {
	node [label="\N"];
	"2212:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38dadbd0>",
		fillcolor=springgreen,
		label="2212:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2212:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbd110>",
		fillcolor=firebrick,
		label="2212:NS
int_srcb[3] <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dbd110>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2212:IF" -> "2212:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=2212];
	"2214:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38dadc10>",
		fillcolor=springgreen,
		label="2214:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2212:IF" -> "2214:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=2212];
	"Leaf_2210:AL"	 [def_var="['int_srcb']",
		label="Leaf_2210:AL"];
	"2212:NS" -> "Leaf_2210:AL"	 [cond="[]",
		lineno=None];
	"2216:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38dadc50>",
		fillcolor=springgreen,
		label="2216:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2216:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dadc90>",
		fillcolor=firebrick,
		label="2216:NS
int_srcb[3] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dadc90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2216:IF" -> "2216:NS"	 [cond="['suspend_start']",
		label=suspend_start,
		lineno=2216];
	"2210:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38dbd350>",
		clk_sens=False,
		fillcolor=gold,
		label="2210:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'int_src_re', 'suspend_start']"];
	"2210:AL" -> "2212:IF"	 [cond="[]",
		lineno=None];
	"2214:IF" -> "2216:IF"	 [cond="['int_src_re']",
		label="!(int_src_re)",
		lineno=2214];
	"2214:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38daded0>",
		fillcolor=firebrick,
		label="2214:NS
int_srcb[3] <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38daded0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2214:IF" -> "2214:NS"	 [cond="['int_src_re']",
		label=int_src_re,
		lineno=2214];
	"2214:NS" -> "Leaf_2210:AL"	 [cond="[]",
		lineno=None];
	"2216:NS" -> "Leaf_2210:AL"	 [cond="[]",
		lineno=None];
}
