/// Auto-generated register definitions for CAN
/// Family: stm32f1
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f1::can {

// ============================================================================
// CAN - Controller area network
// Base Address: 0x40006400
// ============================================================================

/// CAN Register Structure
struct CAN_Registers {
    /// CAN_MCR
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_MCR;

    /// CAN_MSR
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    volatile uint32_t CAN_MSR;

    /// CAN_TSR
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    volatile uint32_t CAN_TSR;

    /// CAN_RF0R
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t CAN_RF0R;

    /// CAN_RF1R
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    volatile uint32_t CAN_RF1R;

    /// CAN_IER
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_IER;

    /// CAN_ESR
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t CAN_ESR;

    /// CAN_BTR
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_BTR;
    uint8_t RESERVED_0020[352];  ///< Reserved

    /// CAN_TI0R
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TI0R;

    /// CAN_TDT0R
    /// Offset: 0x0184
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDT0R;

    /// CAN_TDL0R
    /// Offset: 0x0188
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDL0R;

    /// CAN_TDH0R
    /// Offset: 0x018C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDH0R;

    /// CAN_TI1R
    /// Offset: 0x0190
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TI1R;

    /// CAN_TDT1R
    /// Offset: 0x0194
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDT1R;

    /// CAN_TDL1R
    /// Offset: 0x0198
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDL1R;

    /// CAN_TDH1R
    /// Offset: 0x019C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDH1R;

    /// CAN_TI2R
    /// Offset: 0x01A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TI2R;

    /// CAN_TDT2R
    /// Offset: 0x01A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDT2R;

    /// CAN_TDL2R
    /// Offset: 0x01A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDL2R;

    /// CAN_TDH2R
    /// Offset: 0x01AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_TDH2R;

    /// CAN_RI0R
    /// Offset: 0x01B0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RI0R;

    /// CAN_RDT0R
    /// Offset: 0x01B4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RDT0R;

    /// CAN_RDL0R
    /// Offset: 0x01B8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RDL0R;

    /// CAN_RDH0R
    /// Offset: 0x01BC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RDH0R;

    /// CAN_RI1R
    /// Offset: 0x01C0
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RI1R;

    /// CAN_RDT1R
    /// Offset: 0x01C4
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RDT1R;

    /// CAN_RDL1R
    /// Offset: 0x01C8
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RDL1R;

    /// CAN_RDH1R
    /// Offset: 0x01CC
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t CAN_RDH1R;
    uint8_t RESERVED_01D0[48];  ///< Reserved

    /// CAN_FMR
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_FMR;

    /// CAN_FM1R
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_FM1R;
    uint8_t RESERVED_0208[4];  ///< Reserved

    /// CAN_FS1R
    /// Offset: 0x020C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_FS1R;
    uint8_t RESERVED_0210[4];  ///< Reserved

    /// CAN_FFA1R
    /// Offset: 0x0214
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_FFA1R;
    uint8_t RESERVED_0218[4];  ///< Reserved

    /// CAN_FA1R
    /// Offset: 0x021C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CAN_FA1R;
    uint8_t RESERVED_0220[32];  ///< Reserved

    /// Filter bank 0 register 1
    /// Offset: 0x0240
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F0R1;

    /// Filter bank 0 register 2
    /// Offset: 0x0244
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F0R2;

    /// Filter bank 1 register 1
    /// Offset: 0x0248
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F1R1;

    /// Filter bank 1 register 2
    /// Offset: 0x024C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F1R2;

    /// Filter bank 2 register 1
    /// Offset: 0x0250
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F2R1;

    /// Filter bank 2 register 2
    /// Offset: 0x0254
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F2R2;

    /// Filter bank 3 register 1
    /// Offset: 0x0258
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F3R1;

    /// Filter bank 3 register 2
    /// Offset: 0x025C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F3R2;

    /// Filter bank 4 register 1
    /// Offset: 0x0260
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F4R1;

    /// Filter bank 4 register 2
    /// Offset: 0x0264
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F4R2;

    /// Filter bank 5 register 1
    /// Offset: 0x0268
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F5R1;

    /// Filter bank 5 register 2
    /// Offset: 0x026C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F5R2;

    /// Filter bank 6 register 1
    /// Offset: 0x0270
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F6R1;

    /// Filter bank 6 register 2
    /// Offset: 0x0274
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F6R2;

    /// Filter bank 7 register 1
    /// Offset: 0x0278
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F7R1;

    /// Filter bank 7 register 2
    /// Offset: 0x027C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F7R2;

    /// Filter bank 8 register 1
    /// Offset: 0x0280
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F8R1;

    /// Filter bank 8 register 2
    /// Offset: 0x0284
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F8R2;

    /// Filter bank 9 register 1
    /// Offset: 0x0288
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F9R1;

    /// Filter bank 9 register 2
    /// Offset: 0x028C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F9R2;

    /// Filter bank 10 register 1
    /// Offset: 0x0290
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F10R1;

    /// Filter bank 10 register 2
    /// Offset: 0x0294
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F10R2;

    /// Filter bank 11 register 1
    /// Offset: 0x0298
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F11R1;

    /// Filter bank 11 register 2
    /// Offset: 0x029C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F11R2;

    /// Filter bank 4 register 1
    /// Offset: 0x02A0
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F12R1;

    /// Filter bank 12 register 2
    /// Offset: 0x02A4
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F12R2;

    /// Filter bank 13 register 1
    /// Offset: 0x02A8
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F13R1;

    /// Filter bank 13 register 2
    /// Offset: 0x02AC
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t F13R2;
};

static_assert(sizeof(CAN_Registers) >= 688, "CAN_Registers size mismatch");

/// CAN peripheral instance
inline CAN_Registers* CAN() {
    return reinterpret_cast<CAN_Registers*>(0x40006400);
}

}  // namespace alloy::hal::st::stm32f1::can
