// $Id: $
// File name:   sync.sv
// Created:     9/3/2013
// Author:      Jiyuan Zhao
// Lab Section: 337-02
// Version:     1.0  Initial Design Entry
// Description: synchronizer

module sync
  (
  input wire clk,
  input wire n_rst,
  input wire async_in,
  output reg sync_out
  );
  
  reg tmp;
  
  always @ (posedge clk, negedge n_rst) begin
    if (n_rst == 0) begin
      tmp <= 0;
      sync_out <= 0;
    end
    else begin
    tmp <= async_in;
    sync_out <= tmp;
  end
  end
endmodule