Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 21 14:35:05 2020
| Host         : DESKTOP-TF4Q9RE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hexcalc_control_sets_placed.rpt
| Design       : hexcalc
| Device       : xc7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            8 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |              32 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal         |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------+------------------+------------------+----------------+--------------+
|  sm_clk_BUFG                 |                        | bt_clr_IBUF      |                1 |              3 |         3.00 |
|  samp_ck                     |                        |                  |                2 |              4 |         2.00 |
|  samp_ck                     | kp1/CV1                |                  |                1 |              4 |         4.00 |
|  samp_ck                     | kp1/CV3                |                  |                1 |              4 |         4.00 |
|  samp_ck                     | kp1/CV2                |                  |                3 |              4 |         1.33 |
|  samp_ck                     | kp1/CV4                |                  |                1 |              4 |         4.00 |
|  sm_clk_BUFG                 | kp1/E[0]               | bt_clr_IBUF      |                5 |             16 |         3.20 |
|  sm_clk_BUFG                 | kp1/pr_state_reg[1][0] | bt_clr_IBUF      |                9 |             16 |         1.78 |
|  hexcalc_inst/inst/clk_50MHz |                        |                  |                6 |             21 |         3.50 |
+------------------------------+------------------------+------------------+------------------+----------------+--------------+


