

================================================================
== Vitis HLS Report for 'message_passing'
================================================================
* Date:           Wed Apr 14 23:04:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.834 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17708|    17708|  0.177 ms|  0.177 ms|  17708|  17708|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                           |     5700|     5700|         1|          1|          1|   5700|       yes|
        |- VITIS_LOOP_47_1_VITIS_LOOP_51_2  |    12004|    12004|         6|          1|          1|  12000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      285|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      122|    -|
|Register             |        -|     -|      213|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      213|      471|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_10ns_9ns_16_4_1_U29  |mac_muladd_16s_10ns_9ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_16s_10ns_9ns_16_4_1_U30  |mac_muladd_16s_10ns_9ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_6ns_10ns_9ns_15_4_1_U28  |mac_muladd_6ns_10ns_9ns_15_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_218_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln47_fu_230_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln51_fu_298_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln53_fu_347_p2       |         +|   0|  0|  38|          31|          31|
    |add_ln703_fu_373_p2      |         +|   0|  0|  39|          32|          32|
    |empty_45_fu_201_p2       |         +|   0|  0|  20|          13|           1|
    |msg_V_fu_341_p2          |         +|   0|  0|  39|          32|          32|
    |exitcond963_fu_207_p2    |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln47_fu_224_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln51_fu_236_p2      |      icmp|   0|  0|  11|           9|           9|
    |or_ln47_fu_287_p2        |        or|   0|  0|   7|           7|           1|
    |msg_V_1_fu_361_p3        |    select|   0|  0|  31|           1|           1|
    |select_ln47_1_fu_250_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln47_2_fu_274_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln47_fu_242_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 285|         187|         154|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  31|          6|    1|          6|
    |ap_enable_reg_pp1_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5     |   9|          2|    1|          2|
    |ap_phi_mux_e_phi_fu_183_p4  |   9|          2|    6|         12|
    |dim_reg_190                 |   9|          2|    9|         18|
    |e_reg_179                   |   9|          2|    6|         12|
    |empty_reg_157               |   9|          2|   13|         26|
    |indvar_flatten_reg_168      |   9|          2|   14|         28|
    |message_V_address1          |  14|          3|   16|         48|
    |message_V_d1                |  14|          3|   32|         96|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 122|         26|   99|        250|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5   |   1|   0|    1|          0|
    |dim_reg_190               |   9|   0|    9|          0|
    |e_reg_179                 |   6|   0|    6|          0|
    |empty_reg_157             |  13|   0|   13|          0|
    |icmp_ln47_reg_420         |   1|   0|    1|          0|
    |indvar_flatten_reg_168    |  14|   0|   14|          0|
    |message_V_addr_1_reg_482  |  16|   0|   16|          0|
    |select_ln47_1_reg_430     |   6|   0|    6|          0|
    |select_ln47_reg_424       |   9|   0|    9|          0|
    |icmp_ln47_reg_420         |  64|  32|    1|          0|
    |select_ln47_reg_424       |  64|  32|    9|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 213|  64|   95|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|   message_passing|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|   message_passing|  return value|
|message_V_address0         |  out|   16|   ap_memory|         message_V|         array|
|message_V_ce0              |  out|    1|   ap_memory|         message_V|         array|
|message_V_q0               |   in|   32|   ap_memory|         message_V|         array|
|message_V_address1         |  out|   16|   ap_memory|         message_V|         array|
|message_V_ce1              |  out|    1|   ap_memory|         message_V|         array|
|message_V_we1              |  out|    1|   ap_memory|         message_V|         array|
|message_V_d1               |  out|   32|   ap_memory|         message_V|         array|
|edge_list_address0         |  out|   10|   ap_memory|         edge_list|         array|
|edge_list_ce0              |  out|    1|   ap_memory|         edge_list|         array|
|edge_list_q0               |   in|   32|   ap_memory|         edge_list|         array|
|edge_list_address1         |  out|   10|   ap_memory|         edge_list|         array|
|edge_list_ce1              |  out|    1|   ap_memory|         edge_list|         array|
|edge_list_q1               |   in|   32|   ap_memory|         edge_list|         array|
|edge_embedding_V_address0  |  out|   18|   ap_memory|  edge_embedding_V|         array|
|edge_embedding_V_ce0       |  out|    1|   ap_memory|  edge_embedding_V|         array|
|edge_embedding_V_q0        |   in|   32|   ap_memory|  edge_embedding_V|         array|
|node_embedding_V_address0  |  out|   16|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_ce0       |  out|    1|   ap_memory|  node_embedding_V|         array|
|node_embedding_V_q0        |   in|   32|   ap_memory|  node_embedding_V|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

