<div class="table-wrap"><table class="confluenceTable"><tbody><tr><th data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTh">Unit</th><th data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTh">Area Reduction Opportunity</th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">Area saving Estimates</th><th data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTh">Effort for design work days</th><th colspan="1" data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTh"><span>Effort for verification work days </span></th><th class="highlight-green confluenceTh" colspan="1" data-highlight-colour="green">ROI</th><th data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTh">Comments</th><th colspan="1" data-highlight-colour="green" style="text-align: center;" class="highlight-green confluenceTh">Status</th></tr><tr><th class="highlight-blue confluenceTh" data-highlight-colour="blue" rowspan="4">DCE</th><td class="confluenceTd">Snoop Filter ECC optimization</td><td colspan="1" class="confluenceTd"><span>Should be able to save up to 20-25% directory area in typical directory configurations. (Example: 16 way tag filter with each tag=30 bits. Total bits in 2.0 (25+7)*16 = 512 , total bits with the change= 25*16+10 = 410). So overall 20% reduction in this case. Note that savings here refer to snoop filter area only not complete DCE area </span></td><td class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd">Design change and basic first pass verification done on a branch</td><td colspan="1" class="confluenceTd">Ncore 2.2</td></tr><tr><td colspan="1" class="confluenceTd">Replacing ATT de-allocate FIFOs with Round Robin Arbs</td><td colspan="1" class="confluenceTd"><span>(nAttCtrlEntries* Log(nAttCtrlEntries))/2 per fifo (snp, Mrd, Str, Commit &amp; Wake-up) ~2.5% saving on DCE logic area </span></td><td colspan="1" class="confluenceTd">1 week</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Optimize address LSB's in ATT</td><td colspan="1" class="confluenceTd"><span>3*num ATT entries flops. </span></td><td colspan="1" class="confluenceTd">30 mins</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Ncore 2.2</td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><th class="highlight-blue confluenceTh" data-highlight-colour="blue" rowspan="9">AIU</th><td colspan="1" class="confluenceTd"><span>Replacing OTT issue FIFOs with Round Robin Arbs </span></td><td colspan="1" class="confluenceTd">~ 1.5% logic area savings (Three issue FIFOs Update Rd rsp and write)</td><td colspan="1" class="confluenceTd">1 week</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Attempt to reduce size of OttdDTWBuffer</td><td colspan="1" class="confluenceTd">currently 1CL</td><td colspan="1" class="confluenceTd">2 days</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">may not be possible; must analyze corner cases</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Attempt to reduce size of  OttdRRspBuffer</td><td colspan="1" class="confluenceTd">currently 1CL</td><td colspan="1" class="confluenceTd">2 days</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">may not be possible; must analyze corner cases</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Reduce width of sfiSlvFifo when snoops are not present</td><td colspan="1" class="confluenceTd">Minimal due to synthesis optimizations</td><td colspan="1" class="confluenceTd">4 hours</td><td colspan="1" class="confluenceTd"><span>Regression only</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd">Attempt to reduce width of sfiSlvFifo when snoops are present by creating an additional SNP fifo.</td><td colspan="1" class="confluenceTd">Minimal <span>due to synthesis optimizations</span></td><td colspan="1" class="confluenceTd">3 days</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">Remove high bits of opcode flops in STT</td><td colspan="1" class="confluenceTd">3* num STT entries flops</td><td colspan="1" class="confluenceTd">1 hour</td><td colspan="1" class="confluenceTd"><span>Regression only</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd">Remove any remaining obsolete flops in OTT/STT from old Bridge and IoCache configs</td><td colspan="1" class="confluenceTd">~ 4 to 6 * num OTT entries flops</td><td colspan="1" class="confluenceTd">2 days</td><td colspan="1" class="confluenceTd">Regression only</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd">Make sure surplus mux inputs are always removed in configs where they're not needed</td><td colspan="1" class="confluenceTd">Minimal <span>due to synthesis optimizations</span></td><td colspan="1" class="confluenceTd">2 days</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Since vld's are tied off to zero in these cases, synthesis is probably already optimizing these away. So might not see any improvement from doing this.</td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><th class="highlight-blue confluenceTh" data-highlight-colour="blue" rowspan="14">NCB</th><td colspan="1" class="confluenceTd"><span>Replacing OTT de-allocate FIFOs with Round Robin Arbs </span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">aimfifo depth reduced from 8 beats to Math.max(4, this.param.nBeats)</td><td colspan="1" class="confluenceTd"><p>For 64-bit data width, save 0 flop.</p><p>For 128-bit data width, save 1 CL = 512 flops.</p><p>For 256-bit data width, save 2 CL = 1024 flops.</p></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd">Design and verification work already done in Boon's local directory.</td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd">ctwFifo0 depth reduced from 2 CL to <s>1 CL</s> (minimum 2 beats)</td><td colspan="1" class="confluenceTd"><p>For 64-bit, 128-bit data width: save 1.5 CL = 1.5 x 512 flops = 768 flops.</p><p>For 256-bit data width: save 1 CL = 512 flops.</p></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"><p>Design and verification work already done in Boon's local directory.</p></td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd">ctwFifo1 depth reduced from 2 CL to <s>1 CL</s> (minimum 2 beats)</td><td colspan="1" class="confluenceTd"><p>For 64-bit, 128-bit data width: save 1.5 CL = 1.5 x 512 flops = 768 flops.</p><p>For 256-bit data width: save 1 CL = 512 flops.</p></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd">Design and verification work already done in Boon's local directory.</td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd">crdfifo depth reduced from 2 CL to 1 CL</td><td colspan="1" class="confluenceTd"><span>Save 1 CL = 512 flops.</span></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Design and verification work already done in Boon's local directory.</td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd"><p>DtrFifo depth reduced from 4 CL to 2 CL</p><p>(To minimize SFI DTR backpressure, the request path to OTT Data needs to be arbitrated with a new requestor WriteMissAllocatePartial and OTT Ctrl state machine needs to be modified slightly to only use one dedicated port to issue the request)</p></td><td colspan="1" class="confluenceTd"><span>Save 2 CL = 1024 flops.</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Design and verification work already done in Boon's local directory.</td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd">AceBGuard fifo depth reduced from nOttCtrlEntries to 4 (minimum 2)</td><td colspan="1" class="confluenceTd"><span>For nOttCtrlEntries=128 and wAxId=4, save (128-4)*(4+2+4+7+1+1)=124*19=2356 flops.</span></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd">Design and verification work already done in Boon's local directory.</td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td class="confluenceTd"><p>evtfifo depth reduced from 2 CL to 1CL</p><p>(evtfifo is connected to CCP evict port via a DEMUX and is used for eviction and maintenance flush).</p></td><td colspan="1" class="confluenceTd"><span>Save 1 CL = 512 flops.</span></td><td class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><span>Design and verification work already done in Boon's local directory.</span></td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td class="confluenceTd"><p>snp_evtfifo depth reduced from 2 CL to 1CL</p><p>(snp_evtfifo is connected to CCP evict port via a DEMUX and is used for snoop data transfer).</p></td><td colspan="1" class="confluenceTd"><span>Save 1 CL = 512 flops.</span></td><td class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"><span>Will need to do code coverage and fcov for these changes + Regression debug: 2 days (assuming no RTL bugs are found)</span></td><td colspan="1" class="confluenceTd"> </td><td class="confluenceTd"><span>Design and verification work already done in Boon's local directory.</span></td><td colspan="1" class="confluenceTd"><span>Ncore 2.2</span></td></tr><tr><td colspan="1" class="confluenceTd"><p><span>CmdSelFifo depth reduced from nOttCtrlEntries to Math.min(nCmdInFlight, nOttCtrlEntries). This requires using CmdSelFifo full signal to retry agent/wakeup request in P2 cycle.</span></p></td><td colspan="1" class="confluenceTd"><span>For nOttCtrlEntries=128, save (128-16)*7 = 784 flops.</span></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">ccp_dat_if's rdrsp_fifo depth reduced from 1 CL to 2 beats</td><td colspan="1" class="confluenceTd"><p>For 64-bit data width, save (8-2)/8 * 512 = 384 flops.</p><p>For 128-bit data width, save 0.5 CL = 256 flops.</p><p>For 256-bit data width, save 0 flop.</p></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd">ncb_ace's ott_fifo_depth reduced from 1 CL to 2 beats</td><td colspan="1" class="confluenceTd"><p>For 64-bit data width, save (8-2)/8 * 512 = 384 flops.</p><p>For 128-bit data width, save 0.5 CL = 256 flops.</p><p>For 256-bit data width, save 0 flop.</p></td><td colspan="1" class="confluenceTd">0.1</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"><span>UTT entry state machine encoding changed from 7-bit onehot to 3-bit encode (for CCP configuration), from 4-bit onehot to 2-bit encode (for Bridge-only configuration). This requires the UTT entry state machine coding style change from ACHL FSM macro to explicit coding.</span></td><td colspan="1" class="confluenceTd"><p>For nOttCtrlEntries=128 for CCP configuration, save (7-3)*128=512 flops.</p><p>For nOttCtrlEntries=128 for Bridge-only configuration, save (4-2)*128=256 flops.</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"><p> </p></td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><th class="highlight-blue confluenceTh" data-highlight-colour="blue" rowspan="2">CCP</th><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><th class="highlight-blue confluenceTh" data-highlight-colour="blue" rowspan="2">DMI</th><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr><tr><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td><td colspan="1" class="confluenceTd"> </td></tr></tbody></table></div>