// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Sun Mar 11 14:22:19 2018
// Host        : DESKTOP-6HDQGGD running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clock_gen_0_0_sim_netlist.v
// Design      : design_1_clock_gen_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v2
   (S_AXI_ARREADY,
    S_AXI_AWREADY,
    S_AXI_WREADY,
    led,
    clk_out_10MHz,
    clk_p,
    clk_short,
    clk_d,
    clk_dac,
    clk_dac_p,
    clk_dac_d,
    dd2,
    dd3,
    dd1,
    dd0,
    sample,
    sample_tr,
    sample_c,
    clear_small,
    clear_large,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_arvalid,
    \condition_10_1_reg[31]_i_15 ,
    \condition_2_1_reg[31]_i_15 ,
    \condition_4_1_reg[31]_i_15 ,
    \condition_7_1_reg[31]_i_15 ,
    \condition_sample_1_reg[31]_i_15 ,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    clk_in_sys,
    reset,
    clk_out_500MHz,
    counter_small,
    counter_large,
    s00_axi_araddr,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_ARREADY;
  output S_AXI_AWREADY;
  output S_AXI_WREADY;
  output [7:0]led;
  output clk_out_10MHz;
  output clk_p;
  output clk_short;
  output clk_d;
  output clk_dac;
  output clk_dac_p;
  output clk_dac_d;
  output dd2;
  output dd3;
  output dd1;
  output dd0;
  output sample;
  output sample_tr;
  output sample_c;
  output clear_small;
  output clear_large;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_arvalid;
  input \condition_10_1_reg[31]_i_15 ;
  input \condition_2_1_reg[31]_i_15 ;
  input \condition_4_1_reg[31]_i_15 ;
  input \condition_7_1_reg[31]_i_15 ;
  input \condition_sample_1_reg[31]_i_15 ;
  input s00_axi_aclk;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input clk_in_sys;
  input reset;
  input clk_out_500MHz;
  input [31:0]counter_small;
  input [31:0]counter_large;
  input [5:0]s00_axi_araddr;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire buffer_clk_d_i_1_n_0;
  wire buffer_clk_dac_d_i_1_n_0;
  wire buffer_clk_dac_i_1_n_0;
  wire buffer_clk_dac_p_i_1_n_0;
  wire buffer_clk_p_i_1_n_0;
  wire buffer_clk_short_i_1_n_0;
  wire buffer_dd0_i_1_n_0;
  wire buffer_dd1_i_1_n_0;
  wire buffer_dd2_i_1_n_0;
  wire buffer_dd3_i_1_n_0;
  wire buffer_sample_c_i_1_n_0;
  wire buffer_sample_i_1_n_0;
  wire buffer_sample_tr_i_1_n_0;
  wire clear_large;
  wire clear_small;
  wire clk_d;
  wire clk_d_1_i;
  wire clk_dac;
  wire clk_dac_1_i;
  wire clk_dac_d;
  wire clk_dac_d_1_i;
  wire clk_dac_p;
  wire clk_dac_p_1_i;
  wire clk_in_sys;
  wire clk_out_10MHz;
  wire clk_out_500MHz;
  wire clk_p;
  wire clk_p_1_i;
  wire clk_short;
  wire clk_short_1_i;
  wire clock_gen_v2_S00_AXI_inst_n_33;
  wire \condition_10_1_reg[31]_i_15 ;
  wire \condition_2_1_reg[31]_i_15 ;
  wire \condition_4_1_reg[31]_i_15 ;
  wire \condition_7_1_reg[31]_i_15 ;
  wire \condition_sample_1_reg[31]_i_15 ;
  wire [31:0]counter_large;
  wire [31:0]counter_small;
  wire dd0;
  wire dd0_1_i;
  wire dd1;
  wire dd1_1_i;
  wire dd2;
  wire dd2_1_i;
  wire dd3;
  wire dd3_1_i;
  wire [7:0]led;
  wire p_0_in;
  wire reset;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sample;
  wire sample_1_i;
  wire sample_c;
  wire sample_c_1_i;
  wire sample_tr;
  wire sample_tr_1_i;
  wire slv_reg_rden;

  LUT6 #(
    .INIT(64'hF8F8F8F808F8F8F8)) 
    aw_en_i_1
       (.I0(s00_axi_bvalid),
        .I1(s00_axi_bready),
        .I2(clock_gen_v2_S00_AXI_inst_n_33),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(S_AXI_AWREADY),
        .O(aw_en_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h55555555C0000000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bready),
        .I1(S_AXI_WREADY),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_AWREADY),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[31]_i_1 
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_clk_d_i_1
       (.I0(clk_d_1_i),
        .O(buffer_clk_d_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_clk_dac_d_i_1
       (.I0(clk_dac_d_1_i),
        .O(buffer_clk_dac_d_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_clk_dac_i_1
       (.I0(clk_dac_1_i),
        .O(buffer_clk_dac_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_clk_dac_p_i_1
       (.I0(clk_dac_p_1_i),
        .O(buffer_clk_dac_p_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_clk_p_i_1
       (.I0(clk_p_1_i),
        .O(buffer_clk_p_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_clk_short_i_1
       (.I0(clk_short_1_i),
        .O(buffer_clk_short_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_dd0_i_1
       (.I0(dd0_1_i),
        .O(buffer_dd0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_dd1_i_1
       (.I0(dd1_1_i),
        .O(buffer_dd1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_dd2_i_1
       (.I0(dd2_1_i),
        .O(buffer_dd2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_dd3_i_1
       (.I0(dd3_1_i),
        .O(buffer_dd3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_sample_c_i_1
       (.I0(sample_c_1_i),
        .O(buffer_sample_c_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_sample_i_1
       (.I0(sample_1_i),
        .O(buffer_sample_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    buffer_sample_tr_i_1
       (.I0(sample_tr_1_i),
        .O(buffer_sample_tr_i_1_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v2_S00_AXI clock_gen_v2_S00_AXI_inst
       (.E(slv_reg_rden),
        .axi_arready_reg_0(axi_rvalid_i_1_n_0),
        .axi_bvalid_reg_0(aw_en_i_1_n_0),
        .axi_wready_reg_0(clock_gen_v2_S00_AXI_inst_n_33),
        .axi_wready_reg_1(axi_bvalid_i_1_n_0),
        .clear_large(clear_large),
        .clear_small(clear_small),
        .clk_d(clk_d),
        .clk_d_1_i(clk_d_1_i),
        .clk_d_1_i_reg_0(buffer_clk_d_i_1_n_0),
        .clk_dac(clk_dac),
        .clk_dac_1_i(clk_dac_1_i),
        .clk_dac_1_i_reg_0(buffer_clk_dac_i_1_n_0),
        .clk_dac_d(clk_dac_d),
        .clk_dac_d_1_i(clk_dac_d_1_i),
        .clk_dac_d_1_i_reg_0(buffer_clk_dac_d_i_1_n_0),
        .clk_dac_p(clk_dac_p),
        .clk_dac_p_1_i(clk_dac_p_1_i),
        .clk_dac_p_1_i_reg_0(buffer_clk_dac_p_i_1_n_0),
        .clk_in_sys(clk_in_sys),
        .clk_out_10MHz(clk_out_10MHz),
        .clk_out_500MHz(clk_out_500MHz),
        .clk_p(clk_p),
        .clk_p_1_i(clk_p_1_i),
        .clk_p_1_i_reg_0(buffer_clk_p_i_1_n_0),
        .clk_short(clk_short),
        .clk_short_1_i(clk_short_1_i),
        .clk_short_1_i_reg_0(buffer_clk_short_i_1_n_0),
        .\condition_10_1_reg[31]_i_15 (\condition_10_1_reg[31]_i_15 ),
        .\condition_2_1_reg[31]_i_15 (\condition_2_1_reg[31]_i_15 ),
        .\condition_4_1_reg[31]_i_15 (\condition_4_1_reg[31]_i_15 ),
        .\condition_7_1_reg[31]_i_15 (\condition_7_1_reg[31]_i_15 ),
        .\condition_sample_1_reg[31]_i_15 (\condition_sample_1_reg[31]_i_15 ),
        .counter_large(counter_large),
        .counter_small(counter_small),
        .dd0(dd0),
        .dd0_1_i(dd0_1_i),
        .dd0_1_i_reg_0(buffer_dd0_i_1_n_0),
        .dd1(dd1),
        .dd1_1_i(dd1_1_i),
        .dd1_1_i_reg_0(buffer_dd1_i_1_n_0),
        .dd2(dd2),
        .dd2_1_i(dd2_1_i),
        .dd2_1_i_reg_0(buffer_dd2_i_1_n_0),
        .dd3(dd3),
        .dd3_1_i(dd3_1_i),
        .dd3_1_i_reg_0(buffer_dd3_i_1_n_0),
        .led(led),
        .p_0_in(p_0_in),
        .reset(reset),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_arready(S_AXI_ARREADY),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awready(S_AXI_AWREADY),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(S_AXI_WREADY),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .sample(sample),
        .sample_1_i(sample_1_i),
        .sample_1_i_reg_0(buffer_sample_i_1_n_0),
        .sample_c(sample_c),
        .sample_c_1_i(sample_c_1_i),
        .sample_c_1_i_reg_0(buffer_sample_c_i_1_n_0),
        .sample_tr(sample_tr),
        .sample_tr_1_i(sample_tr_1_i),
        .sample_tr_1_i_reg_0(buffer_sample_tr_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v2_S00_AXI
   (s00_axi_awready,
    s00_axi_wready,
    clk_out_10MHz,
    clk_p_1_i,
    clk_p,
    clk_short_1_i,
    clk_short,
    clk_d_1_i,
    clk_d,
    clk_dac_1_i,
    clk_dac,
    clk_dac_p_1_i,
    clk_dac_p,
    clk_dac_d_1_i,
    clk_dac_d,
    dd2_1_i,
    dd2,
    dd3_1_i,
    dd3,
    dd1_1_i,
    dd1,
    dd0_1_i,
    dd0,
    sample_1_i,
    sample,
    sample_tr_1_i,
    sample_tr,
    sample_c_1_i,
    sample_c,
    clear_small,
    clear_large,
    s00_axi_arready,
    s00_axi_bvalid,
    axi_wready_reg_0,
    s00_axi_rvalid,
    led,
    s00_axi_rdata,
    p_0_in,
    s00_axi_aclk,
    clk_out_500MHz,
    reset,
    clk_in_sys,
    clk_p_1_i_reg_0,
    clk_short_1_i_reg_0,
    clk_d_1_i_reg_0,
    clk_dac_1_i_reg_0,
    clk_dac_p_1_i_reg_0,
    clk_dac_d_1_i_reg_0,
    dd2_1_i_reg_0,
    dd3_1_i_reg_0,
    dd1_1_i_reg_0,
    dd0_1_i_reg_0,
    sample_1_i_reg_0,
    sample_tr_1_i_reg_0,
    sample_c_1_i_reg_0,
    axi_wready_reg_1,
    axi_bvalid_reg_0,
    axi_arready_reg_0,
    s00_axi_arvalid,
    \condition_10_1_reg[31]_i_15 ,
    \condition_2_1_reg[31]_i_15 ,
    \condition_4_1_reg[31]_i_15 ,
    \condition_7_1_reg[31]_i_15 ,
    \condition_sample_1_reg[31]_i_15 ,
    s00_axi_awaddr,
    s00_axi_wdata,
    counter_small,
    counter_large,
    s00_axi_araddr,
    E,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb);
  output s00_axi_awready;
  output s00_axi_wready;
  output clk_out_10MHz;
  output clk_p_1_i;
  output clk_p;
  output clk_short_1_i;
  output clk_short;
  output clk_d_1_i;
  output clk_d;
  output clk_dac_1_i;
  output clk_dac;
  output clk_dac_p_1_i;
  output clk_dac_p;
  output clk_dac_d_1_i;
  output clk_dac_d;
  output dd2_1_i;
  output dd2;
  output dd3_1_i;
  output dd3;
  output dd1_1_i;
  output dd1;
  output dd0_1_i;
  output dd0;
  output sample_1_i;
  output sample;
  output sample_tr_1_i;
  output sample_tr;
  output sample_c_1_i;
  output sample_c;
  output clear_small;
  output clear_large;
  output s00_axi_arready;
  output s00_axi_bvalid;
  output axi_wready_reg_0;
  output s00_axi_rvalid;
  output [7:0]led;
  output [31:0]s00_axi_rdata;
  input p_0_in;
  input s00_axi_aclk;
  input clk_out_500MHz;
  input reset;
  input clk_in_sys;
  input clk_p_1_i_reg_0;
  input clk_short_1_i_reg_0;
  input clk_d_1_i_reg_0;
  input clk_dac_1_i_reg_0;
  input clk_dac_p_1_i_reg_0;
  input clk_dac_d_1_i_reg_0;
  input dd2_1_i_reg_0;
  input dd3_1_i_reg_0;
  input dd1_1_i_reg_0;
  input dd0_1_i_reg_0;
  input sample_1_i_reg_0;
  input sample_tr_1_i_reg_0;
  input sample_c_1_i_reg_0;
  input axi_wready_reg_1;
  input axi_bvalid_reg_0;
  input axi_arready_reg_0;
  input s00_axi_arvalid;
  input \condition_10_1_reg[31]_i_15 ;
  input \condition_2_1_reg[31]_i_15 ;
  input \condition_4_1_reg[31]_i_15 ;
  input \condition_7_1_reg[31]_i_15 ;
  input \condition_sample_1_reg[31]_i_15 ;
  input [5:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [31:0]counter_small;
  input [31:0]counter_large;
  input [5:0]s00_axi_araddr;
  input [0:0]E;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;

  wire [0:0]E;
  wire [7:2]axi_araddr;
  wire \axi_araddr_reg[2]_rep__0_n_0 ;
  wire \axi_araddr_reg[2]_rep__1_n_0 ;
  wire \axi_araddr_reg[2]_rep_n_0 ;
  wire \axi_araddr_reg[3]_rep__0_n_0 ;
  wire \axi_araddr_reg[3]_rep__1_n_0 ;
  wire \axi_araddr_reg[3]_rep_n_0 ;
  wire \axi_araddr_reg[4]_rep_n_0 ;
  wire axi_arready_i_1_n_0;
  wire axi_arready_reg_0;
  wire \axi_awaddr_reg[3]_rep_n_0 ;
  wire \axi_awaddr_reg[5]_rep_n_0 ;
  wire \axi_awaddr_reg[6]_rep_n_0 ;
  wire \axi_awaddr_reg[7]_rep_n_0 ;
  wire axi_awready0;
  wire axi_bvalid_reg_0;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_13_n_0 ;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_17_n_0 ;
  wire \axi_rdata[0]_i_18_n_0 ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_20_n_0 ;
  wire \axi_rdata[0]_i_21_n_0 ;
  wire \axi_rdata[0]_i_22_n_0 ;
  wire \axi_rdata[0]_i_23_n_0 ;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_13_n_0 ;
  wire \axi_rdata[10]_i_14_n_0 ;
  wire \axi_rdata[10]_i_15_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_17_n_0 ;
  wire \axi_rdata[10]_i_18_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_20_n_0 ;
  wire \axi_rdata[10]_i_21_n_0 ;
  wire \axi_rdata[10]_i_22_n_0 ;
  wire \axi_rdata[10]_i_23_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[11]_i_12_n_0 ;
  wire \axi_rdata[11]_i_13_n_0 ;
  wire \axi_rdata[11]_i_14_n_0 ;
  wire \axi_rdata[11]_i_15_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_17_n_0 ;
  wire \axi_rdata[11]_i_18_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire \axi_rdata[11]_i_20_n_0 ;
  wire \axi_rdata[11]_i_21_n_0 ;
  wire \axi_rdata[11]_i_22_n_0 ;
  wire \axi_rdata[11]_i_23_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[12]_i_12_n_0 ;
  wire \axi_rdata[12]_i_13_n_0 ;
  wire \axi_rdata[12]_i_14_n_0 ;
  wire \axi_rdata[12]_i_15_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_17_n_0 ;
  wire \axi_rdata[12]_i_18_n_0 ;
  wire \axi_rdata[12]_i_19_n_0 ;
  wire \axi_rdata[12]_i_20_n_0 ;
  wire \axi_rdata[12]_i_21_n_0 ;
  wire \axi_rdata[12]_i_22_n_0 ;
  wire \axi_rdata[12]_i_23_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[13]_i_12_n_0 ;
  wire \axi_rdata[13]_i_13_n_0 ;
  wire \axi_rdata[13]_i_14_n_0 ;
  wire \axi_rdata[13]_i_15_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_17_n_0 ;
  wire \axi_rdata[13]_i_18_n_0 ;
  wire \axi_rdata[13]_i_19_n_0 ;
  wire \axi_rdata[13]_i_20_n_0 ;
  wire \axi_rdata[13]_i_21_n_0 ;
  wire \axi_rdata[13]_i_22_n_0 ;
  wire \axi_rdata[13]_i_23_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[14]_i_12_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_15_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_17_n_0 ;
  wire \axi_rdata[14]_i_18_n_0 ;
  wire \axi_rdata[14]_i_19_n_0 ;
  wire \axi_rdata[14]_i_20_n_0 ;
  wire \axi_rdata[14]_i_21_n_0 ;
  wire \axi_rdata[14]_i_22_n_0 ;
  wire \axi_rdata[14]_i_23_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[15]_i_12_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_14_n_0 ;
  wire \axi_rdata[15]_i_15_n_0 ;
  wire \axi_rdata[15]_i_16_n_0 ;
  wire \axi_rdata[15]_i_17_n_0 ;
  wire \axi_rdata[15]_i_18_n_0 ;
  wire \axi_rdata[15]_i_19_n_0 ;
  wire \axi_rdata[15]_i_20_n_0 ;
  wire \axi_rdata[15]_i_21_n_0 ;
  wire \axi_rdata[15]_i_22_n_0 ;
  wire \axi_rdata[15]_i_23_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[16]_i_12_n_0 ;
  wire \axi_rdata[16]_i_13_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_15_n_0 ;
  wire \axi_rdata[16]_i_16_n_0 ;
  wire \axi_rdata[16]_i_17_n_0 ;
  wire \axi_rdata[16]_i_18_n_0 ;
  wire \axi_rdata[16]_i_19_n_0 ;
  wire \axi_rdata[16]_i_20_n_0 ;
  wire \axi_rdata[16]_i_21_n_0 ;
  wire \axi_rdata[16]_i_22_n_0 ;
  wire \axi_rdata[16]_i_23_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_13_n_0 ;
  wire \axi_rdata[17]_i_14_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_17_n_0 ;
  wire \axi_rdata[17]_i_18_n_0 ;
  wire \axi_rdata[17]_i_19_n_0 ;
  wire \axi_rdata[17]_i_20_n_0 ;
  wire \axi_rdata[17]_i_21_n_0 ;
  wire \axi_rdata[17]_i_22_n_0 ;
  wire \axi_rdata[17]_i_23_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_13_n_0 ;
  wire \axi_rdata[18]_i_14_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_17_n_0 ;
  wire \axi_rdata[18]_i_18_n_0 ;
  wire \axi_rdata[18]_i_19_n_0 ;
  wire \axi_rdata[18]_i_20_n_0 ;
  wire \axi_rdata[18]_i_21_n_0 ;
  wire \axi_rdata[18]_i_22_n_0 ;
  wire \axi_rdata[18]_i_23_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_14_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_17_n_0 ;
  wire \axi_rdata[19]_i_18_n_0 ;
  wire \axi_rdata[19]_i_19_n_0 ;
  wire \axi_rdata[19]_i_20_n_0 ;
  wire \axi_rdata[19]_i_21_n_0 ;
  wire \axi_rdata[19]_i_22_n_0 ;
  wire \axi_rdata[19]_i_23_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_14_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_16_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_18_n_0 ;
  wire \axi_rdata[1]_i_19_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_13_n_0 ;
  wire \axi_rdata[20]_i_14_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_17_n_0 ;
  wire \axi_rdata[20]_i_18_n_0 ;
  wire \axi_rdata[20]_i_19_n_0 ;
  wire \axi_rdata[20]_i_20_n_0 ;
  wire \axi_rdata[20]_i_21_n_0 ;
  wire \axi_rdata[20]_i_22_n_0 ;
  wire \axi_rdata[20]_i_23_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_14_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_17_n_0 ;
  wire \axi_rdata[21]_i_18_n_0 ;
  wire \axi_rdata[21]_i_19_n_0 ;
  wire \axi_rdata[21]_i_20_n_0 ;
  wire \axi_rdata[21]_i_21_n_0 ;
  wire \axi_rdata[21]_i_22_n_0 ;
  wire \axi_rdata[21]_i_23_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_14_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_17_n_0 ;
  wire \axi_rdata[22]_i_18_n_0 ;
  wire \axi_rdata[22]_i_19_n_0 ;
  wire \axi_rdata[22]_i_20_n_0 ;
  wire \axi_rdata[22]_i_21_n_0 ;
  wire \axi_rdata[22]_i_22_n_0 ;
  wire \axi_rdata[22]_i_23_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_14_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_17_n_0 ;
  wire \axi_rdata[23]_i_18_n_0 ;
  wire \axi_rdata[23]_i_19_n_0 ;
  wire \axi_rdata[23]_i_20_n_0 ;
  wire \axi_rdata[23]_i_21_n_0 ;
  wire \axi_rdata[23]_i_22_n_0 ;
  wire \axi_rdata[23]_i_23_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_14_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_17_n_0 ;
  wire \axi_rdata[24]_i_18_n_0 ;
  wire \axi_rdata[24]_i_19_n_0 ;
  wire \axi_rdata[24]_i_20_n_0 ;
  wire \axi_rdata[24]_i_21_n_0 ;
  wire \axi_rdata[24]_i_22_n_0 ;
  wire \axi_rdata[24]_i_23_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_14_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_17_n_0 ;
  wire \axi_rdata[25]_i_18_n_0 ;
  wire \axi_rdata[25]_i_19_n_0 ;
  wire \axi_rdata[25]_i_20_n_0 ;
  wire \axi_rdata[25]_i_21_n_0 ;
  wire \axi_rdata[25]_i_22_n_0 ;
  wire \axi_rdata[25]_i_23_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_13_n_0 ;
  wire \axi_rdata[26]_i_14_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_17_n_0 ;
  wire \axi_rdata[26]_i_18_n_0 ;
  wire \axi_rdata[26]_i_19_n_0 ;
  wire \axi_rdata[26]_i_20_n_0 ;
  wire \axi_rdata[26]_i_21_n_0 ;
  wire \axi_rdata[26]_i_22_n_0 ;
  wire \axi_rdata[26]_i_23_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_13_n_0 ;
  wire \axi_rdata[27]_i_14_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_17_n_0 ;
  wire \axi_rdata[27]_i_18_n_0 ;
  wire \axi_rdata[27]_i_19_n_0 ;
  wire \axi_rdata[27]_i_20_n_0 ;
  wire \axi_rdata[27]_i_21_n_0 ;
  wire \axi_rdata[27]_i_22_n_0 ;
  wire \axi_rdata[27]_i_23_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_13_n_0 ;
  wire \axi_rdata[28]_i_14_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_17_n_0 ;
  wire \axi_rdata[28]_i_18_n_0 ;
  wire \axi_rdata[28]_i_19_n_0 ;
  wire \axi_rdata[28]_i_20_n_0 ;
  wire \axi_rdata[28]_i_21_n_0 ;
  wire \axi_rdata[28]_i_22_n_0 ;
  wire \axi_rdata[28]_i_23_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_13_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_17_n_0 ;
  wire \axi_rdata[29]_i_18_n_0 ;
  wire \axi_rdata[29]_i_19_n_0 ;
  wire \axi_rdata[29]_i_20_n_0 ;
  wire \axi_rdata[29]_i_21_n_0 ;
  wire \axi_rdata[29]_i_22_n_0 ;
  wire \axi_rdata[29]_i_23_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_14_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_17_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_22_n_0 ;
  wire \axi_rdata[2]_i_23_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_13_n_0 ;
  wire \axi_rdata[30]_i_14_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_16_n_0 ;
  wire \axi_rdata[30]_i_17_n_0 ;
  wire \axi_rdata[30]_i_18_n_0 ;
  wire \axi_rdata[30]_i_19_n_0 ;
  wire \axi_rdata[30]_i_20_n_0 ;
  wire \axi_rdata[30]_i_21_n_0 ;
  wire \axi_rdata[30]_i_22_n_0 ;
  wire \axi_rdata[30]_i_23_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_14_n_0 ;
  wire \axi_rdata[31]_i_15_n_0 ;
  wire \axi_rdata[31]_i_16_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_14_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_17_n_0 ;
  wire \axi_rdata[3]_i_18_n_0 ;
  wire \axi_rdata[3]_i_19_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_21_n_0 ;
  wire \axi_rdata[3]_i_22_n_0 ;
  wire \axi_rdata[3]_i_23_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[4]_i_12_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_14_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata[4]_i_18_n_0 ;
  wire \axi_rdata[4]_i_19_n_0 ;
  wire \axi_rdata[4]_i_20_n_0 ;
  wire \axi_rdata[4]_i_21_n_0 ;
  wire \axi_rdata[4]_i_22_n_0 ;
  wire \axi_rdata[4]_i_23_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_14_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_19_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_21_n_0 ;
  wire \axi_rdata[5]_i_22_n_0 ;
  wire \axi_rdata[5]_i_23_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_14_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_17_n_0 ;
  wire \axi_rdata[6]_i_18_n_0 ;
  wire \axi_rdata[6]_i_19_n_0 ;
  wire \axi_rdata[6]_i_20_n_0 ;
  wire \axi_rdata[6]_i_21_n_0 ;
  wire \axi_rdata[6]_i_22_n_0 ;
  wire \axi_rdata[6]_i_23_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_14_n_0 ;
  wire \axi_rdata[7]_i_15_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_17_n_0 ;
  wire \axi_rdata[7]_i_18_n_0 ;
  wire \axi_rdata[7]_i_19_n_0 ;
  wire \axi_rdata[7]_i_20_n_0 ;
  wire \axi_rdata[7]_i_21_n_0 ;
  wire \axi_rdata[7]_i_22_n_0 ;
  wire \axi_rdata[7]_i_23_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[8]_i_12_n_0 ;
  wire \axi_rdata[8]_i_13_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_17_n_0 ;
  wire \axi_rdata[8]_i_18_n_0 ;
  wire \axi_rdata[8]_i_19_n_0 ;
  wire \axi_rdata[8]_i_20_n_0 ;
  wire \axi_rdata[8]_i_21_n_0 ;
  wire \axi_rdata[8]_i_22_n_0 ;
  wire \axi_rdata[8]_i_23_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_13_n_0 ;
  wire \axi_rdata[9]_i_14_n_0 ;
  wire \axi_rdata[9]_i_15_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_18_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_20_n_0 ;
  wire \axi_rdata[9]_i_21_n_0 ;
  wire \axi_rdata[9]_i_22_n_0 ;
  wire \axi_rdata[9]_i_23_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata_reg[0]_i_10_n_0 ;
  wire \axi_rdata_reg[0]_i_11_n_0 ;
  wire \axi_rdata_reg[0]_i_3_n_0 ;
  wire \axi_rdata_reg[0]_i_4_n_0 ;
  wire \axi_rdata_reg[0]_i_5_n_0 ;
  wire \axi_rdata_reg[0]_i_6_n_0 ;
  wire \axi_rdata_reg[0]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_8_n_0 ;
  wire \axi_rdata_reg[0]_i_9_n_0 ;
  wire \axi_rdata_reg[10]_i_10_n_0 ;
  wire \axi_rdata_reg[10]_i_11_n_0 ;
  wire \axi_rdata_reg[10]_i_3_n_0 ;
  wire \axi_rdata_reg[10]_i_4_n_0 ;
  wire \axi_rdata_reg[10]_i_5_n_0 ;
  wire \axi_rdata_reg[10]_i_6_n_0 ;
  wire \axi_rdata_reg[10]_i_7_n_0 ;
  wire \axi_rdata_reg[10]_i_8_n_0 ;
  wire \axi_rdata_reg[10]_i_9_n_0 ;
  wire \axi_rdata_reg[11]_i_10_n_0 ;
  wire \axi_rdata_reg[11]_i_11_n_0 ;
  wire \axi_rdata_reg[11]_i_3_n_0 ;
  wire \axi_rdata_reg[11]_i_4_n_0 ;
  wire \axi_rdata_reg[11]_i_5_n_0 ;
  wire \axi_rdata_reg[11]_i_6_n_0 ;
  wire \axi_rdata_reg[11]_i_7_n_0 ;
  wire \axi_rdata_reg[11]_i_8_n_0 ;
  wire \axi_rdata_reg[11]_i_9_n_0 ;
  wire \axi_rdata_reg[12]_i_10_n_0 ;
  wire \axi_rdata_reg[12]_i_11_n_0 ;
  wire \axi_rdata_reg[12]_i_3_n_0 ;
  wire \axi_rdata_reg[12]_i_4_n_0 ;
  wire \axi_rdata_reg[12]_i_5_n_0 ;
  wire \axi_rdata_reg[12]_i_6_n_0 ;
  wire \axi_rdata_reg[12]_i_7_n_0 ;
  wire \axi_rdata_reg[12]_i_8_n_0 ;
  wire \axi_rdata_reg[12]_i_9_n_0 ;
  wire \axi_rdata_reg[13]_i_10_n_0 ;
  wire \axi_rdata_reg[13]_i_11_n_0 ;
  wire \axi_rdata_reg[13]_i_3_n_0 ;
  wire \axi_rdata_reg[13]_i_4_n_0 ;
  wire \axi_rdata_reg[13]_i_5_n_0 ;
  wire \axi_rdata_reg[13]_i_6_n_0 ;
  wire \axi_rdata_reg[13]_i_7_n_0 ;
  wire \axi_rdata_reg[13]_i_8_n_0 ;
  wire \axi_rdata_reg[13]_i_9_n_0 ;
  wire \axi_rdata_reg[14]_i_10_n_0 ;
  wire \axi_rdata_reg[14]_i_11_n_0 ;
  wire \axi_rdata_reg[14]_i_3_n_0 ;
  wire \axi_rdata_reg[14]_i_4_n_0 ;
  wire \axi_rdata_reg[14]_i_5_n_0 ;
  wire \axi_rdata_reg[14]_i_6_n_0 ;
  wire \axi_rdata_reg[14]_i_7_n_0 ;
  wire \axi_rdata_reg[14]_i_8_n_0 ;
  wire \axi_rdata_reg[14]_i_9_n_0 ;
  wire \axi_rdata_reg[15]_i_10_n_0 ;
  wire \axi_rdata_reg[15]_i_11_n_0 ;
  wire \axi_rdata_reg[15]_i_3_n_0 ;
  wire \axi_rdata_reg[15]_i_4_n_0 ;
  wire \axi_rdata_reg[15]_i_5_n_0 ;
  wire \axi_rdata_reg[15]_i_6_n_0 ;
  wire \axi_rdata_reg[15]_i_7_n_0 ;
  wire \axi_rdata_reg[15]_i_8_n_0 ;
  wire \axi_rdata_reg[15]_i_9_n_0 ;
  wire \axi_rdata_reg[16]_i_10_n_0 ;
  wire \axi_rdata_reg[16]_i_11_n_0 ;
  wire \axi_rdata_reg[16]_i_3_n_0 ;
  wire \axi_rdata_reg[16]_i_4_n_0 ;
  wire \axi_rdata_reg[16]_i_5_n_0 ;
  wire \axi_rdata_reg[16]_i_6_n_0 ;
  wire \axi_rdata_reg[16]_i_7_n_0 ;
  wire \axi_rdata_reg[16]_i_8_n_0 ;
  wire \axi_rdata_reg[16]_i_9_n_0 ;
  wire \axi_rdata_reg[17]_i_10_n_0 ;
  wire \axi_rdata_reg[17]_i_11_n_0 ;
  wire \axi_rdata_reg[17]_i_3_n_0 ;
  wire \axi_rdata_reg[17]_i_4_n_0 ;
  wire \axi_rdata_reg[17]_i_5_n_0 ;
  wire \axi_rdata_reg[17]_i_6_n_0 ;
  wire \axi_rdata_reg[17]_i_7_n_0 ;
  wire \axi_rdata_reg[17]_i_8_n_0 ;
  wire \axi_rdata_reg[17]_i_9_n_0 ;
  wire \axi_rdata_reg[18]_i_10_n_0 ;
  wire \axi_rdata_reg[18]_i_11_n_0 ;
  wire \axi_rdata_reg[18]_i_3_n_0 ;
  wire \axi_rdata_reg[18]_i_4_n_0 ;
  wire \axi_rdata_reg[18]_i_5_n_0 ;
  wire \axi_rdata_reg[18]_i_6_n_0 ;
  wire \axi_rdata_reg[18]_i_7_n_0 ;
  wire \axi_rdata_reg[18]_i_8_n_0 ;
  wire \axi_rdata_reg[18]_i_9_n_0 ;
  wire \axi_rdata_reg[19]_i_10_n_0 ;
  wire \axi_rdata_reg[19]_i_11_n_0 ;
  wire \axi_rdata_reg[19]_i_3_n_0 ;
  wire \axi_rdata_reg[19]_i_4_n_0 ;
  wire \axi_rdata_reg[19]_i_5_n_0 ;
  wire \axi_rdata_reg[19]_i_6_n_0 ;
  wire \axi_rdata_reg[19]_i_7_n_0 ;
  wire \axi_rdata_reg[19]_i_8_n_0 ;
  wire \axi_rdata_reg[19]_i_9_n_0 ;
  wire \axi_rdata_reg[1]_i_10_n_0 ;
  wire \axi_rdata_reg[1]_i_11_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_4_n_0 ;
  wire \axi_rdata_reg[1]_i_5_n_0 ;
  wire \axi_rdata_reg[1]_i_6_n_0 ;
  wire \axi_rdata_reg[1]_i_7_n_0 ;
  wire \axi_rdata_reg[1]_i_8_n_0 ;
  wire \axi_rdata_reg[1]_i_9_n_0 ;
  wire \axi_rdata_reg[20]_i_10_n_0 ;
  wire \axi_rdata_reg[20]_i_11_n_0 ;
  wire \axi_rdata_reg[20]_i_3_n_0 ;
  wire \axi_rdata_reg[20]_i_4_n_0 ;
  wire \axi_rdata_reg[20]_i_5_n_0 ;
  wire \axi_rdata_reg[20]_i_6_n_0 ;
  wire \axi_rdata_reg[20]_i_7_n_0 ;
  wire \axi_rdata_reg[20]_i_8_n_0 ;
  wire \axi_rdata_reg[20]_i_9_n_0 ;
  wire \axi_rdata_reg[21]_i_10_n_0 ;
  wire \axi_rdata_reg[21]_i_11_n_0 ;
  wire \axi_rdata_reg[21]_i_3_n_0 ;
  wire \axi_rdata_reg[21]_i_4_n_0 ;
  wire \axi_rdata_reg[21]_i_5_n_0 ;
  wire \axi_rdata_reg[21]_i_6_n_0 ;
  wire \axi_rdata_reg[21]_i_7_n_0 ;
  wire \axi_rdata_reg[21]_i_8_n_0 ;
  wire \axi_rdata_reg[21]_i_9_n_0 ;
  wire \axi_rdata_reg[22]_i_10_n_0 ;
  wire \axi_rdata_reg[22]_i_11_n_0 ;
  wire \axi_rdata_reg[22]_i_3_n_0 ;
  wire \axi_rdata_reg[22]_i_4_n_0 ;
  wire \axi_rdata_reg[22]_i_5_n_0 ;
  wire \axi_rdata_reg[22]_i_6_n_0 ;
  wire \axi_rdata_reg[22]_i_7_n_0 ;
  wire \axi_rdata_reg[22]_i_8_n_0 ;
  wire \axi_rdata_reg[22]_i_9_n_0 ;
  wire \axi_rdata_reg[23]_i_10_n_0 ;
  wire \axi_rdata_reg[23]_i_11_n_0 ;
  wire \axi_rdata_reg[23]_i_3_n_0 ;
  wire \axi_rdata_reg[23]_i_4_n_0 ;
  wire \axi_rdata_reg[23]_i_5_n_0 ;
  wire \axi_rdata_reg[23]_i_6_n_0 ;
  wire \axi_rdata_reg[23]_i_7_n_0 ;
  wire \axi_rdata_reg[23]_i_8_n_0 ;
  wire \axi_rdata_reg[23]_i_9_n_0 ;
  wire \axi_rdata_reg[24]_i_10_n_0 ;
  wire \axi_rdata_reg[24]_i_11_n_0 ;
  wire \axi_rdata_reg[24]_i_3_n_0 ;
  wire \axi_rdata_reg[24]_i_4_n_0 ;
  wire \axi_rdata_reg[24]_i_5_n_0 ;
  wire \axi_rdata_reg[24]_i_6_n_0 ;
  wire \axi_rdata_reg[24]_i_7_n_0 ;
  wire \axi_rdata_reg[24]_i_8_n_0 ;
  wire \axi_rdata_reg[24]_i_9_n_0 ;
  wire \axi_rdata_reg[25]_i_10_n_0 ;
  wire \axi_rdata_reg[25]_i_11_n_0 ;
  wire \axi_rdata_reg[25]_i_3_n_0 ;
  wire \axi_rdata_reg[25]_i_4_n_0 ;
  wire \axi_rdata_reg[25]_i_5_n_0 ;
  wire \axi_rdata_reg[25]_i_6_n_0 ;
  wire \axi_rdata_reg[25]_i_7_n_0 ;
  wire \axi_rdata_reg[25]_i_8_n_0 ;
  wire \axi_rdata_reg[25]_i_9_n_0 ;
  wire \axi_rdata_reg[26]_i_10_n_0 ;
  wire \axi_rdata_reg[26]_i_11_n_0 ;
  wire \axi_rdata_reg[26]_i_3_n_0 ;
  wire \axi_rdata_reg[26]_i_4_n_0 ;
  wire \axi_rdata_reg[26]_i_5_n_0 ;
  wire \axi_rdata_reg[26]_i_6_n_0 ;
  wire \axi_rdata_reg[26]_i_7_n_0 ;
  wire \axi_rdata_reg[26]_i_8_n_0 ;
  wire \axi_rdata_reg[26]_i_9_n_0 ;
  wire \axi_rdata_reg[27]_i_10_n_0 ;
  wire \axi_rdata_reg[27]_i_11_n_0 ;
  wire \axi_rdata_reg[27]_i_3_n_0 ;
  wire \axi_rdata_reg[27]_i_4_n_0 ;
  wire \axi_rdata_reg[27]_i_5_n_0 ;
  wire \axi_rdata_reg[27]_i_6_n_0 ;
  wire \axi_rdata_reg[27]_i_7_n_0 ;
  wire \axi_rdata_reg[27]_i_8_n_0 ;
  wire \axi_rdata_reg[27]_i_9_n_0 ;
  wire \axi_rdata_reg[28]_i_10_n_0 ;
  wire \axi_rdata_reg[28]_i_11_n_0 ;
  wire \axi_rdata_reg[28]_i_3_n_0 ;
  wire \axi_rdata_reg[28]_i_4_n_0 ;
  wire \axi_rdata_reg[28]_i_5_n_0 ;
  wire \axi_rdata_reg[28]_i_6_n_0 ;
  wire \axi_rdata_reg[28]_i_7_n_0 ;
  wire \axi_rdata_reg[28]_i_8_n_0 ;
  wire \axi_rdata_reg[28]_i_9_n_0 ;
  wire \axi_rdata_reg[29]_i_10_n_0 ;
  wire \axi_rdata_reg[29]_i_11_n_0 ;
  wire \axi_rdata_reg[29]_i_3_n_0 ;
  wire \axi_rdata_reg[29]_i_4_n_0 ;
  wire \axi_rdata_reg[29]_i_5_n_0 ;
  wire \axi_rdata_reg[29]_i_6_n_0 ;
  wire \axi_rdata_reg[29]_i_7_n_0 ;
  wire \axi_rdata_reg[29]_i_8_n_0 ;
  wire \axi_rdata_reg[29]_i_9_n_0 ;
  wire \axi_rdata_reg[2]_i_10_n_0 ;
  wire \axi_rdata_reg[2]_i_11_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_4_n_0 ;
  wire \axi_rdata_reg[2]_i_5_n_0 ;
  wire \axi_rdata_reg[2]_i_6_n_0 ;
  wire \axi_rdata_reg[2]_i_7_n_0 ;
  wire \axi_rdata_reg[2]_i_8_n_0 ;
  wire \axi_rdata_reg[2]_i_9_n_0 ;
  wire \axi_rdata_reg[30]_i_10_n_0 ;
  wire \axi_rdata_reg[30]_i_11_n_0 ;
  wire \axi_rdata_reg[30]_i_3_n_0 ;
  wire \axi_rdata_reg[30]_i_4_n_0 ;
  wire \axi_rdata_reg[30]_i_5_n_0 ;
  wire \axi_rdata_reg[30]_i_6_n_0 ;
  wire \axi_rdata_reg[30]_i_7_n_0 ;
  wire \axi_rdata_reg[30]_i_8_n_0 ;
  wire \axi_rdata_reg[30]_i_9_n_0 ;
  wire \axi_rdata_reg[31]_i_10_n_0 ;
  wire \axi_rdata_reg[31]_i_11_n_0 ;
  wire \axi_rdata_reg[31]_i_12_n_0 ;
  wire \axi_rdata_reg[31]_i_4_n_0 ;
  wire \axi_rdata_reg[31]_i_5_n_0 ;
  wire \axi_rdata_reg[31]_i_6_n_0 ;
  wire \axi_rdata_reg[31]_i_7_n_0 ;
  wire \axi_rdata_reg[31]_i_8_n_0 ;
  wire \axi_rdata_reg[31]_i_9_n_0 ;
  wire \axi_rdata_reg[3]_i_10_n_0 ;
  wire \axi_rdata_reg[3]_i_11_n_0 ;
  wire \axi_rdata_reg[3]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_4_n_0 ;
  wire \axi_rdata_reg[3]_i_5_n_0 ;
  wire \axi_rdata_reg[3]_i_6_n_0 ;
  wire \axi_rdata_reg[3]_i_7_n_0 ;
  wire \axi_rdata_reg[3]_i_8_n_0 ;
  wire \axi_rdata_reg[3]_i_9_n_0 ;
  wire \axi_rdata_reg[4]_i_10_n_0 ;
  wire \axi_rdata_reg[4]_i_11_n_0 ;
  wire \axi_rdata_reg[4]_i_3_n_0 ;
  wire \axi_rdata_reg[4]_i_4_n_0 ;
  wire \axi_rdata_reg[4]_i_5_n_0 ;
  wire \axi_rdata_reg[4]_i_6_n_0 ;
  wire \axi_rdata_reg[4]_i_7_n_0 ;
  wire \axi_rdata_reg[4]_i_8_n_0 ;
  wire \axi_rdata_reg[4]_i_9_n_0 ;
  wire \axi_rdata_reg[5]_i_10_n_0 ;
  wire \axi_rdata_reg[5]_i_11_n_0 ;
  wire \axi_rdata_reg[5]_i_3_n_0 ;
  wire \axi_rdata_reg[5]_i_4_n_0 ;
  wire \axi_rdata_reg[5]_i_5_n_0 ;
  wire \axi_rdata_reg[5]_i_6_n_0 ;
  wire \axi_rdata_reg[5]_i_7_n_0 ;
  wire \axi_rdata_reg[5]_i_8_n_0 ;
  wire \axi_rdata_reg[5]_i_9_n_0 ;
  wire \axi_rdata_reg[6]_i_10_n_0 ;
  wire \axi_rdata_reg[6]_i_11_n_0 ;
  wire \axi_rdata_reg[6]_i_3_n_0 ;
  wire \axi_rdata_reg[6]_i_4_n_0 ;
  wire \axi_rdata_reg[6]_i_5_n_0 ;
  wire \axi_rdata_reg[6]_i_6_n_0 ;
  wire \axi_rdata_reg[6]_i_7_n_0 ;
  wire \axi_rdata_reg[6]_i_8_n_0 ;
  wire \axi_rdata_reg[6]_i_9_n_0 ;
  wire \axi_rdata_reg[7]_i_10_n_0 ;
  wire \axi_rdata_reg[7]_i_11_n_0 ;
  wire \axi_rdata_reg[7]_i_3_n_0 ;
  wire \axi_rdata_reg[7]_i_4_n_0 ;
  wire \axi_rdata_reg[7]_i_5_n_0 ;
  wire \axi_rdata_reg[7]_i_6_n_0 ;
  wire \axi_rdata_reg[7]_i_7_n_0 ;
  wire \axi_rdata_reg[7]_i_8_n_0 ;
  wire \axi_rdata_reg[7]_i_9_n_0 ;
  wire \axi_rdata_reg[8]_i_10_n_0 ;
  wire \axi_rdata_reg[8]_i_11_n_0 ;
  wire \axi_rdata_reg[8]_i_3_n_0 ;
  wire \axi_rdata_reg[8]_i_4_n_0 ;
  wire \axi_rdata_reg[8]_i_5_n_0 ;
  wire \axi_rdata_reg[8]_i_6_n_0 ;
  wire \axi_rdata_reg[8]_i_7_n_0 ;
  wire \axi_rdata_reg[8]_i_8_n_0 ;
  wire \axi_rdata_reg[8]_i_9_n_0 ;
  wire \axi_rdata_reg[9]_i_10_n_0 ;
  wire \axi_rdata_reg[9]_i_11_n_0 ;
  wire \axi_rdata_reg[9]_i_3_n_0 ;
  wire \axi_rdata_reg[9]_i_4_n_0 ;
  wire \axi_rdata_reg[9]_i_5_n_0 ;
  wire \axi_rdata_reg[9]_i_6_n_0 ;
  wire \axi_rdata_reg[9]_i_7_n_0 ;
  wire \axi_rdata_reg[9]_i_8_n_0 ;
  wire \axi_rdata_reg[9]_i_9_n_0 ;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire axi_wready_reg_1;
  wire buffer_clk_d;
  wire buffer_clk_dac;
  wire buffer_clk_dac_d;
  wire buffer_clk_dac_p;
  wire buffer_clk_p;
  wire buffer_clk_short;
  wire buffer_dd0;
  wire buffer_dd1;
  wire buffer_dd2;
  wire buffer_dd3;
  wire buffer_sample;
  wire buffer_sample_c;
  wire buffer_sample_tr;
  wire clear_large;
  wire clear_large_i_10_n_0;
  wire clear_large_i_12_n_0;
  wire clear_large_i_13_n_0;
  wire clear_large_i_14_n_0;
  wire clear_large_i_15_n_0;
  wire clear_large_i_16_n_0;
  wire clear_large_i_17_n_0;
  wire clear_large_i_18_n_0;
  wire clear_large_i_19_n_0;
  wire clear_large_i_21_n_0;
  wire clear_large_i_22_n_0;
  wire clear_large_i_23_n_0;
  wire clear_large_i_24_n_0;
  wire clear_large_i_25_n_0;
  wire clear_large_i_26_n_0;
  wire clear_large_i_27_n_0;
  wire clear_large_i_28_n_0;
  wire clear_large_i_29_n_0;
  wire clear_large_i_30_n_0;
  wire clear_large_i_31_n_0;
  wire clear_large_i_32_n_0;
  wire clear_large_i_33_n_0;
  wire clear_large_i_34_n_0;
  wire clear_large_i_35_n_0;
  wire clear_large_i_36_n_0;
  wire clear_large_i_3_n_0;
  wire clear_large_i_4_n_0;
  wire clear_large_i_5_n_0;
  wire clear_large_i_6_n_0;
  wire clear_large_i_7_n_0;
  wire clear_large_i_8_n_0;
  wire clear_large_i_9_n_0;
  wire clear_large_reg_i_11_n_0;
  wire clear_large_reg_i_11_n_1;
  wire clear_large_reg_i_11_n_2;
  wire clear_large_reg_i_11_n_3;
  wire clear_large_reg_i_1_n_1;
  wire clear_large_reg_i_1_n_2;
  wire clear_large_reg_i_1_n_3;
  wire clear_large_reg_i_20_n_0;
  wire clear_large_reg_i_20_n_1;
  wire clear_large_reg_i_20_n_2;
  wire clear_large_reg_i_20_n_3;
  wire clear_large_reg_i_2_n_0;
  wire clear_large_reg_i_2_n_1;
  wire clear_large_reg_i_2_n_2;
  wire clear_large_reg_i_2_n_3;
  wire clear_small;
  wire clear_small0;
  wire clear_small1;
  wire clear_small10_in;
  wire clear_small_i_10_n_0;
  wire clear_small_i_11_n_0;
  wire clear_small_i_13_n_0;
  wire clear_small_i_14_n_0;
  wire clear_small_i_15_n_0;
  wire clear_small_i_16_n_0;
  wire clear_small_i_17_n_0;
  wire clear_small_i_18_n_0;
  wire clear_small_i_19_n_0;
  wire clear_small_i_20_n_0;
  wire clear_small_i_22_n_0;
  wire clear_small_i_23_n_0;
  wire clear_small_i_24_n_0;
  wire clear_small_i_25_n_0;
  wire clear_small_i_26_n_0;
  wire clear_small_i_27_n_0;
  wire clear_small_i_28_n_0;
  wire clear_small_i_29_n_0;
  wire clear_small_i_30_n_0;
  wire clear_small_i_31_n_0;
  wire clear_small_i_32_n_0;
  wire clear_small_i_33_n_0;
  wire clear_small_i_34_n_0;
  wire clear_small_i_35_n_0;
  wire clear_small_i_36_n_0;
  wire clear_small_i_37_n_0;
  wire clear_small_i_4_n_0;
  wire clear_small_i_5_n_0;
  wire clear_small_i_6_n_0;
  wire clear_small_i_7_n_0;
  wire clear_small_i_8_n_0;
  wire clear_small_i_9_n_0;
  wire clear_small_reg_i_12_n_0;
  wire clear_small_reg_i_12_n_1;
  wire clear_small_reg_i_12_n_2;
  wire clear_small_reg_i_12_n_3;
  wire clear_small_reg_i_21_n_0;
  wire clear_small_reg_i_21_n_1;
  wire clear_small_reg_i_21_n_2;
  wire clear_small_reg_i_21_n_3;
  wire clear_small_reg_i_2_n_1;
  wire clear_small_reg_i_2_n_2;
  wire clear_small_reg_i_2_n_3;
  wire clear_small_reg_i_3_n_0;
  wire clear_small_reg_i_3_n_1;
  wire clear_small_reg_i_3_n_2;
  wire clear_small_reg_i_3_n_3;
  wire clk_buffer1_reg__0;
  wire clk_d;
  wire clk_d_10;
  wire clk_d_11;
  wire clk_d_1112_in;
  wire clk_d_1_i;
  wire clk_d_1_i_reg_0;
  wire clk_d_1_inv_i_10_n_0;
  wire clk_d_1_inv_i_11_n_0;
  wire clk_d_1_inv_i_12_n_0;
  wire clk_d_1_inv_i_14_n_0;
  wire clk_d_1_inv_i_15_n_0;
  wire clk_d_1_inv_i_16_n_0;
  wire clk_d_1_inv_i_17_n_0;
  wire clk_d_1_inv_i_18_n_0;
  wire clk_d_1_inv_i_19_n_0;
  wire clk_d_1_inv_i_20_n_0;
  wire clk_d_1_inv_i_21_n_0;
  wire clk_d_1_inv_i_23_n_0;
  wire clk_d_1_inv_i_24_n_0;
  wire clk_d_1_inv_i_25_n_0;
  wire clk_d_1_inv_i_26_n_0;
  wire clk_d_1_inv_i_27_n_0;
  wire clk_d_1_inv_i_28_n_0;
  wire clk_d_1_inv_i_29_n_0;
  wire clk_d_1_inv_i_30_n_0;
  wire clk_d_1_inv_i_32_n_0;
  wire clk_d_1_inv_i_33_n_0;
  wire clk_d_1_inv_i_34_n_0;
  wire clk_d_1_inv_i_35_n_0;
  wire clk_d_1_inv_i_36_n_0;
  wire clk_d_1_inv_i_37_n_0;
  wire clk_d_1_inv_i_38_n_0;
  wire clk_d_1_inv_i_39_n_0;
  wire clk_d_1_inv_i_41_n_0;
  wire clk_d_1_inv_i_42_n_0;
  wire clk_d_1_inv_i_43_n_0;
  wire clk_d_1_inv_i_44_n_0;
  wire clk_d_1_inv_i_45_n_0;
  wire clk_d_1_inv_i_46_n_0;
  wire clk_d_1_inv_i_47_n_0;
  wire clk_d_1_inv_i_48_n_0;
  wire clk_d_1_inv_i_50_n_0;
  wire clk_d_1_inv_i_51_n_0;
  wire clk_d_1_inv_i_52_n_0;
  wire clk_d_1_inv_i_53_n_0;
  wire clk_d_1_inv_i_54_n_0;
  wire clk_d_1_inv_i_55_n_0;
  wire clk_d_1_inv_i_56_n_0;
  wire clk_d_1_inv_i_57_n_0;
  wire clk_d_1_inv_i_58_n_0;
  wire clk_d_1_inv_i_59_n_0;
  wire clk_d_1_inv_i_5_n_0;
  wire clk_d_1_inv_i_60_n_0;
  wire clk_d_1_inv_i_61_n_0;
  wire clk_d_1_inv_i_62_n_0;
  wire clk_d_1_inv_i_63_n_0;
  wire clk_d_1_inv_i_64_n_0;
  wire clk_d_1_inv_i_65_n_0;
  wire clk_d_1_inv_i_66_n_0;
  wire clk_d_1_inv_i_67_n_0;
  wire clk_d_1_inv_i_68_n_0;
  wire clk_d_1_inv_i_69_n_0;
  wire clk_d_1_inv_i_6_n_0;
  wire clk_d_1_inv_i_70_n_0;
  wire clk_d_1_inv_i_71_n_0;
  wire clk_d_1_inv_i_72_n_0;
  wire clk_d_1_inv_i_73_n_0;
  wire clk_d_1_inv_i_7_n_0;
  wire clk_d_1_inv_i_8_n_0;
  wire clk_d_1_inv_i_9_n_0;
  wire clk_d_1_reg_inv_i_13_n_0;
  wire clk_d_1_reg_inv_i_13_n_1;
  wire clk_d_1_reg_inv_i_13_n_2;
  wire clk_d_1_reg_inv_i_13_n_3;
  wire clk_d_1_reg_inv_i_22_n_0;
  wire clk_d_1_reg_inv_i_22_n_1;
  wire clk_d_1_reg_inv_i_22_n_2;
  wire clk_d_1_reg_inv_i_22_n_3;
  wire clk_d_1_reg_inv_i_2_n_1;
  wire clk_d_1_reg_inv_i_2_n_2;
  wire clk_d_1_reg_inv_i_2_n_3;
  wire clk_d_1_reg_inv_i_31_n_0;
  wire clk_d_1_reg_inv_i_31_n_1;
  wire clk_d_1_reg_inv_i_31_n_2;
  wire clk_d_1_reg_inv_i_31_n_3;
  wire clk_d_1_reg_inv_i_3_n_1;
  wire clk_d_1_reg_inv_i_3_n_2;
  wire clk_d_1_reg_inv_i_3_n_3;
  wire clk_d_1_reg_inv_i_40_n_0;
  wire clk_d_1_reg_inv_i_40_n_1;
  wire clk_d_1_reg_inv_i_40_n_2;
  wire clk_d_1_reg_inv_i_40_n_3;
  wire clk_d_1_reg_inv_i_49_n_0;
  wire clk_d_1_reg_inv_i_49_n_1;
  wire clk_d_1_reg_inv_i_49_n_2;
  wire clk_d_1_reg_inv_i_49_n_3;
  wire clk_d_1_reg_inv_i_4_n_0;
  wire clk_d_1_reg_inv_i_4_n_1;
  wire clk_d_1_reg_inv_i_4_n_2;
  wire clk_d_1_reg_inv_i_4_n_3;
  wire clk_d_1_reg_inv_n_0;
  wire clk_dac;
  wire clk_dac_12;
  wire clk_dac_1211_in;
  wire clk_dac_1_i;
  wire clk_dac_1_i_reg_0;
  wire clk_dac_1_inv_i_10_n_0;
  wire clk_dac_1_inv_i_11_n_0;
  wire clk_dac_1_inv_i_12_n_0;
  wire clk_dac_1_inv_i_14_n_0;
  wire clk_dac_1_inv_i_15_n_0;
  wire clk_dac_1_inv_i_16_n_0;
  wire clk_dac_1_inv_i_17_n_0;
  wire clk_dac_1_inv_i_18_n_0;
  wire clk_dac_1_inv_i_19_n_0;
  wire clk_dac_1_inv_i_1_n_0;
  wire clk_dac_1_inv_i_20_n_0;
  wire clk_dac_1_inv_i_21_n_0;
  wire clk_dac_1_inv_i_23_n_0;
  wire clk_dac_1_inv_i_24_n_0;
  wire clk_dac_1_inv_i_25_n_0;
  wire clk_dac_1_inv_i_26_n_0;
  wire clk_dac_1_inv_i_27_n_0;
  wire clk_dac_1_inv_i_28_n_0;
  wire clk_dac_1_inv_i_29_n_0;
  wire clk_dac_1_inv_i_30_n_0;
  wire clk_dac_1_inv_i_32_n_0;
  wire clk_dac_1_inv_i_33_n_0;
  wire clk_dac_1_inv_i_34_n_0;
  wire clk_dac_1_inv_i_35_n_0;
  wire clk_dac_1_inv_i_36_n_0;
  wire clk_dac_1_inv_i_37_n_0;
  wire clk_dac_1_inv_i_38_n_0;
  wire clk_dac_1_inv_i_39_n_0;
  wire clk_dac_1_inv_i_41_n_0;
  wire clk_dac_1_inv_i_42_n_0;
  wire clk_dac_1_inv_i_43_n_0;
  wire clk_dac_1_inv_i_44_n_0;
  wire clk_dac_1_inv_i_45_n_0;
  wire clk_dac_1_inv_i_46_n_0;
  wire clk_dac_1_inv_i_47_n_0;
  wire clk_dac_1_inv_i_48_n_0;
  wire clk_dac_1_inv_i_50_n_0;
  wire clk_dac_1_inv_i_51_n_0;
  wire clk_dac_1_inv_i_52_n_0;
  wire clk_dac_1_inv_i_53_n_0;
  wire clk_dac_1_inv_i_54_n_0;
  wire clk_dac_1_inv_i_55_n_0;
  wire clk_dac_1_inv_i_56_n_0;
  wire clk_dac_1_inv_i_57_n_0;
  wire clk_dac_1_inv_i_58_n_0;
  wire clk_dac_1_inv_i_59_n_0;
  wire clk_dac_1_inv_i_5_n_0;
  wire clk_dac_1_inv_i_60_n_0;
  wire clk_dac_1_inv_i_61_n_0;
  wire clk_dac_1_inv_i_62_n_0;
  wire clk_dac_1_inv_i_63_n_0;
  wire clk_dac_1_inv_i_64_n_0;
  wire clk_dac_1_inv_i_65_n_0;
  wire clk_dac_1_inv_i_66_n_0;
  wire clk_dac_1_inv_i_67_n_0;
  wire clk_dac_1_inv_i_68_n_0;
  wire clk_dac_1_inv_i_69_n_0;
  wire clk_dac_1_inv_i_6_n_0;
  wire clk_dac_1_inv_i_70_n_0;
  wire clk_dac_1_inv_i_71_n_0;
  wire clk_dac_1_inv_i_72_n_0;
  wire clk_dac_1_inv_i_73_n_0;
  wire clk_dac_1_inv_i_7_n_0;
  wire clk_dac_1_inv_i_8_n_0;
  wire clk_dac_1_inv_i_9_n_0;
  wire clk_dac_1_reg_inv_i_13_n_0;
  wire clk_dac_1_reg_inv_i_13_n_1;
  wire clk_dac_1_reg_inv_i_13_n_2;
  wire clk_dac_1_reg_inv_i_13_n_3;
  wire clk_dac_1_reg_inv_i_22_n_0;
  wire clk_dac_1_reg_inv_i_22_n_1;
  wire clk_dac_1_reg_inv_i_22_n_2;
  wire clk_dac_1_reg_inv_i_22_n_3;
  wire clk_dac_1_reg_inv_i_2_n_1;
  wire clk_dac_1_reg_inv_i_2_n_2;
  wire clk_dac_1_reg_inv_i_2_n_3;
  wire clk_dac_1_reg_inv_i_31_n_0;
  wire clk_dac_1_reg_inv_i_31_n_1;
  wire clk_dac_1_reg_inv_i_31_n_2;
  wire clk_dac_1_reg_inv_i_31_n_3;
  wire clk_dac_1_reg_inv_i_3_n_1;
  wire clk_dac_1_reg_inv_i_3_n_2;
  wire clk_dac_1_reg_inv_i_3_n_3;
  wire clk_dac_1_reg_inv_i_40_n_0;
  wire clk_dac_1_reg_inv_i_40_n_1;
  wire clk_dac_1_reg_inv_i_40_n_2;
  wire clk_dac_1_reg_inv_i_40_n_3;
  wire clk_dac_1_reg_inv_i_49_n_0;
  wire clk_dac_1_reg_inv_i_49_n_1;
  wire clk_dac_1_reg_inv_i_49_n_2;
  wire clk_dac_1_reg_inv_i_49_n_3;
  wire clk_dac_1_reg_inv_i_4_n_0;
  wire clk_dac_1_reg_inv_i_4_n_1;
  wire clk_dac_1_reg_inv_i_4_n_2;
  wire clk_dac_1_reg_inv_i_4_n_3;
  wire clk_dac_1_reg_inv_n_0;
  wire clk_dac_d;
  wire clk_dac_d_12;
  wire clk_dac_d_129_in;
  wire clk_dac_d_1_i;
  wire clk_dac_d_1_i_reg_0;
  wire clk_dac_d_1_inv_i_10_n_0;
  wire clk_dac_d_1_inv_i_11_n_0;
  wire clk_dac_d_1_inv_i_12_n_0;
  wire clk_dac_d_1_inv_i_14_n_0;
  wire clk_dac_d_1_inv_i_15_n_0;
  wire clk_dac_d_1_inv_i_16_n_0;
  wire clk_dac_d_1_inv_i_17_n_0;
  wire clk_dac_d_1_inv_i_18_n_0;
  wire clk_dac_d_1_inv_i_19_n_0;
  wire clk_dac_d_1_inv_i_1_n_0;
  wire clk_dac_d_1_inv_i_20_n_0;
  wire clk_dac_d_1_inv_i_21_n_0;
  wire clk_dac_d_1_inv_i_23_n_0;
  wire clk_dac_d_1_inv_i_24_n_0;
  wire clk_dac_d_1_inv_i_25_n_0;
  wire clk_dac_d_1_inv_i_26_n_0;
  wire clk_dac_d_1_inv_i_27_n_0;
  wire clk_dac_d_1_inv_i_28_n_0;
  wire clk_dac_d_1_inv_i_29_n_0;
  wire clk_dac_d_1_inv_i_30_n_0;
  wire clk_dac_d_1_inv_i_32_n_0;
  wire clk_dac_d_1_inv_i_33_n_0;
  wire clk_dac_d_1_inv_i_34_n_0;
  wire clk_dac_d_1_inv_i_35_n_0;
  wire clk_dac_d_1_inv_i_36_n_0;
  wire clk_dac_d_1_inv_i_37_n_0;
  wire clk_dac_d_1_inv_i_38_n_0;
  wire clk_dac_d_1_inv_i_39_n_0;
  wire clk_dac_d_1_inv_i_41_n_0;
  wire clk_dac_d_1_inv_i_42_n_0;
  wire clk_dac_d_1_inv_i_43_n_0;
  wire clk_dac_d_1_inv_i_44_n_0;
  wire clk_dac_d_1_inv_i_45_n_0;
  wire clk_dac_d_1_inv_i_46_n_0;
  wire clk_dac_d_1_inv_i_47_n_0;
  wire clk_dac_d_1_inv_i_48_n_0;
  wire clk_dac_d_1_inv_i_50_n_0;
  wire clk_dac_d_1_inv_i_51_n_0;
  wire clk_dac_d_1_inv_i_52_n_0;
  wire clk_dac_d_1_inv_i_53_n_0;
  wire clk_dac_d_1_inv_i_54_n_0;
  wire clk_dac_d_1_inv_i_55_n_0;
  wire clk_dac_d_1_inv_i_56_n_0;
  wire clk_dac_d_1_inv_i_57_n_0;
  wire clk_dac_d_1_inv_i_58_n_0;
  wire clk_dac_d_1_inv_i_59_n_0;
  wire clk_dac_d_1_inv_i_5_n_0;
  wire clk_dac_d_1_inv_i_60_n_0;
  wire clk_dac_d_1_inv_i_61_n_0;
  wire clk_dac_d_1_inv_i_62_n_0;
  wire clk_dac_d_1_inv_i_63_n_0;
  wire clk_dac_d_1_inv_i_64_n_0;
  wire clk_dac_d_1_inv_i_65_n_0;
  wire clk_dac_d_1_inv_i_66_n_0;
  wire clk_dac_d_1_inv_i_67_n_0;
  wire clk_dac_d_1_inv_i_68_n_0;
  wire clk_dac_d_1_inv_i_69_n_0;
  wire clk_dac_d_1_inv_i_6_n_0;
  wire clk_dac_d_1_inv_i_70_n_0;
  wire clk_dac_d_1_inv_i_71_n_0;
  wire clk_dac_d_1_inv_i_72_n_0;
  wire clk_dac_d_1_inv_i_73_n_0;
  wire clk_dac_d_1_inv_i_7_n_0;
  wire clk_dac_d_1_inv_i_8_n_0;
  wire clk_dac_d_1_inv_i_9_n_0;
  wire clk_dac_d_1_reg_inv_i_13_n_0;
  wire clk_dac_d_1_reg_inv_i_13_n_1;
  wire clk_dac_d_1_reg_inv_i_13_n_2;
  wire clk_dac_d_1_reg_inv_i_13_n_3;
  wire clk_dac_d_1_reg_inv_i_22_n_0;
  wire clk_dac_d_1_reg_inv_i_22_n_1;
  wire clk_dac_d_1_reg_inv_i_22_n_2;
  wire clk_dac_d_1_reg_inv_i_22_n_3;
  wire clk_dac_d_1_reg_inv_i_2_n_1;
  wire clk_dac_d_1_reg_inv_i_2_n_2;
  wire clk_dac_d_1_reg_inv_i_2_n_3;
  wire clk_dac_d_1_reg_inv_i_31_n_0;
  wire clk_dac_d_1_reg_inv_i_31_n_1;
  wire clk_dac_d_1_reg_inv_i_31_n_2;
  wire clk_dac_d_1_reg_inv_i_31_n_3;
  wire clk_dac_d_1_reg_inv_i_3_n_1;
  wire clk_dac_d_1_reg_inv_i_3_n_2;
  wire clk_dac_d_1_reg_inv_i_3_n_3;
  wire clk_dac_d_1_reg_inv_i_40_n_0;
  wire clk_dac_d_1_reg_inv_i_40_n_1;
  wire clk_dac_d_1_reg_inv_i_40_n_2;
  wire clk_dac_d_1_reg_inv_i_40_n_3;
  wire clk_dac_d_1_reg_inv_i_49_n_0;
  wire clk_dac_d_1_reg_inv_i_49_n_1;
  wire clk_dac_d_1_reg_inv_i_49_n_2;
  wire clk_dac_d_1_reg_inv_i_49_n_3;
  wire clk_dac_d_1_reg_inv_i_4_n_0;
  wire clk_dac_d_1_reg_inv_i_4_n_1;
  wire clk_dac_d_1_reg_inv_i_4_n_2;
  wire clk_dac_d_1_reg_inv_i_4_n_3;
  wire clk_dac_d_1_reg_inv_n_0;
  wire clk_dac_p;
  wire clk_dac_p_12;
  wire clk_dac_p_1210_in;
  wire clk_dac_p_1_i;
  wire clk_dac_p_1_i_reg_0;
  wire clk_dac_p_1_inv_i_10_n_0;
  wire clk_dac_p_1_inv_i_11_n_0;
  wire clk_dac_p_1_inv_i_12_n_0;
  wire clk_dac_p_1_inv_i_14_n_0;
  wire clk_dac_p_1_inv_i_15_n_0;
  wire clk_dac_p_1_inv_i_16_n_0;
  wire clk_dac_p_1_inv_i_17_n_0;
  wire clk_dac_p_1_inv_i_18_n_0;
  wire clk_dac_p_1_inv_i_19_n_0;
  wire clk_dac_p_1_inv_i_1_n_0;
  wire clk_dac_p_1_inv_i_20_n_0;
  wire clk_dac_p_1_inv_i_21_n_0;
  wire clk_dac_p_1_inv_i_23_n_0;
  wire clk_dac_p_1_inv_i_24_n_0;
  wire clk_dac_p_1_inv_i_25_n_0;
  wire clk_dac_p_1_inv_i_26_n_0;
  wire clk_dac_p_1_inv_i_27_n_0;
  wire clk_dac_p_1_inv_i_28_n_0;
  wire clk_dac_p_1_inv_i_29_n_0;
  wire clk_dac_p_1_inv_i_30_n_0;
  wire clk_dac_p_1_inv_i_32_n_0;
  wire clk_dac_p_1_inv_i_33_n_0;
  wire clk_dac_p_1_inv_i_34_n_0;
  wire clk_dac_p_1_inv_i_35_n_0;
  wire clk_dac_p_1_inv_i_36_n_0;
  wire clk_dac_p_1_inv_i_37_n_0;
  wire clk_dac_p_1_inv_i_38_n_0;
  wire clk_dac_p_1_inv_i_39_n_0;
  wire clk_dac_p_1_inv_i_41_n_0;
  wire clk_dac_p_1_inv_i_42_n_0;
  wire clk_dac_p_1_inv_i_43_n_0;
  wire clk_dac_p_1_inv_i_44_n_0;
  wire clk_dac_p_1_inv_i_45_n_0;
  wire clk_dac_p_1_inv_i_46_n_0;
  wire clk_dac_p_1_inv_i_47_n_0;
  wire clk_dac_p_1_inv_i_48_n_0;
  wire clk_dac_p_1_inv_i_50_n_0;
  wire clk_dac_p_1_inv_i_51_n_0;
  wire clk_dac_p_1_inv_i_52_n_0;
  wire clk_dac_p_1_inv_i_53_n_0;
  wire clk_dac_p_1_inv_i_54_n_0;
  wire clk_dac_p_1_inv_i_55_n_0;
  wire clk_dac_p_1_inv_i_56_n_0;
  wire clk_dac_p_1_inv_i_57_n_0;
  wire clk_dac_p_1_inv_i_58_n_0;
  wire clk_dac_p_1_inv_i_59_n_0;
  wire clk_dac_p_1_inv_i_5_n_0;
  wire clk_dac_p_1_inv_i_60_n_0;
  wire clk_dac_p_1_inv_i_61_n_0;
  wire clk_dac_p_1_inv_i_62_n_0;
  wire clk_dac_p_1_inv_i_63_n_0;
  wire clk_dac_p_1_inv_i_64_n_0;
  wire clk_dac_p_1_inv_i_65_n_0;
  wire clk_dac_p_1_inv_i_66_n_0;
  wire clk_dac_p_1_inv_i_67_n_0;
  wire clk_dac_p_1_inv_i_68_n_0;
  wire clk_dac_p_1_inv_i_69_n_0;
  wire clk_dac_p_1_inv_i_6_n_0;
  wire clk_dac_p_1_inv_i_70_n_0;
  wire clk_dac_p_1_inv_i_71_n_0;
  wire clk_dac_p_1_inv_i_72_n_0;
  wire clk_dac_p_1_inv_i_73_n_0;
  wire clk_dac_p_1_inv_i_7_n_0;
  wire clk_dac_p_1_inv_i_8_n_0;
  wire clk_dac_p_1_inv_i_9_n_0;
  wire clk_dac_p_1_reg_inv_i_13_n_0;
  wire clk_dac_p_1_reg_inv_i_13_n_1;
  wire clk_dac_p_1_reg_inv_i_13_n_2;
  wire clk_dac_p_1_reg_inv_i_13_n_3;
  wire clk_dac_p_1_reg_inv_i_22_n_0;
  wire clk_dac_p_1_reg_inv_i_22_n_1;
  wire clk_dac_p_1_reg_inv_i_22_n_2;
  wire clk_dac_p_1_reg_inv_i_22_n_3;
  wire clk_dac_p_1_reg_inv_i_2_n_1;
  wire clk_dac_p_1_reg_inv_i_2_n_2;
  wire clk_dac_p_1_reg_inv_i_2_n_3;
  wire clk_dac_p_1_reg_inv_i_31_n_0;
  wire clk_dac_p_1_reg_inv_i_31_n_1;
  wire clk_dac_p_1_reg_inv_i_31_n_2;
  wire clk_dac_p_1_reg_inv_i_31_n_3;
  wire clk_dac_p_1_reg_inv_i_3_n_1;
  wire clk_dac_p_1_reg_inv_i_3_n_2;
  wire clk_dac_p_1_reg_inv_i_3_n_3;
  wire clk_dac_p_1_reg_inv_i_40_n_0;
  wire clk_dac_p_1_reg_inv_i_40_n_1;
  wire clk_dac_p_1_reg_inv_i_40_n_2;
  wire clk_dac_p_1_reg_inv_i_40_n_3;
  wire clk_dac_p_1_reg_inv_i_49_n_0;
  wire clk_dac_p_1_reg_inv_i_49_n_1;
  wire clk_dac_p_1_reg_inv_i_49_n_2;
  wire clk_dac_p_1_reg_inv_i_49_n_3;
  wire clk_dac_p_1_reg_inv_i_4_n_0;
  wire clk_dac_p_1_reg_inv_i_4_n_1;
  wire clk_dac_p_1_reg_inv_i_4_n_2;
  wire clk_dac_p_1_reg_inv_i_4_n_3;
  wire clk_dac_p_1_reg_inv_n_0;
  wire clk_in_sys;
  wire clk_out_10MHz;
  wire [31:1]clk_out_10MHz1;
  wire clk_out_10MHz_i_10_n_0;
  wire clk_out_10MHz_i_12_n_0;
  wire clk_out_10MHz_i_13_n_0;
  wire clk_out_10MHz_i_14_n_0;
  wire clk_out_10MHz_i_15_n_0;
  wire clk_out_10MHz_i_16_n_0;
  wire clk_out_10MHz_i_17_n_0;
  wire clk_out_10MHz_i_18_n_0;
  wire clk_out_10MHz_i_19_n_0;
  wire clk_out_10MHz_i_24_n_0;
  wire clk_out_10MHz_i_25_n_0;
  wire clk_out_10MHz_i_26_n_0;
  wire clk_out_10MHz_i_27_n_0;
  wire clk_out_10MHz_i_28_n_0;
  wire clk_out_10MHz_i_29_n_0;
  wire clk_out_10MHz_i_30_n_0;
  wire clk_out_10MHz_i_31_n_0;
  wire clk_out_10MHz_i_34_n_0;
  wire clk_out_10MHz_i_35_n_0;
  wire clk_out_10MHz_i_36_n_0;
  wire clk_out_10MHz_i_37_n_0;
  wire clk_out_10MHz_i_38_n_0;
  wire clk_out_10MHz_i_39_n_0;
  wire clk_out_10MHz_i_3_n_0;
  wire clk_out_10MHz_i_40_n_0;
  wire clk_out_10MHz_i_41_n_0;
  wire clk_out_10MHz_i_42_n_0;
  wire clk_out_10MHz_i_43_n_0;
  wire clk_out_10MHz_i_44_n_0;
  wire clk_out_10MHz_i_45_n_0;
  wire clk_out_10MHz_i_46_n_0;
  wire clk_out_10MHz_i_47_n_0;
  wire clk_out_10MHz_i_48_n_0;
  wire clk_out_10MHz_i_49_n_0;
  wire clk_out_10MHz_i_4_n_0;
  wire clk_out_10MHz_i_50_n_0;
  wire clk_out_10MHz_i_51_n_0;
  wire clk_out_10MHz_i_52_n_0;
  wire clk_out_10MHz_i_55_n_0;
  wire clk_out_10MHz_i_56_n_0;
  wire clk_out_10MHz_i_57_n_0;
  wire clk_out_10MHz_i_58_n_0;
  wire clk_out_10MHz_i_59_n_0;
  wire clk_out_10MHz_i_5_n_0;
  wire clk_out_10MHz_i_60_n_0;
  wire clk_out_10MHz_i_61_n_0;
  wire clk_out_10MHz_i_62_n_0;
  wire clk_out_10MHz_i_64_n_0;
  wire clk_out_10MHz_i_65_n_0;
  wire clk_out_10MHz_i_66_n_0;
  wire clk_out_10MHz_i_67_n_0;
  wire clk_out_10MHz_i_68_n_0;
  wire clk_out_10MHz_i_69_n_0;
  wire clk_out_10MHz_i_6_n_0;
  wire clk_out_10MHz_i_70_n_0;
  wire clk_out_10MHz_i_71_n_0;
  wire clk_out_10MHz_i_72_n_0;
  wire clk_out_10MHz_i_73_n_0;
  wire clk_out_10MHz_i_74_n_0;
  wire clk_out_10MHz_i_75_n_0;
  wire clk_out_10MHz_i_7_n_0;
  wire clk_out_10MHz_i_8_n_0;
  wire clk_out_10MHz_i_9_n_0;
  wire clk_out_10MHz_reg_i_11_n_0;
  wire clk_out_10MHz_reg_i_11_n_1;
  wire clk_out_10MHz_reg_i_11_n_2;
  wire clk_out_10MHz_reg_i_11_n_3;
  wire clk_out_10MHz_reg_i_1_n_0;
  wire clk_out_10MHz_reg_i_1_n_1;
  wire clk_out_10MHz_reg_i_1_n_2;
  wire clk_out_10MHz_reg_i_1_n_3;
  wire clk_out_10MHz_reg_i_20_n_2;
  wire clk_out_10MHz_reg_i_20_n_3;
  wire clk_out_10MHz_reg_i_21_n_0;
  wire clk_out_10MHz_reg_i_21_n_1;
  wire clk_out_10MHz_reg_i_21_n_2;
  wire clk_out_10MHz_reg_i_21_n_3;
  wire clk_out_10MHz_reg_i_22_n_0;
  wire clk_out_10MHz_reg_i_22_n_1;
  wire clk_out_10MHz_reg_i_22_n_2;
  wire clk_out_10MHz_reg_i_22_n_3;
  wire clk_out_10MHz_reg_i_23_n_0;
  wire clk_out_10MHz_reg_i_23_n_1;
  wire clk_out_10MHz_reg_i_23_n_2;
  wire clk_out_10MHz_reg_i_23_n_3;
  wire clk_out_10MHz_reg_i_2_n_0;
  wire clk_out_10MHz_reg_i_2_n_1;
  wire clk_out_10MHz_reg_i_2_n_2;
  wire clk_out_10MHz_reg_i_2_n_3;
  wire clk_out_10MHz_reg_i_32_n_0;
  wire clk_out_10MHz_reg_i_32_n_1;
  wire clk_out_10MHz_reg_i_32_n_2;
  wire clk_out_10MHz_reg_i_32_n_3;
  wire clk_out_10MHz_reg_i_33_n_0;
  wire clk_out_10MHz_reg_i_33_n_1;
  wire clk_out_10MHz_reg_i_33_n_2;
  wire clk_out_10MHz_reg_i_33_n_3;
  wire clk_out_10MHz_reg_i_53_n_0;
  wire clk_out_10MHz_reg_i_53_n_1;
  wire clk_out_10MHz_reg_i_53_n_2;
  wire clk_out_10MHz_reg_i_53_n_3;
  wire clk_out_10MHz_reg_i_54_n_0;
  wire clk_out_10MHz_reg_i_54_n_1;
  wire clk_out_10MHz_reg_i_54_n_2;
  wire clk_out_10MHz_reg_i_54_n_3;
  wire clk_out_10MHz_reg_i_63_n_0;
  wire clk_out_10MHz_reg_i_63_n_1;
  wire clk_out_10MHz_reg_i_63_n_2;
  wire clk_out_10MHz_reg_i_63_n_3;
  wire clk_out_500MHz;
  wire clk_p;
  wire clk_p_10;
  wire clk_p_11;
  wire clk_p_1114_in;
  wire clk_p_1_i;
  wire clk_p_1_i_reg_0;
  wire clk_p_1_inv_i_100_n_0;
  wire clk_p_1_inv_i_101_n_0;
  wire clk_p_1_inv_i_102_n_0;
  wire clk_p_1_inv_i_103_n_0;
  wire clk_p_1_inv_i_104_n_0;
  wire clk_p_1_inv_i_105_n_0;
  wire clk_p_1_inv_i_106_n_0;
  wire clk_p_1_inv_i_107_n_0;
  wire clk_p_1_inv_i_108_n_0;
  wire clk_p_1_inv_i_109_n_0;
  wire clk_p_1_inv_i_10_n_0;
  wire clk_p_1_inv_i_110_n_0;
  wire clk_p_1_inv_i_111_n_0;
  wire clk_p_1_inv_i_112_n_0;
  wire clk_p_1_inv_i_113_n_0;
  wire clk_p_1_inv_i_114_n_0;
  wire clk_p_1_inv_i_115_n_0;
  wire clk_p_1_inv_i_116_n_0;
  wire clk_p_1_inv_i_117_n_0;
  wire clk_p_1_inv_i_118_n_0;
  wire clk_p_1_inv_i_119_n_0;
  wire clk_p_1_inv_i_11_n_0;
  wire clk_p_1_inv_i_120_n_0;
  wire clk_p_1_inv_i_121_n_0;
  wire clk_p_1_inv_i_122_n_0;
  wire clk_p_1_inv_i_123_n_0;
  wire clk_p_1_inv_i_124_n_0;
  wire clk_p_1_inv_i_125_n_0;
  wire clk_p_1_inv_i_126_n_0;
  wire clk_p_1_inv_i_127_n_0;
  wire clk_p_1_inv_i_128_n_0;
  wire clk_p_1_inv_i_129_n_0;
  wire clk_p_1_inv_i_12_n_0;
  wire clk_p_1_inv_i_130_n_0;
  wire clk_p_1_inv_i_131_n_0;
  wire clk_p_1_inv_i_132_n_0;
  wire clk_p_1_inv_i_133_n_0;
  wire clk_p_1_inv_i_134_n_0;
  wire clk_p_1_inv_i_135_n_0;
  wire clk_p_1_inv_i_136_n_0;
  wire clk_p_1_inv_i_137_n_0;
  wire clk_p_1_inv_i_138_n_0;
  wire clk_p_1_inv_i_139_n_0;
  wire clk_p_1_inv_i_13_n_0;
  wire clk_p_1_inv_i_140_n_0;
  wire clk_p_1_inv_i_15_n_0;
  wire clk_p_1_inv_i_16_n_0;
  wire clk_p_1_inv_i_17_n_0;
  wire clk_p_1_inv_i_18_n_0;
  wire clk_p_1_inv_i_19_n_0;
  wire clk_p_1_inv_i_20_n_0;
  wire clk_p_1_inv_i_21_n_0;
  wire clk_p_1_inv_i_22_n_0;
  wire clk_p_1_inv_i_24_n_0;
  wire clk_p_1_inv_i_25_n_0;
  wire clk_p_1_inv_i_26_n_0;
  wire clk_p_1_inv_i_27_n_0;
  wire clk_p_1_inv_i_28_n_0;
  wire clk_p_1_inv_i_29_n_0;
  wire clk_p_1_inv_i_30_n_0;
  wire clk_p_1_inv_i_31_n_0;
  wire clk_p_1_inv_i_35_n_0;
  wire clk_p_1_inv_i_36_n_0;
  wire clk_p_1_inv_i_37_n_0;
  wire clk_p_1_inv_i_38_n_0;
  wire clk_p_1_inv_i_39_n_0;
  wire clk_p_1_inv_i_40_n_0;
  wire clk_p_1_inv_i_41_n_0;
  wire clk_p_1_inv_i_42_n_0;
  wire clk_p_1_inv_i_46_n_0;
  wire clk_p_1_inv_i_47_n_0;
  wire clk_p_1_inv_i_48_n_0;
  wire clk_p_1_inv_i_49_n_0;
  wire clk_p_1_inv_i_50_n_0;
  wire clk_p_1_inv_i_51_n_0;
  wire clk_p_1_inv_i_52_n_0;
  wire clk_p_1_inv_i_53_n_0;
  wire clk_p_1_inv_i_56_n_0;
  wire clk_p_1_inv_i_57_n_0;
  wire clk_p_1_inv_i_58_n_0;
  wire clk_p_1_inv_i_59_n_0;
  wire clk_p_1_inv_i_60_n_0;
  wire clk_p_1_inv_i_61_n_0;
  wire clk_p_1_inv_i_62_n_0;
  wire clk_p_1_inv_i_63_n_0;
  wire clk_p_1_inv_i_64_n_0;
  wire clk_p_1_inv_i_65_n_0;
  wire clk_p_1_inv_i_66_n_0;
  wire clk_p_1_inv_i_67_n_0;
  wire clk_p_1_inv_i_68_n_0;
  wire clk_p_1_inv_i_69_n_0;
  wire clk_p_1_inv_i_6_n_0;
  wire clk_p_1_inv_i_70_n_0;
  wire clk_p_1_inv_i_72_n_0;
  wire clk_p_1_inv_i_73_n_0;
  wire clk_p_1_inv_i_74_n_0;
  wire clk_p_1_inv_i_75_n_0;
  wire clk_p_1_inv_i_76_n_0;
  wire clk_p_1_inv_i_77_n_0;
  wire clk_p_1_inv_i_78_n_0;
  wire clk_p_1_inv_i_79_n_0;
  wire clk_p_1_inv_i_7_n_0;
  wire clk_p_1_inv_i_82_n_0;
  wire clk_p_1_inv_i_83_n_0;
  wire clk_p_1_inv_i_84_n_0;
  wire clk_p_1_inv_i_85_n_0;
  wire clk_p_1_inv_i_86_n_0;
  wire clk_p_1_inv_i_87_n_0;
  wire clk_p_1_inv_i_88_n_0;
  wire clk_p_1_inv_i_89_n_0;
  wire clk_p_1_inv_i_8_n_0;
  wire clk_p_1_inv_i_90_n_0;
  wire clk_p_1_inv_i_91_n_0;
  wire clk_p_1_inv_i_92_n_0;
  wire clk_p_1_inv_i_93_n_0;
  wire clk_p_1_inv_i_94_n_0;
  wire clk_p_1_inv_i_95_n_0;
  wire clk_p_1_inv_i_96_n_0;
  wire clk_p_1_inv_i_97_n_0;
  wire clk_p_1_inv_i_98_n_0;
  wire clk_p_1_inv_i_99_n_0;
  wire clk_p_1_inv_i_9_n_0;
  wire clk_p_1_reg_inv_i_14_n_0;
  wire clk_p_1_reg_inv_i_14_n_1;
  wire clk_p_1_reg_inv_i_14_n_2;
  wire clk_p_1_reg_inv_i_14_n_3;
  wire clk_p_1_reg_inv_i_23_n_0;
  wire clk_p_1_reg_inv_i_23_n_1;
  wire clk_p_1_reg_inv_i_23_n_2;
  wire clk_p_1_reg_inv_i_23_n_3;
  wire clk_p_1_reg_inv_i_32_n_1;
  wire clk_p_1_reg_inv_i_32_n_2;
  wire clk_p_1_reg_inv_i_32_n_3;
  wire clk_p_1_reg_inv_i_33_n_0;
  wire clk_p_1_reg_inv_i_33_n_1;
  wire clk_p_1_reg_inv_i_33_n_2;
  wire clk_p_1_reg_inv_i_33_n_3;
  wire clk_p_1_reg_inv_i_34_n_0;
  wire clk_p_1_reg_inv_i_34_n_1;
  wire clk_p_1_reg_inv_i_34_n_2;
  wire clk_p_1_reg_inv_i_34_n_3;
  wire clk_p_1_reg_inv_i_3_n_1;
  wire clk_p_1_reg_inv_i_3_n_2;
  wire clk_p_1_reg_inv_i_3_n_3;
  wire clk_p_1_reg_inv_i_43_n_1;
  wire clk_p_1_reg_inv_i_43_n_2;
  wire clk_p_1_reg_inv_i_43_n_3;
  wire clk_p_1_reg_inv_i_44_n_0;
  wire clk_p_1_reg_inv_i_44_n_1;
  wire clk_p_1_reg_inv_i_44_n_2;
  wire clk_p_1_reg_inv_i_44_n_3;
  wire clk_p_1_reg_inv_i_45_n_0;
  wire clk_p_1_reg_inv_i_45_n_1;
  wire clk_p_1_reg_inv_i_45_n_2;
  wire clk_p_1_reg_inv_i_45_n_3;
  wire clk_p_1_reg_inv_i_4_n_1;
  wire clk_p_1_reg_inv_i_4_n_2;
  wire clk_p_1_reg_inv_i_4_n_3;
  wire clk_p_1_reg_inv_i_54_n_0;
  wire clk_p_1_reg_inv_i_54_n_1;
  wire clk_p_1_reg_inv_i_54_n_2;
  wire clk_p_1_reg_inv_i_54_n_3;
  wire clk_p_1_reg_inv_i_55_n_0;
  wire clk_p_1_reg_inv_i_55_n_1;
  wire clk_p_1_reg_inv_i_55_n_2;
  wire clk_p_1_reg_inv_i_55_n_3;
  wire clk_p_1_reg_inv_i_5_n_0;
  wire clk_p_1_reg_inv_i_5_n_1;
  wire clk_p_1_reg_inv_i_5_n_2;
  wire clk_p_1_reg_inv_i_5_n_3;
  wire clk_p_1_reg_inv_i_71_n_0;
  wire clk_p_1_reg_inv_i_71_n_1;
  wire clk_p_1_reg_inv_i_71_n_2;
  wire clk_p_1_reg_inv_i_71_n_3;
  wire clk_p_1_reg_inv_i_80_n_0;
  wire clk_p_1_reg_inv_i_80_n_1;
  wire clk_p_1_reg_inv_i_80_n_2;
  wire clk_p_1_reg_inv_i_80_n_3;
  wire clk_p_1_reg_inv_i_81_n_0;
  wire clk_p_1_reg_inv_i_81_n_1;
  wire clk_p_1_reg_inv_i_81_n_2;
  wire clk_p_1_reg_inv_i_81_n_3;
  wire clk_p_1_reg_inv_n_0;
  wire clk_short;
  wire clk_short_10;
  wire clk_short_11;
  wire clk_short_1113_in;
  wire clk_short_1_i;
  wire clk_short_1_i_reg_0;
  wire clk_short_1_inv_i_10_n_0;
  wire clk_short_1_inv_i_11_n_0;
  wire clk_short_1_inv_i_12_n_0;
  wire clk_short_1_inv_i_14_n_0;
  wire clk_short_1_inv_i_15_n_0;
  wire clk_short_1_inv_i_16_n_0;
  wire clk_short_1_inv_i_17_n_0;
  wire clk_short_1_inv_i_18_n_0;
  wire clk_short_1_inv_i_19_n_0;
  wire clk_short_1_inv_i_20_n_0;
  wire clk_short_1_inv_i_21_n_0;
  wire clk_short_1_inv_i_23_n_0;
  wire clk_short_1_inv_i_24_n_0;
  wire clk_short_1_inv_i_25_n_0;
  wire clk_short_1_inv_i_26_n_0;
  wire clk_short_1_inv_i_27_n_0;
  wire clk_short_1_inv_i_28_n_0;
  wire clk_short_1_inv_i_29_n_0;
  wire clk_short_1_inv_i_30_n_0;
  wire clk_short_1_inv_i_32_n_0;
  wire clk_short_1_inv_i_33_n_0;
  wire clk_short_1_inv_i_34_n_0;
  wire clk_short_1_inv_i_35_n_0;
  wire clk_short_1_inv_i_36_n_0;
  wire clk_short_1_inv_i_37_n_0;
  wire clk_short_1_inv_i_38_n_0;
  wire clk_short_1_inv_i_39_n_0;
  wire clk_short_1_inv_i_41_n_0;
  wire clk_short_1_inv_i_42_n_0;
  wire clk_short_1_inv_i_43_n_0;
  wire clk_short_1_inv_i_44_n_0;
  wire clk_short_1_inv_i_45_n_0;
  wire clk_short_1_inv_i_46_n_0;
  wire clk_short_1_inv_i_47_n_0;
  wire clk_short_1_inv_i_48_n_0;
  wire clk_short_1_inv_i_50_n_0;
  wire clk_short_1_inv_i_51_n_0;
  wire clk_short_1_inv_i_52_n_0;
  wire clk_short_1_inv_i_53_n_0;
  wire clk_short_1_inv_i_54_n_0;
  wire clk_short_1_inv_i_55_n_0;
  wire clk_short_1_inv_i_56_n_0;
  wire clk_short_1_inv_i_57_n_0;
  wire clk_short_1_inv_i_58_n_0;
  wire clk_short_1_inv_i_59_n_0;
  wire clk_short_1_inv_i_5_n_0;
  wire clk_short_1_inv_i_60_n_0;
  wire clk_short_1_inv_i_61_n_0;
  wire clk_short_1_inv_i_62_n_0;
  wire clk_short_1_inv_i_63_n_0;
  wire clk_short_1_inv_i_64_n_0;
  wire clk_short_1_inv_i_65_n_0;
  wire clk_short_1_inv_i_66_n_0;
  wire clk_short_1_inv_i_67_n_0;
  wire clk_short_1_inv_i_68_n_0;
  wire clk_short_1_inv_i_69_n_0;
  wire clk_short_1_inv_i_6_n_0;
  wire clk_short_1_inv_i_70_n_0;
  wire clk_short_1_inv_i_71_n_0;
  wire clk_short_1_inv_i_72_n_0;
  wire clk_short_1_inv_i_73_n_0;
  wire clk_short_1_inv_i_7_n_0;
  wire clk_short_1_inv_i_8_n_0;
  wire clk_short_1_inv_i_9_n_0;
  wire clk_short_1_reg_inv_i_13_n_0;
  wire clk_short_1_reg_inv_i_13_n_1;
  wire clk_short_1_reg_inv_i_13_n_2;
  wire clk_short_1_reg_inv_i_13_n_3;
  wire clk_short_1_reg_inv_i_22_n_0;
  wire clk_short_1_reg_inv_i_22_n_1;
  wire clk_short_1_reg_inv_i_22_n_2;
  wire clk_short_1_reg_inv_i_22_n_3;
  wire clk_short_1_reg_inv_i_2_n_1;
  wire clk_short_1_reg_inv_i_2_n_2;
  wire clk_short_1_reg_inv_i_2_n_3;
  wire clk_short_1_reg_inv_i_31_n_0;
  wire clk_short_1_reg_inv_i_31_n_1;
  wire clk_short_1_reg_inv_i_31_n_2;
  wire clk_short_1_reg_inv_i_31_n_3;
  wire clk_short_1_reg_inv_i_3_n_1;
  wire clk_short_1_reg_inv_i_3_n_2;
  wire clk_short_1_reg_inv_i_3_n_3;
  wire clk_short_1_reg_inv_i_40_n_0;
  wire clk_short_1_reg_inv_i_40_n_1;
  wire clk_short_1_reg_inv_i_40_n_2;
  wire clk_short_1_reg_inv_i_40_n_3;
  wire clk_short_1_reg_inv_i_49_n_0;
  wire clk_short_1_reg_inv_i_49_n_1;
  wire clk_short_1_reg_inv_i_49_n_2;
  wire clk_short_1_reg_inv_i_49_n_3;
  wire clk_short_1_reg_inv_i_4_n_0;
  wire clk_short_1_reg_inv_i_4_n_1;
  wire clk_short_1_reg_inv_i_4_n_2;
  wire clk_short_1_reg_inv_i_4_n_3;
  wire clk_short_1_reg_inv_n_0;
  wire [31:0]condition_10_1;
  wire [31:0]condition_10_10;
  wire \condition_10_1[11]_i_2_n_0 ;
  wire \condition_10_1[11]_i_3_n_0 ;
  wire \condition_10_1[11]_i_4_n_0 ;
  wire \condition_10_1[11]_i_5_n_0 ;
  wire \condition_10_1[15]_i_2_n_0 ;
  wire \condition_10_1[15]_i_3_n_0 ;
  wire \condition_10_1[15]_i_4_n_0 ;
  wire \condition_10_1[15]_i_5_n_0 ;
  wire \condition_10_1[19]_i_10_n_0 ;
  wire \condition_10_1[19]_i_11_n_0 ;
  wire \condition_10_1[19]_i_12_n_0 ;
  wire \condition_10_1[19]_i_14_n_0 ;
  wire \condition_10_1[19]_i_15_n_0 ;
  wire \condition_10_1[19]_i_16_n_0 ;
  wire \condition_10_1[19]_i_17_n_0 ;
  wire \condition_10_1[19]_i_18_n_0 ;
  wire \condition_10_1[19]_i_19_n_0 ;
  wire \condition_10_1[19]_i_3_n_0 ;
  wire \condition_10_1[19]_i_4_n_0 ;
  wire \condition_10_1[19]_i_5_n_0 ;
  wire \condition_10_1[19]_i_6_n_0 ;
  wire \condition_10_1[19]_i_7_n_0 ;
  wire \condition_10_1[19]_i_8_n_0 ;
  wire \condition_10_1[19]_i_9_n_0 ;
  wire \condition_10_1[23]_i_10_n_0 ;
  wire \condition_10_1[23]_i_11_n_0 ;
  wire \condition_10_1[23]_i_12_n_0 ;
  wire \condition_10_1[23]_i_13_n_0 ;
  wire \condition_10_1[23]_i_14_n_0 ;
  wire \condition_10_1[23]_i_16_n_0 ;
  wire \condition_10_1[23]_i_17_n_0 ;
  wire \condition_10_1[23]_i_18_n_0 ;
  wire \condition_10_1[23]_i_19_n_0 ;
  wire \condition_10_1[23]_i_20_n_0 ;
  wire \condition_10_1[23]_i_21_n_0 ;
  wire \condition_10_1[23]_i_22_n_0 ;
  wire \condition_10_1[23]_i_23_n_0 ;
  wire \condition_10_1[23]_i_3_n_0 ;
  wire \condition_10_1[23]_i_4_n_0 ;
  wire \condition_10_1[23]_i_5_n_0 ;
  wire \condition_10_1[23]_i_6_n_0 ;
  wire \condition_10_1[23]_i_7_n_0 ;
  wire \condition_10_1[23]_i_8_n_0 ;
  wire \condition_10_1[23]_i_9_n_0 ;
  wire \condition_10_1[27]_i_10_n_0 ;
  wire \condition_10_1[27]_i_11_n_0 ;
  wire \condition_10_1[27]_i_12_n_0 ;
  wire \condition_10_1[27]_i_13_n_0 ;
  wire \condition_10_1[27]_i_14_n_0 ;
  wire \condition_10_1[27]_i_16_n_0 ;
  wire \condition_10_1[27]_i_17_n_0 ;
  wire \condition_10_1[27]_i_18_n_0 ;
  wire \condition_10_1[27]_i_19_n_0 ;
  wire \condition_10_1[27]_i_20_n_0 ;
  wire \condition_10_1[27]_i_21_n_0 ;
  wire \condition_10_1[27]_i_22_n_0 ;
  wire \condition_10_1[27]_i_23_n_0 ;
  wire \condition_10_1[27]_i_3_n_0 ;
  wire \condition_10_1[27]_i_4_n_0 ;
  wire \condition_10_1[27]_i_5_n_0 ;
  wire \condition_10_1[27]_i_6_n_0 ;
  wire \condition_10_1[27]_i_7_n_0 ;
  wire \condition_10_1[27]_i_8_n_0 ;
  wire \condition_10_1[27]_i_9_n_0 ;
  wire \condition_10_1[31]_i_10_n_0 ;
  wire \condition_10_1[31]_i_11_n_0 ;
  wire \condition_10_1[31]_i_12_n_0 ;
  wire \condition_10_1[31]_i_13_n_0 ;
  wire \condition_10_1[31]_i_16_n_0 ;
  wire \condition_10_1[31]_i_17_n_0 ;
  wire \condition_10_1[31]_i_18_n_0 ;
  wire \condition_10_1[31]_i_19_n_0 ;
  wire \condition_10_1[31]_i_20_n_0 ;
  wire \condition_10_1[31]_i_21_n_0 ;
  wire \condition_10_1[31]_i_22_n_0 ;
  wire \condition_10_1[31]_i_3_n_0 ;
  wire \condition_10_1[31]_i_4_n_0 ;
  wire \condition_10_1[31]_i_5_n_0 ;
  wire \condition_10_1[31]_i_6_n_0 ;
  wire \condition_10_1[31]_i_7_n_0 ;
  wire \condition_10_1[31]_i_8_n_0 ;
  wire \condition_10_1[31]_i_9_n_0 ;
  wire \condition_10_1[3]_i_2_n_0 ;
  wire \condition_10_1[3]_i_3_n_0 ;
  wire \condition_10_1[3]_i_4_n_0 ;
  wire \condition_10_1[3]_i_5_n_0 ;
  wire \condition_10_1[7]_i_2_n_0 ;
  wire \condition_10_1[7]_i_3_n_0 ;
  wire \condition_10_1[7]_i_4_n_0 ;
  wire \condition_10_1[7]_i_5_n_0 ;
  wire \condition_10_1_reg[11]_i_1_n_0 ;
  wire \condition_10_1_reg[11]_i_1_n_1 ;
  wire \condition_10_1_reg[11]_i_1_n_2 ;
  wire \condition_10_1_reg[11]_i_1_n_3 ;
  wire \condition_10_1_reg[15]_i_1_n_0 ;
  wire \condition_10_1_reg[15]_i_1_n_1 ;
  wire \condition_10_1_reg[15]_i_1_n_2 ;
  wire \condition_10_1_reg[15]_i_1_n_3 ;
  wire \condition_10_1_reg[19]_i_13_n_0 ;
  wire \condition_10_1_reg[19]_i_13_n_1 ;
  wire \condition_10_1_reg[19]_i_13_n_2 ;
  wire \condition_10_1_reg[19]_i_13_n_3 ;
  wire \condition_10_1_reg[19]_i_1_n_0 ;
  wire \condition_10_1_reg[19]_i_1_n_1 ;
  wire \condition_10_1_reg[19]_i_1_n_2 ;
  wire \condition_10_1_reg[19]_i_1_n_3 ;
  wire \condition_10_1_reg[19]_i_2_n_0 ;
  wire \condition_10_1_reg[19]_i_2_n_1 ;
  wire \condition_10_1_reg[19]_i_2_n_2 ;
  wire \condition_10_1_reg[19]_i_2_n_3 ;
  wire \condition_10_1_reg[23]_i_15_n_0 ;
  wire \condition_10_1_reg[23]_i_15_n_1 ;
  wire \condition_10_1_reg[23]_i_15_n_2 ;
  wire \condition_10_1_reg[23]_i_15_n_3 ;
  wire \condition_10_1_reg[23]_i_1_n_0 ;
  wire \condition_10_1_reg[23]_i_1_n_1 ;
  wire \condition_10_1_reg[23]_i_1_n_2 ;
  wire \condition_10_1_reg[23]_i_1_n_3 ;
  wire \condition_10_1_reg[23]_i_2_n_0 ;
  wire \condition_10_1_reg[23]_i_2_n_1 ;
  wire \condition_10_1_reg[23]_i_2_n_2 ;
  wire \condition_10_1_reg[23]_i_2_n_3 ;
  wire \condition_10_1_reg[27]_i_15_n_0 ;
  wire \condition_10_1_reg[27]_i_15_n_1 ;
  wire \condition_10_1_reg[27]_i_15_n_2 ;
  wire \condition_10_1_reg[27]_i_15_n_3 ;
  wire \condition_10_1_reg[27]_i_1_n_0 ;
  wire \condition_10_1_reg[27]_i_1_n_1 ;
  wire \condition_10_1_reg[27]_i_1_n_2 ;
  wire \condition_10_1_reg[27]_i_1_n_3 ;
  wire \condition_10_1_reg[27]_i_2_n_0 ;
  wire \condition_10_1_reg[27]_i_2_n_1 ;
  wire \condition_10_1_reg[27]_i_2_n_2 ;
  wire \condition_10_1_reg[27]_i_2_n_3 ;
  wire \condition_10_1_reg[31]_i_14_n_1 ;
  wire \condition_10_1_reg[31]_i_14_n_2 ;
  wire \condition_10_1_reg[31]_i_14_n_3 ;
  wire \condition_10_1_reg[31]_i_15 ;
  wire \condition_10_1_reg[31]_i_1_n_1 ;
  wire \condition_10_1_reg[31]_i_1_n_2 ;
  wire \condition_10_1_reg[31]_i_1_n_3 ;
  wire \condition_10_1_reg[31]_i_2_n_1 ;
  wire \condition_10_1_reg[31]_i_2_n_2 ;
  wire \condition_10_1_reg[31]_i_2_n_3 ;
  wire \condition_10_1_reg[3]_i_1_n_0 ;
  wire \condition_10_1_reg[3]_i_1_n_1 ;
  wire \condition_10_1_reg[3]_i_1_n_2 ;
  wire \condition_10_1_reg[3]_i_1_n_3 ;
  wire \condition_10_1_reg[7]_i_1_n_0 ;
  wire \condition_10_1_reg[7]_i_1_n_1 ;
  wire \condition_10_1_reg[7]_i_1_n_2 ;
  wire \condition_10_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_11_1;
  wire \condition_11_1[0]_i_1_n_0 ;
  wire \condition_11_1[4]_i_2_n_0 ;
  wire \condition_11_1_reg[12]_i_1_n_0 ;
  wire \condition_11_1_reg[12]_i_1_n_1 ;
  wire \condition_11_1_reg[12]_i_1_n_2 ;
  wire \condition_11_1_reg[12]_i_1_n_3 ;
  wire \condition_11_1_reg[12]_i_1_n_4 ;
  wire \condition_11_1_reg[12]_i_1_n_5 ;
  wire \condition_11_1_reg[12]_i_1_n_6 ;
  wire \condition_11_1_reg[12]_i_1_n_7 ;
  wire \condition_11_1_reg[16]_i_1_n_0 ;
  wire \condition_11_1_reg[16]_i_1_n_1 ;
  wire \condition_11_1_reg[16]_i_1_n_2 ;
  wire \condition_11_1_reg[16]_i_1_n_3 ;
  wire \condition_11_1_reg[16]_i_1_n_4 ;
  wire \condition_11_1_reg[16]_i_1_n_5 ;
  wire \condition_11_1_reg[16]_i_1_n_6 ;
  wire \condition_11_1_reg[16]_i_1_n_7 ;
  wire \condition_11_1_reg[20]_i_1_n_0 ;
  wire \condition_11_1_reg[20]_i_1_n_1 ;
  wire \condition_11_1_reg[20]_i_1_n_2 ;
  wire \condition_11_1_reg[20]_i_1_n_3 ;
  wire \condition_11_1_reg[20]_i_1_n_4 ;
  wire \condition_11_1_reg[20]_i_1_n_5 ;
  wire \condition_11_1_reg[20]_i_1_n_6 ;
  wire \condition_11_1_reg[20]_i_1_n_7 ;
  wire \condition_11_1_reg[24]_i_1_n_0 ;
  wire \condition_11_1_reg[24]_i_1_n_1 ;
  wire \condition_11_1_reg[24]_i_1_n_2 ;
  wire \condition_11_1_reg[24]_i_1_n_3 ;
  wire \condition_11_1_reg[24]_i_1_n_4 ;
  wire \condition_11_1_reg[24]_i_1_n_5 ;
  wire \condition_11_1_reg[24]_i_1_n_6 ;
  wire \condition_11_1_reg[24]_i_1_n_7 ;
  wire \condition_11_1_reg[28]_i_1_n_0 ;
  wire \condition_11_1_reg[28]_i_1_n_1 ;
  wire \condition_11_1_reg[28]_i_1_n_2 ;
  wire \condition_11_1_reg[28]_i_1_n_3 ;
  wire \condition_11_1_reg[28]_i_1_n_4 ;
  wire \condition_11_1_reg[28]_i_1_n_5 ;
  wire \condition_11_1_reg[28]_i_1_n_6 ;
  wire \condition_11_1_reg[28]_i_1_n_7 ;
  wire \condition_11_1_reg[31]_i_1_n_2 ;
  wire \condition_11_1_reg[31]_i_1_n_3 ;
  wire \condition_11_1_reg[31]_i_1_n_5 ;
  wire \condition_11_1_reg[31]_i_1_n_6 ;
  wire \condition_11_1_reg[31]_i_1_n_7 ;
  wire \condition_11_1_reg[4]_i_1_n_0 ;
  wire \condition_11_1_reg[4]_i_1_n_1 ;
  wire \condition_11_1_reg[4]_i_1_n_2 ;
  wire \condition_11_1_reg[4]_i_1_n_3 ;
  wire \condition_11_1_reg[4]_i_1_n_4 ;
  wire \condition_11_1_reg[4]_i_1_n_5 ;
  wire \condition_11_1_reg[4]_i_1_n_6 ;
  wire \condition_11_1_reg[4]_i_1_n_7 ;
  wire \condition_11_1_reg[8]_i_1_n_0 ;
  wire \condition_11_1_reg[8]_i_1_n_1 ;
  wire \condition_11_1_reg[8]_i_1_n_2 ;
  wire \condition_11_1_reg[8]_i_1_n_3 ;
  wire \condition_11_1_reg[8]_i_1_n_4 ;
  wire \condition_11_1_reg[8]_i_1_n_5 ;
  wire \condition_11_1_reg[8]_i_1_n_6 ;
  wire \condition_11_1_reg[8]_i_1_n_7 ;
  wire [31:0]condition_11_2;
  wire \condition_11_2[3]_i_2_n_0 ;
  wire \condition_11_2[3]_i_3_n_0 ;
  wire \condition_11_2_reg[11]_i_1_n_0 ;
  wire \condition_11_2_reg[11]_i_1_n_1 ;
  wire \condition_11_2_reg[11]_i_1_n_2 ;
  wire \condition_11_2_reg[11]_i_1_n_3 ;
  wire \condition_11_2_reg[11]_i_1_n_4 ;
  wire \condition_11_2_reg[11]_i_1_n_5 ;
  wire \condition_11_2_reg[11]_i_1_n_6 ;
  wire \condition_11_2_reg[11]_i_1_n_7 ;
  wire \condition_11_2_reg[15]_i_1_n_0 ;
  wire \condition_11_2_reg[15]_i_1_n_1 ;
  wire \condition_11_2_reg[15]_i_1_n_2 ;
  wire \condition_11_2_reg[15]_i_1_n_3 ;
  wire \condition_11_2_reg[15]_i_1_n_4 ;
  wire \condition_11_2_reg[15]_i_1_n_5 ;
  wire \condition_11_2_reg[15]_i_1_n_6 ;
  wire \condition_11_2_reg[15]_i_1_n_7 ;
  wire \condition_11_2_reg[19]_i_1_n_0 ;
  wire \condition_11_2_reg[19]_i_1_n_1 ;
  wire \condition_11_2_reg[19]_i_1_n_2 ;
  wire \condition_11_2_reg[19]_i_1_n_3 ;
  wire \condition_11_2_reg[19]_i_1_n_4 ;
  wire \condition_11_2_reg[19]_i_1_n_5 ;
  wire \condition_11_2_reg[19]_i_1_n_6 ;
  wire \condition_11_2_reg[19]_i_1_n_7 ;
  wire \condition_11_2_reg[23]_i_1_n_0 ;
  wire \condition_11_2_reg[23]_i_1_n_1 ;
  wire \condition_11_2_reg[23]_i_1_n_2 ;
  wire \condition_11_2_reg[23]_i_1_n_3 ;
  wire \condition_11_2_reg[23]_i_1_n_4 ;
  wire \condition_11_2_reg[23]_i_1_n_5 ;
  wire \condition_11_2_reg[23]_i_1_n_6 ;
  wire \condition_11_2_reg[23]_i_1_n_7 ;
  wire \condition_11_2_reg[27]_i_1_n_0 ;
  wire \condition_11_2_reg[27]_i_1_n_1 ;
  wire \condition_11_2_reg[27]_i_1_n_2 ;
  wire \condition_11_2_reg[27]_i_1_n_3 ;
  wire \condition_11_2_reg[27]_i_1_n_4 ;
  wire \condition_11_2_reg[27]_i_1_n_5 ;
  wire \condition_11_2_reg[27]_i_1_n_6 ;
  wire \condition_11_2_reg[27]_i_1_n_7 ;
  wire \condition_11_2_reg[31]_i_1_n_1 ;
  wire \condition_11_2_reg[31]_i_1_n_2 ;
  wire \condition_11_2_reg[31]_i_1_n_3 ;
  wire \condition_11_2_reg[31]_i_1_n_4 ;
  wire \condition_11_2_reg[31]_i_1_n_5 ;
  wire \condition_11_2_reg[31]_i_1_n_6 ;
  wire \condition_11_2_reg[31]_i_1_n_7 ;
  wire \condition_11_2_reg[3]_i_1_n_0 ;
  wire \condition_11_2_reg[3]_i_1_n_1 ;
  wire \condition_11_2_reg[3]_i_1_n_2 ;
  wire \condition_11_2_reg[3]_i_1_n_3 ;
  wire \condition_11_2_reg[3]_i_1_n_4 ;
  wire \condition_11_2_reg[3]_i_1_n_5 ;
  wire \condition_11_2_reg[3]_i_1_n_6 ;
  wire \condition_11_2_reg[3]_i_1_n_7 ;
  wire \condition_11_2_reg[7]_i_1_n_0 ;
  wire \condition_11_2_reg[7]_i_1_n_1 ;
  wire \condition_11_2_reg[7]_i_1_n_2 ;
  wire \condition_11_2_reg[7]_i_1_n_3 ;
  wire \condition_11_2_reg[7]_i_1_n_4 ;
  wire \condition_11_2_reg[7]_i_1_n_5 ;
  wire \condition_11_2_reg[7]_i_1_n_6 ;
  wire \condition_11_2_reg[7]_i_1_n_7 ;
  wire [31:0]condition_2_1;
  wire [31:0]condition_2_10;
  wire \condition_2_1[11]_i_2_n_0 ;
  wire \condition_2_1[11]_i_3_n_0 ;
  wire \condition_2_1[11]_i_4_n_0 ;
  wire \condition_2_1[11]_i_5_n_0 ;
  wire \condition_2_1[15]_i_2_n_0 ;
  wire \condition_2_1[15]_i_3_n_0 ;
  wire \condition_2_1[15]_i_4_n_0 ;
  wire \condition_2_1[15]_i_5_n_0 ;
  wire \condition_2_1[19]_i_10_n_0 ;
  wire \condition_2_1[19]_i_11_n_0 ;
  wire \condition_2_1[19]_i_12_n_0 ;
  wire \condition_2_1[19]_i_14_n_0 ;
  wire \condition_2_1[19]_i_15_n_0 ;
  wire \condition_2_1[19]_i_16_n_0 ;
  wire \condition_2_1[19]_i_17_n_0 ;
  wire \condition_2_1[19]_i_18_n_0 ;
  wire \condition_2_1[19]_i_19_n_0 ;
  wire \condition_2_1[19]_i_3_n_0 ;
  wire \condition_2_1[19]_i_4_n_0 ;
  wire \condition_2_1[19]_i_5_n_0 ;
  wire \condition_2_1[19]_i_6_n_0 ;
  wire \condition_2_1[19]_i_7_n_0 ;
  wire \condition_2_1[19]_i_8_n_0 ;
  wire \condition_2_1[19]_i_9_n_0 ;
  wire \condition_2_1[23]_i_10_n_0 ;
  wire \condition_2_1[23]_i_11_n_0 ;
  wire \condition_2_1[23]_i_12_n_0 ;
  wire \condition_2_1[23]_i_13_n_0 ;
  wire \condition_2_1[23]_i_14_n_0 ;
  wire \condition_2_1[23]_i_16_n_0 ;
  wire \condition_2_1[23]_i_17_n_0 ;
  wire \condition_2_1[23]_i_18_n_0 ;
  wire \condition_2_1[23]_i_19_n_0 ;
  wire \condition_2_1[23]_i_20_n_0 ;
  wire \condition_2_1[23]_i_21_n_0 ;
  wire \condition_2_1[23]_i_22_n_0 ;
  wire \condition_2_1[23]_i_23_n_0 ;
  wire \condition_2_1[23]_i_3_n_0 ;
  wire \condition_2_1[23]_i_4_n_0 ;
  wire \condition_2_1[23]_i_5_n_0 ;
  wire \condition_2_1[23]_i_6_n_0 ;
  wire \condition_2_1[23]_i_7_n_0 ;
  wire \condition_2_1[23]_i_8_n_0 ;
  wire \condition_2_1[23]_i_9_n_0 ;
  wire \condition_2_1[27]_i_10_n_0 ;
  wire \condition_2_1[27]_i_11_n_0 ;
  wire \condition_2_1[27]_i_12_n_0 ;
  wire \condition_2_1[27]_i_13_n_0 ;
  wire \condition_2_1[27]_i_14_n_0 ;
  wire \condition_2_1[27]_i_16_n_0 ;
  wire \condition_2_1[27]_i_17_n_0 ;
  wire \condition_2_1[27]_i_18_n_0 ;
  wire \condition_2_1[27]_i_19_n_0 ;
  wire \condition_2_1[27]_i_20_n_0 ;
  wire \condition_2_1[27]_i_21_n_0 ;
  wire \condition_2_1[27]_i_22_n_0 ;
  wire \condition_2_1[27]_i_23_n_0 ;
  wire \condition_2_1[27]_i_3_n_0 ;
  wire \condition_2_1[27]_i_4_n_0 ;
  wire \condition_2_1[27]_i_5_n_0 ;
  wire \condition_2_1[27]_i_6_n_0 ;
  wire \condition_2_1[27]_i_7_n_0 ;
  wire \condition_2_1[27]_i_8_n_0 ;
  wire \condition_2_1[27]_i_9_n_0 ;
  wire \condition_2_1[31]_i_10_n_0 ;
  wire \condition_2_1[31]_i_11_n_0 ;
  wire \condition_2_1[31]_i_12_n_0 ;
  wire \condition_2_1[31]_i_13_n_0 ;
  wire \condition_2_1[31]_i_16_n_0 ;
  wire \condition_2_1[31]_i_17_n_0 ;
  wire \condition_2_1[31]_i_18_n_0 ;
  wire \condition_2_1[31]_i_19_n_0 ;
  wire \condition_2_1[31]_i_20_n_0 ;
  wire \condition_2_1[31]_i_21_n_0 ;
  wire \condition_2_1[31]_i_22_n_0 ;
  wire \condition_2_1[31]_i_3_n_0 ;
  wire \condition_2_1[31]_i_4_n_0 ;
  wire \condition_2_1[31]_i_5_n_0 ;
  wire \condition_2_1[31]_i_6_n_0 ;
  wire \condition_2_1[31]_i_7_n_0 ;
  wire \condition_2_1[31]_i_8_n_0 ;
  wire \condition_2_1[31]_i_9_n_0 ;
  wire \condition_2_1[3]_i_2_n_0 ;
  wire \condition_2_1[3]_i_3_n_0 ;
  wire \condition_2_1[3]_i_4_n_0 ;
  wire \condition_2_1[3]_i_5_n_0 ;
  wire \condition_2_1[7]_i_2_n_0 ;
  wire \condition_2_1[7]_i_3_n_0 ;
  wire \condition_2_1[7]_i_4_n_0 ;
  wire \condition_2_1[7]_i_5_n_0 ;
  wire \condition_2_1_reg[11]_i_1_n_0 ;
  wire \condition_2_1_reg[11]_i_1_n_1 ;
  wire \condition_2_1_reg[11]_i_1_n_2 ;
  wire \condition_2_1_reg[11]_i_1_n_3 ;
  wire \condition_2_1_reg[15]_i_1_n_0 ;
  wire \condition_2_1_reg[15]_i_1_n_1 ;
  wire \condition_2_1_reg[15]_i_1_n_2 ;
  wire \condition_2_1_reg[15]_i_1_n_3 ;
  wire \condition_2_1_reg[19]_i_13_n_0 ;
  wire \condition_2_1_reg[19]_i_13_n_1 ;
  wire \condition_2_1_reg[19]_i_13_n_2 ;
  wire \condition_2_1_reg[19]_i_13_n_3 ;
  wire \condition_2_1_reg[19]_i_1_n_0 ;
  wire \condition_2_1_reg[19]_i_1_n_1 ;
  wire \condition_2_1_reg[19]_i_1_n_2 ;
  wire \condition_2_1_reg[19]_i_1_n_3 ;
  wire \condition_2_1_reg[19]_i_2_n_0 ;
  wire \condition_2_1_reg[19]_i_2_n_1 ;
  wire \condition_2_1_reg[19]_i_2_n_2 ;
  wire \condition_2_1_reg[19]_i_2_n_3 ;
  wire \condition_2_1_reg[23]_i_15_n_0 ;
  wire \condition_2_1_reg[23]_i_15_n_1 ;
  wire \condition_2_1_reg[23]_i_15_n_2 ;
  wire \condition_2_1_reg[23]_i_15_n_3 ;
  wire \condition_2_1_reg[23]_i_1_n_0 ;
  wire \condition_2_1_reg[23]_i_1_n_1 ;
  wire \condition_2_1_reg[23]_i_1_n_2 ;
  wire \condition_2_1_reg[23]_i_1_n_3 ;
  wire \condition_2_1_reg[23]_i_2_n_0 ;
  wire \condition_2_1_reg[23]_i_2_n_1 ;
  wire \condition_2_1_reg[23]_i_2_n_2 ;
  wire \condition_2_1_reg[23]_i_2_n_3 ;
  wire \condition_2_1_reg[27]_i_15_n_0 ;
  wire \condition_2_1_reg[27]_i_15_n_1 ;
  wire \condition_2_1_reg[27]_i_15_n_2 ;
  wire \condition_2_1_reg[27]_i_15_n_3 ;
  wire \condition_2_1_reg[27]_i_1_n_0 ;
  wire \condition_2_1_reg[27]_i_1_n_1 ;
  wire \condition_2_1_reg[27]_i_1_n_2 ;
  wire \condition_2_1_reg[27]_i_1_n_3 ;
  wire \condition_2_1_reg[27]_i_2_n_0 ;
  wire \condition_2_1_reg[27]_i_2_n_1 ;
  wire \condition_2_1_reg[27]_i_2_n_2 ;
  wire \condition_2_1_reg[27]_i_2_n_3 ;
  wire \condition_2_1_reg[31]_i_14_n_1 ;
  wire \condition_2_1_reg[31]_i_14_n_2 ;
  wire \condition_2_1_reg[31]_i_14_n_3 ;
  wire \condition_2_1_reg[31]_i_15 ;
  wire \condition_2_1_reg[31]_i_1_n_1 ;
  wire \condition_2_1_reg[31]_i_1_n_2 ;
  wire \condition_2_1_reg[31]_i_1_n_3 ;
  wire \condition_2_1_reg[31]_i_2_n_1 ;
  wire \condition_2_1_reg[31]_i_2_n_2 ;
  wire \condition_2_1_reg[31]_i_2_n_3 ;
  wire \condition_2_1_reg[3]_i_1_n_0 ;
  wire \condition_2_1_reg[3]_i_1_n_1 ;
  wire \condition_2_1_reg[3]_i_1_n_2 ;
  wire \condition_2_1_reg[3]_i_1_n_3 ;
  wire \condition_2_1_reg[7]_i_1_n_0 ;
  wire \condition_2_1_reg[7]_i_1_n_1 ;
  wire \condition_2_1_reg[7]_i_1_n_2 ;
  wire \condition_2_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_3_1;
  wire [31:0]condition_3_10;
  wire \condition_3_1[11]_i_2_n_0 ;
  wire \condition_3_1[11]_i_3_n_0 ;
  wire \condition_3_1[11]_i_4_n_0 ;
  wire \condition_3_1[11]_i_5_n_0 ;
  wire \condition_3_1[15]_i_2_n_0 ;
  wire \condition_3_1[15]_i_3_n_0 ;
  wire \condition_3_1[15]_i_4_n_0 ;
  wire \condition_3_1[15]_i_5_n_0 ;
  wire \condition_3_1[19]_i_10_n_0 ;
  wire \condition_3_1[19]_i_11_n_0 ;
  wire \condition_3_1[19]_i_12_n_0 ;
  wire \condition_3_1[19]_i_14_n_0 ;
  wire \condition_3_1[19]_i_15_n_0 ;
  wire \condition_3_1[19]_i_16_n_0 ;
  wire \condition_3_1[19]_i_17_n_0 ;
  wire \condition_3_1[19]_i_18_n_0 ;
  wire \condition_3_1[19]_i_19_n_0 ;
  wire \condition_3_1[19]_i_3_n_0 ;
  wire \condition_3_1[19]_i_4_n_0 ;
  wire \condition_3_1[19]_i_5_n_0 ;
  wire \condition_3_1[19]_i_6_n_0 ;
  wire \condition_3_1[19]_i_7_n_0 ;
  wire \condition_3_1[19]_i_8_n_0 ;
  wire \condition_3_1[19]_i_9_n_0 ;
  wire \condition_3_1[23]_i_10_n_0 ;
  wire \condition_3_1[23]_i_11_n_0 ;
  wire \condition_3_1[23]_i_12_n_0 ;
  wire \condition_3_1[23]_i_13_n_0 ;
  wire \condition_3_1[23]_i_14_n_0 ;
  wire \condition_3_1[23]_i_16_n_0 ;
  wire \condition_3_1[23]_i_17_n_0 ;
  wire \condition_3_1[23]_i_18_n_0 ;
  wire \condition_3_1[23]_i_19_n_0 ;
  wire \condition_3_1[23]_i_20_n_0 ;
  wire \condition_3_1[23]_i_21_n_0 ;
  wire \condition_3_1[23]_i_22_n_0 ;
  wire \condition_3_1[23]_i_23_n_0 ;
  wire \condition_3_1[23]_i_3_n_0 ;
  wire \condition_3_1[23]_i_4_n_0 ;
  wire \condition_3_1[23]_i_5_n_0 ;
  wire \condition_3_1[23]_i_6_n_0 ;
  wire \condition_3_1[23]_i_7_n_0 ;
  wire \condition_3_1[23]_i_8_n_0 ;
  wire \condition_3_1[23]_i_9_n_0 ;
  wire \condition_3_1[27]_i_10_n_0 ;
  wire \condition_3_1[27]_i_11_n_0 ;
  wire \condition_3_1[27]_i_12_n_0 ;
  wire \condition_3_1[27]_i_13_n_0 ;
  wire \condition_3_1[27]_i_14_n_0 ;
  wire \condition_3_1[27]_i_16_n_0 ;
  wire \condition_3_1[27]_i_17_n_0 ;
  wire \condition_3_1[27]_i_18_n_0 ;
  wire \condition_3_1[27]_i_19_n_0 ;
  wire \condition_3_1[27]_i_20_n_0 ;
  wire \condition_3_1[27]_i_21_n_0 ;
  wire \condition_3_1[27]_i_22_n_0 ;
  wire \condition_3_1[27]_i_23_n_0 ;
  wire \condition_3_1[27]_i_3_n_0 ;
  wire \condition_3_1[27]_i_4_n_0 ;
  wire \condition_3_1[27]_i_5_n_0 ;
  wire \condition_3_1[27]_i_6_n_0 ;
  wire \condition_3_1[27]_i_7_n_0 ;
  wire \condition_3_1[27]_i_8_n_0 ;
  wire \condition_3_1[27]_i_9_n_0 ;
  wire \condition_3_1[31]_i_10_n_0 ;
  wire \condition_3_1[31]_i_11_n_0 ;
  wire \condition_3_1[31]_i_12_n_0 ;
  wire \condition_3_1[31]_i_13_n_0 ;
  wire \condition_3_1[31]_i_15_n_0 ;
  wire \condition_3_1[31]_i_16_n_0 ;
  wire \condition_3_1[31]_i_17_n_0 ;
  wire \condition_3_1[31]_i_18_n_0 ;
  wire \condition_3_1[31]_i_19_n_0 ;
  wire \condition_3_1[31]_i_20_n_0 ;
  wire \condition_3_1[31]_i_21_n_0 ;
  wire \condition_3_1[31]_i_3_n_0 ;
  wire \condition_3_1[31]_i_4_n_0 ;
  wire \condition_3_1[31]_i_5_n_0 ;
  wire \condition_3_1[31]_i_6_n_0 ;
  wire \condition_3_1[31]_i_7_n_0 ;
  wire \condition_3_1[31]_i_8_n_0 ;
  wire \condition_3_1[31]_i_9_n_0 ;
  wire \condition_3_1[3]_i_2_n_0 ;
  wire \condition_3_1[3]_i_3_n_0 ;
  wire \condition_3_1[3]_i_4_n_0 ;
  wire \condition_3_1[3]_i_5_n_0 ;
  wire \condition_3_1[7]_i_2_n_0 ;
  wire \condition_3_1[7]_i_3_n_0 ;
  wire \condition_3_1[7]_i_4_n_0 ;
  wire \condition_3_1[7]_i_5_n_0 ;
  wire \condition_3_1_reg[11]_i_1_n_0 ;
  wire \condition_3_1_reg[11]_i_1_n_1 ;
  wire \condition_3_1_reg[11]_i_1_n_2 ;
  wire \condition_3_1_reg[11]_i_1_n_3 ;
  wire \condition_3_1_reg[15]_i_1_n_0 ;
  wire \condition_3_1_reg[15]_i_1_n_1 ;
  wire \condition_3_1_reg[15]_i_1_n_2 ;
  wire \condition_3_1_reg[15]_i_1_n_3 ;
  wire \condition_3_1_reg[19]_i_13_n_0 ;
  wire \condition_3_1_reg[19]_i_13_n_1 ;
  wire \condition_3_1_reg[19]_i_13_n_2 ;
  wire \condition_3_1_reg[19]_i_13_n_3 ;
  wire \condition_3_1_reg[19]_i_1_n_0 ;
  wire \condition_3_1_reg[19]_i_1_n_1 ;
  wire \condition_3_1_reg[19]_i_1_n_2 ;
  wire \condition_3_1_reg[19]_i_1_n_3 ;
  wire \condition_3_1_reg[19]_i_2_n_0 ;
  wire \condition_3_1_reg[19]_i_2_n_1 ;
  wire \condition_3_1_reg[19]_i_2_n_2 ;
  wire \condition_3_1_reg[19]_i_2_n_3 ;
  wire \condition_3_1_reg[23]_i_15_n_0 ;
  wire \condition_3_1_reg[23]_i_15_n_1 ;
  wire \condition_3_1_reg[23]_i_15_n_2 ;
  wire \condition_3_1_reg[23]_i_15_n_3 ;
  wire \condition_3_1_reg[23]_i_1_n_0 ;
  wire \condition_3_1_reg[23]_i_1_n_1 ;
  wire \condition_3_1_reg[23]_i_1_n_2 ;
  wire \condition_3_1_reg[23]_i_1_n_3 ;
  wire \condition_3_1_reg[23]_i_2_n_0 ;
  wire \condition_3_1_reg[23]_i_2_n_1 ;
  wire \condition_3_1_reg[23]_i_2_n_2 ;
  wire \condition_3_1_reg[23]_i_2_n_3 ;
  wire \condition_3_1_reg[27]_i_15_n_0 ;
  wire \condition_3_1_reg[27]_i_15_n_1 ;
  wire \condition_3_1_reg[27]_i_15_n_2 ;
  wire \condition_3_1_reg[27]_i_15_n_3 ;
  wire \condition_3_1_reg[27]_i_1_n_0 ;
  wire \condition_3_1_reg[27]_i_1_n_1 ;
  wire \condition_3_1_reg[27]_i_1_n_2 ;
  wire \condition_3_1_reg[27]_i_1_n_3 ;
  wire \condition_3_1_reg[27]_i_2_n_0 ;
  wire \condition_3_1_reg[27]_i_2_n_1 ;
  wire \condition_3_1_reg[27]_i_2_n_2 ;
  wire \condition_3_1_reg[27]_i_2_n_3 ;
  wire \condition_3_1_reg[31]_i_14_n_1 ;
  wire \condition_3_1_reg[31]_i_14_n_2 ;
  wire \condition_3_1_reg[31]_i_14_n_3 ;
  wire \condition_3_1_reg[31]_i_1_n_1 ;
  wire \condition_3_1_reg[31]_i_1_n_2 ;
  wire \condition_3_1_reg[31]_i_1_n_3 ;
  wire \condition_3_1_reg[31]_i_2_n_1 ;
  wire \condition_3_1_reg[31]_i_2_n_2 ;
  wire \condition_3_1_reg[31]_i_2_n_3 ;
  wire \condition_3_1_reg[3]_i_1_n_0 ;
  wire \condition_3_1_reg[3]_i_1_n_1 ;
  wire \condition_3_1_reg[3]_i_1_n_2 ;
  wire \condition_3_1_reg[3]_i_1_n_3 ;
  wire \condition_3_1_reg[7]_i_1_n_0 ;
  wire \condition_3_1_reg[7]_i_1_n_1 ;
  wire \condition_3_1_reg[7]_i_1_n_2 ;
  wire \condition_3_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_4_1;
  wire [31:0]condition_4_10;
  wire \condition_4_1[11]_i_2_n_0 ;
  wire \condition_4_1[11]_i_3_n_0 ;
  wire \condition_4_1[11]_i_4_n_0 ;
  wire \condition_4_1[11]_i_5_n_0 ;
  wire \condition_4_1[15]_i_2_n_0 ;
  wire \condition_4_1[15]_i_3_n_0 ;
  wire \condition_4_1[15]_i_4_n_0 ;
  wire \condition_4_1[15]_i_5_n_0 ;
  wire \condition_4_1[19]_i_10_n_0 ;
  wire \condition_4_1[19]_i_11_n_0 ;
  wire \condition_4_1[19]_i_12_n_0 ;
  wire \condition_4_1[19]_i_14_n_0 ;
  wire \condition_4_1[19]_i_15_n_0 ;
  wire \condition_4_1[19]_i_16_n_0 ;
  wire \condition_4_1[19]_i_17_n_0 ;
  wire \condition_4_1[19]_i_18_n_0 ;
  wire \condition_4_1[19]_i_19_n_0 ;
  wire \condition_4_1[19]_i_3_n_0 ;
  wire \condition_4_1[19]_i_4_n_0 ;
  wire \condition_4_1[19]_i_5_n_0 ;
  wire \condition_4_1[19]_i_6_n_0 ;
  wire \condition_4_1[19]_i_7_n_0 ;
  wire \condition_4_1[19]_i_8_n_0 ;
  wire \condition_4_1[19]_i_9_n_0 ;
  wire \condition_4_1[23]_i_10_n_0 ;
  wire \condition_4_1[23]_i_11_n_0 ;
  wire \condition_4_1[23]_i_12_n_0 ;
  wire \condition_4_1[23]_i_13_n_0 ;
  wire \condition_4_1[23]_i_14_n_0 ;
  wire \condition_4_1[23]_i_16_n_0 ;
  wire \condition_4_1[23]_i_17_n_0 ;
  wire \condition_4_1[23]_i_18_n_0 ;
  wire \condition_4_1[23]_i_19_n_0 ;
  wire \condition_4_1[23]_i_20_n_0 ;
  wire \condition_4_1[23]_i_21_n_0 ;
  wire \condition_4_1[23]_i_22_n_0 ;
  wire \condition_4_1[23]_i_23_n_0 ;
  wire \condition_4_1[23]_i_3_n_0 ;
  wire \condition_4_1[23]_i_4_n_0 ;
  wire \condition_4_1[23]_i_5_n_0 ;
  wire \condition_4_1[23]_i_6_n_0 ;
  wire \condition_4_1[23]_i_7_n_0 ;
  wire \condition_4_1[23]_i_8_n_0 ;
  wire \condition_4_1[23]_i_9_n_0 ;
  wire \condition_4_1[27]_i_10_n_0 ;
  wire \condition_4_1[27]_i_11_n_0 ;
  wire \condition_4_1[27]_i_12_n_0 ;
  wire \condition_4_1[27]_i_13_n_0 ;
  wire \condition_4_1[27]_i_14_n_0 ;
  wire \condition_4_1[27]_i_16_n_0 ;
  wire \condition_4_1[27]_i_17_n_0 ;
  wire \condition_4_1[27]_i_18_n_0 ;
  wire \condition_4_1[27]_i_19_n_0 ;
  wire \condition_4_1[27]_i_20_n_0 ;
  wire \condition_4_1[27]_i_21_n_0 ;
  wire \condition_4_1[27]_i_22_n_0 ;
  wire \condition_4_1[27]_i_23_n_0 ;
  wire \condition_4_1[27]_i_3_n_0 ;
  wire \condition_4_1[27]_i_4_n_0 ;
  wire \condition_4_1[27]_i_5_n_0 ;
  wire \condition_4_1[27]_i_6_n_0 ;
  wire \condition_4_1[27]_i_7_n_0 ;
  wire \condition_4_1[27]_i_8_n_0 ;
  wire \condition_4_1[27]_i_9_n_0 ;
  wire \condition_4_1[31]_i_10_n_0 ;
  wire \condition_4_1[31]_i_11_n_0 ;
  wire \condition_4_1[31]_i_12_n_0 ;
  wire \condition_4_1[31]_i_13_n_0 ;
  wire \condition_4_1[31]_i_16_n_0 ;
  wire \condition_4_1[31]_i_17_n_0 ;
  wire \condition_4_1[31]_i_18_n_0 ;
  wire \condition_4_1[31]_i_19_n_0 ;
  wire \condition_4_1[31]_i_20_n_0 ;
  wire \condition_4_1[31]_i_21_n_0 ;
  wire \condition_4_1[31]_i_22_n_0 ;
  wire \condition_4_1[31]_i_3_n_0 ;
  wire \condition_4_1[31]_i_4_n_0 ;
  wire \condition_4_1[31]_i_5_n_0 ;
  wire \condition_4_1[31]_i_6_n_0 ;
  wire \condition_4_1[31]_i_7_n_0 ;
  wire \condition_4_1[31]_i_8_n_0 ;
  wire \condition_4_1[31]_i_9_n_0 ;
  wire \condition_4_1[3]_i_2_n_0 ;
  wire \condition_4_1[3]_i_3_n_0 ;
  wire \condition_4_1[3]_i_4_n_0 ;
  wire \condition_4_1[3]_i_5_n_0 ;
  wire \condition_4_1[7]_i_2_n_0 ;
  wire \condition_4_1[7]_i_3_n_0 ;
  wire \condition_4_1[7]_i_4_n_0 ;
  wire \condition_4_1[7]_i_5_n_0 ;
  wire \condition_4_1_reg[11]_i_1_n_0 ;
  wire \condition_4_1_reg[11]_i_1_n_1 ;
  wire \condition_4_1_reg[11]_i_1_n_2 ;
  wire \condition_4_1_reg[11]_i_1_n_3 ;
  wire \condition_4_1_reg[15]_i_1_n_0 ;
  wire \condition_4_1_reg[15]_i_1_n_1 ;
  wire \condition_4_1_reg[15]_i_1_n_2 ;
  wire \condition_4_1_reg[15]_i_1_n_3 ;
  wire \condition_4_1_reg[19]_i_13_n_0 ;
  wire \condition_4_1_reg[19]_i_13_n_1 ;
  wire \condition_4_1_reg[19]_i_13_n_2 ;
  wire \condition_4_1_reg[19]_i_13_n_3 ;
  wire \condition_4_1_reg[19]_i_1_n_0 ;
  wire \condition_4_1_reg[19]_i_1_n_1 ;
  wire \condition_4_1_reg[19]_i_1_n_2 ;
  wire \condition_4_1_reg[19]_i_1_n_3 ;
  wire \condition_4_1_reg[19]_i_2_n_0 ;
  wire \condition_4_1_reg[19]_i_2_n_1 ;
  wire \condition_4_1_reg[19]_i_2_n_2 ;
  wire \condition_4_1_reg[19]_i_2_n_3 ;
  wire \condition_4_1_reg[23]_i_15_n_0 ;
  wire \condition_4_1_reg[23]_i_15_n_1 ;
  wire \condition_4_1_reg[23]_i_15_n_2 ;
  wire \condition_4_1_reg[23]_i_15_n_3 ;
  wire \condition_4_1_reg[23]_i_1_n_0 ;
  wire \condition_4_1_reg[23]_i_1_n_1 ;
  wire \condition_4_1_reg[23]_i_1_n_2 ;
  wire \condition_4_1_reg[23]_i_1_n_3 ;
  wire \condition_4_1_reg[23]_i_2_n_0 ;
  wire \condition_4_1_reg[23]_i_2_n_1 ;
  wire \condition_4_1_reg[23]_i_2_n_2 ;
  wire \condition_4_1_reg[23]_i_2_n_3 ;
  wire \condition_4_1_reg[27]_i_15_n_0 ;
  wire \condition_4_1_reg[27]_i_15_n_1 ;
  wire \condition_4_1_reg[27]_i_15_n_2 ;
  wire \condition_4_1_reg[27]_i_15_n_3 ;
  wire \condition_4_1_reg[27]_i_1_n_0 ;
  wire \condition_4_1_reg[27]_i_1_n_1 ;
  wire \condition_4_1_reg[27]_i_1_n_2 ;
  wire \condition_4_1_reg[27]_i_1_n_3 ;
  wire \condition_4_1_reg[27]_i_2_n_0 ;
  wire \condition_4_1_reg[27]_i_2_n_1 ;
  wire \condition_4_1_reg[27]_i_2_n_2 ;
  wire \condition_4_1_reg[27]_i_2_n_3 ;
  wire \condition_4_1_reg[31]_i_14_n_1 ;
  wire \condition_4_1_reg[31]_i_14_n_2 ;
  wire \condition_4_1_reg[31]_i_14_n_3 ;
  wire \condition_4_1_reg[31]_i_15 ;
  wire \condition_4_1_reg[31]_i_1_n_1 ;
  wire \condition_4_1_reg[31]_i_1_n_2 ;
  wire \condition_4_1_reg[31]_i_1_n_3 ;
  wire \condition_4_1_reg[31]_i_2_n_1 ;
  wire \condition_4_1_reg[31]_i_2_n_2 ;
  wire \condition_4_1_reg[31]_i_2_n_3 ;
  wire \condition_4_1_reg[3]_i_1_n_0 ;
  wire \condition_4_1_reg[3]_i_1_n_1 ;
  wire \condition_4_1_reg[3]_i_1_n_2 ;
  wire \condition_4_1_reg[3]_i_1_n_3 ;
  wire \condition_4_1_reg[7]_i_1_n_0 ;
  wire \condition_4_1_reg[7]_i_1_n_1 ;
  wire \condition_4_1_reg[7]_i_1_n_2 ;
  wire \condition_4_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_5_1;
  wire [31:0]condition_5_10;
  wire \condition_5_1[11]_i_2_n_0 ;
  wire \condition_5_1[11]_i_3_n_0 ;
  wire \condition_5_1[11]_i_4_n_0 ;
  wire \condition_5_1[11]_i_5_n_0 ;
  wire \condition_5_1[15]_i_2_n_0 ;
  wire \condition_5_1[15]_i_3_n_0 ;
  wire \condition_5_1[15]_i_4_n_0 ;
  wire \condition_5_1[15]_i_5_n_0 ;
  wire \condition_5_1[19]_i_10_n_0 ;
  wire \condition_5_1[19]_i_11_n_0 ;
  wire \condition_5_1[19]_i_12_n_0 ;
  wire \condition_5_1[19]_i_14_n_0 ;
  wire \condition_5_1[19]_i_15_n_0 ;
  wire \condition_5_1[19]_i_16_n_0 ;
  wire \condition_5_1[19]_i_17_n_0 ;
  wire \condition_5_1[19]_i_18_n_0 ;
  wire \condition_5_1[19]_i_19_n_0 ;
  wire \condition_5_1[19]_i_3_n_0 ;
  wire \condition_5_1[19]_i_4_n_0 ;
  wire \condition_5_1[19]_i_5_n_0 ;
  wire \condition_5_1[19]_i_6_n_0 ;
  wire \condition_5_1[19]_i_7_n_0 ;
  wire \condition_5_1[19]_i_8_n_0 ;
  wire \condition_5_1[19]_i_9_n_0 ;
  wire \condition_5_1[23]_i_10_n_0 ;
  wire \condition_5_1[23]_i_11_n_0 ;
  wire \condition_5_1[23]_i_12_n_0 ;
  wire \condition_5_1[23]_i_13_n_0 ;
  wire \condition_5_1[23]_i_14_n_0 ;
  wire \condition_5_1[23]_i_16_n_0 ;
  wire \condition_5_1[23]_i_17_n_0 ;
  wire \condition_5_1[23]_i_18_n_0 ;
  wire \condition_5_1[23]_i_19_n_0 ;
  wire \condition_5_1[23]_i_20_n_0 ;
  wire \condition_5_1[23]_i_21_n_0 ;
  wire \condition_5_1[23]_i_22_n_0 ;
  wire \condition_5_1[23]_i_23_n_0 ;
  wire \condition_5_1[23]_i_3_n_0 ;
  wire \condition_5_1[23]_i_4_n_0 ;
  wire \condition_5_1[23]_i_5_n_0 ;
  wire \condition_5_1[23]_i_6_n_0 ;
  wire \condition_5_1[23]_i_7_n_0 ;
  wire \condition_5_1[23]_i_8_n_0 ;
  wire \condition_5_1[23]_i_9_n_0 ;
  wire \condition_5_1[27]_i_10_n_0 ;
  wire \condition_5_1[27]_i_11_n_0 ;
  wire \condition_5_1[27]_i_12_n_0 ;
  wire \condition_5_1[27]_i_13_n_0 ;
  wire \condition_5_1[27]_i_14_n_0 ;
  wire \condition_5_1[27]_i_16_n_0 ;
  wire \condition_5_1[27]_i_17_n_0 ;
  wire \condition_5_1[27]_i_18_n_0 ;
  wire \condition_5_1[27]_i_19_n_0 ;
  wire \condition_5_1[27]_i_20_n_0 ;
  wire \condition_5_1[27]_i_21_n_0 ;
  wire \condition_5_1[27]_i_22_n_0 ;
  wire \condition_5_1[27]_i_23_n_0 ;
  wire \condition_5_1[27]_i_3_n_0 ;
  wire \condition_5_1[27]_i_4_n_0 ;
  wire \condition_5_1[27]_i_5_n_0 ;
  wire \condition_5_1[27]_i_6_n_0 ;
  wire \condition_5_1[27]_i_7_n_0 ;
  wire \condition_5_1[27]_i_8_n_0 ;
  wire \condition_5_1[27]_i_9_n_0 ;
  wire \condition_5_1[31]_i_10_n_0 ;
  wire \condition_5_1[31]_i_11_n_0 ;
  wire \condition_5_1[31]_i_12_n_0 ;
  wire \condition_5_1[31]_i_13_n_0 ;
  wire \condition_5_1[31]_i_15_n_0 ;
  wire \condition_5_1[31]_i_16_n_0 ;
  wire \condition_5_1[31]_i_17_n_0 ;
  wire \condition_5_1[31]_i_18_n_0 ;
  wire \condition_5_1[31]_i_19_n_0 ;
  wire \condition_5_1[31]_i_20_n_0 ;
  wire \condition_5_1[31]_i_21_n_0 ;
  wire \condition_5_1[31]_i_3_n_0 ;
  wire \condition_5_1[31]_i_4_n_0 ;
  wire \condition_5_1[31]_i_5_n_0 ;
  wire \condition_5_1[31]_i_6_n_0 ;
  wire \condition_5_1[31]_i_7_n_0 ;
  wire \condition_5_1[31]_i_8_n_0 ;
  wire \condition_5_1[31]_i_9_n_0 ;
  wire \condition_5_1[3]_i_2_n_0 ;
  wire \condition_5_1[3]_i_3_n_0 ;
  wire \condition_5_1[3]_i_4_n_0 ;
  wire \condition_5_1[3]_i_5_n_0 ;
  wire \condition_5_1[7]_i_2_n_0 ;
  wire \condition_5_1[7]_i_3_n_0 ;
  wire \condition_5_1[7]_i_4_n_0 ;
  wire \condition_5_1[7]_i_5_n_0 ;
  wire \condition_5_1_reg[11]_i_1_n_0 ;
  wire \condition_5_1_reg[11]_i_1_n_1 ;
  wire \condition_5_1_reg[11]_i_1_n_2 ;
  wire \condition_5_1_reg[11]_i_1_n_3 ;
  wire \condition_5_1_reg[15]_i_1_n_0 ;
  wire \condition_5_1_reg[15]_i_1_n_1 ;
  wire \condition_5_1_reg[15]_i_1_n_2 ;
  wire \condition_5_1_reg[15]_i_1_n_3 ;
  wire \condition_5_1_reg[19]_i_13_n_0 ;
  wire \condition_5_1_reg[19]_i_13_n_1 ;
  wire \condition_5_1_reg[19]_i_13_n_2 ;
  wire \condition_5_1_reg[19]_i_13_n_3 ;
  wire \condition_5_1_reg[19]_i_1_n_0 ;
  wire \condition_5_1_reg[19]_i_1_n_1 ;
  wire \condition_5_1_reg[19]_i_1_n_2 ;
  wire \condition_5_1_reg[19]_i_1_n_3 ;
  wire \condition_5_1_reg[19]_i_2_n_0 ;
  wire \condition_5_1_reg[19]_i_2_n_1 ;
  wire \condition_5_1_reg[19]_i_2_n_2 ;
  wire \condition_5_1_reg[19]_i_2_n_3 ;
  wire \condition_5_1_reg[23]_i_15_n_0 ;
  wire \condition_5_1_reg[23]_i_15_n_1 ;
  wire \condition_5_1_reg[23]_i_15_n_2 ;
  wire \condition_5_1_reg[23]_i_15_n_3 ;
  wire \condition_5_1_reg[23]_i_1_n_0 ;
  wire \condition_5_1_reg[23]_i_1_n_1 ;
  wire \condition_5_1_reg[23]_i_1_n_2 ;
  wire \condition_5_1_reg[23]_i_1_n_3 ;
  wire \condition_5_1_reg[23]_i_2_n_0 ;
  wire \condition_5_1_reg[23]_i_2_n_1 ;
  wire \condition_5_1_reg[23]_i_2_n_2 ;
  wire \condition_5_1_reg[23]_i_2_n_3 ;
  wire \condition_5_1_reg[27]_i_15_n_0 ;
  wire \condition_5_1_reg[27]_i_15_n_1 ;
  wire \condition_5_1_reg[27]_i_15_n_2 ;
  wire \condition_5_1_reg[27]_i_15_n_3 ;
  wire \condition_5_1_reg[27]_i_1_n_0 ;
  wire \condition_5_1_reg[27]_i_1_n_1 ;
  wire \condition_5_1_reg[27]_i_1_n_2 ;
  wire \condition_5_1_reg[27]_i_1_n_3 ;
  wire \condition_5_1_reg[27]_i_2_n_0 ;
  wire \condition_5_1_reg[27]_i_2_n_1 ;
  wire \condition_5_1_reg[27]_i_2_n_2 ;
  wire \condition_5_1_reg[27]_i_2_n_3 ;
  wire \condition_5_1_reg[31]_i_14_n_1 ;
  wire \condition_5_1_reg[31]_i_14_n_2 ;
  wire \condition_5_1_reg[31]_i_14_n_3 ;
  wire \condition_5_1_reg[31]_i_1_n_1 ;
  wire \condition_5_1_reg[31]_i_1_n_2 ;
  wire \condition_5_1_reg[31]_i_1_n_3 ;
  wire \condition_5_1_reg[31]_i_2_n_1 ;
  wire \condition_5_1_reg[31]_i_2_n_2 ;
  wire \condition_5_1_reg[31]_i_2_n_3 ;
  wire \condition_5_1_reg[3]_i_1_n_0 ;
  wire \condition_5_1_reg[3]_i_1_n_1 ;
  wire \condition_5_1_reg[3]_i_1_n_2 ;
  wire \condition_5_1_reg[3]_i_1_n_3 ;
  wire \condition_5_1_reg[7]_i_1_n_0 ;
  wire \condition_5_1_reg[7]_i_1_n_1 ;
  wire \condition_5_1_reg[7]_i_1_n_2 ;
  wire \condition_5_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_6_1;
  wire [31:0]condition_6_10;
  wire \condition_6_1[11]_i_2_n_0 ;
  wire \condition_6_1[11]_i_3_n_0 ;
  wire \condition_6_1[11]_i_4_n_0 ;
  wire \condition_6_1[11]_i_5_n_0 ;
  wire \condition_6_1[15]_i_2_n_0 ;
  wire \condition_6_1[15]_i_3_n_0 ;
  wire \condition_6_1[15]_i_4_n_0 ;
  wire \condition_6_1[15]_i_5_n_0 ;
  wire \condition_6_1[19]_i_10_n_0 ;
  wire \condition_6_1[19]_i_11_n_0 ;
  wire \condition_6_1[19]_i_12_n_0 ;
  wire \condition_6_1[19]_i_14_n_0 ;
  wire \condition_6_1[19]_i_15_n_0 ;
  wire \condition_6_1[19]_i_16_n_0 ;
  wire \condition_6_1[19]_i_17_n_0 ;
  wire \condition_6_1[19]_i_18_n_0 ;
  wire \condition_6_1[19]_i_19_n_0 ;
  wire \condition_6_1[19]_i_3_n_0 ;
  wire \condition_6_1[19]_i_4_n_0 ;
  wire \condition_6_1[19]_i_5_n_0 ;
  wire \condition_6_1[19]_i_6_n_0 ;
  wire \condition_6_1[19]_i_7_n_0 ;
  wire \condition_6_1[19]_i_8_n_0 ;
  wire \condition_6_1[19]_i_9_n_0 ;
  wire \condition_6_1[23]_i_10_n_0 ;
  wire \condition_6_1[23]_i_11_n_0 ;
  wire \condition_6_1[23]_i_12_n_0 ;
  wire \condition_6_1[23]_i_13_n_0 ;
  wire \condition_6_1[23]_i_14_n_0 ;
  wire \condition_6_1[23]_i_16_n_0 ;
  wire \condition_6_1[23]_i_17_n_0 ;
  wire \condition_6_1[23]_i_18_n_0 ;
  wire \condition_6_1[23]_i_19_n_0 ;
  wire \condition_6_1[23]_i_20_n_0 ;
  wire \condition_6_1[23]_i_21_n_0 ;
  wire \condition_6_1[23]_i_22_n_0 ;
  wire \condition_6_1[23]_i_23_n_0 ;
  wire \condition_6_1[23]_i_3_n_0 ;
  wire \condition_6_1[23]_i_4_n_0 ;
  wire \condition_6_1[23]_i_5_n_0 ;
  wire \condition_6_1[23]_i_6_n_0 ;
  wire \condition_6_1[23]_i_7_n_0 ;
  wire \condition_6_1[23]_i_8_n_0 ;
  wire \condition_6_1[23]_i_9_n_0 ;
  wire \condition_6_1[27]_i_10_n_0 ;
  wire \condition_6_1[27]_i_11_n_0 ;
  wire \condition_6_1[27]_i_12_n_0 ;
  wire \condition_6_1[27]_i_13_n_0 ;
  wire \condition_6_1[27]_i_14_n_0 ;
  wire \condition_6_1[27]_i_16_n_0 ;
  wire \condition_6_1[27]_i_17_n_0 ;
  wire \condition_6_1[27]_i_18_n_0 ;
  wire \condition_6_1[27]_i_19_n_0 ;
  wire \condition_6_1[27]_i_20_n_0 ;
  wire \condition_6_1[27]_i_21_n_0 ;
  wire \condition_6_1[27]_i_22_n_0 ;
  wire \condition_6_1[27]_i_23_n_0 ;
  wire \condition_6_1[27]_i_3_n_0 ;
  wire \condition_6_1[27]_i_4_n_0 ;
  wire \condition_6_1[27]_i_5_n_0 ;
  wire \condition_6_1[27]_i_6_n_0 ;
  wire \condition_6_1[27]_i_7_n_0 ;
  wire \condition_6_1[27]_i_8_n_0 ;
  wire \condition_6_1[27]_i_9_n_0 ;
  wire \condition_6_1[31]_i_10_n_0 ;
  wire \condition_6_1[31]_i_11_n_0 ;
  wire \condition_6_1[31]_i_12_n_0 ;
  wire \condition_6_1[31]_i_13_n_0 ;
  wire \condition_6_1[31]_i_15_n_0 ;
  wire \condition_6_1[31]_i_16_n_0 ;
  wire \condition_6_1[31]_i_17_n_0 ;
  wire \condition_6_1[31]_i_18_n_0 ;
  wire \condition_6_1[31]_i_19_n_0 ;
  wire \condition_6_1[31]_i_20_n_0 ;
  wire \condition_6_1[31]_i_21_n_0 ;
  wire \condition_6_1[31]_i_3_n_0 ;
  wire \condition_6_1[31]_i_4_n_0 ;
  wire \condition_6_1[31]_i_5_n_0 ;
  wire \condition_6_1[31]_i_6_n_0 ;
  wire \condition_6_1[31]_i_7_n_0 ;
  wire \condition_6_1[31]_i_8_n_0 ;
  wire \condition_6_1[31]_i_9_n_0 ;
  wire \condition_6_1[3]_i_2_n_0 ;
  wire \condition_6_1[3]_i_3_n_0 ;
  wire \condition_6_1[3]_i_4_n_0 ;
  wire \condition_6_1[3]_i_5_n_0 ;
  wire \condition_6_1[7]_i_2_n_0 ;
  wire \condition_6_1[7]_i_3_n_0 ;
  wire \condition_6_1[7]_i_4_n_0 ;
  wire \condition_6_1[7]_i_5_n_0 ;
  wire \condition_6_1_reg[11]_i_1_n_0 ;
  wire \condition_6_1_reg[11]_i_1_n_1 ;
  wire \condition_6_1_reg[11]_i_1_n_2 ;
  wire \condition_6_1_reg[11]_i_1_n_3 ;
  wire \condition_6_1_reg[15]_i_1_n_0 ;
  wire \condition_6_1_reg[15]_i_1_n_1 ;
  wire \condition_6_1_reg[15]_i_1_n_2 ;
  wire \condition_6_1_reg[15]_i_1_n_3 ;
  wire \condition_6_1_reg[19]_i_13_n_0 ;
  wire \condition_6_1_reg[19]_i_13_n_1 ;
  wire \condition_6_1_reg[19]_i_13_n_2 ;
  wire \condition_6_1_reg[19]_i_13_n_3 ;
  wire \condition_6_1_reg[19]_i_1_n_0 ;
  wire \condition_6_1_reg[19]_i_1_n_1 ;
  wire \condition_6_1_reg[19]_i_1_n_2 ;
  wire \condition_6_1_reg[19]_i_1_n_3 ;
  wire \condition_6_1_reg[19]_i_2_n_0 ;
  wire \condition_6_1_reg[19]_i_2_n_1 ;
  wire \condition_6_1_reg[19]_i_2_n_2 ;
  wire \condition_6_1_reg[19]_i_2_n_3 ;
  wire \condition_6_1_reg[23]_i_15_n_0 ;
  wire \condition_6_1_reg[23]_i_15_n_1 ;
  wire \condition_6_1_reg[23]_i_15_n_2 ;
  wire \condition_6_1_reg[23]_i_15_n_3 ;
  wire \condition_6_1_reg[23]_i_1_n_0 ;
  wire \condition_6_1_reg[23]_i_1_n_1 ;
  wire \condition_6_1_reg[23]_i_1_n_2 ;
  wire \condition_6_1_reg[23]_i_1_n_3 ;
  wire \condition_6_1_reg[23]_i_2_n_0 ;
  wire \condition_6_1_reg[23]_i_2_n_1 ;
  wire \condition_6_1_reg[23]_i_2_n_2 ;
  wire \condition_6_1_reg[23]_i_2_n_3 ;
  wire \condition_6_1_reg[27]_i_15_n_0 ;
  wire \condition_6_1_reg[27]_i_15_n_1 ;
  wire \condition_6_1_reg[27]_i_15_n_2 ;
  wire \condition_6_1_reg[27]_i_15_n_3 ;
  wire \condition_6_1_reg[27]_i_1_n_0 ;
  wire \condition_6_1_reg[27]_i_1_n_1 ;
  wire \condition_6_1_reg[27]_i_1_n_2 ;
  wire \condition_6_1_reg[27]_i_1_n_3 ;
  wire \condition_6_1_reg[27]_i_2_n_0 ;
  wire \condition_6_1_reg[27]_i_2_n_1 ;
  wire \condition_6_1_reg[27]_i_2_n_2 ;
  wire \condition_6_1_reg[27]_i_2_n_3 ;
  wire \condition_6_1_reg[31]_i_14_n_1 ;
  wire \condition_6_1_reg[31]_i_14_n_2 ;
  wire \condition_6_1_reg[31]_i_14_n_3 ;
  wire \condition_6_1_reg[31]_i_1_n_1 ;
  wire \condition_6_1_reg[31]_i_1_n_2 ;
  wire \condition_6_1_reg[31]_i_1_n_3 ;
  wire \condition_6_1_reg[31]_i_2_n_1 ;
  wire \condition_6_1_reg[31]_i_2_n_2 ;
  wire \condition_6_1_reg[31]_i_2_n_3 ;
  wire \condition_6_1_reg[3]_i_1_n_0 ;
  wire \condition_6_1_reg[3]_i_1_n_1 ;
  wire \condition_6_1_reg[3]_i_1_n_2 ;
  wire \condition_6_1_reg[3]_i_1_n_3 ;
  wire \condition_6_1_reg[7]_i_1_n_0 ;
  wire \condition_6_1_reg[7]_i_1_n_1 ;
  wire \condition_6_1_reg[7]_i_1_n_2 ;
  wire \condition_6_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_7_1;
  wire [31:0]condition_7_10;
  wire \condition_7_1[11]_i_2_n_0 ;
  wire \condition_7_1[11]_i_3_n_0 ;
  wire \condition_7_1[11]_i_4_n_0 ;
  wire \condition_7_1[11]_i_5_n_0 ;
  wire \condition_7_1[15]_i_2_n_0 ;
  wire \condition_7_1[15]_i_3_n_0 ;
  wire \condition_7_1[15]_i_4_n_0 ;
  wire \condition_7_1[15]_i_5_n_0 ;
  wire \condition_7_1[19]_i_10_n_0 ;
  wire \condition_7_1[19]_i_11_n_0 ;
  wire \condition_7_1[19]_i_12_n_0 ;
  wire \condition_7_1[19]_i_14_n_0 ;
  wire \condition_7_1[19]_i_15_n_0 ;
  wire \condition_7_1[19]_i_16_n_0 ;
  wire \condition_7_1[19]_i_17_n_0 ;
  wire \condition_7_1[19]_i_18_n_0 ;
  wire \condition_7_1[19]_i_19_n_0 ;
  wire \condition_7_1[19]_i_3_n_0 ;
  wire \condition_7_1[19]_i_4_n_0 ;
  wire \condition_7_1[19]_i_5_n_0 ;
  wire \condition_7_1[19]_i_6_n_0 ;
  wire \condition_7_1[19]_i_7_n_0 ;
  wire \condition_7_1[19]_i_8_n_0 ;
  wire \condition_7_1[19]_i_9_n_0 ;
  wire \condition_7_1[23]_i_10_n_0 ;
  wire \condition_7_1[23]_i_11_n_0 ;
  wire \condition_7_1[23]_i_12_n_0 ;
  wire \condition_7_1[23]_i_13_n_0 ;
  wire \condition_7_1[23]_i_14_n_0 ;
  wire \condition_7_1[23]_i_16_n_0 ;
  wire \condition_7_1[23]_i_17_n_0 ;
  wire \condition_7_1[23]_i_18_n_0 ;
  wire \condition_7_1[23]_i_19_n_0 ;
  wire \condition_7_1[23]_i_20_n_0 ;
  wire \condition_7_1[23]_i_21_n_0 ;
  wire \condition_7_1[23]_i_22_n_0 ;
  wire \condition_7_1[23]_i_23_n_0 ;
  wire \condition_7_1[23]_i_3_n_0 ;
  wire \condition_7_1[23]_i_4_n_0 ;
  wire \condition_7_1[23]_i_5_n_0 ;
  wire \condition_7_1[23]_i_6_n_0 ;
  wire \condition_7_1[23]_i_7_n_0 ;
  wire \condition_7_1[23]_i_8_n_0 ;
  wire \condition_7_1[23]_i_9_n_0 ;
  wire \condition_7_1[27]_i_10_n_0 ;
  wire \condition_7_1[27]_i_11_n_0 ;
  wire \condition_7_1[27]_i_12_n_0 ;
  wire \condition_7_1[27]_i_13_n_0 ;
  wire \condition_7_1[27]_i_14_n_0 ;
  wire \condition_7_1[27]_i_16_n_0 ;
  wire \condition_7_1[27]_i_17_n_0 ;
  wire \condition_7_1[27]_i_18_n_0 ;
  wire \condition_7_1[27]_i_19_n_0 ;
  wire \condition_7_1[27]_i_20_n_0 ;
  wire \condition_7_1[27]_i_21_n_0 ;
  wire \condition_7_1[27]_i_22_n_0 ;
  wire \condition_7_1[27]_i_23_n_0 ;
  wire \condition_7_1[27]_i_3_n_0 ;
  wire \condition_7_1[27]_i_4_n_0 ;
  wire \condition_7_1[27]_i_5_n_0 ;
  wire \condition_7_1[27]_i_6_n_0 ;
  wire \condition_7_1[27]_i_7_n_0 ;
  wire \condition_7_1[27]_i_8_n_0 ;
  wire \condition_7_1[27]_i_9_n_0 ;
  wire \condition_7_1[31]_i_10_n_0 ;
  wire \condition_7_1[31]_i_11_n_0 ;
  wire \condition_7_1[31]_i_12_n_0 ;
  wire \condition_7_1[31]_i_13_n_0 ;
  wire \condition_7_1[31]_i_16_n_0 ;
  wire \condition_7_1[31]_i_17_n_0 ;
  wire \condition_7_1[31]_i_18_n_0 ;
  wire \condition_7_1[31]_i_19_n_0 ;
  wire \condition_7_1[31]_i_20_n_0 ;
  wire \condition_7_1[31]_i_21_n_0 ;
  wire \condition_7_1[31]_i_22_n_0 ;
  wire \condition_7_1[31]_i_3_n_0 ;
  wire \condition_7_1[31]_i_4_n_0 ;
  wire \condition_7_1[31]_i_5_n_0 ;
  wire \condition_7_1[31]_i_6_n_0 ;
  wire \condition_7_1[31]_i_7_n_0 ;
  wire \condition_7_1[31]_i_8_n_0 ;
  wire \condition_7_1[31]_i_9_n_0 ;
  wire \condition_7_1[3]_i_2_n_0 ;
  wire \condition_7_1[3]_i_3_n_0 ;
  wire \condition_7_1[3]_i_4_n_0 ;
  wire \condition_7_1[3]_i_5_n_0 ;
  wire \condition_7_1[7]_i_2_n_0 ;
  wire \condition_7_1[7]_i_3_n_0 ;
  wire \condition_7_1[7]_i_4_n_0 ;
  wire \condition_7_1[7]_i_5_n_0 ;
  wire \condition_7_1_reg[11]_i_1_n_0 ;
  wire \condition_7_1_reg[11]_i_1_n_1 ;
  wire \condition_7_1_reg[11]_i_1_n_2 ;
  wire \condition_7_1_reg[11]_i_1_n_3 ;
  wire \condition_7_1_reg[15]_i_1_n_0 ;
  wire \condition_7_1_reg[15]_i_1_n_1 ;
  wire \condition_7_1_reg[15]_i_1_n_2 ;
  wire \condition_7_1_reg[15]_i_1_n_3 ;
  wire \condition_7_1_reg[19]_i_13_n_0 ;
  wire \condition_7_1_reg[19]_i_13_n_1 ;
  wire \condition_7_1_reg[19]_i_13_n_2 ;
  wire \condition_7_1_reg[19]_i_13_n_3 ;
  wire \condition_7_1_reg[19]_i_1_n_0 ;
  wire \condition_7_1_reg[19]_i_1_n_1 ;
  wire \condition_7_1_reg[19]_i_1_n_2 ;
  wire \condition_7_1_reg[19]_i_1_n_3 ;
  wire \condition_7_1_reg[19]_i_2_n_0 ;
  wire \condition_7_1_reg[19]_i_2_n_1 ;
  wire \condition_7_1_reg[19]_i_2_n_2 ;
  wire \condition_7_1_reg[19]_i_2_n_3 ;
  wire \condition_7_1_reg[23]_i_15_n_0 ;
  wire \condition_7_1_reg[23]_i_15_n_1 ;
  wire \condition_7_1_reg[23]_i_15_n_2 ;
  wire \condition_7_1_reg[23]_i_15_n_3 ;
  wire \condition_7_1_reg[23]_i_1_n_0 ;
  wire \condition_7_1_reg[23]_i_1_n_1 ;
  wire \condition_7_1_reg[23]_i_1_n_2 ;
  wire \condition_7_1_reg[23]_i_1_n_3 ;
  wire \condition_7_1_reg[23]_i_2_n_0 ;
  wire \condition_7_1_reg[23]_i_2_n_1 ;
  wire \condition_7_1_reg[23]_i_2_n_2 ;
  wire \condition_7_1_reg[23]_i_2_n_3 ;
  wire \condition_7_1_reg[27]_i_15_n_0 ;
  wire \condition_7_1_reg[27]_i_15_n_1 ;
  wire \condition_7_1_reg[27]_i_15_n_2 ;
  wire \condition_7_1_reg[27]_i_15_n_3 ;
  wire \condition_7_1_reg[27]_i_1_n_0 ;
  wire \condition_7_1_reg[27]_i_1_n_1 ;
  wire \condition_7_1_reg[27]_i_1_n_2 ;
  wire \condition_7_1_reg[27]_i_1_n_3 ;
  wire \condition_7_1_reg[27]_i_2_n_0 ;
  wire \condition_7_1_reg[27]_i_2_n_1 ;
  wire \condition_7_1_reg[27]_i_2_n_2 ;
  wire \condition_7_1_reg[27]_i_2_n_3 ;
  wire \condition_7_1_reg[31]_i_14_n_1 ;
  wire \condition_7_1_reg[31]_i_14_n_2 ;
  wire \condition_7_1_reg[31]_i_14_n_3 ;
  wire \condition_7_1_reg[31]_i_15 ;
  wire \condition_7_1_reg[31]_i_1_n_1 ;
  wire \condition_7_1_reg[31]_i_1_n_2 ;
  wire \condition_7_1_reg[31]_i_1_n_3 ;
  wire \condition_7_1_reg[31]_i_2_n_1 ;
  wire \condition_7_1_reg[31]_i_2_n_2 ;
  wire \condition_7_1_reg[31]_i_2_n_3 ;
  wire \condition_7_1_reg[3]_i_1_n_0 ;
  wire \condition_7_1_reg[3]_i_1_n_1 ;
  wire \condition_7_1_reg[3]_i_1_n_2 ;
  wire \condition_7_1_reg[3]_i_1_n_3 ;
  wire \condition_7_1_reg[7]_i_1_n_0 ;
  wire \condition_7_1_reg[7]_i_1_n_1 ;
  wire \condition_7_1_reg[7]_i_1_n_2 ;
  wire \condition_7_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_8_1;
  wire [31:0]condition_8_10;
  wire \condition_8_1[11]_i_2_n_0 ;
  wire \condition_8_1[11]_i_3_n_0 ;
  wire \condition_8_1[11]_i_4_n_0 ;
  wire \condition_8_1[11]_i_5_n_0 ;
  wire \condition_8_1[15]_i_2_n_0 ;
  wire \condition_8_1[15]_i_3_n_0 ;
  wire \condition_8_1[15]_i_4_n_0 ;
  wire \condition_8_1[15]_i_5_n_0 ;
  wire \condition_8_1[19]_i_10_n_0 ;
  wire \condition_8_1[19]_i_11_n_0 ;
  wire \condition_8_1[19]_i_12_n_0 ;
  wire \condition_8_1[19]_i_14_n_0 ;
  wire \condition_8_1[19]_i_15_n_0 ;
  wire \condition_8_1[19]_i_16_n_0 ;
  wire \condition_8_1[19]_i_17_n_0 ;
  wire \condition_8_1[19]_i_18_n_0 ;
  wire \condition_8_1[19]_i_19_n_0 ;
  wire \condition_8_1[19]_i_3_n_0 ;
  wire \condition_8_1[19]_i_4_n_0 ;
  wire \condition_8_1[19]_i_5_n_0 ;
  wire \condition_8_1[19]_i_6_n_0 ;
  wire \condition_8_1[19]_i_7_n_0 ;
  wire \condition_8_1[19]_i_8_n_0 ;
  wire \condition_8_1[19]_i_9_n_0 ;
  wire \condition_8_1[23]_i_10_n_0 ;
  wire \condition_8_1[23]_i_11_n_0 ;
  wire \condition_8_1[23]_i_12_n_0 ;
  wire \condition_8_1[23]_i_13_n_0 ;
  wire \condition_8_1[23]_i_14_n_0 ;
  wire \condition_8_1[23]_i_16_n_0 ;
  wire \condition_8_1[23]_i_17_n_0 ;
  wire \condition_8_1[23]_i_18_n_0 ;
  wire \condition_8_1[23]_i_19_n_0 ;
  wire \condition_8_1[23]_i_20_n_0 ;
  wire \condition_8_1[23]_i_21_n_0 ;
  wire \condition_8_1[23]_i_22_n_0 ;
  wire \condition_8_1[23]_i_23_n_0 ;
  wire \condition_8_1[23]_i_3_n_0 ;
  wire \condition_8_1[23]_i_4_n_0 ;
  wire \condition_8_1[23]_i_5_n_0 ;
  wire \condition_8_1[23]_i_6_n_0 ;
  wire \condition_8_1[23]_i_7_n_0 ;
  wire \condition_8_1[23]_i_8_n_0 ;
  wire \condition_8_1[23]_i_9_n_0 ;
  wire \condition_8_1[27]_i_10_n_0 ;
  wire \condition_8_1[27]_i_11_n_0 ;
  wire \condition_8_1[27]_i_12_n_0 ;
  wire \condition_8_1[27]_i_13_n_0 ;
  wire \condition_8_1[27]_i_14_n_0 ;
  wire \condition_8_1[27]_i_16_n_0 ;
  wire \condition_8_1[27]_i_17_n_0 ;
  wire \condition_8_1[27]_i_18_n_0 ;
  wire \condition_8_1[27]_i_19_n_0 ;
  wire \condition_8_1[27]_i_20_n_0 ;
  wire \condition_8_1[27]_i_21_n_0 ;
  wire \condition_8_1[27]_i_22_n_0 ;
  wire \condition_8_1[27]_i_23_n_0 ;
  wire \condition_8_1[27]_i_3_n_0 ;
  wire \condition_8_1[27]_i_4_n_0 ;
  wire \condition_8_1[27]_i_5_n_0 ;
  wire \condition_8_1[27]_i_6_n_0 ;
  wire \condition_8_1[27]_i_7_n_0 ;
  wire \condition_8_1[27]_i_8_n_0 ;
  wire \condition_8_1[27]_i_9_n_0 ;
  wire \condition_8_1[31]_i_10_n_0 ;
  wire \condition_8_1[31]_i_11_n_0 ;
  wire \condition_8_1[31]_i_12_n_0 ;
  wire \condition_8_1[31]_i_13_n_0 ;
  wire \condition_8_1[31]_i_15_n_0 ;
  wire \condition_8_1[31]_i_16_n_0 ;
  wire \condition_8_1[31]_i_17_n_0 ;
  wire \condition_8_1[31]_i_18_n_0 ;
  wire \condition_8_1[31]_i_19_n_0 ;
  wire \condition_8_1[31]_i_20_n_0 ;
  wire \condition_8_1[31]_i_21_n_0 ;
  wire \condition_8_1[31]_i_3_n_0 ;
  wire \condition_8_1[31]_i_4_n_0 ;
  wire \condition_8_1[31]_i_5_n_0 ;
  wire \condition_8_1[31]_i_6_n_0 ;
  wire \condition_8_1[31]_i_7_n_0 ;
  wire \condition_8_1[31]_i_8_n_0 ;
  wire \condition_8_1[31]_i_9_n_0 ;
  wire \condition_8_1[3]_i_2_n_0 ;
  wire \condition_8_1[3]_i_3_n_0 ;
  wire \condition_8_1[3]_i_4_n_0 ;
  wire \condition_8_1[3]_i_5_n_0 ;
  wire \condition_8_1[7]_i_2_n_0 ;
  wire \condition_8_1[7]_i_3_n_0 ;
  wire \condition_8_1[7]_i_4_n_0 ;
  wire \condition_8_1[7]_i_5_n_0 ;
  wire \condition_8_1_reg[11]_i_1_n_0 ;
  wire \condition_8_1_reg[11]_i_1_n_1 ;
  wire \condition_8_1_reg[11]_i_1_n_2 ;
  wire \condition_8_1_reg[11]_i_1_n_3 ;
  wire \condition_8_1_reg[15]_i_1_n_0 ;
  wire \condition_8_1_reg[15]_i_1_n_1 ;
  wire \condition_8_1_reg[15]_i_1_n_2 ;
  wire \condition_8_1_reg[15]_i_1_n_3 ;
  wire \condition_8_1_reg[19]_i_13_n_0 ;
  wire \condition_8_1_reg[19]_i_13_n_1 ;
  wire \condition_8_1_reg[19]_i_13_n_2 ;
  wire \condition_8_1_reg[19]_i_13_n_3 ;
  wire \condition_8_1_reg[19]_i_1_n_0 ;
  wire \condition_8_1_reg[19]_i_1_n_1 ;
  wire \condition_8_1_reg[19]_i_1_n_2 ;
  wire \condition_8_1_reg[19]_i_1_n_3 ;
  wire \condition_8_1_reg[19]_i_2_n_0 ;
  wire \condition_8_1_reg[19]_i_2_n_1 ;
  wire \condition_8_1_reg[19]_i_2_n_2 ;
  wire \condition_8_1_reg[19]_i_2_n_3 ;
  wire \condition_8_1_reg[23]_i_15_n_0 ;
  wire \condition_8_1_reg[23]_i_15_n_1 ;
  wire \condition_8_1_reg[23]_i_15_n_2 ;
  wire \condition_8_1_reg[23]_i_15_n_3 ;
  wire \condition_8_1_reg[23]_i_1_n_0 ;
  wire \condition_8_1_reg[23]_i_1_n_1 ;
  wire \condition_8_1_reg[23]_i_1_n_2 ;
  wire \condition_8_1_reg[23]_i_1_n_3 ;
  wire \condition_8_1_reg[23]_i_2_n_0 ;
  wire \condition_8_1_reg[23]_i_2_n_1 ;
  wire \condition_8_1_reg[23]_i_2_n_2 ;
  wire \condition_8_1_reg[23]_i_2_n_3 ;
  wire \condition_8_1_reg[27]_i_15_n_0 ;
  wire \condition_8_1_reg[27]_i_15_n_1 ;
  wire \condition_8_1_reg[27]_i_15_n_2 ;
  wire \condition_8_1_reg[27]_i_15_n_3 ;
  wire \condition_8_1_reg[27]_i_1_n_0 ;
  wire \condition_8_1_reg[27]_i_1_n_1 ;
  wire \condition_8_1_reg[27]_i_1_n_2 ;
  wire \condition_8_1_reg[27]_i_1_n_3 ;
  wire \condition_8_1_reg[27]_i_2_n_0 ;
  wire \condition_8_1_reg[27]_i_2_n_1 ;
  wire \condition_8_1_reg[27]_i_2_n_2 ;
  wire \condition_8_1_reg[27]_i_2_n_3 ;
  wire \condition_8_1_reg[31]_i_14_n_1 ;
  wire \condition_8_1_reg[31]_i_14_n_2 ;
  wire \condition_8_1_reg[31]_i_14_n_3 ;
  wire \condition_8_1_reg[31]_i_1_n_1 ;
  wire \condition_8_1_reg[31]_i_1_n_2 ;
  wire \condition_8_1_reg[31]_i_1_n_3 ;
  wire \condition_8_1_reg[31]_i_2_n_1 ;
  wire \condition_8_1_reg[31]_i_2_n_2 ;
  wire \condition_8_1_reg[31]_i_2_n_3 ;
  wire \condition_8_1_reg[3]_i_1_n_0 ;
  wire \condition_8_1_reg[3]_i_1_n_1 ;
  wire \condition_8_1_reg[3]_i_1_n_2 ;
  wire \condition_8_1_reg[3]_i_1_n_3 ;
  wire \condition_8_1_reg[7]_i_1_n_0 ;
  wire \condition_8_1_reg[7]_i_1_n_1 ;
  wire \condition_8_1_reg[7]_i_1_n_2 ;
  wire \condition_8_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_9_1;
  wire [31:0]condition_9_10;
  wire \condition_9_1[11]_i_2_n_0 ;
  wire \condition_9_1[11]_i_3_n_0 ;
  wire \condition_9_1[11]_i_4_n_0 ;
  wire \condition_9_1[11]_i_5_n_0 ;
  wire \condition_9_1[15]_i_2_n_0 ;
  wire \condition_9_1[15]_i_3_n_0 ;
  wire \condition_9_1[15]_i_4_n_0 ;
  wire \condition_9_1[15]_i_5_n_0 ;
  wire \condition_9_1[19]_i_10_n_0 ;
  wire \condition_9_1[19]_i_11_n_0 ;
  wire \condition_9_1[19]_i_12_n_0 ;
  wire \condition_9_1[19]_i_14_n_0 ;
  wire \condition_9_1[19]_i_15_n_0 ;
  wire \condition_9_1[19]_i_16_n_0 ;
  wire \condition_9_1[19]_i_17_n_0 ;
  wire \condition_9_1[19]_i_18_n_0 ;
  wire \condition_9_1[19]_i_19_n_0 ;
  wire \condition_9_1[19]_i_3_n_0 ;
  wire \condition_9_1[19]_i_4_n_0 ;
  wire \condition_9_1[19]_i_5_n_0 ;
  wire \condition_9_1[19]_i_6_n_0 ;
  wire \condition_9_1[19]_i_7_n_0 ;
  wire \condition_9_1[19]_i_8_n_0 ;
  wire \condition_9_1[19]_i_9_n_0 ;
  wire \condition_9_1[23]_i_10_n_0 ;
  wire \condition_9_1[23]_i_11_n_0 ;
  wire \condition_9_1[23]_i_12_n_0 ;
  wire \condition_9_1[23]_i_13_n_0 ;
  wire \condition_9_1[23]_i_14_n_0 ;
  wire \condition_9_1[23]_i_16_n_0 ;
  wire \condition_9_1[23]_i_17_n_0 ;
  wire \condition_9_1[23]_i_18_n_0 ;
  wire \condition_9_1[23]_i_19_n_0 ;
  wire \condition_9_1[23]_i_20_n_0 ;
  wire \condition_9_1[23]_i_21_n_0 ;
  wire \condition_9_1[23]_i_22_n_0 ;
  wire \condition_9_1[23]_i_23_n_0 ;
  wire \condition_9_1[23]_i_3_n_0 ;
  wire \condition_9_1[23]_i_4_n_0 ;
  wire \condition_9_1[23]_i_5_n_0 ;
  wire \condition_9_1[23]_i_6_n_0 ;
  wire \condition_9_1[23]_i_7_n_0 ;
  wire \condition_9_1[23]_i_8_n_0 ;
  wire \condition_9_1[23]_i_9_n_0 ;
  wire \condition_9_1[27]_i_10_n_0 ;
  wire \condition_9_1[27]_i_11_n_0 ;
  wire \condition_9_1[27]_i_12_n_0 ;
  wire \condition_9_1[27]_i_13_n_0 ;
  wire \condition_9_1[27]_i_14_n_0 ;
  wire \condition_9_1[27]_i_16_n_0 ;
  wire \condition_9_1[27]_i_17_n_0 ;
  wire \condition_9_1[27]_i_18_n_0 ;
  wire \condition_9_1[27]_i_19_n_0 ;
  wire \condition_9_1[27]_i_20_n_0 ;
  wire \condition_9_1[27]_i_21_n_0 ;
  wire \condition_9_1[27]_i_22_n_0 ;
  wire \condition_9_1[27]_i_23_n_0 ;
  wire \condition_9_1[27]_i_3_n_0 ;
  wire \condition_9_1[27]_i_4_n_0 ;
  wire \condition_9_1[27]_i_5_n_0 ;
  wire \condition_9_1[27]_i_6_n_0 ;
  wire \condition_9_1[27]_i_7_n_0 ;
  wire \condition_9_1[27]_i_8_n_0 ;
  wire \condition_9_1[27]_i_9_n_0 ;
  wire \condition_9_1[31]_i_10_n_0 ;
  wire \condition_9_1[31]_i_11_n_0 ;
  wire \condition_9_1[31]_i_12_n_0 ;
  wire \condition_9_1[31]_i_13_n_0 ;
  wire \condition_9_1[31]_i_15_n_0 ;
  wire \condition_9_1[31]_i_16_n_0 ;
  wire \condition_9_1[31]_i_17_n_0 ;
  wire \condition_9_1[31]_i_18_n_0 ;
  wire \condition_9_1[31]_i_19_n_0 ;
  wire \condition_9_1[31]_i_20_n_0 ;
  wire \condition_9_1[31]_i_21_n_0 ;
  wire \condition_9_1[31]_i_3_n_0 ;
  wire \condition_9_1[31]_i_4_n_0 ;
  wire \condition_9_1[31]_i_5_n_0 ;
  wire \condition_9_1[31]_i_6_n_0 ;
  wire \condition_9_1[31]_i_7_n_0 ;
  wire \condition_9_1[31]_i_8_n_0 ;
  wire \condition_9_1[31]_i_9_n_0 ;
  wire \condition_9_1[3]_i_2_n_0 ;
  wire \condition_9_1[3]_i_3_n_0 ;
  wire \condition_9_1[3]_i_4_n_0 ;
  wire \condition_9_1[3]_i_5_n_0 ;
  wire \condition_9_1[7]_i_2_n_0 ;
  wire \condition_9_1[7]_i_3_n_0 ;
  wire \condition_9_1[7]_i_4_n_0 ;
  wire \condition_9_1[7]_i_5_n_0 ;
  wire \condition_9_1_reg[11]_i_1_n_0 ;
  wire \condition_9_1_reg[11]_i_1_n_1 ;
  wire \condition_9_1_reg[11]_i_1_n_2 ;
  wire \condition_9_1_reg[11]_i_1_n_3 ;
  wire \condition_9_1_reg[15]_i_1_n_0 ;
  wire \condition_9_1_reg[15]_i_1_n_1 ;
  wire \condition_9_1_reg[15]_i_1_n_2 ;
  wire \condition_9_1_reg[15]_i_1_n_3 ;
  wire \condition_9_1_reg[19]_i_13_n_0 ;
  wire \condition_9_1_reg[19]_i_13_n_1 ;
  wire \condition_9_1_reg[19]_i_13_n_2 ;
  wire \condition_9_1_reg[19]_i_13_n_3 ;
  wire \condition_9_1_reg[19]_i_1_n_0 ;
  wire \condition_9_1_reg[19]_i_1_n_1 ;
  wire \condition_9_1_reg[19]_i_1_n_2 ;
  wire \condition_9_1_reg[19]_i_1_n_3 ;
  wire \condition_9_1_reg[19]_i_2_n_0 ;
  wire \condition_9_1_reg[19]_i_2_n_1 ;
  wire \condition_9_1_reg[19]_i_2_n_2 ;
  wire \condition_9_1_reg[19]_i_2_n_3 ;
  wire \condition_9_1_reg[23]_i_15_n_0 ;
  wire \condition_9_1_reg[23]_i_15_n_1 ;
  wire \condition_9_1_reg[23]_i_15_n_2 ;
  wire \condition_9_1_reg[23]_i_15_n_3 ;
  wire \condition_9_1_reg[23]_i_1_n_0 ;
  wire \condition_9_1_reg[23]_i_1_n_1 ;
  wire \condition_9_1_reg[23]_i_1_n_2 ;
  wire \condition_9_1_reg[23]_i_1_n_3 ;
  wire \condition_9_1_reg[23]_i_2_n_0 ;
  wire \condition_9_1_reg[23]_i_2_n_1 ;
  wire \condition_9_1_reg[23]_i_2_n_2 ;
  wire \condition_9_1_reg[23]_i_2_n_3 ;
  wire \condition_9_1_reg[27]_i_15_n_0 ;
  wire \condition_9_1_reg[27]_i_15_n_1 ;
  wire \condition_9_1_reg[27]_i_15_n_2 ;
  wire \condition_9_1_reg[27]_i_15_n_3 ;
  wire \condition_9_1_reg[27]_i_1_n_0 ;
  wire \condition_9_1_reg[27]_i_1_n_1 ;
  wire \condition_9_1_reg[27]_i_1_n_2 ;
  wire \condition_9_1_reg[27]_i_1_n_3 ;
  wire \condition_9_1_reg[27]_i_2_n_0 ;
  wire \condition_9_1_reg[27]_i_2_n_1 ;
  wire \condition_9_1_reg[27]_i_2_n_2 ;
  wire \condition_9_1_reg[27]_i_2_n_3 ;
  wire \condition_9_1_reg[31]_i_14_n_1 ;
  wire \condition_9_1_reg[31]_i_14_n_2 ;
  wire \condition_9_1_reg[31]_i_14_n_3 ;
  wire \condition_9_1_reg[31]_i_1_n_1 ;
  wire \condition_9_1_reg[31]_i_1_n_2 ;
  wire \condition_9_1_reg[31]_i_1_n_3 ;
  wire \condition_9_1_reg[31]_i_2_n_1 ;
  wire \condition_9_1_reg[31]_i_2_n_2 ;
  wire \condition_9_1_reg[31]_i_2_n_3 ;
  wire \condition_9_1_reg[3]_i_1_n_0 ;
  wire \condition_9_1_reg[3]_i_1_n_1 ;
  wire \condition_9_1_reg[3]_i_1_n_2 ;
  wire \condition_9_1_reg[3]_i_1_n_3 ;
  wire \condition_9_1_reg[7]_i_1_n_0 ;
  wire \condition_9_1_reg[7]_i_1_n_1 ;
  wire \condition_9_1_reg[7]_i_1_n_2 ;
  wire \condition_9_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_sample_1;
  wire [31:0]condition_sample_10;
  wire \condition_sample_1[11]_i_2_n_0 ;
  wire \condition_sample_1[11]_i_3_n_0 ;
  wire \condition_sample_1[11]_i_4_n_0 ;
  wire \condition_sample_1[11]_i_5_n_0 ;
  wire \condition_sample_1[15]_i_2_n_0 ;
  wire \condition_sample_1[15]_i_3_n_0 ;
  wire \condition_sample_1[15]_i_4_n_0 ;
  wire \condition_sample_1[15]_i_5_n_0 ;
  wire \condition_sample_1[19]_i_10_n_0 ;
  wire \condition_sample_1[19]_i_11_n_0 ;
  wire \condition_sample_1[19]_i_12_n_0 ;
  wire \condition_sample_1[19]_i_14_n_0 ;
  wire \condition_sample_1[19]_i_15_n_0 ;
  wire \condition_sample_1[19]_i_16_n_0 ;
  wire \condition_sample_1[19]_i_17_n_0 ;
  wire \condition_sample_1[19]_i_18_n_0 ;
  wire \condition_sample_1[19]_i_19_n_0 ;
  wire \condition_sample_1[19]_i_3_n_0 ;
  wire \condition_sample_1[19]_i_4_n_0 ;
  wire \condition_sample_1[19]_i_5_n_0 ;
  wire \condition_sample_1[19]_i_6_n_0 ;
  wire \condition_sample_1[19]_i_7_n_0 ;
  wire \condition_sample_1[19]_i_8_n_0 ;
  wire \condition_sample_1[19]_i_9_n_0 ;
  wire \condition_sample_1[23]_i_10_n_0 ;
  wire \condition_sample_1[23]_i_11_n_0 ;
  wire \condition_sample_1[23]_i_12_n_0 ;
  wire \condition_sample_1[23]_i_13_n_0 ;
  wire \condition_sample_1[23]_i_14_n_0 ;
  wire \condition_sample_1[23]_i_16_n_0 ;
  wire \condition_sample_1[23]_i_17_n_0 ;
  wire \condition_sample_1[23]_i_18_n_0 ;
  wire \condition_sample_1[23]_i_19_n_0 ;
  wire \condition_sample_1[23]_i_20_n_0 ;
  wire \condition_sample_1[23]_i_21_n_0 ;
  wire \condition_sample_1[23]_i_22_n_0 ;
  wire \condition_sample_1[23]_i_23_n_0 ;
  wire \condition_sample_1[23]_i_3_n_0 ;
  wire \condition_sample_1[23]_i_4_n_0 ;
  wire \condition_sample_1[23]_i_5_n_0 ;
  wire \condition_sample_1[23]_i_6_n_0 ;
  wire \condition_sample_1[23]_i_7_n_0 ;
  wire \condition_sample_1[23]_i_8_n_0 ;
  wire \condition_sample_1[23]_i_9_n_0 ;
  wire \condition_sample_1[27]_i_10_n_0 ;
  wire \condition_sample_1[27]_i_11_n_0 ;
  wire \condition_sample_1[27]_i_12_n_0 ;
  wire \condition_sample_1[27]_i_13_n_0 ;
  wire \condition_sample_1[27]_i_14_n_0 ;
  wire \condition_sample_1[27]_i_16_n_0 ;
  wire \condition_sample_1[27]_i_17_n_0 ;
  wire \condition_sample_1[27]_i_18_n_0 ;
  wire \condition_sample_1[27]_i_19_n_0 ;
  wire \condition_sample_1[27]_i_20_n_0 ;
  wire \condition_sample_1[27]_i_21_n_0 ;
  wire \condition_sample_1[27]_i_22_n_0 ;
  wire \condition_sample_1[27]_i_23_n_0 ;
  wire \condition_sample_1[27]_i_3_n_0 ;
  wire \condition_sample_1[27]_i_4_n_0 ;
  wire \condition_sample_1[27]_i_5_n_0 ;
  wire \condition_sample_1[27]_i_6_n_0 ;
  wire \condition_sample_1[27]_i_7_n_0 ;
  wire \condition_sample_1[27]_i_8_n_0 ;
  wire \condition_sample_1[27]_i_9_n_0 ;
  wire \condition_sample_1[31]_i_10_n_0 ;
  wire \condition_sample_1[31]_i_11_n_0 ;
  wire \condition_sample_1[31]_i_12_n_0 ;
  wire \condition_sample_1[31]_i_13_n_0 ;
  wire \condition_sample_1[31]_i_16_n_0 ;
  wire \condition_sample_1[31]_i_17_n_0 ;
  wire \condition_sample_1[31]_i_18_n_0 ;
  wire \condition_sample_1[31]_i_19_n_0 ;
  wire \condition_sample_1[31]_i_20_n_0 ;
  wire \condition_sample_1[31]_i_21_n_0 ;
  wire \condition_sample_1[31]_i_22_n_0 ;
  wire \condition_sample_1[31]_i_3_n_0 ;
  wire \condition_sample_1[31]_i_4_n_0 ;
  wire \condition_sample_1[31]_i_5_n_0 ;
  wire \condition_sample_1[31]_i_6_n_0 ;
  wire \condition_sample_1[31]_i_7_n_0 ;
  wire \condition_sample_1[31]_i_8_n_0 ;
  wire \condition_sample_1[31]_i_9_n_0 ;
  wire \condition_sample_1[3]_i_2_n_0 ;
  wire \condition_sample_1[3]_i_3_n_0 ;
  wire \condition_sample_1[3]_i_4_n_0 ;
  wire \condition_sample_1[3]_i_5_n_0 ;
  wire \condition_sample_1[7]_i_2_n_0 ;
  wire \condition_sample_1[7]_i_3_n_0 ;
  wire \condition_sample_1[7]_i_4_n_0 ;
  wire \condition_sample_1[7]_i_5_n_0 ;
  wire \condition_sample_1_reg[11]_i_1_n_0 ;
  wire \condition_sample_1_reg[11]_i_1_n_1 ;
  wire \condition_sample_1_reg[11]_i_1_n_2 ;
  wire \condition_sample_1_reg[11]_i_1_n_3 ;
  wire \condition_sample_1_reg[15]_i_1_n_0 ;
  wire \condition_sample_1_reg[15]_i_1_n_1 ;
  wire \condition_sample_1_reg[15]_i_1_n_2 ;
  wire \condition_sample_1_reg[15]_i_1_n_3 ;
  wire \condition_sample_1_reg[19]_i_13_n_0 ;
  wire \condition_sample_1_reg[19]_i_13_n_1 ;
  wire \condition_sample_1_reg[19]_i_13_n_2 ;
  wire \condition_sample_1_reg[19]_i_13_n_3 ;
  wire \condition_sample_1_reg[19]_i_1_n_0 ;
  wire \condition_sample_1_reg[19]_i_1_n_1 ;
  wire \condition_sample_1_reg[19]_i_1_n_2 ;
  wire \condition_sample_1_reg[19]_i_1_n_3 ;
  wire \condition_sample_1_reg[19]_i_2_n_0 ;
  wire \condition_sample_1_reg[19]_i_2_n_1 ;
  wire \condition_sample_1_reg[19]_i_2_n_2 ;
  wire \condition_sample_1_reg[19]_i_2_n_3 ;
  wire \condition_sample_1_reg[23]_i_15_n_0 ;
  wire \condition_sample_1_reg[23]_i_15_n_1 ;
  wire \condition_sample_1_reg[23]_i_15_n_2 ;
  wire \condition_sample_1_reg[23]_i_15_n_3 ;
  wire \condition_sample_1_reg[23]_i_1_n_0 ;
  wire \condition_sample_1_reg[23]_i_1_n_1 ;
  wire \condition_sample_1_reg[23]_i_1_n_2 ;
  wire \condition_sample_1_reg[23]_i_1_n_3 ;
  wire \condition_sample_1_reg[23]_i_2_n_0 ;
  wire \condition_sample_1_reg[23]_i_2_n_1 ;
  wire \condition_sample_1_reg[23]_i_2_n_2 ;
  wire \condition_sample_1_reg[23]_i_2_n_3 ;
  wire \condition_sample_1_reg[27]_i_15_n_0 ;
  wire \condition_sample_1_reg[27]_i_15_n_1 ;
  wire \condition_sample_1_reg[27]_i_15_n_2 ;
  wire \condition_sample_1_reg[27]_i_15_n_3 ;
  wire \condition_sample_1_reg[27]_i_1_n_0 ;
  wire \condition_sample_1_reg[27]_i_1_n_1 ;
  wire \condition_sample_1_reg[27]_i_1_n_2 ;
  wire \condition_sample_1_reg[27]_i_1_n_3 ;
  wire \condition_sample_1_reg[27]_i_2_n_0 ;
  wire \condition_sample_1_reg[27]_i_2_n_1 ;
  wire \condition_sample_1_reg[27]_i_2_n_2 ;
  wire \condition_sample_1_reg[27]_i_2_n_3 ;
  wire \condition_sample_1_reg[31]_i_14_n_1 ;
  wire \condition_sample_1_reg[31]_i_14_n_2 ;
  wire \condition_sample_1_reg[31]_i_14_n_3 ;
  wire \condition_sample_1_reg[31]_i_15 ;
  wire \condition_sample_1_reg[31]_i_1_n_1 ;
  wire \condition_sample_1_reg[31]_i_1_n_2 ;
  wire \condition_sample_1_reg[31]_i_1_n_3 ;
  wire \condition_sample_1_reg[31]_i_2_n_1 ;
  wire \condition_sample_1_reg[31]_i_2_n_2 ;
  wire \condition_sample_1_reg[31]_i_2_n_3 ;
  wire \condition_sample_1_reg[3]_i_1_n_0 ;
  wire \condition_sample_1_reg[3]_i_1_n_1 ;
  wire \condition_sample_1_reg[3]_i_1_n_2 ;
  wire \condition_sample_1_reg[3]_i_1_n_3 ;
  wire \condition_sample_1_reg[7]_i_1_n_0 ;
  wire \condition_sample_1_reg[7]_i_1_n_1 ;
  wire \condition_sample_1_reg[7]_i_1_n_2 ;
  wire \condition_sample_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_sample_c_1;
  wire [31:0]condition_sample_c_10;
  wire \condition_sample_c_1[11]_i_2_n_0 ;
  wire \condition_sample_c_1[11]_i_3_n_0 ;
  wire \condition_sample_c_1[11]_i_4_n_0 ;
  wire \condition_sample_c_1[11]_i_5_n_0 ;
  wire \condition_sample_c_1[15]_i_2_n_0 ;
  wire \condition_sample_c_1[15]_i_3_n_0 ;
  wire \condition_sample_c_1[15]_i_4_n_0 ;
  wire \condition_sample_c_1[15]_i_5_n_0 ;
  wire \condition_sample_c_1[19]_i_10_n_0 ;
  wire \condition_sample_c_1[19]_i_11_n_0 ;
  wire \condition_sample_c_1[19]_i_12_n_0 ;
  wire \condition_sample_c_1[19]_i_14_n_0 ;
  wire \condition_sample_c_1[19]_i_15_n_0 ;
  wire \condition_sample_c_1[19]_i_16_n_0 ;
  wire \condition_sample_c_1[19]_i_17_n_0 ;
  wire \condition_sample_c_1[19]_i_18_n_0 ;
  wire \condition_sample_c_1[19]_i_19_n_0 ;
  wire \condition_sample_c_1[19]_i_3_n_0 ;
  wire \condition_sample_c_1[19]_i_4_n_0 ;
  wire \condition_sample_c_1[19]_i_5_n_0 ;
  wire \condition_sample_c_1[19]_i_6_n_0 ;
  wire \condition_sample_c_1[19]_i_7_n_0 ;
  wire \condition_sample_c_1[19]_i_8_n_0 ;
  wire \condition_sample_c_1[19]_i_9_n_0 ;
  wire \condition_sample_c_1[23]_i_10_n_0 ;
  wire \condition_sample_c_1[23]_i_11_n_0 ;
  wire \condition_sample_c_1[23]_i_12_n_0 ;
  wire \condition_sample_c_1[23]_i_13_n_0 ;
  wire \condition_sample_c_1[23]_i_14_n_0 ;
  wire \condition_sample_c_1[23]_i_16_n_0 ;
  wire \condition_sample_c_1[23]_i_17_n_0 ;
  wire \condition_sample_c_1[23]_i_18_n_0 ;
  wire \condition_sample_c_1[23]_i_19_n_0 ;
  wire \condition_sample_c_1[23]_i_20_n_0 ;
  wire \condition_sample_c_1[23]_i_21_n_0 ;
  wire \condition_sample_c_1[23]_i_22_n_0 ;
  wire \condition_sample_c_1[23]_i_23_n_0 ;
  wire \condition_sample_c_1[23]_i_3_n_0 ;
  wire \condition_sample_c_1[23]_i_4_n_0 ;
  wire \condition_sample_c_1[23]_i_5_n_0 ;
  wire \condition_sample_c_1[23]_i_6_n_0 ;
  wire \condition_sample_c_1[23]_i_7_n_0 ;
  wire \condition_sample_c_1[23]_i_8_n_0 ;
  wire \condition_sample_c_1[23]_i_9_n_0 ;
  wire \condition_sample_c_1[27]_i_10_n_0 ;
  wire \condition_sample_c_1[27]_i_11_n_0 ;
  wire \condition_sample_c_1[27]_i_12_n_0 ;
  wire \condition_sample_c_1[27]_i_13_n_0 ;
  wire \condition_sample_c_1[27]_i_14_n_0 ;
  wire \condition_sample_c_1[27]_i_16_n_0 ;
  wire \condition_sample_c_1[27]_i_17_n_0 ;
  wire \condition_sample_c_1[27]_i_18_n_0 ;
  wire \condition_sample_c_1[27]_i_19_n_0 ;
  wire \condition_sample_c_1[27]_i_20_n_0 ;
  wire \condition_sample_c_1[27]_i_21_n_0 ;
  wire \condition_sample_c_1[27]_i_22_n_0 ;
  wire \condition_sample_c_1[27]_i_23_n_0 ;
  wire \condition_sample_c_1[27]_i_3_n_0 ;
  wire \condition_sample_c_1[27]_i_4_n_0 ;
  wire \condition_sample_c_1[27]_i_5_n_0 ;
  wire \condition_sample_c_1[27]_i_6_n_0 ;
  wire \condition_sample_c_1[27]_i_7_n_0 ;
  wire \condition_sample_c_1[27]_i_8_n_0 ;
  wire \condition_sample_c_1[27]_i_9_n_0 ;
  wire \condition_sample_c_1[31]_i_10_n_0 ;
  wire \condition_sample_c_1[31]_i_11_n_0 ;
  wire \condition_sample_c_1[31]_i_12_n_0 ;
  wire \condition_sample_c_1[31]_i_13_n_0 ;
  wire \condition_sample_c_1[31]_i_15_n_0 ;
  wire \condition_sample_c_1[31]_i_16_n_0 ;
  wire \condition_sample_c_1[31]_i_17_n_0 ;
  wire \condition_sample_c_1[31]_i_18_n_0 ;
  wire \condition_sample_c_1[31]_i_19_n_0 ;
  wire \condition_sample_c_1[31]_i_20_n_0 ;
  wire \condition_sample_c_1[31]_i_21_n_0 ;
  wire \condition_sample_c_1[31]_i_3_n_0 ;
  wire \condition_sample_c_1[31]_i_4_n_0 ;
  wire \condition_sample_c_1[31]_i_5_n_0 ;
  wire \condition_sample_c_1[31]_i_6_n_0 ;
  wire \condition_sample_c_1[31]_i_7_n_0 ;
  wire \condition_sample_c_1[31]_i_8_n_0 ;
  wire \condition_sample_c_1[31]_i_9_n_0 ;
  wire \condition_sample_c_1[3]_i_2_n_0 ;
  wire \condition_sample_c_1[3]_i_3_n_0 ;
  wire \condition_sample_c_1[3]_i_4_n_0 ;
  wire \condition_sample_c_1[3]_i_5_n_0 ;
  wire \condition_sample_c_1[7]_i_2_n_0 ;
  wire \condition_sample_c_1[7]_i_3_n_0 ;
  wire \condition_sample_c_1[7]_i_4_n_0 ;
  wire \condition_sample_c_1[7]_i_5_n_0 ;
  wire \condition_sample_c_1_reg[11]_i_1_n_0 ;
  wire \condition_sample_c_1_reg[11]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[11]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[11]_i_1_n_3 ;
  wire \condition_sample_c_1_reg[15]_i_1_n_0 ;
  wire \condition_sample_c_1_reg[15]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[15]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[15]_i_1_n_3 ;
  wire \condition_sample_c_1_reg[19]_i_13_n_0 ;
  wire \condition_sample_c_1_reg[19]_i_13_n_1 ;
  wire \condition_sample_c_1_reg[19]_i_13_n_2 ;
  wire \condition_sample_c_1_reg[19]_i_13_n_3 ;
  wire \condition_sample_c_1_reg[19]_i_1_n_0 ;
  wire \condition_sample_c_1_reg[19]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[19]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[19]_i_1_n_3 ;
  wire \condition_sample_c_1_reg[19]_i_2_n_0 ;
  wire \condition_sample_c_1_reg[19]_i_2_n_1 ;
  wire \condition_sample_c_1_reg[19]_i_2_n_2 ;
  wire \condition_sample_c_1_reg[19]_i_2_n_3 ;
  wire \condition_sample_c_1_reg[23]_i_15_n_0 ;
  wire \condition_sample_c_1_reg[23]_i_15_n_1 ;
  wire \condition_sample_c_1_reg[23]_i_15_n_2 ;
  wire \condition_sample_c_1_reg[23]_i_15_n_3 ;
  wire \condition_sample_c_1_reg[23]_i_1_n_0 ;
  wire \condition_sample_c_1_reg[23]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[23]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[23]_i_1_n_3 ;
  wire \condition_sample_c_1_reg[23]_i_2_n_0 ;
  wire \condition_sample_c_1_reg[23]_i_2_n_1 ;
  wire \condition_sample_c_1_reg[23]_i_2_n_2 ;
  wire \condition_sample_c_1_reg[23]_i_2_n_3 ;
  wire \condition_sample_c_1_reg[27]_i_15_n_0 ;
  wire \condition_sample_c_1_reg[27]_i_15_n_1 ;
  wire \condition_sample_c_1_reg[27]_i_15_n_2 ;
  wire \condition_sample_c_1_reg[27]_i_15_n_3 ;
  wire \condition_sample_c_1_reg[27]_i_1_n_0 ;
  wire \condition_sample_c_1_reg[27]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[27]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[27]_i_1_n_3 ;
  wire \condition_sample_c_1_reg[27]_i_2_n_0 ;
  wire \condition_sample_c_1_reg[27]_i_2_n_1 ;
  wire \condition_sample_c_1_reg[27]_i_2_n_2 ;
  wire \condition_sample_c_1_reg[27]_i_2_n_3 ;
  wire \condition_sample_c_1_reg[31]_i_14_n_1 ;
  wire \condition_sample_c_1_reg[31]_i_14_n_2 ;
  wire \condition_sample_c_1_reg[31]_i_14_n_3 ;
  wire \condition_sample_c_1_reg[31]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[31]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[31]_i_1_n_3 ;
  wire \condition_sample_c_1_reg[31]_i_2_n_1 ;
  wire \condition_sample_c_1_reg[31]_i_2_n_2 ;
  wire \condition_sample_c_1_reg[31]_i_2_n_3 ;
  wire \condition_sample_c_1_reg[3]_i_1_n_0 ;
  wire \condition_sample_c_1_reg[3]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[3]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[3]_i_1_n_3 ;
  wire \condition_sample_c_1_reg[7]_i_1_n_0 ;
  wire \condition_sample_c_1_reg[7]_i_1_n_1 ;
  wire \condition_sample_c_1_reg[7]_i_1_n_2 ;
  wire \condition_sample_c_1_reg[7]_i_1_n_3 ;
  wire [31:0]condition_sample_tr_1;
  wire [31:0]condition_sample_tr_10;
  wire \condition_sample_tr_1[11]_i_2_n_0 ;
  wire \condition_sample_tr_1[11]_i_3_n_0 ;
  wire \condition_sample_tr_1[11]_i_4_n_0 ;
  wire \condition_sample_tr_1[11]_i_5_n_0 ;
  wire \condition_sample_tr_1[15]_i_2_n_0 ;
  wire \condition_sample_tr_1[15]_i_3_n_0 ;
  wire \condition_sample_tr_1[15]_i_4_n_0 ;
  wire \condition_sample_tr_1[15]_i_5_n_0 ;
  wire \condition_sample_tr_1[19]_i_10_n_0 ;
  wire \condition_sample_tr_1[19]_i_11_n_0 ;
  wire \condition_sample_tr_1[19]_i_12_n_0 ;
  wire \condition_sample_tr_1[19]_i_14_n_0 ;
  wire \condition_sample_tr_1[19]_i_15_n_0 ;
  wire \condition_sample_tr_1[19]_i_16_n_0 ;
  wire \condition_sample_tr_1[19]_i_17_n_0 ;
  wire \condition_sample_tr_1[19]_i_18_n_0 ;
  wire \condition_sample_tr_1[19]_i_19_n_0 ;
  wire \condition_sample_tr_1[19]_i_3_n_0 ;
  wire \condition_sample_tr_1[19]_i_4_n_0 ;
  wire \condition_sample_tr_1[19]_i_5_n_0 ;
  wire \condition_sample_tr_1[19]_i_6_n_0 ;
  wire \condition_sample_tr_1[19]_i_7_n_0 ;
  wire \condition_sample_tr_1[19]_i_8_n_0 ;
  wire \condition_sample_tr_1[19]_i_9_n_0 ;
  wire \condition_sample_tr_1[23]_i_10_n_0 ;
  wire \condition_sample_tr_1[23]_i_11_n_0 ;
  wire \condition_sample_tr_1[23]_i_12_n_0 ;
  wire \condition_sample_tr_1[23]_i_13_n_0 ;
  wire \condition_sample_tr_1[23]_i_14_n_0 ;
  wire \condition_sample_tr_1[23]_i_16_n_0 ;
  wire \condition_sample_tr_1[23]_i_17_n_0 ;
  wire \condition_sample_tr_1[23]_i_18_n_0 ;
  wire \condition_sample_tr_1[23]_i_19_n_0 ;
  wire \condition_sample_tr_1[23]_i_20_n_0 ;
  wire \condition_sample_tr_1[23]_i_21_n_0 ;
  wire \condition_sample_tr_1[23]_i_22_n_0 ;
  wire \condition_sample_tr_1[23]_i_23_n_0 ;
  wire \condition_sample_tr_1[23]_i_3_n_0 ;
  wire \condition_sample_tr_1[23]_i_4_n_0 ;
  wire \condition_sample_tr_1[23]_i_5_n_0 ;
  wire \condition_sample_tr_1[23]_i_6_n_0 ;
  wire \condition_sample_tr_1[23]_i_7_n_0 ;
  wire \condition_sample_tr_1[23]_i_8_n_0 ;
  wire \condition_sample_tr_1[23]_i_9_n_0 ;
  wire \condition_sample_tr_1[27]_i_10_n_0 ;
  wire \condition_sample_tr_1[27]_i_11_n_0 ;
  wire \condition_sample_tr_1[27]_i_12_n_0 ;
  wire \condition_sample_tr_1[27]_i_13_n_0 ;
  wire \condition_sample_tr_1[27]_i_14_n_0 ;
  wire \condition_sample_tr_1[27]_i_16_n_0 ;
  wire \condition_sample_tr_1[27]_i_17_n_0 ;
  wire \condition_sample_tr_1[27]_i_18_n_0 ;
  wire \condition_sample_tr_1[27]_i_19_n_0 ;
  wire \condition_sample_tr_1[27]_i_20_n_0 ;
  wire \condition_sample_tr_1[27]_i_21_n_0 ;
  wire \condition_sample_tr_1[27]_i_22_n_0 ;
  wire \condition_sample_tr_1[27]_i_23_n_0 ;
  wire \condition_sample_tr_1[27]_i_3_n_0 ;
  wire \condition_sample_tr_1[27]_i_4_n_0 ;
  wire \condition_sample_tr_1[27]_i_5_n_0 ;
  wire \condition_sample_tr_1[27]_i_6_n_0 ;
  wire \condition_sample_tr_1[27]_i_7_n_0 ;
  wire \condition_sample_tr_1[27]_i_8_n_0 ;
  wire \condition_sample_tr_1[27]_i_9_n_0 ;
  wire \condition_sample_tr_1[31]_i_10_n_0 ;
  wire \condition_sample_tr_1[31]_i_11_n_0 ;
  wire \condition_sample_tr_1[31]_i_12_n_0 ;
  wire \condition_sample_tr_1[31]_i_13_n_0 ;
  wire \condition_sample_tr_1[31]_i_15_n_0 ;
  wire \condition_sample_tr_1[31]_i_16_n_0 ;
  wire \condition_sample_tr_1[31]_i_17_n_0 ;
  wire \condition_sample_tr_1[31]_i_18_n_0 ;
  wire \condition_sample_tr_1[31]_i_19_n_0 ;
  wire \condition_sample_tr_1[31]_i_20_n_0 ;
  wire \condition_sample_tr_1[31]_i_21_n_0 ;
  wire \condition_sample_tr_1[31]_i_3_n_0 ;
  wire \condition_sample_tr_1[31]_i_4_n_0 ;
  wire \condition_sample_tr_1[31]_i_5_n_0 ;
  wire \condition_sample_tr_1[31]_i_6_n_0 ;
  wire \condition_sample_tr_1[31]_i_7_n_0 ;
  wire \condition_sample_tr_1[31]_i_8_n_0 ;
  wire \condition_sample_tr_1[31]_i_9_n_0 ;
  wire \condition_sample_tr_1[3]_i_2_n_0 ;
  wire \condition_sample_tr_1[3]_i_3_n_0 ;
  wire \condition_sample_tr_1[3]_i_4_n_0 ;
  wire \condition_sample_tr_1[3]_i_5_n_0 ;
  wire \condition_sample_tr_1[7]_i_2_n_0 ;
  wire \condition_sample_tr_1[7]_i_3_n_0 ;
  wire \condition_sample_tr_1[7]_i_4_n_0 ;
  wire \condition_sample_tr_1[7]_i_5_n_0 ;
  wire \condition_sample_tr_1_reg[11]_i_1_n_0 ;
  wire \condition_sample_tr_1_reg[11]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[11]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[11]_i_1_n_3 ;
  wire \condition_sample_tr_1_reg[15]_i_1_n_0 ;
  wire \condition_sample_tr_1_reg[15]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[15]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[15]_i_1_n_3 ;
  wire \condition_sample_tr_1_reg[19]_i_13_n_0 ;
  wire \condition_sample_tr_1_reg[19]_i_13_n_1 ;
  wire \condition_sample_tr_1_reg[19]_i_13_n_2 ;
  wire \condition_sample_tr_1_reg[19]_i_13_n_3 ;
  wire \condition_sample_tr_1_reg[19]_i_1_n_0 ;
  wire \condition_sample_tr_1_reg[19]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[19]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[19]_i_1_n_3 ;
  wire \condition_sample_tr_1_reg[19]_i_2_n_0 ;
  wire \condition_sample_tr_1_reg[19]_i_2_n_1 ;
  wire \condition_sample_tr_1_reg[19]_i_2_n_2 ;
  wire \condition_sample_tr_1_reg[19]_i_2_n_3 ;
  wire \condition_sample_tr_1_reg[23]_i_15_n_0 ;
  wire \condition_sample_tr_1_reg[23]_i_15_n_1 ;
  wire \condition_sample_tr_1_reg[23]_i_15_n_2 ;
  wire \condition_sample_tr_1_reg[23]_i_15_n_3 ;
  wire \condition_sample_tr_1_reg[23]_i_1_n_0 ;
  wire \condition_sample_tr_1_reg[23]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[23]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[23]_i_1_n_3 ;
  wire \condition_sample_tr_1_reg[23]_i_2_n_0 ;
  wire \condition_sample_tr_1_reg[23]_i_2_n_1 ;
  wire \condition_sample_tr_1_reg[23]_i_2_n_2 ;
  wire \condition_sample_tr_1_reg[23]_i_2_n_3 ;
  wire \condition_sample_tr_1_reg[27]_i_15_n_0 ;
  wire \condition_sample_tr_1_reg[27]_i_15_n_1 ;
  wire \condition_sample_tr_1_reg[27]_i_15_n_2 ;
  wire \condition_sample_tr_1_reg[27]_i_15_n_3 ;
  wire \condition_sample_tr_1_reg[27]_i_1_n_0 ;
  wire \condition_sample_tr_1_reg[27]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[27]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[27]_i_1_n_3 ;
  wire \condition_sample_tr_1_reg[27]_i_2_n_0 ;
  wire \condition_sample_tr_1_reg[27]_i_2_n_1 ;
  wire \condition_sample_tr_1_reg[27]_i_2_n_2 ;
  wire \condition_sample_tr_1_reg[27]_i_2_n_3 ;
  wire \condition_sample_tr_1_reg[31]_i_14_n_1 ;
  wire \condition_sample_tr_1_reg[31]_i_14_n_2 ;
  wire \condition_sample_tr_1_reg[31]_i_14_n_3 ;
  wire \condition_sample_tr_1_reg[31]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[31]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[31]_i_1_n_3 ;
  wire \condition_sample_tr_1_reg[31]_i_2_n_1 ;
  wire \condition_sample_tr_1_reg[31]_i_2_n_2 ;
  wire \condition_sample_tr_1_reg[31]_i_2_n_3 ;
  wire \condition_sample_tr_1_reg[3]_i_1_n_0 ;
  wire \condition_sample_tr_1_reg[3]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[3]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[3]_i_1_n_3 ;
  wire \condition_sample_tr_1_reg[7]_i_1_n_0 ;
  wire \condition_sample_tr_1_reg[7]_i_1_n_1 ;
  wire \condition_sample_tr_1_reg[7]_i_1_n_2 ;
  wire \condition_sample_tr_1_reg[7]_i_1_n_3 ;
  wire [31:0]count_all_half;
  wire [31:0]count_all_half0;
  wire count_all_half1__0_n_100;
  wire count_all_half1__0_n_101;
  wire count_all_half1__0_n_102;
  wire count_all_half1__0_n_103;
  wire count_all_half1__0_n_104;
  wire count_all_half1__0_n_105;
  wire count_all_half1__0_n_106;
  wire count_all_half1__0_n_107;
  wire count_all_half1__0_n_108;
  wire count_all_half1__0_n_109;
  wire count_all_half1__0_n_110;
  wire count_all_half1__0_n_111;
  wire count_all_half1__0_n_112;
  wire count_all_half1__0_n_113;
  wire count_all_half1__0_n_114;
  wire count_all_half1__0_n_115;
  wire count_all_half1__0_n_116;
  wire count_all_half1__0_n_117;
  wire count_all_half1__0_n_118;
  wire count_all_half1__0_n_119;
  wire count_all_half1__0_n_120;
  wire count_all_half1__0_n_121;
  wire count_all_half1__0_n_122;
  wire count_all_half1__0_n_123;
  wire count_all_half1__0_n_124;
  wire count_all_half1__0_n_125;
  wire count_all_half1__0_n_126;
  wire count_all_half1__0_n_127;
  wire count_all_half1__0_n_128;
  wire count_all_half1__0_n_129;
  wire count_all_half1__0_n_130;
  wire count_all_half1__0_n_131;
  wire count_all_half1__0_n_132;
  wire count_all_half1__0_n_133;
  wire count_all_half1__0_n_134;
  wire count_all_half1__0_n_135;
  wire count_all_half1__0_n_136;
  wire count_all_half1__0_n_137;
  wire count_all_half1__0_n_138;
  wire count_all_half1__0_n_139;
  wire count_all_half1__0_n_140;
  wire count_all_half1__0_n_141;
  wire count_all_half1__0_n_142;
  wire count_all_half1__0_n_143;
  wire count_all_half1__0_n_144;
  wire count_all_half1__0_n_145;
  wire count_all_half1__0_n_146;
  wire count_all_half1__0_n_147;
  wire count_all_half1__0_n_148;
  wire count_all_half1__0_n_149;
  wire count_all_half1__0_n_150;
  wire count_all_half1__0_n_151;
  wire count_all_half1__0_n_152;
  wire count_all_half1__0_n_153;
  wire count_all_half1__0_n_58;
  wire count_all_half1__0_n_59;
  wire count_all_half1__0_n_60;
  wire count_all_half1__0_n_61;
  wire count_all_half1__0_n_62;
  wire count_all_half1__0_n_63;
  wire count_all_half1__0_n_64;
  wire count_all_half1__0_n_65;
  wire count_all_half1__0_n_66;
  wire count_all_half1__0_n_67;
  wire count_all_half1__0_n_68;
  wire count_all_half1__0_n_69;
  wire count_all_half1__0_n_70;
  wire count_all_half1__0_n_71;
  wire count_all_half1__0_n_72;
  wire count_all_half1__0_n_73;
  wire count_all_half1__0_n_74;
  wire count_all_half1__0_n_75;
  wire count_all_half1__0_n_76;
  wire count_all_half1__0_n_77;
  wire count_all_half1__0_n_78;
  wire count_all_half1__0_n_79;
  wire count_all_half1__0_n_80;
  wire count_all_half1__0_n_81;
  wire count_all_half1__0_n_82;
  wire count_all_half1__0_n_83;
  wire count_all_half1__0_n_84;
  wire count_all_half1__0_n_85;
  wire count_all_half1__0_n_86;
  wire count_all_half1__0_n_87;
  wire count_all_half1__0_n_88;
  wire count_all_half1__0_n_89;
  wire count_all_half1__0_n_90;
  wire count_all_half1__0_n_91;
  wire count_all_half1__0_n_92;
  wire count_all_half1__0_n_93;
  wire count_all_half1__0_n_94;
  wire count_all_half1__0_n_95;
  wire count_all_half1__0_n_96;
  wire count_all_half1__0_n_97;
  wire count_all_half1__0_n_98;
  wire count_all_half1__0_n_99;
  wire count_all_half1__1_n_100;
  wire count_all_half1__1_n_101;
  wire count_all_half1__1_n_102;
  wire count_all_half1__1_n_103;
  wire count_all_half1__1_n_104;
  wire count_all_half1__1_n_105;
  wire count_all_half1__1_n_58;
  wire count_all_half1__1_n_59;
  wire count_all_half1__1_n_60;
  wire count_all_half1__1_n_61;
  wire count_all_half1__1_n_62;
  wire count_all_half1__1_n_63;
  wire count_all_half1__1_n_64;
  wire count_all_half1__1_n_65;
  wire count_all_half1__1_n_66;
  wire count_all_half1__1_n_67;
  wire count_all_half1__1_n_68;
  wire count_all_half1__1_n_69;
  wire count_all_half1__1_n_70;
  wire count_all_half1__1_n_71;
  wire count_all_half1__1_n_72;
  wire count_all_half1__1_n_73;
  wire count_all_half1__1_n_74;
  wire count_all_half1__1_n_75;
  wire count_all_half1__1_n_76;
  wire count_all_half1__1_n_77;
  wire count_all_half1__1_n_78;
  wire count_all_half1__1_n_79;
  wire count_all_half1__1_n_80;
  wire count_all_half1__1_n_81;
  wire count_all_half1__1_n_82;
  wire count_all_half1__1_n_83;
  wire count_all_half1__1_n_84;
  wire count_all_half1__1_n_85;
  wire count_all_half1__1_n_86;
  wire count_all_half1__1_n_87;
  wire count_all_half1__1_n_88;
  wire count_all_half1__1_n_89;
  wire count_all_half1__1_n_90;
  wire count_all_half1__1_n_91;
  wire count_all_half1__1_n_92;
  wire count_all_half1__1_n_93;
  wire count_all_half1__1_n_94;
  wire count_all_half1__1_n_95;
  wire count_all_half1__1_n_96;
  wire count_all_half1__1_n_97;
  wire count_all_half1__1_n_98;
  wire count_all_half1__1_n_99;
  wire count_all_half1_n_100;
  wire count_all_half1_n_101;
  wire count_all_half1_n_102;
  wire count_all_half1_n_103;
  wire count_all_half1_n_104;
  wire count_all_half1_n_105;
  wire count_all_half1_n_106;
  wire count_all_half1_n_107;
  wire count_all_half1_n_108;
  wire count_all_half1_n_109;
  wire count_all_half1_n_110;
  wire count_all_half1_n_111;
  wire count_all_half1_n_112;
  wire count_all_half1_n_113;
  wire count_all_half1_n_114;
  wire count_all_half1_n_115;
  wire count_all_half1_n_116;
  wire count_all_half1_n_117;
  wire count_all_half1_n_118;
  wire count_all_half1_n_119;
  wire count_all_half1_n_120;
  wire count_all_half1_n_121;
  wire count_all_half1_n_122;
  wire count_all_half1_n_123;
  wire count_all_half1_n_124;
  wire count_all_half1_n_125;
  wire count_all_half1_n_126;
  wire count_all_half1_n_127;
  wire count_all_half1_n_128;
  wire count_all_half1_n_129;
  wire count_all_half1_n_130;
  wire count_all_half1_n_131;
  wire count_all_half1_n_132;
  wire count_all_half1_n_133;
  wire count_all_half1_n_134;
  wire count_all_half1_n_135;
  wire count_all_half1_n_136;
  wire count_all_half1_n_137;
  wire count_all_half1_n_138;
  wire count_all_half1_n_139;
  wire count_all_half1_n_140;
  wire count_all_half1_n_141;
  wire count_all_half1_n_142;
  wire count_all_half1_n_143;
  wire count_all_half1_n_144;
  wire count_all_half1_n_145;
  wire count_all_half1_n_146;
  wire count_all_half1_n_147;
  wire count_all_half1_n_148;
  wire count_all_half1_n_149;
  wire count_all_half1_n_150;
  wire count_all_half1_n_151;
  wire count_all_half1_n_152;
  wire count_all_half1_n_153;
  wire count_all_half1_n_58;
  wire count_all_half1_n_59;
  wire count_all_half1_n_60;
  wire count_all_half1_n_61;
  wire count_all_half1_n_62;
  wire count_all_half1_n_63;
  wire count_all_half1_n_64;
  wire count_all_half1_n_65;
  wire count_all_half1_n_66;
  wire count_all_half1_n_67;
  wire count_all_half1_n_68;
  wire count_all_half1_n_69;
  wire count_all_half1_n_70;
  wire count_all_half1_n_71;
  wire count_all_half1_n_72;
  wire count_all_half1_n_73;
  wire count_all_half1_n_74;
  wire count_all_half1_n_75;
  wire count_all_half1_n_76;
  wire count_all_half1_n_77;
  wire count_all_half1_n_78;
  wire count_all_half1_n_79;
  wire count_all_half1_n_80;
  wire count_all_half1_n_81;
  wire count_all_half1_n_82;
  wire count_all_half1_n_83;
  wire count_all_half1_n_84;
  wire count_all_half1_n_85;
  wire count_all_half1_n_86;
  wire count_all_half1_n_87;
  wire count_all_half1_n_88;
  wire count_all_half1_n_89;
  wire count_all_half1_n_90;
  wire count_all_half1_n_91;
  wire count_all_half1_n_92;
  wire count_all_half1_n_93;
  wire count_all_half1_n_94;
  wire count_all_half1_n_95;
  wire count_all_half1_n_96;
  wire count_all_half1_n_97;
  wire count_all_half1_n_98;
  wire count_all_half1_n_99;
  wire \count_all_half[12]_i_2_n_0 ;
  wire \count_all_half[12]_i_3_n_0 ;
  wire \count_all_half[12]_i_4_n_0 ;
  wire \count_all_half[12]_i_5_n_0 ;
  wire \count_all_half[16]_i_2_n_0 ;
  wire \count_all_half[16]_i_3_n_0 ;
  wire \count_all_half[16]_i_4_n_0 ;
  wire \count_all_half[16]_i_5_n_0 ;
  wire \count_all_half[20]_i_3_n_0 ;
  wire \count_all_half[20]_i_4_n_0 ;
  wire \count_all_half[20]_i_5_n_0 ;
  wire \count_all_half[20]_i_6_n_0 ;
  wire \count_all_half[20]_i_7_n_0 ;
  wire \count_all_half[20]_i_8_n_0 ;
  wire \count_all_half[20]_i_9_n_0 ;
  wire \count_all_half[24]_i_10_n_0 ;
  wire \count_all_half[24]_i_3_n_0 ;
  wire \count_all_half[24]_i_4_n_0 ;
  wire \count_all_half[24]_i_5_n_0 ;
  wire \count_all_half[24]_i_6_n_0 ;
  wire \count_all_half[24]_i_7_n_0 ;
  wire \count_all_half[24]_i_8_n_0 ;
  wire \count_all_half[24]_i_9_n_0 ;
  wire \count_all_half[28]_i_10_n_0 ;
  wire \count_all_half[28]_i_3_n_0 ;
  wire \count_all_half[28]_i_4_n_0 ;
  wire \count_all_half[28]_i_5_n_0 ;
  wire \count_all_half[28]_i_6_n_0 ;
  wire \count_all_half[28]_i_7_n_0 ;
  wire \count_all_half[28]_i_8_n_0 ;
  wire \count_all_half[28]_i_9_n_0 ;
  wire \count_all_half[31]_i_10_n_0 ;
  wire \count_all_half[31]_i_1_n_0 ;
  wire \count_all_half[31]_i_4_n_0 ;
  wire \count_all_half[31]_i_5_n_0 ;
  wire \count_all_half[31]_i_6_n_0 ;
  wire \count_all_half[31]_i_7_n_0 ;
  wire \count_all_half[31]_i_8_n_0 ;
  wire \count_all_half[31]_i_9_n_0 ;
  wire \count_all_half[4]_i_2_n_0 ;
  wire \count_all_half[4]_i_3_n_0 ;
  wire \count_all_half[4]_i_4_n_0 ;
  wire \count_all_half[4]_i_5_n_0 ;
  wire \count_all_half[8]_i_2_n_0 ;
  wire \count_all_half[8]_i_3_n_0 ;
  wire \count_all_half[8]_i_4_n_0 ;
  wire \count_all_half[8]_i_5_n_0 ;
  wire \count_all_half_reg[12]_i_1_n_0 ;
  wire \count_all_half_reg[12]_i_1_n_1 ;
  wire \count_all_half_reg[12]_i_1_n_2 ;
  wire \count_all_half_reg[12]_i_1_n_3 ;
  wire \count_all_half_reg[16]_i_1_n_0 ;
  wire \count_all_half_reg[16]_i_1_n_1 ;
  wire \count_all_half_reg[16]_i_1_n_2 ;
  wire \count_all_half_reg[16]_i_1_n_3 ;
  wire \count_all_half_reg[20]_i_1_n_0 ;
  wire \count_all_half_reg[20]_i_1_n_1 ;
  wire \count_all_half_reg[20]_i_1_n_2 ;
  wire \count_all_half_reg[20]_i_1_n_3 ;
  wire \count_all_half_reg[20]_i_2_n_0 ;
  wire \count_all_half_reg[20]_i_2_n_1 ;
  wire \count_all_half_reg[20]_i_2_n_2 ;
  wire \count_all_half_reg[20]_i_2_n_3 ;
  wire \count_all_half_reg[20]_i_2_n_4 ;
  wire \count_all_half_reg[20]_i_2_n_5 ;
  wire \count_all_half_reg[20]_i_2_n_6 ;
  wire \count_all_half_reg[20]_i_2_n_7 ;
  wire \count_all_half_reg[24]_i_1_n_0 ;
  wire \count_all_half_reg[24]_i_1_n_1 ;
  wire \count_all_half_reg[24]_i_1_n_2 ;
  wire \count_all_half_reg[24]_i_1_n_3 ;
  wire \count_all_half_reg[24]_i_2_n_0 ;
  wire \count_all_half_reg[24]_i_2_n_1 ;
  wire \count_all_half_reg[24]_i_2_n_2 ;
  wire \count_all_half_reg[24]_i_2_n_3 ;
  wire \count_all_half_reg[24]_i_2_n_4 ;
  wire \count_all_half_reg[24]_i_2_n_5 ;
  wire \count_all_half_reg[24]_i_2_n_6 ;
  wire \count_all_half_reg[24]_i_2_n_7 ;
  wire \count_all_half_reg[28]_i_1_n_0 ;
  wire \count_all_half_reg[28]_i_1_n_1 ;
  wire \count_all_half_reg[28]_i_1_n_2 ;
  wire \count_all_half_reg[28]_i_1_n_3 ;
  wire \count_all_half_reg[28]_i_2_n_0 ;
  wire \count_all_half_reg[28]_i_2_n_1 ;
  wire \count_all_half_reg[28]_i_2_n_2 ;
  wire \count_all_half_reg[28]_i_2_n_3 ;
  wire \count_all_half_reg[28]_i_2_n_4 ;
  wire \count_all_half_reg[28]_i_2_n_5 ;
  wire \count_all_half_reg[28]_i_2_n_6 ;
  wire \count_all_half_reg[28]_i_2_n_7 ;
  wire \count_all_half_reg[31]_i_2_n_2 ;
  wire \count_all_half_reg[31]_i_2_n_3 ;
  wire \count_all_half_reg[31]_i_3_n_1 ;
  wire \count_all_half_reg[31]_i_3_n_2 ;
  wire \count_all_half_reg[31]_i_3_n_3 ;
  wire \count_all_half_reg[31]_i_3_n_4 ;
  wire \count_all_half_reg[31]_i_3_n_5 ;
  wire \count_all_half_reg[31]_i_3_n_6 ;
  wire \count_all_half_reg[31]_i_3_n_7 ;
  wire \count_all_half_reg[4]_i_1_n_0 ;
  wire \count_all_half_reg[4]_i_1_n_1 ;
  wire \count_all_half_reg[4]_i_1_n_2 ;
  wire \count_all_half_reg[4]_i_1_n_3 ;
  wire \count_all_half_reg[8]_i_1_n_0 ;
  wire \count_all_half_reg[8]_i_1_n_1 ;
  wire \count_all_half_reg[8]_i_1_n_2 ;
  wire \count_all_half_reg[8]_i_1_n_3 ;
  wire count_upto_100__0_n_100;
  wire count_upto_100__0_n_101;
  wire count_upto_100__0_n_102;
  wire count_upto_100__0_n_103;
  wire count_upto_100__0_n_104;
  wire count_upto_100__0_n_105;
  wire count_upto_100__0_n_106;
  wire count_upto_100__0_n_107;
  wire count_upto_100__0_n_108;
  wire count_upto_100__0_n_109;
  wire count_upto_100__0_n_110;
  wire count_upto_100__0_n_111;
  wire count_upto_100__0_n_112;
  wire count_upto_100__0_n_113;
  wire count_upto_100__0_n_114;
  wire count_upto_100__0_n_115;
  wire count_upto_100__0_n_116;
  wire count_upto_100__0_n_117;
  wire count_upto_100__0_n_118;
  wire count_upto_100__0_n_119;
  wire count_upto_100__0_n_120;
  wire count_upto_100__0_n_121;
  wire count_upto_100__0_n_122;
  wire count_upto_100__0_n_123;
  wire count_upto_100__0_n_124;
  wire count_upto_100__0_n_125;
  wire count_upto_100__0_n_126;
  wire count_upto_100__0_n_127;
  wire count_upto_100__0_n_128;
  wire count_upto_100__0_n_129;
  wire count_upto_100__0_n_130;
  wire count_upto_100__0_n_131;
  wire count_upto_100__0_n_132;
  wire count_upto_100__0_n_133;
  wire count_upto_100__0_n_134;
  wire count_upto_100__0_n_135;
  wire count_upto_100__0_n_136;
  wire count_upto_100__0_n_137;
  wire count_upto_100__0_n_138;
  wire count_upto_100__0_n_139;
  wire count_upto_100__0_n_140;
  wire count_upto_100__0_n_141;
  wire count_upto_100__0_n_142;
  wire count_upto_100__0_n_143;
  wire count_upto_100__0_n_144;
  wire count_upto_100__0_n_145;
  wire count_upto_100__0_n_146;
  wire count_upto_100__0_n_147;
  wire count_upto_100__0_n_148;
  wire count_upto_100__0_n_149;
  wire count_upto_100__0_n_150;
  wire count_upto_100__0_n_151;
  wire count_upto_100__0_n_152;
  wire count_upto_100__0_n_153;
  wire count_upto_100__0_n_58;
  wire count_upto_100__0_n_59;
  wire count_upto_100__0_n_60;
  wire count_upto_100__0_n_61;
  wire count_upto_100__0_n_62;
  wire count_upto_100__0_n_63;
  wire count_upto_100__0_n_64;
  wire count_upto_100__0_n_65;
  wire count_upto_100__0_n_66;
  wire count_upto_100__0_n_67;
  wire count_upto_100__0_n_68;
  wire count_upto_100__0_n_69;
  wire count_upto_100__0_n_70;
  wire count_upto_100__0_n_71;
  wire count_upto_100__0_n_72;
  wire count_upto_100__0_n_73;
  wire count_upto_100__0_n_74;
  wire count_upto_100__0_n_75;
  wire count_upto_100__0_n_76;
  wire count_upto_100__0_n_77;
  wire count_upto_100__0_n_78;
  wire count_upto_100__0_n_79;
  wire count_upto_100__0_n_80;
  wire count_upto_100__0_n_81;
  wire count_upto_100__0_n_82;
  wire count_upto_100__0_n_83;
  wire count_upto_100__0_n_84;
  wire count_upto_100__0_n_85;
  wire count_upto_100__0_n_86;
  wire count_upto_100__0_n_87;
  wire count_upto_100__0_n_88;
  wire count_upto_100__0_n_89;
  wire count_upto_100__0_n_90;
  wire count_upto_100__0_n_91;
  wire count_upto_100__0_n_92;
  wire count_upto_100__0_n_93;
  wire count_upto_100__0_n_94;
  wire count_upto_100__0_n_95;
  wire count_upto_100__0_n_96;
  wire count_upto_100__0_n_97;
  wire count_upto_100__0_n_98;
  wire count_upto_100__0_n_99;
  wire count_upto_100__1_n_100;
  wire count_upto_100__1_n_101;
  wire count_upto_100__1_n_102;
  wire count_upto_100__1_n_103;
  wire count_upto_100__1_n_104;
  wire count_upto_100__1_n_105;
  wire count_upto_100__1_n_58;
  wire count_upto_100__1_n_59;
  wire count_upto_100__1_n_60;
  wire count_upto_100__1_n_61;
  wire count_upto_100__1_n_62;
  wire count_upto_100__1_n_63;
  wire count_upto_100__1_n_64;
  wire count_upto_100__1_n_65;
  wire count_upto_100__1_n_66;
  wire count_upto_100__1_n_67;
  wire count_upto_100__1_n_68;
  wire count_upto_100__1_n_69;
  wire count_upto_100__1_n_70;
  wire count_upto_100__1_n_71;
  wire count_upto_100__1_n_72;
  wire count_upto_100__1_n_73;
  wire count_upto_100__1_n_74;
  wire count_upto_100__1_n_75;
  wire count_upto_100__1_n_76;
  wire count_upto_100__1_n_77;
  wire count_upto_100__1_n_78;
  wire count_upto_100__1_n_79;
  wire count_upto_100__1_n_80;
  wire count_upto_100__1_n_81;
  wire count_upto_100__1_n_82;
  wire count_upto_100__1_n_83;
  wire count_upto_100__1_n_84;
  wire count_upto_100__1_n_85;
  wire count_upto_100__1_n_86;
  wire count_upto_100__1_n_87;
  wire count_upto_100__1_n_88;
  wire count_upto_100__1_n_89;
  wire count_upto_100__1_n_90;
  wire count_upto_100__1_n_91;
  wire count_upto_100__1_n_92;
  wire count_upto_100__1_n_93;
  wire count_upto_100__1_n_94;
  wire count_upto_100__1_n_95;
  wire count_upto_100__1_n_96;
  wire count_upto_100__1_n_97;
  wire count_upto_100__1_n_98;
  wire count_upto_100__1_n_99;
  wire count_upto_100_n_100;
  wire count_upto_100_n_101;
  wire count_upto_100_n_102;
  wire count_upto_100_n_103;
  wire count_upto_100_n_104;
  wire count_upto_100_n_105;
  wire count_upto_100_n_106;
  wire count_upto_100_n_107;
  wire count_upto_100_n_108;
  wire count_upto_100_n_109;
  wire count_upto_100_n_110;
  wire count_upto_100_n_111;
  wire count_upto_100_n_112;
  wire count_upto_100_n_113;
  wire count_upto_100_n_114;
  wire count_upto_100_n_115;
  wire count_upto_100_n_116;
  wire count_upto_100_n_117;
  wire count_upto_100_n_118;
  wire count_upto_100_n_119;
  wire count_upto_100_n_120;
  wire count_upto_100_n_121;
  wire count_upto_100_n_122;
  wire count_upto_100_n_123;
  wire count_upto_100_n_124;
  wire count_upto_100_n_125;
  wire count_upto_100_n_126;
  wire count_upto_100_n_127;
  wire count_upto_100_n_128;
  wire count_upto_100_n_129;
  wire count_upto_100_n_130;
  wire count_upto_100_n_131;
  wire count_upto_100_n_132;
  wire count_upto_100_n_133;
  wire count_upto_100_n_134;
  wire count_upto_100_n_135;
  wire count_upto_100_n_136;
  wire count_upto_100_n_137;
  wire count_upto_100_n_138;
  wire count_upto_100_n_139;
  wire count_upto_100_n_140;
  wire count_upto_100_n_141;
  wire count_upto_100_n_142;
  wire count_upto_100_n_143;
  wire count_upto_100_n_144;
  wire count_upto_100_n_145;
  wire count_upto_100_n_146;
  wire count_upto_100_n_147;
  wire count_upto_100_n_148;
  wire count_upto_100_n_149;
  wire count_upto_100_n_150;
  wire count_upto_100_n_151;
  wire count_upto_100_n_152;
  wire count_upto_100_n_153;
  wire count_upto_100_n_58;
  wire count_upto_100_n_59;
  wire count_upto_100_n_60;
  wire count_upto_100_n_61;
  wire count_upto_100_n_62;
  wire count_upto_100_n_63;
  wire count_upto_100_n_64;
  wire count_upto_100_n_65;
  wire count_upto_100_n_66;
  wire count_upto_100_n_67;
  wire count_upto_100_n_68;
  wire count_upto_100_n_69;
  wire count_upto_100_n_70;
  wire count_upto_100_n_71;
  wire count_upto_100_n_72;
  wire count_upto_100_n_73;
  wire count_upto_100_n_74;
  wire count_upto_100_n_75;
  wire count_upto_100_n_76;
  wire count_upto_100_n_77;
  wire count_upto_100_n_78;
  wire count_upto_100_n_79;
  wire count_upto_100_n_80;
  wire count_upto_100_n_81;
  wire count_upto_100_n_82;
  wire count_upto_100_n_83;
  wire count_upto_100_n_84;
  wire count_upto_100_n_85;
  wire count_upto_100_n_86;
  wire count_upto_100_n_87;
  wire count_upto_100_n_88;
  wire count_upto_100_n_89;
  wire count_upto_100_n_90;
  wire count_upto_100_n_91;
  wire count_upto_100_n_92;
  wire count_upto_100_n_93;
  wire count_upto_100_n_94;
  wire count_upto_100_n_95;
  wire count_upto_100_n_96;
  wire count_upto_100_n_97;
  wire count_upto_100_n_98;
  wire count_upto_100_n_99;
  wire count_upto_10_10__0_n_100;
  wire count_upto_10_10__0_n_101;
  wire count_upto_10_10__0_n_102;
  wire count_upto_10_10__0_n_103;
  wire count_upto_10_10__0_n_104;
  wire count_upto_10_10__0_n_105;
  wire count_upto_10_10__0_n_106;
  wire count_upto_10_10__0_n_107;
  wire count_upto_10_10__0_n_108;
  wire count_upto_10_10__0_n_109;
  wire count_upto_10_10__0_n_110;
  wire count_upto_10_10__0_n_111;
  wire count_upto_10_10__0_n_112;
  wire count_upto_10_10__0_n_113;
  wire count_upto_10_10__0_n_114;
  wire count_upto_10_10__0_n_115;
  wire count_upto_10_10__0_n_116;
  wire count_upto_10_10__0_n_117;
  wire count_upto_10_10__0_n_118;
  wire count_upto_10_10__0_n_119;
  wire count_upto_10_10__0_n_120;
  wire count_upto_10_10__0_n_121;
  wire count_upto_10_10__0_n_122;
  wire count_upto_10_10__0_n_123;
  wire count_upto_10_10__0_n_124;
  wire count_upto_10_10__0_n_125;
  wire count_upto_10_10__0_n_126;
  wire count_upto_10_10__0_n_127;
  wire count_upto_10_10__0_n_128;
  wire count_upto_10_10__0_n_129;
  wire count_upto_10_10__0_n_130;
  wire count_upto_10_10__0_n_131;
  wire count_upto_10_10__0_n_132;
  wire count_upto_10_10__0_n_133;
  wire count_upto_10_10__0_n_134;
  wire count_upto_10_10__0_n_135;
  wire count_upto_10_10__0_n_136;
  wire count_upto_10_10__0_n_137;
  wire count_upto_10_10__0_n_138;
  wire count_upto_10_10__0_n_139;
  wire count_upto_10_10__0_n_140;
  wire count_upto_10_10__0_n_141;
  wire count_upto_10_10__0_n_142;
  wire count_upto_10_10__0_n_143;
  wire count_upto_10_10__0_n_144;
  wire count_upto_10_10__0_n_145;
  wire count_upto_10_10__0_n_146;
  wire count_upto_10_10__0_n_147;
  wire count_upto_10_10__0_n_148;
  wire count_upto_10_10__0_n_149;
  wire count_upto_10_10__0_n_150;
  wire count_upto_10_10__0_n_151;
  wire count_upto_10_10__0_n_152;
  wire count_upto_10_10__0_n_153;
  wire count_upto_10_10__0_n_58;
  wire count_upto_10_10__0_n_59;
  wire count_upto_10_10__0_n_60;
  wire count_upto_10_10__0_n_61;
  wire count_upto_10_10__0_n_62;
  wire count_upto_10_10__0_n_63;
  wire count_upto_10_10__0_n_64;
  wire count_upto_10_10__0_n_65;
  wire count_upto_10_10__0_n_66;
  wire count_upto_10_10__0_n_67;
  wire count_upto_10_10__0_n_68;
  wire count_upto_10_10__0_n_69;
  wire count_upto_10_10__0_n_70;
  wire count_upto_10_10__0_n_71;
  wire count_upto_10_10__0_n_72;
  wire count_upto_10_10__0_n_73;
  wire count_upto_10_10__0_n_74;
  wire count_upto_10_10__0_n_75;
  wire count_upto_10_10__0_n_76;
  wire count_upto_10_10__0_n_77;
  wire count_upto_10_10__0_n_78;
  wire count_upto_10_10__0_n_79;
  wire count_upto_10_10__0_n_80;
  wire count_upto_10_10__0_n_81;
  wire count_upto_10_10__0_n_82;
  wire count_upto_10_10__0_n_83;
  wire count_upto_10_10__0_n_84;
  wire count_upto_10_10__0_n_85;
  wire count_upto_10_10__0_n_86;
  wire count_upto_10_10__0_n_87;
  wire count_upto_10_10__0_n_88;
  wire count_upto_10_10__0_n_89;
  wire count_upto_10_10__0_n_90;
  wire count_upto_10_10__0_n_91;
  wire count_upto_10_10__0_n_92;
  wire count_upto_10_10__0_n_93;
  wire count_upto_10_10__0_n_94;
  wire count_upto_10_10__0_n_95;
  wire count_upto_10_10__0_n_96;
  wire count_upto_10_10__0_n_97;
  wire count_upto_10_10__0_n_98;
  wire count_upto_10_10__0_n_99;
  wire count_upto_10_10__1_n_100;
  wire count_upto_10_10__1_n_101;
  wire count_upto_10_10__1_n_102;
  wire count_upto_10_10__1_n_103;
  wire count_upto_10_10__1_n_104;
  wire count_upto_10_10__1_n_105;
  wire count_upto_10_10__1_n_58;
  wire count_upto_10_10__1_n_59;
  wire count_upto_10_10__1_n_60;
  wire count_upto_10_10__1_n_61;
  wire count_upto_10_10__1_n_62;
  wire count_upto_10_10__1_n_63;
  wire count_upto_10_10__1_n_64;
  wire count_upto_10_10__1_n_65;
  wire count_upto_10_10__1_n_66;
  wire count_upto_10_10__1_n_67;
  wire count_upto_10_10__1_n_68;
  wire count_upto_10_10__1_n_69;
  wire count_upto_10_10__1_n_70;
  wire count_upto_10_10__1_n_71;
  wire count_upto_10_10__1_n_72;
  wire count_upto_10_10__1_n_73;
  wire count_upto_10_10__1_n_74;
  wire count_upto_10_10__1_n_75;
  wire count_upto_10_10__1_n_76;
  wire count_upto_10_10__1_n_77;
  wire count_upto_10_10__1_n_78;
  wire count_upto_10_10__1_n_79;
  wire count_upto_10_10__1_n_80;
  wire count_upto_10_10__1_n_81;
  wire count_upto_10_10__1_n_82;
  wire count_upto_10_10__1_n_83;
  wire count_upto_10_10__1_n_84;
  wire count_upto_10_10__1_n_85;
  wire count_upto_10_10__1_n_86;
  wire count_upto_10_10__1_n_87;
  wire count_upto_10_10__1_n_88;
  wire count_upto_10_10__1_n_89;
  wire count_upto_10_10__1_n_90;
  wire count_upto_10_10__1_n_91;
  wire count_upto_10_10__1_n_92;
  wire count_upto_10_10__1_n_93;
  wire count_upto_10_10__1_n_94;
  wire count_upto_10_10__1_n_95;
  wire count_upto_10_10__1_n_96;
  wire count_upto_10_10__1_n_97;
  wire count_upto_10_10__1_n_98;
  wire count_upto_10_10__1_n_99;
  wire count_upto_10_10_n_100;
  wire count_upto_10_10_n_101;
  wire count_upto_10_10_n_102;
  wire count_upto_10_10_n_103;
  wire count_upto_10_10_n_104;
  wire count_upto_10_10_n_105;
  wire count_upto_10_10_n_106;
  wire count_upto_10_10_n_107;
  wire count_upto_10_10_n_108;
  wire count_upto_10_10_n_109;
  wire count_upto_10_10_n_110;
  wire count_upto_10_10_n_111;
  wire count_upto_10_10_n_112;
  wire count_upto_10_10_n_113;
  wire count_upto_10_10_n_114;
  wire count_upto_10_10_n_115;
  wire count_upto_10_10_n_116;
  wire count_upto_10_10_n_117;
  wire count_upto_10_10_n_118;
  wire count_upto_10_10_n_119;
  wire count_upto_10_10_n_120;
  wire count_upto_10_10_n_121;
  wire count_upto_10_10_n_122;
  wire count_upto_10_10_n_123;
  wire count_upto_10_10_n_124;
  wire count_upto_10_10_n_125;
  wire count_upto_10_10_n_126;
  wire count_upto_10_10_n_127;
  wire count_upto_10_10_n_128;
  wire count_upto_10_10_n_129;
  wire count_upto_10_10_n_130;
  wire count_upto_10_10_n_131;
  wire count_upto_10_10_n_132;
  wire count_upto_10_10_n_133;
  wire count_upto_10_10_n_134;
  wire count_upto_10_10_n_135;
  wire count_upto_10_10_n_136;
  wire count_upto_10_10_n_137;
  wire count_upto_10_10_n_138;
  wire count_upto_10_10_n_139;
  wire count_upto_10_10_n_140;
  wire count_upto_10_10_n_141;
  wire count_upto_10_10_n_142;
  wire count_upto_10_10_n_143;
  wire count_upto_10_10_n_144;
  wire count_upto_10_10_n_145;
  wire count_upto_10_10_n_146;
  wire count_upto_10_10_n_147;
  wire count_upto_10_10_n_148;
  wire count_upto_10_10_n_149;
  wire count_upto_10_10_n_150;
  wire count_upto_10_10_n_151;
  wire count_upto_10_10_n_152;
  wire count_upto_10_10_n_153;
  wire count_upto_10_10_n_58;
  wire count_upto_10_10_n_59;
  wire count_upto_10_10_n_60;
  wire count_upto_10_10_n_61;
  wire count_upto_10_10_n_62;
  wire count_upto_10_10_n_63;
  wire count_upto_10_10_n_64;
  wire count_upto_10_10_n_65;
  wire count_upto_10_10_n_66;
  wire count_upto_10_10_n_67;
  wire count_upto_10_10_n_68;
  wire count_upto_10_10_n_69;
  wire count_upto_10_10_n_70;
  wire count_upto_10_10_n_71;
  wire count_upto_10_10_n_72;
  wire count_upto_10_10_n_73;
  wire count_upto_10_10_n_74;
  wire count_upto_10_10_n_75;
  wire count_upto_10_10_n_76;
  wire count_upto_10_10_n_77;
  wire count_upto_10_10_n_78;
  wire count_upto_10_10_n_79;
  wire count_upto_10_10_n_80;
  wire count_upto_10_10_n_81;
  wire count_upto_10_10_n_82;
  wire count_upto_10_10_n_83;
  wire count_upto_10_10_n_84;
  wire count_upto_10_10_n_85;
  wire count_upto_10_10_n_86;
  wire count_upto_10_10_n_87;
  wire count_upto_10_10_n_88;
  wire count_upto_10_10_n_89;
  wire count_upto_10_10_n_90;
  wire count_upto_10_10_n_91;
  wire count_upto_10_10_n_92;
  wire count_upto_10_10_n_93;
  wire count_upto_10_10_n_94;
  wire count_upto_10_10_n_95;
  wire count_upto_10_10_n_96;
  wire count_upto_10_10_n_97;
  wire count_upto_10_10_n_98;
  wire count_upto_10_10_n_99;
  wire [31:16]count_upto_10_1_reg;
  wire \count_upto_10_1_reg[0]__1_n_0 ;
  wire \count_upto_10_1_reg[10]__1_n_0 ;
  wire \count_upto_10_1_reg[11]__1_n_0 ;
  wire \count_upto_10_1_reg[12]__1_n_0 ;
  wire \count_upto_10_1_reg[13]__1_n_0 ;
  wire \count_upto_10_1_reg[14]__1_n_0 ;
  wire \count_upto_10_1_reg[15]__1_n_0 ;
  wire \count_upto_10_1_reg[16]__1_n_0 ;
  wire \count_upto_10_1_reg[1]__1_n_0 ;
  wire \count_upto_10_1_reg[2]__1_n_0 ;
  wire \count_upto_10_1_reg[3]__1_n_0 ;
  wire \count_upto_10_1_reg[4]__1_n_0 ;
  wire \count_upto_10_1_reg[5]__1_n_0 ;
  wire \count_upto_10_1_reg[6]__1_n_0 ;
  wire \count_upto_10_1_reg[7]__1_n_0 ;
  wire \count_upto_10_1_reg[8]__1_n_0 ;
  wire \count_upto_10_1_reg[9]__1_n_0 ;
  wire count_upto_10__0_n_100;
  wire count_upto_10__0_n_101;
  wire count_upto_10__0_n_102;
  wire count_upto_10__0_n_103;
  wire count_upto_10__0_n_104;
  wire count_upto_10__0_n_105;
  wire count_upto_10__0_n_106;
  wire count_upto_10__0_n_107;
  wire count_upto_10__0_n_108;
  wire count_upto_10__0_n_109;
  wire count_upto_10__0_n_110;
  wire count_upto_10__0_n_111;
  wire count_upto_10__0_n_112;
  wire count_upto_10__0_n_113;
  wire count_upto_10__0_n_114;
  wire count_upto_10__0_n_115;
  wire count_upto_10__0_n_116;
  wire count_upto_10__0_n_117;
  wire count_upto_10__0_n_118;
  wire count_upto_10__0_n_119;
  wire count_upto_10__0_n_120;
  wire count_upto_10__0_n_121;
  wire count_upto_10__0_n_122;
  wire count_upto_10__0_n_123;
  wire count_upto_10__0_n_124;
  wire count_upto_10__0_n_125;
  wire count_upto_10__0_n_126;
  wire count_upto_10__0_n_127;
  wire count_upto_10__0_n_128;
  wire count_upto_10__0_n_129;
  wire count_upto_10__0_n_130;
  wire count_upto_10__0_n_131;
  wire count_upto_10__0_n_132;
  wire count_upto_10__0_n_133;
  wire count_upto_10__0_n_134;
  wire count_upto_10__0_n_135;
  wire count_upto_10__0_n_136;
  wire count_upto_10__0_n_137;
  wire count_upto_10__0_n_138;
  wire count_upto_10__0_n_139;
  wire count_upto_10__0_n_140;
  wire count_upto_10__0_n_141;
  wire count_upto_10__0_n_142;
  wire count_upto_10__0_n_143;
  wire count_upto_10__0_n_144;
  wire count_upto_10__0_n_145;
  wire count_upto_10__0_n_146;
  wire count_upto_10__0_n_147;
  wire count_upto_10__0_n_148;
  wire count_upto_10__0_n_149;
  wire count_upto_10__0_n_150;
  wire count_upto_10__0_n_151;
  wire count_upto_10__0_n_152;
  wire count_upto_10__0_n_153;
  wire count_upto_10__0_n_58;
  wire count_upto_10__0_n_59;
  wire count_upto_10__0_n_60;
  wire count_upto_10__0_n_61;
  wire count_upto_10__0_n_62;
  wire count_upto_10__0_n_63;
  wire count_upto_10__0_n_64;
  wire count_upto_10__0_n_65;
  wire count_upto_10__0_n_66;
  wire count_upto_10__0_n_67;
  wire count_upto_10__0_n_68;
  wire count_upto_10__0_n_69;
  wire count_upto_10__0_n_70;
  wire count_upto_10__0_n_71;
  wire count_upto_10__0_n_72;
  wire count_upto_10__0_n_73;
  wire count_upto_10__0_n_74;
  wire count_upto_10__0_n_75;
  wire count_upto_10__0_n_76;
  wire count_upto_10__0_n_77;
  wire count_upto_10__0_n_78;
  wire count_upto_10__0_n_79;
  wire count_upto_10__0_n_80;
  wire count_upto_10__0_n_81;
  wire count_upto_10__0_n_82;
  wire count_upto_10__0_n_83;
  wire count_upto_10__0_n_84;
  wire count_upto_10__0_n_85;
  wire count_upto_10__0_n_86;
  wire count_upto_10__0_n_87;
  wire count_upto_10__0_n_88;
  wire count_upto_10__0_n_89;
  wire count_upto_10__0_n_90;
  wire count_upto_10__0_n_91;
  wire count_upto_10__0_n_92;
  wire count_upto_10__0_n_93;
  wire count_upto_10__0_n_94;
  wire count_upto_10__0_n_95;
  wire count_upto_10__0_n_96;
  wire count_upto_10__0_n_97;
  wire count_upto_10__0_n_98;
  wire count_upto_10__0_n_99;
  wire count_upto_10__1_n_100;
  wire count_upto_10__1_n_101;
  wire count_upto_10__1_n_102;
  wire count_upto_10__1_n_103;
  wire count_upto_10__1_n_104;
  wire count_upto_10__1_n_105;
  wire count_upto_10__1_n_58;
  wire count_upto_10__1_n_59;
  wire count_upto_10__1_n_60;
  wire count_upto_10__1_n_61;
  wire count_upto_10__1_n_62;
  wire count_upto_10__1_n_63;
  wire count_upto_10__1_n_64;
  wire count_upto_10__1_n_65;
  wire count_upto_10__1_n_66;
  wire count_upto_10__1_n_67;
  wire count_upto_10__1_n_68;
  wire count_upto_10__1_n_69;
  wire count_upto_10__1_n_70;
  wire count_upto_10__1_n_71;
  wire count_upto_10__1_n_72;
  wire count_upto_10__1_n_73;
  wire count_upto_10__1_n_74;
  wire count_upto_10__1_n_75;
  wire count_upto_10__1_n_76;
  wire count_upto_10__1_n_77;
  wire count_upto_10__1_n_78;
  wire count_upto_10__1_n_79;
  wire count_upto_10__1_n_80;
  wire count_upto_10__1_n_81;
  wire count_upto_10__1_n_82;
  wire count_upto_10__1_n_83;
  wire count_upto_10__1_n_84;
  wire count_upto_10__1_n_85;
  wire count_upto_10__1_n_86;
  wire count_upto_10__1_n_87;
  wire count_upto_10__1_n_88;
  wire count_upto_10__1_n_89;
  wire count_upto_10__1_n_90;
  wire count_upto_10__1_n_91;
  wire count_upto_10__1_n_92;
  wire count_upto_10__1_n_93;
  wire count_upto_10__1_n_94;
  wire count_upto_10__1_n_95;
  wire count_upto_10__1_n_96;
  wire count_upto_10__1_n_97;
  wire count_upto_10__1_n_98;
  wire count_upto_10__1_n_99;
  wire count_upto_10_n_100;
  wire count_upto_10_n_101;
  wire count_upto_10_n_102;
  wire count_upto_10_n_103;
  wire count_upto_10_n_104;
  wire count_upto_10_n_105;
  wire count_upto_10_n_106;
  wire count_upto_10_n_107;
  wire count_upto_10_n_108;
  wire count_upto_10_n_109;
  wire count_upto_10_n_110;
  wire count_upto_10_n_111;
  wire count_upto_10_n_112;
  wire count_upto_10_n_113;
  wire count_upto_10_n_114;
  wire count_upto_10_n_115;
  wire count_upto_10_n_116;
  wire count_upto_10_n_117;
  wire count_upto_10_n_118;
  wire count_upto_10_n_119;
  wire count_upto_10_n_120;
  wire count_upto_10_n_121;
  wire count_upto_10_n_122;
  wire count_upto_10_n_123;
  wire count_upto_10_n_124;
  wire count_upto_10_n_125;
  wire count_upto_10_n_126;
  wire count_upto_10_n_127;
  wire count_upto_10_n_128;
  wire count_upto_10_n_129;
  wire count_upto_10_n_130;
  wire count_upto_10_n_131;
  wire count_upto_10_n_132;
  wire count_upto_10_n_133;
  wire count_upto_10_n_134;
  wire count_upto_10_n_135;
  wire count_upto_10_n_136;
  wire count_upto_10_n_137;
  wire count_upto_10_n_138;
  wire count_upto_10_n_139;
  wire count_upto_10_n_140;
  wire count_upto_10_n_141;
  wire count_upto_10_n_142;
  wire count_upto_10_n_143;
  wire count_upto_10_n_144;
  wire count_upto_10_n_145;
  wire count_upto_10_n_146;
  wire count_upto_10_n_147;
  wire count_upto_10_n_148;
  wire count_upto_10_n_149;
  wire count_upto_10_n_150;
  wire count_upto_10_n_151;
  wire count_upto_10_n_152;
  wire count_upto_10_n_153;
  wire count_upto_10_n_58;
  wire count_upto_10_n_59;
  wire count_upto_10_n_60;
  wire count_upto_10_n_61;
  wire count_upto_10_n_62;
  wire count_upto_10_n_63;
  wire count_upto_10_n_64;
  wire count_upto_10_n_65;
  wire count_upto_10_n_66;
  wire count_upto_10_n_67;
  wire count_upto_10_n_68;
  wire count_upto_10_n_69;
  wire count_upto_10_n_70;
  wire count_upto_10_n_71;
  wire count_upto_10_n_72;
  wire count_upto_10_n_73;
  wire count_upto_10_n_74;
  wire count_upto_10_n_75;
  wire count_upto_10_n_76;
  wire count_upto_10_n_77;
  wire count_upto_10_n_78;
  wire count_upto_10_n_79;
  wire count_upto_10_n_80;
  wire count_upto_10_n_81;
  wire count_upto_10_n_82;
  wire count_upto_10_n_83;
  wire count_upto_10_n_84;
  wire count_upto_10_n_85;
  wire count_upto_10_n_86;
  wire count_upto_10_n_87;
  wire count_upto_10_n_88;
  wire count_upto_10_n_89;
  wire count_upto_10_n_90;
  wire count_upto_10_n_91;
  wire count_upto_10_n_92;
  wire count_upto_10_n_93;
  wire count_upto_10_n_94;
  wire count_upto_10_n_95;
  wire count_upto_10_n_96;
  wire count_upto_10_n_97;
  wire count_upto_10_n_98;
  wire count_upto_10_n_99;
  wire [31:16]count_upto_10_reg;
  wire \count_upto_10_reg[0]__1_n_0 ;
  wire \count_upto_10_reg[10]__1_n_0 ;
  wire \count_upto_10_reg[11]__1_n_0 ;
  wire \count_upto_10_reg[12]__1_n_0 ;
  wire \count_upto_10_reg[13]__1_n_0 ;
  wire \count_upto_10_reg[14]__1_n_0 ;
  wire \count_upto_10_reg[15]__1_n_0 ;
  wire \count_upto_10_reg[16]__1_n_0 ;
  wire \count_upto_10_reg[1]__1_n_0 ;
  wire \count_upto_10_reg[2]__1_n_0 ;
  wire \count_upto_10_reg[3]__1_n_0 ;
  wire \count_upto_10_reg[4]__1_n_0 ;
  wire \count_upto_10_reg[5]__1_n_0 ;
  wire \count_upto_10_reg[6]__1_n_0 ;
  wire \count_upto_10_reg[7]__1_n_0 ;
  wire \count_upto_10_reg[8]__1_n_0 ;
  wire \count_upto_10_reg[9]__1_n_0 ;
  wire count_upto_1_10__0_n_100;
  wire count_upto_1_10__0_n_101;
  wire count_upto_1_10__0_n_102;
  wire count_upto_1_10__0_n_103;
  wire count_upto_1_10__0_n_104;
  wire count_upto_1_10__0_n_105;
  wire count_upto_1_10__0_n_106;
  wire count_upto_1_10__0_n_107;
  wire count_upto_1_10__0_n_108;
  wire count_upto_1_10__0_n_109;
  wire count_upto_1_10__0_n_110;
  wire count_upto_1_10__0_n_111;
  wire count_upto_1_10__0_n_112;
  wire count_upto_1_10__0_n_113;
  wire count_upto_1_10__0_n_114;
  wire count_upto_1_10__0_n_115;
  wire count_upto_1_10__0_n_116;
  wire count_upto_1_10__0_n_117;
  wire count_upto_1_10__0_n_118;
  wire count_upto_1_10__0_n_119;
  wire count_upto_1_10__0_n_120;
  wire count_upto_1_10__0_n_121;
  wire count_upto_1_10__0_n_122;
  wire count_upto_1_10__0_n_123;
  wire count_upto_1_10__0_n_124;
  wire count_upto_1_10__0_n_125;
  wire count_upto_1_10__0_n_126;
  wire count_upto_1_10__0_n_127;
  wire count_upto_1_10__0_n_128;
  wire count_upto_1_10__0_n_129;
  wire count_upto_1_10__0_n_130;
  wire count_upto_1_10__0_n_131;
  wire count_upto_1_10__0_n_132;
  wire count_upto_1_10__0_n_133;
  wire count_upto_1_10__0_n_134;
  wire count_upto_1_10__0_n_135;
  wire count_upto_1_10__0_n_136;
  wire count_upto_1_10__0_n_137;
  wire count_upto_1_10__0_n_138;
  wire count_upto_1_10__0_n_139;
  wire count_upto_1_10__0_n_140;
  wire count_upto_1_10__0_n_141;
  wire count_upto_1_10__0_n_142;
  wire count_upto_1_10__0_n_143;
  wire count_upto_1_10__0_n_144;
  wire count_upto_1_10__0_n_145;
  wire count_upto_1_10__0_n_146;
  wire count_upto_1_10__0_n_147;
  wire count_upto_1_10__0_n_148;
  wire count_upto_1_10__0_n_149;
  wire count_upto_1_10__0_n_150;
  wire count_upto_1_10__0_n_151;
  wire count_upto_1_10__0_n_152;
  wire count_upto_1_10__0_n_153;
  wire count_upto_1_10__0_n_58;
  wire count_upto_1_10__0_n_59;
  wire count_upto_1_10__0_n_60;
  wire count_upto_1_10__0_n_61;
  wire count_upto_1_10__0_n_62;
  wire count_upto_1_10__0_n_63;
  wire count_upto_1_10__0_n_64;
  wire count_upto_1_10__0_n_65;
  wire count_upto_1_10__0_n_66;
  wire count_upto_1_10__0_n_67;
  wire count_upto_1_10__0_n_68;
  wire count_upto_1_10__0_n_69;
  wire count_upto_1_10__0_n_70;
  wire count_upto_1_10__0_n_71;
  wire count_upto_1_10__0_n_72;
  wire count_upto_1_10__0_n_73;
  wire count_upto_1_10__0_n_74;
  wire count_upto_1_10__0_n_75;
  wire count_upto_1_10__0_n_76;
  wire count_upto_1_10__0_n_77;
  wire count_upto_1_10__0_n_78;
  wire count_upto_1_10__0_n_79;
  wire count_upto_1_10__0_n_80;
  wire count_upto_1_10__0_n_81;
  wire count_upto_1_10__0_n_82;
  wire count_upto_1_10__0_n_83;
  wire count_upto_1_10__0_n_84;
  wire count_upto_1_10__0_n_85;
  wire count_upto_1_10__0_n_86;
  wire count_upto_1_10__0_n_87;
  wire count_upto_1_10__0_n_88;
  wire count_upto_1_10__0_n_89;
  wire count_upto_1_10__0_n_90;
  wire count_upto_1_10__0_n_91;
  wire count_upto_1_10__0_n_92;
  wire count_upto_1_10__0_n_93;
  wire count_upto_1_10__0_n_94;
  wire count_upto_1_10__0_n_95;
  wire count_upto_1_10__0_n_96;
  wire count_upto_1_10__0_n_97;
  wire count_upto_1_10__0_n_98;
  wire count_upto_1_10__0_n_99;
  wire count_upto_1_10__1_n_100;
  wire count_upto_1_10__1_n_101;
  wire count_upto_1_10__1_n_102;
  wire count_upto_1_10__1_n_103;
  wire count_upto_1_10__1_n_104;
  wire count_upto_1_10__1_n_105;
  wire count_upto_1_10__1_n_58;
  wire count_upto_1_10__1_n_59;
  wire count_upto_1_10__1_n_60;
  wire count_upto_1_10__1_n_61;
  wire count_upto_1_10__1_n_62;
  wire count_upto_1_10__1_n_63;
  wire count_upto_1_10__1_n_64;
  wire count_upto_1_10__1_n_65;
  wire count_upto_1_10__1_n_66;
  wire count_upto_1_10__1_n_67;
  wire count_upto_1_10__1_n_68;
  wire count_upto_1_10__1_n_69;
  wire count_upto_1_10__1_n_70;
  wire count_upto_1_10__1_n_71;
  wire count_upto_1_10__1_n_72;
  wire count_upto_1_10__1_n_73;
  wire count_upto_1_10__1_n_74;
  wire count_upto_1_10__1_n_75;
  wire count_upto_1_10__1_n_76;
  wire count_upto_1_10__1_n_77;
  wire count_upto_1_10__1_n_78;
  wire count_upto_1_10__1_n_79;
  wire count_upto_1_10__1_n_80;
  wire count_upto_1_10__1_n_81;
  wire count_upto_1_10__1_n_82;
  wire count_upto_1_10__1_n_83;
  wire count_upto_1_10__1_n_84;
  wire count_upto_1_10__1_n_85;
  wire count_upto_1_10__1_n_86;
  wire count_upto_1_10__1_n_87;
  wire count_upto_1_10__1_n_88;
  wire count_upto_1_10__1_n_89;
  wire count_upto_1_10__1_n_90;
  wire count_upto_1_10__1_n_91;
  wire count_upto_1_10__1_n_92;
  wire count_upto_1_10__1_n_93;
  wire count_upto_1_10__1_n_94;
  wire count_upto_1_10__1_n_95;
  wire count_upto_1_10__1_n_96;
  wire count_upto_1_10__1_n_97;
  wire count_upto_1_10__1_n_98;
  wire count_upto_1_10__1_n_99;
  wire count_upto_1_10_n_100;
  wire count_upto_1_10_n_101;
  wire count_upto_1_10_n_102;
  wire count_upto_1_10_n_103;
  wire count_upto_1_10_n_104;
  wire count_upto_1_10_n_105;
  wire count_upto_1_10_n_106;
  wire count_upto_1_10_n_107;
  wire count_upto_1_10_n_108;
  wire count_upto_1_10_n_109;
  wire count_upto_1_10_n_110;
  wire count_upto_1_10_n_111;
  wire count_upto_1_10_n_112;
  wire count_upto_1_10_n_113;
  wire count_upto_1_10_n_114;
  wire count_upto_1_10_n_115;
  wire count_upto_1_10_n_116;
  wire count_upto_1_10_n_117;
  wire count_upto_1_10_n_118;
  wire count_upto_1_10_n_119;
  wire count_upto_1_10_n_120;
  wire count_upto_1_10_n_121;
  wire count_upto_1_10_n_122;
  wire count_upto_1_10_n_123;
  wire count_upto_1_10_n_124;
  wire count_upto_1_10_n_125;
  wire count_upto_1_10_n_126;
  wire count_upto_1_10_n_127;
  wire count_upto_1_10_n_128;
  wire count_upto_1_10_n_129;
  wire count_upto_1_10_n_130;
  wire count_upto_1_10_n_131;
  wire count_upto_1_10_n_132;
  wire count_upto_1_10_n_133;
  wire count_upto_1_10_n_134;
  wire count_upto_1_10_n_135;
  wire count_upto_1_10_n_136;
  wire count_upto_1_10_n_137;
  wire count_upto_1_10_n_138;
  wire count_upto_1_10_n_139;
  wire count_upto_1_10_n_140;
  wire count_upto_1_10_n_141;
  wire count_upto_1_10_n_142;
  wire count_upto_1_10_n_143;
  wire count_upto_1_10_n_144;
  wire count_upto_1_10_n_145;
  wire count_upto_1_10_n_146;
  wire count_upto_1_10_n_147;
  wire count_upto_1_10_n_148;
  wire count_upto_1_10_n_149;
  wire count_upto_1_10_n_150;
  wire count_upto_1_10_n_151;
  wire count_upto_1_10_n_152;
  wire count_upto_1_10_n_153;
  wire count_upto_1_10_n_58;
  wire count_upto_1_10_n_59;
  wire count_upto_1_10_n_60;
  wire count_upto_1_10_n_61;
  wire count_upto_1_10_n_62;
  wire count_upto_1_10_n_63;
  wire count_upto_1_10_n_64;
  wire count_upto_1_10_n_65;
  wire count_upto_1_10_n_66;
  wire count_upto_1_10_n_67;
  wire count_upto_1_10_n_68;
  wire count_upto_1_10_n_69;
  wire count_upto_1_10_n_70;
  wire count_upto_1_10_n_71;
  wire count_upto_1_10_n_72;
  wire count_upto_1_10_n_73;
  wire count_upto_1_10_n_74;
  wire count_upto_1_10_n_75;
  wire count_upto_1_10_n_76;
  wire count_upto_1_10_n_77;
  wire count_upto_1_10_n_78;
  wire count_upto_1_10_n_79;
  wire count_upto_1_10_n_80;
  wire count_upto_1_10_n_81;
  wire count_upto_1_10_n_82;
  wire count_upto_1_10_n_83;
  wire count_upto_1_10_n_84;
  wire count_upto_1_10_n_85;
  wire count_upto_1_10_n_86;
  wire count_upto_1_10_n_87;
  wire count_upto_1_10_n_88;
  wire count_upto_1_10_n_89;
  wire count_upto_1_10_n_90;
  wire count_upto_1_10_n_91;
  wire count_upto_1_10_n_92;
  wire count_upto_1_10_n_93;
  wire count_upto_1_10_n_94;
  wire count_upto_1_10_n_95;
  wire count_upto_1_10_n_96;
  wire count_upto_1_10_n_97;
  wire count_upto_1_10_n_98;
  wire count_upto_1_10_n_99;
  wire [31:16]count_upto_1_1_reg;
  wire \count_upto_1_1_reg[0]__1_n_0 ;
  wire \count_upto_1_1_reg[10]__1_n_0 ;
  wire \count_upto_1_1_reg[11]__1_n_0 ;
  wire \count_upto_1_1_reg[12]__1_n_0 ;
  wire \count_upto_1_1_reg[13]__1_n_0 ;
  wire \count_upto_1_1_reg[14]__1_n_0 ;
  wire \count_upto_1_1_reg[15]__1_n_0 ;
  wire \count_upto_1_1_reg[16]__1_n_0 ;
  wire \count_upto_1_1_reg[1]__1_n_0 ;
  wire \count_upto_1_1_reg[2]__1_n_0 ;
  wire \count_upto_1_1_reg[3]__1_n_0 ;
  wire \count_upto_1_1_reg[4]__1_n_0 ;
  wire \count_upto_1_1_reg[5]__1_n_0 ;
  wire \count_upto_1_1_reg[6]__1_n_0 ;
  wire \count_upto_1_1_reg[7]__1_n_0 ;
  wire \count_upto_1_1_reg[8]__1_n_0 ;
  wire \count_upto_1_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_1_reg;
  wire \count_upto_1_reg[0]__1_n_0 ;
  wire \count_upto_1_reg[10]__1_n_0 ;
  wire \count_upto_1_reg[11]__1_n_0 ;
  wire \count_upto_1_reg[12]__1_n_0 ;
  wire \count_upto_1_reg[13]__1_n_0 ;
  wire \count_upto_1_reg[14]__1_n_0 ;
  wire \count_upto_1_reg[15]__1_n_0 ;
  wire \count_upto_1_reg[16]__1_n_0 ;
  wire \count_upto_1_reg[1]__1_n_0 ;
  wire \count_upto_1_reg[2]__1_n_0 ;
  wire \count_upto_1_reg[3]__1_n_0 ;
  wire \count_upto_1_reg[4]__1_n_0 ;
  wire \count_upto_1_reg[5]__1_n_0 ;
  wire \count_upto_1_reg[6]__1_n_0 ;
  wire \count_upto_1_reg[7]__1_n_0 ;
  wire \count_upto_1_reg[8]__1_n_0 ;
  wire \count_upto_1_reg[9]__1_n_0 ;
  wire count_upto_20__0_n_100;
  wire count_upto_20__0_n_101;
  wire count_upto_20__0_n_102;
  wire count_upto_20__0_n_103;
  wire count_upto_20__0_n_104;
  wire count_upto_20__0_n_105;
  wire count_upto_20__0_n_106;
  wire count_upto_20__0_n_107;
  wire count_upto_20__0_n_108;
  wire count_upto_20__0_n_109;
  wire count_upto_20__0_n_110;
  wire count_upto_20__0_n_111;
  wire count_upto_20__0_n_112;
  wire count_upto_20__0_n_113;
  wire count_upto_20__0_n_114;
  wire count_upto_20__0_n_115;
  wire count_upto_20__0_n_116;
  wire count_upto_20__0_n_117;
  wire count_upto_20__0_n_118;
  wire count_upto_20__0_n_119;
  wire count_upto_20__0_n_120;
  wire count_upto_20__0_n_121;
  wire count_upto_20__0_n_122;
  wire count_upto_20__0_n_123;
  wire count_upto_20__0_n_124;
  wire count_upto_20__0_n_125;
  wire count_upto_20__0_n_126;
  wire count_upto_20__0_n_127;
  wire count_upto_20__0_n_128;
  wire count_upto_20__0_n_129;
  wire count_upto_20__0_n_130;
  wire count_upto_20__0_n_131;
  wire count_upto_20__0_n_132;
  wire count_upto_20__0_n_133;
  wire count_upto_20__0_n_134;
  wire count_upto_20__0_n_135;
  wire count_upto_20__0_n_136;
  wire count_upto_20__0_n_137;
  wire count_upto_20__0_n_138;
  wire count_upto_20__0_n_139;
  wire count_upto_20__0_n_140;
  wire count_upto_20__0_n_141;
  wire count_upto_20__0_n_142;
  wire count_upto_20__0_n_143;
  wire count_upto_20__0_n_144;
  wire count_upto_20__0_n_145;
  wire count_upto_20__0_n_146;
  wire count_upto_20__0_n_147;
  wire count_upto_20__0_n_148;
  wire count_upto_20__0_n_149;
  wire count_upto_20__0_n_150;
  wire count_upto_20__0_n_151;
  wire count_upto_20__0_n_152;
  wire count_upto_20__0_n_153;
  wire count_upto_20__0_n_58;
  wire count_upto_20__0_n_59;
  wire count_upto_20__0_n_60;
  wire count_upto_20__0_n_61;
  wire count_upto_20__0_n_62;
  wire count_upto_20__0_n_63;
  wire count_upto_20__0_n_64;
  wire count_upto_20__0_n_65;
  wire count_upto_20__0_n_66;
  wire count_upto_20__0_n_67;
  wire count_upto_20__0_n_68;
  wire count_upto_20__0_n_69;
  wire count_upto_20__0_n_70;
  wire count_upto_20__0_n_71;
  wire count_upto_20__0_n_72;
  wire count_upto_20__0_n_73;
  wire count_upto_20__0_n_74;
  wire count_upto_20__0_n_75;
  wire count_upto_20__0_n_76;
  wire count_upto_20__0_n_77;
  wire count_upto_20__0_n_78;
  wire count_upto_20__0_n_79;
  wire count_upto_20__0_n_80;
  wire count_upto_20__0_n_81;
  wire count_upto_20__0_n_82;
  wire count_upto_20__0_n_83;
  wire count_upto_20__0_n_84;
  wire count_upto_20__0_n_85;
  wire count_upto_20__0_n_86;
  wire count_upto_20__0_n_87;
  wire count_upto_20__0_n_88;
  wire count_upto_20__0_n_89;
  wire count_upto_20__0_n_90;
  wire count_upto_20__0_n_91;
  wire count_upto_20__0_n_92;
  wire count_upto_20__0_n_93;
  wire count_upto_20__0_n_94;
  wire count_upto_20__0_n_95;
  wire count_upto_20__0_n_96;
  wire count_upto_20__0_n_97;
  wire count_upto_20__0_n_98;
  wire count_upto_20__0_n_99;
  wire count_upto_20__1_n_100;
  wire count_upto_20__1_n_101;
  wire count_upto_20__1_n_102;
  wire count_upto_20__1_n_103;
  wire count_upto_20__1_n_104;
  wire count_upto_20__1_n_105;
  wire count_upto_20__1_n_58;
  wire count_upto_20__1_n_59;
  wire count_upto_20__1_n_60;
  wire count_upto_20__1_n_61;
  wire count_upto_20__1_n_62;
  wire count_upto_20__1_n_63;
  wire count_upto_20__1_n_64;
  wire count_upto_20__1_n_65;
  wire count_upto_20__1_n_66;
  wire count_upto_20__1_n_67;
  wire count_upto_20__1_n_68;
  wire count_upto_20__1_n_69;
  wire count_upto_20__1_n_70;
  wire count_upto_20__1_n_71;
  wire count_upto_20__1_n_72;
  wire count_upto_20__1_n_73;
  wire count_upto_20__1_n_74;
  wire count_upto_20__1_n_75;
  wire count_upto_20__1_n_76;
  wire count_upto_20__1_n_77;
  wire count_upto_20__1_n_78;
  wire count_upto_20__1_n_79;
  wire count_upto_20__1_n_80;
  wire count_upto_20__1_n_81;
  wire count_upto_20__1_n_82;
  wire count_upto_20__1_n_83;
  wire count_upto_20__1_n_84;
  wire count_upto_20__1_n_85;
  wire count_upto_20__1_n_86;
  wire count_upto_20__1_n_87;
  wire count_upto_20__1_n_88;
  wire count_upto_20__1_n_89;
  wire count_upto_20__1_n_90;
  wire count_upto_20__1_n_91;
  wire count_upto_20__1_n_92;
  wire count_upto_20__1_n_93;
  wire count_upto_20__1_n_94;
  wire count_upto_20__1_n_95;
  wire count_upto_20__1_n_96;
  wire count_upto_20__1_n_97;
  wire count_upto_20__1_n_98;
  wire count_upto_20__1_n_99;
  wire count_upto_20_n_100;
  wire count_upto_20_n_101;
  wire count_upto_20_n_102;
  wire count_upto_20_n_103;
  wire count_upto_20_n_104;
  wire count_upto_20_n_105;
  wire count_upto_20_n_106;
  wire count_upto_20_n_107;
  wire count_upto_20_n_108;
  wire count_upto_20_n_109;
  wire count_upto_20_n_110;
  wire count_upto_20_n_111;
  wire count_upto_20_n_112;
  wire count_upto_20_n_113;
  wire count_upto_20_n_114;
  wire count_upto_20_n_115;
  wire count_upto_20_n_116;
  wire count_upto_20_n_117;
  wire count_upto_20_n_118;
  wire count_upto_20_n_119;
  wire count_upto_20_n_120;
  wire count_upto_20_n_121;
  wire count_upto_20_n_122;
  wire count_upto_20_n_123;
  wire count_upto_20_n_124;
  wire count_upto_20_n_125;
  wire count_upto_20_n_126;
  wire count_upto_20_n_127;
  wire count_upto_20_n_128;
  wire count_upto_20_n_129;
  wire count_upto_20_n_130;
  wire count_upto_20_n_131;
  wire count_upto_20_n_132;
  wire count_upto_20_n_133;
  wire count_upto_20_n_134;
  wire count_upto_20_n_135;
  wire count_upto_20_n_136;
  wire count_upto_20_n_137;
  wire count_upto_20_n_138;
  wire count_upto_20_n_139;
  wire count_upto_20_n_140;
  wire count_upto_20_n_141;
  wire count_upto_20_n_142;
  wire count_upto_20_n_143;
  wire count_upto_20_n_144;
  wire count_upto_20_n_145;
  wire count_upto_20_n_146;
  wire count_upto_20_n_147;
  wire count_upto_20_n_148;
  wire count_upto_20_n_149;
  wire count_upto_20_n_150;
  wire count_upto_20_n_151;
  wire count_upto_20_n_152;
  wire count_upto_20_n_153;
  wire count_upto_20_n_58;
  wire count_upto_20_n_59;
  wire count_upto_20_n_60;
  wire count_upto_20_n_61;
  wire count_upto_20_n_62;
  wire count_upto_20_n_63;
  wire count_upto_20_n_64;
  wire count_upto_20_n_65;
  wire count_upto_20_n_66;
  wire count_upto_20_n_67;
  wire count_upto_20_n_68;
  wire count_upto_20_n_69;
  wire count_upto_20_n_70;
  wire count_upto_20_n_71;
  wire count_upto_20_n_72;
  wire count_upto_20_n_73;
  wire count_upto_20_n_74;
  wire count_upto_20_n_75;
  wire count_upto_20_n_76;
  wire count_upto_20_n_77;
  wire count_upto_20_n_78;
  wire count_upto_20_n_79;
  wire count_upto_20_n_80;
  wire count_upto_20_n_81;
  wire count_upto_20_n_82;
  wire count_upto_20_n_83;
  wire count_upto_20_n_84;
  wire count_upto_20_n_85;
  wire count_upto_20_n_86;
  wire count_upto_20_n_87;
  wire count_upto_20_n_88;
  wire count_upto_20_n_89;
  wire count_upto_20_n_90;
  wire count_upto_20_n_91;
  wire count_upto_20_n_92;
  wire count_upto_20_n_93;
  wire count_upto_20_n_94;
  wire count_upto_20_n_95;
  wire count_upto_20_n_96;
  wire count_upto_20_n_97;
  wire count_upto_20_n_98;
  wire count_upto_20_n_99;
  wire count_upto_2_10__0_n_100;
  wire count_upto_2_10__0_n_101;
  wire count_upto_2_10__0_n_102;
  wire count_upto_2_10__0_n_103;
  wire count_upto_2_10__0_n_104;
  wire count_upto_2_10__0_n_105;
  wire count_upto_2_10__0_n_106;
  wire count_upto_2_10__0_n_107;
  wire count_upto_2_10__0_n_108;
  wire count_upto_2_10__0_n_109;
  wire count_upto_2_10__0_n_110;
  wire count_upto_2_10__0_n_111;
  wire count_upto_2_10__0_n_112;
  wire count_upto_2_10__0_n_113;
  wire count_upto_2_10__0_n_114;
  wire count_upto_2_10__0_n_115;
  wire count_upto_2_10__0_n_116;
  wire count_upto_2_10__0_n_117;
  wire count_upto_2_10__0_n_118;
  wire count_upto_2_10__0_n_119;
  wire count_upto_2_10__0_n_120;
  wire count_upto_2_10__0_n_121;
  wire count_upto_2_10__0_n_122;
  wire count_upto_2_10__0_n_123;
  wire count_upto_2_10__0_n_124;
  wire count_upto_2_10__0_n_125;
  wire count_upto_2_10__0_n_126;
  wire count_upto_2_10__0_n_127;
  wire count_upto_2_10__0_n_128;
  wire count_upto_2_10__0_n_129;
  wire count_upto_2_10__0_n_130;
  wire count_upto_2_10__0_n_131;
  wire count_upto_2_10__0_n_132;
  wire count_upto_2_10__0_n_133;
  wire count_upto_2_10__0_n_134;
  wire count_upto_2_10__0_n_135;
  wire count_upto_2_10__0_n_136;
  wire count_upto_2_10__0_n_137;
  wire count_upto_2_10__0_n_138;
  wire count_upto_2_10__0_n_139;
  wire count_upto_2_10__0_n_140;
  wire count_upto_2_10__0_n_141;
  wire count_upto_2_10__0_n_142;
  wire count_upto_2_10__0_n_143;
  wire count_upto_2_10__0_n_144;
  wire count_upto_2_10__0_n_145;
  wire count_upto_2_10__0_n_146;
  wire count_upto_2_10__0_n_147;
  wire count_upto_2_10__0_n_148;
  wire count_upto_2_10__0_n_149;
  wire count_upto_2_10__0_n_150;
  wire count_upto_2_10__0_n_151;
  wire count_upto_2_10__0_n_152;
  wire count_upto_2_10__0_n_153;
  wire count_upto_2_10__0_n_58;
  wire count_upto_2_10__0_n_59;
  wire count_upto_2_10__0_n_60;
  wire count_upto_2_10__0_n_61;
  wire count_upto_2_10__0_n_62;
  wire count_upto_2_10__0_n_63;
  wire count_upto_2_10__0_n_64;
  wire count_upto_2_10__0_n_65;
  wire count_upto_2_10__0_n_66;
  wire count_upto_2_10__0_n_67;
  wire count_upto_2_10__0_n_68;
  wire count_upto_2_10__0_n_69;
  wire count_upto_2_10__0_n_70;
  wire count_upto_2_10__0_n_71;
  wire count_upto_2_10__0_n_72;
  wire count_upto_2_10__0_n_73;
  wire count_upto_2_10__0_n_74;
  wire count_upto_2_10__0_n_75;
  wire count_upto_2_10__0_n_76;
  wire count_upto_2_10__0_n_77;
  wire count_upto_2_10__0_n_78;
  wire count_upto_2_10__0_n_79;
  wire count_upto_2_10__0_n_80;
  wire count_upto_2_10__0_n_81;
  wire count_upto_2_10__0_n_82;
  wire count_upto_2_10__0_n_83;
  wire count_upto_2_10__0_n_84;
  wire count_upto_2_10__0_n_85;
  wire count_upto_2_10__0_n_86;
  wire count_upto_2_10__0_n_87;
  wire count_upto_2_10__0_n_88;
  wire count_upto_2_10__0_n_89;
  wire count_upto_2_10__0_n_90;
  wire count_upto_2_10__0_n_91;
  wire count_upto_2_10__0_n_92;
  wire count_upto_2_10__0_n_93;
  wire count_upto_2_10__0_n_94;
  wire count_upto_2_10__0_n_95;
  wire count_upto_2_10__0_n_96;
  wire count_upto_2_10__0_n_97;
  wire count_upto_2_10__0_n_98;
  wire count_upto_2_10__0_n_99;
  wire count_upto_2_10__1_n_100;
  wire count_upto_2_10__1_n_101;
  wire count_upto_2_10__1_n_102;
  wire count_upto_2_10__1_n_103;
  wire count_upto_2_10__1_n_104;
  wire count_upto_2_10__1_n_105;
  wire count_upto_2_10__1_n_58;
  wire count_upto_2_10__1_n_59;
  wire count_upto_2_10__1_n_60;
  wire count_upto_2_10__1_n_61;
  wire count_upto_2_10__1_n_62;
  wire count_upto_2_10__1_n_63;
  wire count_upto_2_10__1_n_64;
  wire count_upto_2_10__1_n_65;
  wire count_upto_2_10__1_n_66;
  wire count_upto_2_10__1_n_67;
  wire count_upto_2_10__1_n_68;
  wire count_upto_2_10__1_n_69;
  wire count_upto_2_10__1_n_70;
  wire count_upto_2_10__1_n_71;
  wire count_upto_2_10__1_n_72;
  wire count_upto_2_10__1_n_73;
  wire count_upto_2_10__1_n_74;
  wire count_upto_2_10__1_n_75;
  wire count_upto_2_10__1_n_76;
  wire count_upto_2_10__1_n_77;
  wire count_upto_2_10__1_n_78;
  wire count_upto_2_10__1_n_79;
  wire count_upto_2_10__1_n_80;
  wire count_upto_2_10__1_n_81;
  wire count_upto_2_10__1_n_82;
  wire count_upto_2_10__1_n_83;
  wire count_upto_2_10__1_n_84;
  wire count_upto_2_10__1_n_85;
  wire count_upto_2_10__1_n_86;
  wire count_upto_2_10__1_n_87;
  wire count_upto_2_10__1_n_88;
  wire count_upto_2_10__1_n_89;
  wire count_upto_2_10__1_n_90;
  wire count_upto_2_10__1_n_91;
  wire count_upto_2_10__1_n_92;
  wire count_upto_2_10__1_n_93;
  wire count_upto_2_10__1_n_94;
  wire count_upto_2_10__1_n_95;
  wire count_upto_2_10__1_n_96;
  wire count_upto_2_10__1_n_97;
  wire count_upto_2_10__1_n_98;
  wire count_upto_2_10__1_n_99;
  wire count_upto_2_10_n_100;
  wire count_upto_2_10_n_101;
  wire count_upto_2_10_n_102;
  wire count_upto_2_10_n_103;
  wire count_upto_2_10_n_104;
  wire count_upto_2_10_n_105;
  wire count_upto_2_10_n_106;
  wire count_upto_2_10_n_107;
  wire count_upto_2_10_n_108;
  wire count_upto_2_10_n_109;
  wire count_upto_2_10_n_110;
  wire count_upto_2_10_n_111;
  wire count_upto_2_10_n_112;
  wire count_upto_2_10_n_113;
  wire count_upto_2_10_n_114;
  wire count_upto_2_10_n_115;
  wire count_upto_2_10_n_116;
  wire count_upto_2_10_n_117;
  wire count_upto_2_10_n_118;
  wire count_upto_2_10_n_119;
  wire count_upto_2_10_n_120;
  wire count_upto_2_10_n_121;
  wire count_upto_2_10_n_122;
  wire count_upto_2_10_n_123;
  wire count_upto_2_10_n_124;
  wire count_upto_2_10_n_125;
  wire count_upto_2_10_n_126;
  wire count_upto_2_10_n_127;
  wire count_upto_2_10_n_128;
  wire count_upto_2_10_n_129;
  wire count_upto_2_10_n_130;
  wire count_upto_2_10_n_131;
  wire count_upto_2_10_n_132;
  wire count_upto_2_10_n_133;
  wire count_upto_2_10_n_134;
  wire count_upto_2_10_n_135;
  wire count_upto_2_10_n_136;
  wire count_upto_2_10_n_137;
  wire count_upto_2_10_n_138;
  wire count_upto_2_10_n_139;
  wire count_upto_2_10_n_140;
  wire count_upto_2_10_n_141;
  wire count_upto_2_10_n_142;
  wire count_upto_2_10_n_143;
  wire count_upto_2_10_n_144;
  wire count_upto_2_10_n_145;
  wire count_upto_2_10_n_146;
  wire count_upto_2_10_n_147;
  wire count_upto_2_10_n_148;
  wire count_upto_2_10_n_149;
  wire count_upto_2_10_n_150;
  wire count_upto_2_10_n_151;
  wire count_upto_2_10_n_152;
  wire count_upto_2_10_n_153;
  wire count_upto_2_10_n_58;
  wire count_upto_2_10_n_59;
  wire count_upto_2_10_n_60;
  wire count_upto_2_10_n_61;
  wire count_upto_2_10_n_62;
  wire count_upto_2_10_n_63;
  wire count_upto_2_10_n_64;
  wire count_upto_2_10_n_65;
  wire count_upto_2_10_n_66;
  wire count_upto_2_10_n_67;
  wire count_upto_2_10_n_68;
  wire count_upto_2_10_n_69;
  wire count_upto_2_10_n_70;
  wire count_upto_2_10_n_71;
  wire count_upto_2_10_n_72;
  wire count_upto_2_10_n_73;
  wire count_upto_2_10_n_74;
  wire count_upto_2_10_n_75;
  wire count_upto_2_10_n_76;
  wire count_upto_2_10_n_77;
  wire count_upto_2_10_n_78;
  wire count_upto_2_10_n_79;
  wire count_upto_2_10_n_80;
  wire count_upto_2_10_n_81;
  wire count_upto_2_10_n_82;
  wire count_upto_2_10_n_83;
  wire count_upto_2_10_n_84;
  wire count_upto_2_10_n_85;
  wire count_upto_2_10_n_86;
  wire count_upto_2_10_n_87;
  wire count_upto_2_10_n_88;
  wire count_upto_2_10_n_89;
  wire count_upto_2_10_n_90;
  wire count_upto_2_10_n_91;
  wire count_upto_2_10_n_92;
  wire count_upto_2_10_n_93;
  wire count_upto_2_10_n_94;
  wire count_upto_2_10_n_95;
  wire count_upto_2_10_n_96;
  wire count_upto_2_10_n_97;
  wire count_upto_2_10_n_98;
  wire count_upto_2_10_n_99;
  wire [31:16]count_upto_2_1_reg;
  wire \count_upto_2_1_reg[0]__1_n_0 ;
  wire \count_upto_2_1_reg[10]__1_n_0 ;
  wire \count_upto_2_1_reg[11]__1_n_0 ;
  wire \count_upto_2_1_reg[12]__1_n_0 ;
  wire \count_upto_2_1_reg[13]__1_n_0 ;
  wire \count_upto_2_1_reg[14]__1_n_0 ;
  wire \count_upto_2_1_reg[15]__1_n_0 ;
  wire \count_upto_2_1_reg[16]__1_n_0 ;
  wire \count_upto_2_1_reg[1]__1_n_0 ;
  wire \count_upto_2_1_reg[2]__1_n_0 ;
  wire \count_upto_2_1_reg[3]__1_n_0 ;
  wire \count_upto_2_1_reg[4]__1_n_0 ;
  wire \count_upto_2_1_reg[5]__1_n_0 ;
  wire \count_upto_2_1_reg[6]__1_n_0 ;
  wire \count_upto_2_1_reg[7]__1_n_0 ;
  wire \count_upto_2_1_reg[8]__1_n_0 ;
  wire \count_upto_2_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_2_reg;
  wire \count_upto_2_reg[0]__1_n_0 ;
  wire \count_upto_2_reg[10]__1_n_0 ;
  wire \count_upto_2_reg[11]__1_n_0 ;
  wire \count_upto_2_reg[12]__1_n_0 ;
  wire \count_upto_2_reg[13]__1_n_0 ;
  wire \count_upto_2_reg[14]__1_n_0 ;
  wire \count_upto_2_reg[15]__1_n_0 ;
  wire \count_upto_2_reg[16]__1_n_0 ;
  wire \count_upto_2_reg[1]__1_n_0 ;
  wire \count_upto_2_reg[2]__1_n_0 ;
  wire \count_upto_2_reg[3]__1_n_0 ;
  wire \count_upto_2_reg[4]__1_n_0 ;
  wire \count_upto_2_reg[5]__1_n_0 ;
  wire \count_upto_2_reg[6]__1_n_0 ;
  wire \count_upto_2_reg[7]__1_n_0 ;
  wire \count_upto_2_reg[8]__1_n_0 ;
  wire \count_upto_2_reg[9]__1_n_0 ;
  wire count_upto_30__0_n_100;
  wire count_upto_30__0_n_101;
  wire count_upto_30__0_n_102;
  wire count_upto_30__0_n_103;
  wire count_upto_30__0_n_104;
  wire count_upto_30__0_n_105;
  wire count_upto_30__0_n_106;
  wire count_upto_30__0_n_107;
  wire count_upto_30__0_n_108;
  wire count_upto_30__0_n_109;
  wire count_upto_30__0_n_110;
  wire count_upto_30__0_n_111;
  wire count_upto_30__0_n_112;
  wire count_upto_30__0_n_113;
  wire count_upto_30__0_n_114;
  wire count_upto_30__0_n_115;
  wire count_upto_30__0_n_116;
  wire count_upto_30__0_n_117;
  wire count_upto_30__0_n_118;
  wire count_upto_30__0_n_119;
  wire count_upto_30__0_n_120;
  wire count_upto_30__0_n_121;
  wire count_upto_30__0_n_122;
  wire count_upto_30__0_n_123;
  wire count_upto_30__0_n_124;
  wire count_upto_30__0_n_125;
  wire count_upto_30__0_n_126;
  wire count_upto_30__0_n_127;
  wire count_upto_30__0_n_128;
  wire count_upto_30__0_n_129;
  wire count_upto_30__0_n_130;
  wire count_upto_30__0_n_131;
  wire count_upto_30__0_n_132;
  wire count_upto_30__0_n_133;
  wire count_upto_30__0_n_134;
  wire count_upto_30__0_n_135;
  wire count_upto_30__0_n_136;
  wire count_upto_30__0_n_137;
  wire count_upto_30__0_n_138;
  wire count_upto_30__0_n_139;
  wire count_upto_30__0_n_140;
  wire count_upto_30__0_n_141;
  wire count_upto_30__0_n_142;
  wire count_upto_30__0_n_143;
  wire count_upto_30__0_n_144;
  wire count_upto_30__0_n_145;
  wire count_upto_30__0_n_146;
  wire count_upto_30__0_n_147;
  wire count_upto_30__0_n_148;
  wire count_upto_30__0_n_149;
  wire count_upto_30__0_n_150;
  wire count_upto_30__0_n_151;
  wire count_upto_30__0_n_152;
  wire count_upto_30__0_n_153;
  wire count_upto_30__0_n_58;
  wire count_upto_30__0_n_59;
  wire count_upto_30__0_n_60;
  wire count_upto_30__0_n_61;
  wire count_upto_30__0_n_62;
  wire count_upto_30__0_n_63;
  wire count_upto_30__0_n_64;
  wire count_upto_30__0_n_65;
  wire count_upto_30__0_n_66;
  wire count_upto_30__0_n_67;
  wire count_upto_30__0_n_68;
  wire count_upto_30__0_n_69;
  wire count_upto_30__0_n_70;
  wire count_upto_30__0_n_71;
  wire count_upto_30__0_n_72;
  wire count_upto_30__0_n_73;
  wire count_upto_30__0_n_74;
  wire count_upto_30__0_n_75;
  wire count_upto_30__0_n_76;
  wire count_upto_30__0_n_77;
  wire count_upto_30__0_n_78;
  wire count_upto_30__0_n_79;
  wire count_upto_30__0_n_80;
  wire count_upto_30__0_n_81;
  wire count_upto_30__0_n_82;
  wire count_upto_30__0_n_83;
  wire count_upto_30__0_n_84;
  wire count_upto_30__0_n_85;
  wire count_upto_30__0_n_86;
  wire count_upto_30__0_n_87;
  wire count_upto_30__0_n_88;
  wire count_upto_30__0_n_89;
  wire count_upto_30__0_n_90;
  wire count_upto_30__0_n_91;
  wire count_upto_30__0_n_92;
  wire count_upto_30__0_n_93;
  wire count_upto_30__0_n_94;
  wire count_upto_30__0_n_95;
  wire count_upto_30__0_n_96;
  wire count_upto_30__0_n_97;
  wire count_upto_30__0_n_98;
  wire count_upto_30__0_n_99;
  wire count_upto_30__1_n_100;
  wire count_upto_30__1_n_101;
  wire count_upto_30__1_n_102;
  wire count_upto_30__1_n_103;
  wire count_upto_30__1_n_104;
  wire count_upto_30__1_n_105;
  wire count_upto_30__1_n_58;
  wire count_upto_30__1_n_59;
  wire count_upto_30__1_n_60;
  wire count_upto_30__1_n_61;
  wire count_upto_30__1_n_62;
  wire count_upto_30__1_n_63;
  wire count_upto_30__1_n_64;
  wire count_upto_30__1_n_65;
  wire count_upto_30__1_n_66;
  wire count_upto_30__1_n_67;
  wire count_upto_30__1_n_68;
  wire count_upto_30__1_n_69;
  wire count_upto_30__1_n_70;
  wire count_upto_30__1_n_71;
  wire count_upto_30__1_n_72;
  wire count_upto_30__1_n_73;
  wire count_upto_30__1_n_74;
  wire count_upto_30__1_n_75;
  wire count_upto_30__1_n_76;
  wire count_upto_30__1_n_77;
  wire count_upto_30__1_n_78;
  wire count_upto_30__1_n_79;
  wire count_upto_30__1_n_80;
  wire count_upto_30__1_n_81;
  wire count_upto_30__1_n_82;
  wire count_upto_30__1_n_83;
  wire count_upto_30__1_n_84;
  wire count_upto_30__1_n_85;
  wire count_upto_30__1_n_86;
  wire count_upto_30__1_n_87;
  wire count_upto_30__1_n_88;
  wire count_upto_30__1_n_89;
  wire count_upto_30__1_n_90;
  wire count_upto_30__1_n_91;
  wire count_upto_30__1_n_92;
  wire count_upto_30__1_n_93;
  wire count_upto_30__1_n_94;
  wire count_upto_30__1_n_95;
  wire count_upto_30__1_n_96;
  wire count_upto_30__1_n_97;
  wire count_upto_30__1_n_98;
  wire count_upto_30__1_n_99;
  wire count_upto_30_n_100;
  wire count_upto_30_n_101;
  wire count_upto_30_n_102;
  wire count_upto_30_n_103;
  wire count_upto_30_n_104;
  wire count_upto_30_n_105;
  wire count_upto_30_n_106;
  wire count_upto_30_n_107;
  wire count_upto_30_n_108;
  wire count_upto_30_n_109;
  wire count_upto_30_n_110;
  wire count_upto_30_n_111;
  wire count_upto_30_n_112;
  wire count_upto_30_n_113;
  wire count_upto_30_n_114;
  wire count_upto_30_n_115;
  wire count_upto_30_n_116;
  wire count_upto_30_n_117;
  wire count_upto_30_n_118;
  wire count_upto_30_n_119;
  wire count_upto_30_n_120;
  wire count_upto_30_n_121;
  wire count_upto_30_n_122;
  wire count_upto_30_n_123;
  wire count_upto_30_n_124;
  wire count_upto_30_n_125;
  wire count_upto_30_n_126;
  wire count_upto_30_n_127;
  wire count_upto_30_n_128;
  wire count_upto_30_n_129;
  wire count_upto_30_n_130;
  wire count_upto_30_n_131;
  wire count_upto_30_n_132;
  wire count_upto_30_n_133;
  wire count_upto_30_n_134;
  wire count_upto_30_n_135;
  wire count_upto_30_n_136;
  wire count_upto_30_n_137;
  wire count_upto_30_n_138;
  wire count_upto_30_n_139;
  wire count_upto_30_n_140;
  wire count_upto_30_n_141;
  wire count_upto_30_n_142;
  wire count_upto_30_n_143;
  wire count_upto_30_n_144;
  wire count_upto_30_n_145;
  wire count_upto_30_n_146;
  wire count_upto_30_n_147;
  wire count_upto_30_n_148;
  wire count_upto_30_n_149;
  wire count_upto_30_n_150;
  wire count_upto_30_n_151;
  wire count_upto_30_n_152;
  wire count_upto_30_n_153;
  wire count_upto_30_n_58;
  wire count_upto_30_n_59;
  wire count_upto_30_n_60;
  wire count_upto_30_n_61;
  wire count_upto_30_n_62;
  wire count_upto_30_n_63;
  wire count_upto_30_n_64;
  wire count_upto_30_n_65;
  wire count_upto_30_n_66;
  wire count_upto_30_n_67;
  wire count_upto_30_n_68;
  wire count_upto_30_n_69;
  wire count_upto_30_n_70;
  wire count_upto_30_n_71;
  wire count_upto_30_n_72;
  wire count_upto_30_n_73;
  wire count_upto_30_n_74;
  wire count_upto_30_n_75;
  wire count_upto_30_n_76;
  wire count_upto_30_n_77;
  wire count_upto_30_n_78;
  wire count_upto_30_n_79;
  wire count_upto_30_n_80;
  wire count_upto_30_n_81;
  wire count_upto_30_n_82;
  wire count_upto_30_n_83;
  wire count_upto_30_n_84;
  wire count_upto_30_n_85;
  wire count_upto_30_n_86;
  wire count_upto_30_n_87;
  wire count_upto_30_n_88;
  wire count_upto_30_n_89;
  wire count_upto_30_n_90;
  wire count_upto_30_n_91;
  wire count_upto_30_n_92;
  wire count_upto_30_n_93;
  wire count_upto_30_n_94;
  wire count_upto_30_n_95;
  wire count_upto_30_n_96;
  wire count_upto_30_n_97;
  wire count_upto_30_n_98;
  wire count_upto_30_n_99;
  wire count_upto_3_10__0_n_100;
  wire count_upto_3_10__0_n_101;
  wire count_upto_3_10__0_n_102;
  wire count_upto_3_10__0_n_103;
  wire count_upto_3_10__0_n_104;
  wire count_upto_3_10__0_n_105;
  wire count_upto_3_10__0_n_106;
  wire count_upto_3_10__0_n_107;
  wire count_upto_3_10__0_n_108;
  wire count_upto_3_10__0_n_109;
  wire count_upto_3_10__0_n_110;
  wire count_upto_3_10__0_n_111;
  wire count_upto_3_10__0_n_112;
  wire count_upto_3_10__0_n_113;
  wire count_upto_3_10__0_n_114;
  wire count_upto_3_10__0_n_115;
  wire count_upto_3_10__0_n_116;
  wire count_upto_3_10__0_n_117;
  wire count_upto_3_10__0_n_118;
  wire count_upto_3_10__0_n_119;
  wire count_upto_3_10__0_n_120;
  wire count_upto_3_10__0_n_121;
  wire count_upto_3_10__0_n_122;
  wire count_upto_3_10__0_n_123;
  wire count_upto_3_10__0_n_124;
  wire count_upto_3_10__0_n_125;
  wire count_upto_3_10__0_n_126;
  wire count_upto_3_10__0_n_127;
  wire count_upto_3_10__0_n_128;
  wire count_upto_3_10__0_n_129;
  wire count_upto_3_10__0_n_130;
  wire count_upto_3_10__0_n_131;
  wire count_upto_3_10__0_n_132;
  wire count_upto_3_10__0_n_133;
  wire count_upto_3_10__0_n_134;
  wire count_upto_3_10__0_n_135;
  wire count_upto_3_10__0_n_136;
  wire count_upto_3_10__0_n_137;
  wire count_upto_3_10__0_n_138;
  wire count_upto_3_10__0_n_139;
  wire count_upto_3_10__0_n_140;
  wire count_upto_3_10__0_n_141;
  wire count_upto_3_10__0_n_142;
  wire count_upto_3_10__0_n_143;
  wire count_upto_3_10__0_n_144;
  wire count_upto_3_10__0_n_145;
  wire count_upto_3_10__0_n_146;
  wire count_upto_3_10__0_n_147;
  wire count_upto_3_10__0_n_148;
  wire count_upto_3_10__0_n_149;
  wire count_upto_3_10__0_n_150;
  wire count_upto_3_10__0_n_151;
  wire count_upto_3_10__0_n_152;
  wire count_upto_3_10__0_n_153;
  wire count_upto_3_10__0_n_58;
  wire count_upto_3_10__0_n_59;
  wire count_upto_3_10__0_n_60;
  wire count_upto_3_10__0_n_61;
  wire count_upto_3_10__0_n_62;
  wire count_upto_3_10__0_n_63;
  wire count_upto_3_10__0_n_64;
  wire count_upto_3_10__0_n_65;
  wire count_upto_3_10__0_n_66;
  wire count_upto_3_10__0_n_67;
  wire count_upto_3_10__0_n_68;
  wire count_upto_3_10__0_n_69;
  wire count_upto_3_10__0_n_70;
  wire count_upto_3_10__0_n_71;
  wire count_upto_3_10__0_n_72;
  wire count_upto_3_10__0_n_73;
  wire count_upto_3_10__0_n_74;
  wire count_upto_3_10__0_n_75;
  wire count_upto_3_10__0_n_76;
  wire count_upto_3_10__0_n_77;
  wire count_upto_3_10__0_n_78;
  wire count_upto_3_10__0_n_79;
  wire count_upto_3_10__0_n_80;
  wire count_upto_3_10__0_n_81;
  wire count_upto_3_10__0_n_82;
  wire count_upto_3_10__0_n_83;
  wire count_upto_3_10__0_n_84;
  wire count_upto_3_10__0_n_85;
  wire count_upto_3_10__0_n_86;
  wire count_upto_3_10__0_n_87;
  wire count_upto_3_10__0_n_88;
  wire count_upto_3_10__0_n_89;
  wire count_upto_3_10__0_n_90;
  wire count_upto_3_10__0_n_91;
  wire count_upto_3_10__0_n_92;
  wire count_upto_3_10__0_n_93;
  wire count_upto_3_10__0_n_94;
  wire count_upto_3_10__0_n_95;
  wire count_upto_3_10__0_n_96;
  wire count_upto_3_10__0_n_97;
  wire count_upto_3_10__0_n_98;
  wire count_upto_3_10__0_n_99;
  wire count_upto_3_10__1_n_100;
  wire count_upto_3_10__1_n_101;
  wire count_upto_3_10__1_n_102;
  wire count_upto_3_10__1_n_103;
  wire count_upto_3_10__1_n_104;
  wire count_upto_3_10__1_n_105;
  wire count_upto_3_10__1_n_58;
  wire count_upto_3_10__1_n_59;
  wire count_upto_3_10__1_n_60;
  wire count_upto_3_10__1_n_61;
  wire count_upto_3_10__1_n_62;
  wire count_upto_3_10__1_n_63;
  wire count_upto_3_10__1_n_64;
  wire count_upto_3_10__1_n_65;
  wire count_upto_3_10__1_n_66;
  wire count_upto_3_10__1_n_67;
  wire count_upto_3_10__1_n_68;
  wire count_upto_3_10__1_n_69;
  wire count_upto_3_10__1_n_70;
  wire count_upto_3_10__1_n_71;
  wire count_upto_3_10__1_n_72;
  wire count_upto_3_10__1_n_73;
  wire count_upto_3_10__1_n_74;
  wire count_upto_3_10__1_n_75;
  wire count_upto_3_10__1_n_76;
  wire count_upto_3_10__1_n_77;
  wire count_upto_3_10__1_n_78;
  wire count_upto_3_10__1_n_79;
  wire count_upto_3_10__1_n_80;
  wire count_upto_3_10__1_n_81;
  wire count_upto_3_10__1_n_82;
  wire count_upto_3_10__1_n_83;
  wire count_upto_3_10__1_n_84;
  wire count_upto_3_10__1_n_85;
  wire count_upto_3_10__1_n_86;
  wire count_upto_3_10__1_n_87;
  wire count_upto_3_10__1_n_88;
  wire count_upto_3_10__1_n_89;
  wire count_upto_3_10__1_n_90;
  wire count_upto_3_10__1_n_91;
  wire count_upto_3_10__1_n_92;
  wire count_upto_3_10__1_n_93;
  wire count_upto_3_10__1_n_94;
  wire count_upto_3_10__1_n_95;
  wire count_upto_3_10__1_n_96;
  wire count_upto_3_10__1_n_97;
  wire count_upto_3_10__1_n_98;
  wire count_upto_3_10__1_n_99;
  wire count_upto_3_10_n_100;
  wire count_upto_3_10_n_101;
  wire count_upto_3_10_n_102;
  wire count_upto_3_10_n_103;
  wire count_upto_3_10_n_104;
  wire count_upto_3_10_n_105;
  wire count_upto_3_10_n_106;
  wire count_upto_3_10_n_107;
  wire count_upto_3_10_n_108;
  wire count_upto_3_10_n_109;
  wire count_upto_3_10_n_110;
  wire count_upto_3_10_n_111;
  wire count_upto_3_10_n_112;
  wire count_upto_3_10_n_113;
  wire count_upto_3_10_n_114;
  wire count_upto_3_10_n_115;
  wire count_upto_3_10_n_116;
  wire count_upto_3_10_n_117;
  wire count_upto_3_10_n_118;
  wire count_upto_3_10_n_119;
  wire count_upto_3_10_n_120;
  wire count_upto_3_10_n_121;
  wire count_upto_3_10_n_122;
  wire count_upto_3_10_n_123;
  wire count_upto_3_10_n_124;
  wire count_upto_3_10_n_125;
  wire count_upto_3_10_n_126;
  wire count_upto_3_10_n_127;
  wire count_upto_3_10_n_128;
  wire count_upto_3_10_n_129;
  wire count_upto_3_10_n_130;
  wire count_upto_3_10_n_131;
  wire count_upto_3_10_n_132;
  wire count_upto_3_10_n_133;
  wire count_upto_3_10_n_134;
  wire count_upto_3_10_n_135;
  wire count_upto_3_10_n_136;
  wire count_upto_3_10_n_137;
  wire count_upto_3_10_n_138;
  wire count_upto_3_10_n_139;
  wire count_upto_3_10_n_140;
  wire count_upto_3_10_n_141;
  wire count_upto_3_10_n_142;
  wire count_upto_3_10_n_143;
  wire count_upto_3_10_n_144;
  wire count_upto_3_10_n_145;
  wire count_upto_3_10_n_146;
  wire count_upto_3_10_n_147;
  wire count_upto_3_10_n_148;
  wire count_upto_3_10_n_149;
  wire count_upto_3_10_n_150;
  wire count_upto_3_10_n_151;
  wire count_upto_3_10_n_152;
  wire count_upto_3_10_n_153;
  wire count_upto_3_10_n_58;
  wire count_upto_3_10_n_59;
  wire count_upto_3_10_n_60;
  wire count_upto_3_10_n_61;
  wire count_upto_3_10_n_62;
  wire count_upto_3_10_n_63;
  wire count_upto_3_10_n_64;
  wire count_upto_3_10_n_65;
  wire count_upto_3_10_n_66;
  wire count_upto_3_10_n_67;
  wire count_upto_3_10_n_68;
  wire count_upto_3_10_n_69;
  wire count_upto_3_10_n_70;
  wire count_upto_3_10_n_71;
  wire count_upto_3_10_n_72;
  wire count_upto_3_10_n_73;
  wire count_upto_3_10_n_74;
  wire count_upto_3_10_n_75;
  wire count_upto_3_10_n_76;
  wire count_upto_3_10_n_77;
  wire count_upto_3_10_n_78;
  wire count_upto_3_10_n_79;
  wire count_upto_3_10_n_80;
  wire count_upto_3_10_n_81;
  wire count_upto_3_10_n_82;
  wire count_upto_3_10_n_83;
  wire count_upto_3_10_n_84;
  wire count_upto_3_10_n_85;
  wire count_upto_3_10_n_86;
  wire count_upto_3_10_n_87;
  wire count_upto_3_10_n_88;
  wire count_upto_3_10_n_89;
  wire count_upto_3_10_n_90;
  wire count_upto_3_10_n_91;
  wire count_upto_3_10_n_92;
  wire count_upto_3_10_n_93;
  wire count_upto_3_10_n_94;
  wire count_upto_3_10_n_95;
  wire count_upto_3_10_n_96;
  wire count_upto_3_10_n_97;
  wire count_upto_3_10_n_98;
  wire count_upto_3_10_n_99;
  wire [31:16]count_upto_3_1_reg;
  wire \count_upto_3_1_reg[0]__1_n_0 ;
  wire \count_upto_3_1_reg[10]__1_n_0 ;
  wire \count_upto_3_1_reg[11]__1_n_0 ;
  wire \count_upto_3_1_reg[12]__1_n_0 ;
  wire \count_upto_3_1_reg[13]__1_n_0 ;
  wire \count_upto_3_1_reg[14]__1_n_0 ;
  wire \count_upto_3_1_reg[15]__1_n_0 ;
  wire \count_upto_3_1_reg[16]__1_n_0 ;
  wire \count_upto_3_1_reg[1]__1_n_0 ;
  wire \count_upto_3_1_reg[2]__1_n_0 ;
  wire \count_upto_3_1_reg[3]__1_n_0 ;
  wire \count_upto_3_1_reg[4]__1_n_0 ;
  wire \count_upto_3_1_reg[5]__1_n_0 ;
  wire \count_upto_3_1_reg[6]__1_n_0 ;
  wire \count_upto_3_1_reg[7]__1_n_0 ;
  wire \count_upto_3_1_reg[8]__1_n_0 ;
  wire \count_upto_3_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_3_reg;
  wire \count_upto_3_reg[0]__1_n_0 ;
  wire \count_upto_3_reg[10]__1_n_0 ;
  wire \count_upto_3_reg[11]__1_n_0 ;
  wire \count_upto_3_reg[12]__1_n_0 ;
  wire \count_upto_3_reg[13]__1_n_0 ;
  wire \count_upto_3_reg[14]__1_n_0 ;
  wire \count_upto_3_reg[15]__1_n_0 ;
  wire \count_upto_3_reg[16]__1_n_0 ;
  wire \count_upto_3_reg[1]__1_n_0 ;
  wire \count_upto_3_reg[2]__1_n_0 ;
  wire \count_upto_3_reg[3]__1_n_0 ;
  wire \count_upto_3_reg[4]__1_n_0 ;
  wire \count_upto_3_reg[5]__1_n_0 ;
  wire \count_upto_3_reg[6]__1_n_0 ;
  wire \count_upto_3_reg[7]__1_n_0 ;
  wire \count_upto_3_reg[8]__1_n_0 ;
  wire \count_upto_3_reg[9]__1_n_0 ;
  wire count_upto_40__0_n_100;
  wire count_upto_40__0_n_101;
  wire count_upto_40__0_n_102;
  wire count_upto_40__0_n_103;
  wire count_upto_40__0_n_104;
  wire count_upto_40__0_n_105;
  wire count_upto_40__0_n_106;
  wire count_upto_40__0_n_107;
  wire count_upto_40__0_n_108;
  wire count_upto_40__0_n_109;
  wire count_upto_40__0_n_110;
  wire count_upto_40__0_n_111;
  wire count_upto_40__0_n_112;
  wire count_upto_40__0_n_113;
  wire count_upto_40__0_n_114;
  wire count_upto_40__0_n_115;
  wire count_upto_40__0_n_116;
  wire count_upto_40__0_n_117;
  wire count_upto_40__0_n_118;
  wire count_upto_40__0_n_119;
  wire count_upto_40__0_n_120;
  wire count_upto_40__0_n_121;
  wire count_upto_40__0_n_122;
  wire count_upto_40__0_n_123;
  wire count_upto_40__0_n_124;
  wire count_upto_40__0_n_125;
  wire count_upto_40__0_n_126;
  wire count_upto_40__0_n_127;
  wire count_upto_40__0_n_128;
  wire count_upto_40__0_n_129;
  wire count_upto_40__0_n_130;
  wire count_upto_40__0_n_131;
  wire count_upto_40__0_n_132;
  wire count_upto_40__0_n_133;
  wire count_upto_40__0_n_134;
  wire count_upto_40__0_n_135;
  wire count_upto_40__0_n_136;
  wire count_upto_40__0_n_137;
  wire count_upto_40__0_n_138;
  wire count_upto_40__0_n_139;
  wire count_upto_40__0_n_140;
  wire count_upto_40__0_n_141;
  wire count_upto_40__0_n_142;
  wire count_upto_40__0_n_143;
  wire count_upto_40__0_n_144;
  wire count_upto_40__0_n_145;
  wire count_upto_40__0_n_146;
  wire count_upto_40__0_n_147;
  wire count_upto_40__0_n_148;
  wire count_upto_40__0_n_149;
  wire count_upto_40__0_n_150;
  wire count_upto_40__0_n_151;
  wire count_upto_40__0_n_152;
  wire count_upto_40__0_n_153;
  wire count_upto_40__0_n_58;
  wire count_upto_40__0_n_59;
  wire count_upto_40__0_n_60;
  wire count_upto_40__0_n_61;
  wire count_upto_40__0_n_62;
  wire count_upto_40__0_n_63;
  wire count_upto_40__0_n_64;
  wire count_upto_40__0_n_65;
  wire count_upto_40__0_n_66;
  wire count_upto_40__0_n_67;
  wire count_upto_40__0_n_68;
  wire count_upto_40__0_n_69;
  wire count_upto_40__0_n_70;
  wire count_upto_40__0_n_71;
  wire count_upto_40__0_n_72;
  wire count_upto_40__0_n_73;
  wire count_upto_40__0_n_74;
  wire count_upto_40__0_n_75;
  wire count_upto_40__0_n_76;
  wire count_upto_40__0_n_77;
  wire count_upto_40__0_n_78;
  wire count_upto_40__0_n_79;
  wire count_upto_40__0_n_80;
  wire count_upto_40__0_n_81;
  wire count_upto_40__0_n_82;
  wire count_upto_40__0_n_83;
  wire count_upto_40__0_n_84;
  wire count_upto_40__0_n_85;
  wire count_upto_40__0_n_86;
  wire count_upto_40__0_n_87;
  wire count_upto_40__0_n_88;
  wire count_upto_40__0_n_89;
  wire count_upto_40__0_n_90;
  wire count_upto_40__0_n_91;
  wire count_upto_40__0_n_92;
  wire count_upto_40__0_n_93;
  wire count_upto_40__0_n_94;
  wire count_upto_40__0_n_95;
  wire count_upto_40__0_n_96;
  wire count_upto_40__0_n_97;
  wire count_upto_40__0_n_98;
  wire count_upto_40__0_n_99;
  wire count_upto_40__1_n_100;
  wire count_upto_40__1_n_101;
  wire count_upto_40__1_n_102;
  wire count_upto_40__1_n_103;
  wire count_upto_40__1_n_104;
  wire count_upto_40__1_n_105;
  wire count_upto_40__1_n_58;
  wire count_upto_40__1_n_59;
  wire count_upto_40__1_n_60;
  wire count_upto_40__1_n_61;
  wire count_upto_40__1_n_62;
  wire count_upto_40__1_n_63;
  wire count_upto_40__1_n_64;
  wire count_upto_40__1_n_65;
  wire count_upto_40__1_n_66;
  wire count_upto_40__1_n_67;
  wire count_upto_40__1_n_68;
  wire count_upto_40__1_n_69;
  wire count_upto_40__1_n_70;
  wire count_upto_40__1_n_71;
  wire count_upto_40__1_n_72;
  wire count_upto_40__1_n_73;
  wire count_upto_40__1_n_74;
  wire count_upto_40__1_n_75;
  wire count_upto_40__1_n_76;
  wire count_upto_40__1_n_77;
  wire count_upto_40__1_n_78;
  wire count_upto_40__1_n_79;
  wire count_upto_40__1_n_80;
  wire count_upto_40__1_n_81;
  wire count_upto_40__1_n_82;
  wire count_upto_40__1_n_83;
  wire count_upto_40__1_n_84;
  wire count_upto_40__1_n_85;
  wire count_upto_40__1_n_86;
  wire count_upto_40__1_n_87;
  wire count_upto_40__1_n_88;
  wire count_upto_40__1_n_89;
  wire count_upto_40__1_n_90;
  wire count_upto_40__1_n_91;
  wire count_upto_40__1_n_92;
  wire count_upto_40__1_n_93;
  wire count_upto_40__1_n_94;
  wire count_upto_40__1_n_95;
  wire count_upto_40__1_n_96;
  wire count_upto_40__1_n_97;
  wire count_upto_40__1_n_98;
  wire count_upto_40__1_n_99;
  wire count_upto_40_n_100;
  wire count_upto_40_n_101;
  wire count_upto_40_n_102;
  wire count_upto_40_n_103;
  wire count_upto_40_n_104;
  wire count_upto_40_n_105;
  wire count_upto_40_n_106;
  wire count_upto_40_n_107;
  wire count_upto_40_n_108;
  wire count_upto_40_n_109;
  wire count_upto_40_n_110;
  wire count_upto_40_n_111;
  wire count_upto_40_n_112;
  wire count_upto_40_n_113;
  wire count_upto_40_n_114;
  wire count_upto_40_n_115;
  wire count_upto_40_n_116;
  wire count_upto_40_n_117;
  wire count_upto_40_n_118;
  wire count_upto_40_n_119;
  wire count_upto_40_n_120;
  wire count_upto_40_n_121;
  wire count_upto_40_n_122;
  wire count_upto_40_n_123;
  wire count_upto_40_n_124;
  wire count_upto_40_n_125;
  wire count_upto_40_n_126;
  wire count_upto_40_n_127;
  wire count_upto_40_n_128;
  wire count_upto_40_n_129;
  wire count_upto_40_n_130;
  wire count_upto_40_n_131;
  wire count_upto_40_n_132;
  wire count_upto_40_n_133;
  wire count_upto_40_n_134;
  wire count_upto_40_n_135;
  wire count_upto_40_n_136;
  wire count_upto_40_n_137;
  wire count_upto_40_n_138;
  wire count_upto_40_n_139;
  wire count_upto_40_n_140;
  wire count_upto_40_n_141;
  wire count_upto_40_n_142;
  wire count_upto_40_n_143;
  wire count_upto_40_n_144;
  wire count_upto_40_n_145;
  wire count_upto_40_n_146;
  wire count_upto_40_n_147;
  wire count_upto_40_n_148;
  wire count_upto_40_n_149;
  wire count_upto_40_n_150;
  wire count_upto_40_n_151;
  wire count_upto_40_n_152;
  wire count_upto_40_n_153;
  wire count_upto_40_n_58;
  wire count_upto_40_n_59;
  wire count_upto_40_n_60;
  wire count_upto_40_n_61;
  wire count_upto_40_n_62;
  wire count_upto_40_n_63;
  wire count_upto_40_n_64;
  wire count_upto_40_n_65;
  wire count_upto_40_n_66;
  wire count_upto_40_n_67;
  wire count_upto_40_n_68;
  wire count_upto_40_n_69;
  wire count_upto_40_n_70;
  wire count_upto_40_n_71;
  wire count_upto_40_n_72;
  wire count_upto_40_n_73;
  wire count_upto_40_n_74;
  wire count_upto_40_n_75;
  wire count_upto_40_n_76;
  wire count_upto_40_n_77;
  wire count_upto_40_n_78;
  wire count_upto_40_n_79;
  wire count_upto_40_n_80;
  wire count_upto_40_n_81;
  wire count_upto_40_n_82;
  wire count_upto_40_n_83;
  wire count_upto_40_n_84;
  wire count_upto_40_n_85;
  wire count_upto_40_n_86;
  wire count_upto_40_n_87;
  wire count_upto_40_n_88;
  wire count_upto_40_n_89;
  wire count_upto_40_n_90;
  wire count_upto_40_n_91;
  wire count_upto_40_n_92;
  wire count_upto_40_n_93;
  wire count_upto_40_n_94;
  wire count_upto_40_n_95;
  wire count_upto_40_n_96;
  wire count_upto_40_n_97;
  wire count_upto_40_n_98;
  wire count_upto_40_n_99;
  wire count_upto_4_10__0_n_100;
  wire count_upto_4_10__0_n_101;
  wire count_upto_4_10__0_n_102;
  wire count_upto_4_10__0_n_103;
  wire count_upto_4_10__0_n_104;
  wire count_upto_4_10__0_n_105;
  wire count_upto_4_10__0_n_106;
  wire count_upto_4_10__0_n_107;
  wire count_upto_4_10__0_n_108;
  wire count_upto_4_10__0_n_109;
  wire count_upto_4_10__0_n_110;
  wire count_upto_4_10__0_n_111;
  wire count_upto_4_10__0_n_112;
  wire count_upto_4_10__0_n_113;
  wire count_upto_4_10__0_n_114;
  wire count_upto_4_10__0_n_115;
  wire count_upto_4_10__0_n_116;
  wire count_upto_4_10__0_n_117;
  wire count_upto_4_10__0_n_118;
  wire count_upto_4_10__0_n_119;
  wire count_upto_4_10__0_n_120;
  wire count_upto_4_10__0_n_121;
  wire count_upto_4_10__0_n_122;
  wire count_upto_4_10__0_n_123;
  wire count_upto_4_10__0_n_124;
  wire count_upto_4_10__0_n_125;
  wire count_upto_4_10__0_n_126;
  wire count_upto_4_10__0_n_127;
  wire count_upto_4_10__0_n_128;
  wire count_upto_4_10__0_n_129;
  wire count_upto_4_10__0_n_130;
  wire count_upto_4_10__0_n_131;
  wire count_upto_4_10__0_n_132;
  wire count_upto_4_10__0_n_133;
  wire count_upto_4_10__0_n_134;
  wire count_upto_4_10__0_n_135;
  wire count_upto_4_10__0_n_136;
  wire count_upto_4_10__0_n_137;
  wire count_upto_4_10__0_n_138;
  wire count_upto_4_10__0_n_139;
  wire count_upto_4_10__0_n_140;
  wire count_upto_4_10__0_n_141;
  wire count_upto_4_10__0_n_142;
  wire count_upto_4_10__0_n_143;
  wire count_upto_4_10__0_n_144;
  wire count_upto_4_10__0_n_145;
  wire count_upto_4_10__0_n_146;
  wire count_upto_4_10__0_n_147;
  wire count_upto_4_10__0_n_148;
  wire count_upto_4_10__0_n_149;
  wire count_upto_4_10__0_n_150;
  wire count_upto_4_10__0_n_151;
  wire count_upto_4_10__0_n_152;
  wire count_upto_4_10__0_n_153;
  wire count_upto_4_10__0_n_58;
  wire count_upto_4_10__0_n_59;
  wire count_upto_4_10__0_n_60;
  wire count_upto_4_10__0_n_61;
  wire count_upto_4_10__0_n_62;
  wire count_upto_4_10__0_n_63;
  wire count_upto_4_10__0_n_64;
  wire count_upto_4_10__0_n_65;
  wire count_upto_4_10__0_n_66;
  wire count_upto_4_10__0_n_67;
  wire count_upto_4_10__0_n_68;
  wire count_upto_4_10__0_n_69;
  wire count_upto_4_10__0_n_70;
  wire count_upto_4_10__0_n_71;
  wire count_upto_4_10__0_n_72;
  wire count_upto_4_10__0_n_73;
  wire count_upto_4_10__0_n_74;
  wire count_upto_4_10__0_n_75;
  wire count_upto_4_10__0_n_76;
  wire count_upto_4_10__0_n_77;
  wire count_upto_4_10__0_n_78;
  wire count_upto_4_10__0_n_79;
  wire count_upto_4_10__0_n_80;
  wire count_upto_4_10__0_n_81;
  wire count_upto_4_10__0_n_82;
  wire count_upto_4_10__0_n_83;
  wire count_upto_4_10__0_n_84;
  wire count_upto_4_10__0_n_85;
  wire count_upto_4_10__0_n_86;
  wire count_upto_4_10__0_n_87;
  wire count_upto_4_10__0_n_88;
  wire count_upto_4_10__0_n_89;
  wire count_upto_4_10__0_n_90;
  wire count_upto_4_10__0_n_91;
  wire count_upto_4_10__0_n_92;
  wire count_upto_4_10__0_n_93;
  wire count_upto_4_10__0_n_94;
  wire count_upto_4_10__0_n_95;
  wire count_upto_4_10__0_n_96;
  wire count_upto_4_10__0_n_97;
  wire count_upto_4_10__0_n_98;
  wire count_upto_4_10__0_n_99;
  wire count_upto_4_10__1_n_100;
  wire count_upto_4_10__1_n_101;
  wire count_upto_4_10__1_n_102;
  wire count_upto_4_10__1_n_103;
  wire count_upto_4_10__1_n_104;
  wire count_upto_4_10__1_n_105;
  wire count_upto_4_10__1_n_58;
  wire count_upto_4_10__1_n_59;
  wire count_upto_4_10__1_n_60;
  wire count_upto_4_10__1_n_61;
  wire count_upto_4_10__1_n_62;
  wire count_upto_4_10__1_n_63;
  wire count_upto_4_10__1_n_64;
  wire count_upto_4_10__1_n_65;
  wire count_upto_4_10__1_n_66;
  wire count_upto_4_10__1_n_67;
  wire count_upto_4_10__1_n_68;
  wire count_upto_4_10__1_n_69;
  wire count_upto_4_10__1_n_70;
  wire count_upto_4_10__1_n_71;
  wire count_upto_4_10__1_n_72;
  wire count_upto_4_10__1_n_73;
  wire count_upto_4_10__1_n_74;
  wire count_upto_4_10__1_n_75;
  wire count_upto_4_10__1_n_76;
  wire count_upto_4_10__1_n_77;
  wire count_upto_4_10__1_n_78;
  wire count_upto_4_10__1_n_79;
  wire count_upto_4_10__1_n_80;
  wire count_upto_4_10__1_n_81;
  wire count_upto_4_10__1_n_82;
  wire count_upto_4_10__1_n_83;
  wire count_upto_4_10__1_n_84;
  wire count_upto_4_10__1_n_85;
  wire count_upto_4_10__1_n_86;
  wire count_upto_4_10__1_n_87;
  wire count_upto_4_10__1_n_88;
  wire count_upto_4_10__1_n_89;
  wire count_upto_4_10__1_n_90;
  wire count_upto_4_10__1_n_91;
  wire count_upto_4_10__1_n_92;
  wire count_upto_4_10__1_n_93;
  wire count_upto_4_10__1_n_94;
  wire count_upto_4_10__1_n_95;
  wire count_upto_4_10__1_n_96;
  wire count_upto_4_10__1_n_97;
  wire count_upto_4_10__1_n_98;
  wire count_upto_4_10__1_n_99;
  wire count_upto_4_10_n_100;
  wire count_upto_4_10_n_101;
  wire count_upto_4_10_n_102;
  wire count_upto_4_10_n_103;
  wire count_upto_4_10_n_104;
  wire count_upto_4_10_n_105;
  wire count_upto_4_10_n_106;
  wire count_upto_4_10_n_107;
  wire count_upto_4_10_n_108;
  wire count_upto_4_10_n_109;
  wire count_upto_4_10_n_110;
  wire count_upto_4_10_n_111;
  wire count_upto_4_10_n_112;
  wire count_upto_4_10_n_113;
  wire count_upto_4_10_n_114;
  wire count_upto_4_10_n_115;
  wire count_upto_4_10_n_116;
  wire count_upto_4_10_n_117;
  wire count_upto_4_10_n_118;
  wire count_upto_4_10_n_119;
  wire count_upto_4_10_n_120;
  wire count_upto_4_10_n_121;
  wire count_upto_4_10_n_122;
  wire count_upto_4_10_n_123;
  wire count_upto_4_10_n_124;
  wire count_upto_4_10_n_125;
  wire count_upto_4_10_n_126;
  wire count_upto_4_10_n_127;
  wire count_upto_4_10_n_128;
  wire count_upto_4_10_n_129;
  wire count_upto_4_10_n_130;
  wire count_upto_4_10_n_131;
  wire count_upto_4_10_n_132;
  wire count_upto_4_10_n_133;
  wire count_upto_4_10_n_134;
  wire count_upto_4_10_n_135;
  wire count_upto_4_10_n_136;
  wire count_upto_4_10_n_137;
  wire count_upto_4_10_n_138;
  wire count_upto_4_10_n_139;
  wire count_upto_4_10_n_140;
  wire count_upto_4_10_n_141;
  wire count_upto_4_10_n_142;
  wire count_upto_4_10_n_143;
  wire count_upto_4_10_n_144;
  wire count_upto_4_10_n_145;
  wire count_upto_4_10_n_146;
  wire count_upto_4_10_n_147;
  wire count_upto_4_10_n_148;
  wire count_upto_4_10_n_149;
  wire count_upto_4_10_n_150;
  wire count_upto_4_10_n_151;
  wire count_upto_4_10_n_152;
  wire count_upto_4_10_n_153;
  wire count_upto_4_10_n_58;
  wire count_upto_4_10_n_59;
  wire count_upto_4_10_n_60;
  wire count_upto_4_10_n_61;
  wire count_upto_4_10_n_62;
  wire count_upto_4_10_n_63;
  wire count_upto_4_10_n_64;
  wire count_upto_4_10_n_65;
  wire count_upto_4_10_n_66;
  wire count_upto_4_10_n_67;
  wire count_upto_4_10_n_68;
  wire count_upto_4_10_n_69;
  wire count_upto_4_10_n_70;
  wire count_upto_4_10_n_71;
  wire count_upto_4_10_n_72;
  wire count_upto_4_10_n_73;
  wire count_upto_4_10_n_74;
  wire count_upto_4_10_n_75;
  wire count_upto_4_10_n_76;
  wire count_upto_4_10_n_77;
  wire count_upto_4_10_n_78;
  wire count_upto_4_10_n_79;
  wire count_upto_4_10_n_80;
  wire count_upto_4_10_n_81;
  wire count_upto_4_10_n_82;
  wire count_upto_4_10_n_83;
  wire count_upto_4_10_n_84;
  wire count_upto_4_10_n_85;
  wire count_upto_4_10_n_86;
  wire count_upto_4_10_n_87;
  wire count_upto_4_10_n_88;
  wire count_upto_4_10_n_89;
  wire count_upto_4_10_n_90;
  wire count_upto_4_10_n_91;
  wire count_upto_4_10_n_92;
  wire count_upto_4_10_n_93;
  wire count_upto_4_10_n_94;
  wire count_upto_4_10_n_95;
  wire count_upto_4_10_n_96;
  wire count_upto_4_10_n_97;
  wire count_upto_4_10_n_98;
  wire count_upto_4_10_n_99;
  wire [31:16]count_upto_4_1_reg;
  wire \count_upto_4_1_reg[0]__1_n_0 ;
  wire \count_upto_4_1_reg[10]__1_n_0 ;
  wire \count_upto_4_1_reg[11]__1_n_0 ;
  wire \count_upto_4_1_reg[12]__1_n_0 ;
  wire \count_upto_4_1_reg[13]__1_n_0 ;
  wire \count_upto_4_1_reg[14]__1_n_0 ;
  wire \count_upto_4_1_reg[15]__1_n_0 ;
  wire \count_upto_4_1_reg[16]__1_n_0 ;
  wire \count_upto_4_1_reg[1]__1_n_0 ;
  wire \count_upto_4_1_reg[2]__1_n_0 ;
  wire \count_upto_4_1_reg[3]__1_n_0 ;
  wire \count_upto_4_1_reg[4]__1_n_0 ;
  wire \count_upto_4_1_reg[5]__1_n_0 ;
  wire \count_upto_4_1_reg[6]__1_n_0 ;
  wire \count_upto_4_1_reg[7]__1_n_0 ;
  wire \count_upto_4_1_reg[8]__1_n_0 ;
  wire \count_upto_4_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_4_reg;
  wire \count_upto_4_reg[0]__1_n_0 ;
  wire \count_upto_4_reg[10]__1_n_0 ;
  wire \count_upto_4_reg[11]__1_n_0 ;
  wire \count_upto_4_reg[12]__1_n_0 ;
  wire \count_upto_4_reg[13]__1_n_0 ;
  wire \count_upto_4_reg[14]__1_n_0 ;
  wire \count_upto_4_reg[15]__1_n_0 ;
  wire \count_upto_4_reg[16]__1_n_0 ;
  wire \count_upto_4_reg[1]__1_n_0 ;
  wire \count_upto_4_reg[2]__1_n_0 ;
  wire \count_upto_4_reg[3]__1_n_0 ;
  wire \count_upto_4_reg[4]__1_n_0 ;
  wire \count_upto_4_reg[5]__1_n_0 ;
  wire \count_upto_4_reg[6]__1_n_0 ;
  wire \count_upto_4_reg[7]__1_n_0 ;
  wire \count_upto_4_reg[8]__1_n_0 ;
  wire \count_upto_4_reg[9]__1_n_0 ;
  wire count_upto_50__0_n_100;
  wire count_upto_50__0_n_101;
  wire count_upto_50__0_n_102;
  wire count_upto_50__0_n_103;
  wire count_upto_50__0_n_104;
  wire count_upto_50__0_n_105;
  wire count_upto_50__0_n_106;
  wire count_upto_50__0_n_107;
  wire count_upto_50__0_n_108;
  wire count_upto_50__0_n_109;
  wire count_upto_50__0_n_110;
  wire count_upto_50__0_n_111;
  wire count_upto_50__0_n_112;
  wire count_upto_50__0_n_113;
  wire count_upto_50__0_n_114;
  wire count_upto_50__0_n_115;
  wire count_upto_50__0_n_116;
  wire count_upto_50__0_n_117;
  wire count_upto_50__0_n_118;
  wire count_upto_50__0_n_119;
  wire count_upto_50__0_n_120;
  wire count_upto_50__0_n_121;
  wire count_upto_50__0_n_122;
  wire count_upto_50__0_n_123;
  wire count_upto_50__0_n_124;
  wire count_upto_50__0_n_125;
  wire count_upto_50__0_n_126;
  wire count_upto_50__0_n_127;
  wire count_upto_50__0_n_128;
  wire count_upto_50__0_n_129;
  wire count_upto_50__0_n_130;
  wire count_upto_50__0_n_131;
  wire count_upto_50__0_n_132;
  wire count_upto_50__0_n_133;
  wire count_upto_50__0_n_134;
  wire count_upto_50__0_n_135;
  wire count_upto_50__0_n_136;
  wire count_upto_50__0_n_137;
  wire count_upto_50__0_n_138;
  wire count_upto_50__0_n_139;
  wire count_upto_50__0_n_140;
  wire count_upto_50__0_n_141;
  wire count_upto_50__0_n_142;
  wire count_upto_50__0_n_143;
  wire count_upto_50__0_n_144;
  wire count_upto_50__0_n_145;
  wire count_upto_50__0_n_146;
  wire count_upto_50__0_n_147;
  wire count_upto_50__0_n_148;
  wire count_upto_50__0_n_149;
  wire count_upto_50__0_n_150;
  wire count_upto_50__0_n_151;
  wire count_upto_50__0_n_152;
  wire count_upto_50__0_n_153;
  wire count_upto_50__0_n_58;
  wire count_upto_50__0_n_59;
  wire count_upto_50__0_n_60;
  wire count_upto_50__0_n_61;
  wire count_upto_50__0_n_62;
  wire count_upto_50__0_n_63;
  wire count_upto_50__0_n_64;
  wire count_upto_50__0_n_65;
  wire count_upto_50__0_n_66;
  wire count_upto_50__0_n_67;
  wire count_upto_50__0_n_68;
  wire count_upto_50__0_n_69;
  wire count_upto_50__0_n_70;
  wire count_upto_50__0_n_71;
  wire count_upto_50__0_n_72;
  wire count_upto_50__0_n_73;
  wire count_upto_50__0_n_74;
  wire count_upto_50__0_n_75;
  wire count_upto_50__0_n_76;
  wire count_upto_50__0_n_77;
  wire count_upto_50__0_n_78;
  wire count_upto_50__0_n_79;
  wire count_upto_50__0_n_80;
  wire count_upto_50__0_n_81;
  wire count_upto_50__0_n_82;
  wire count_upto_50__0_n_83;
  wire count_upto_50__0_n_84;
  wire count_upto_50__0_n_85;
  wire count_upto_50__0_n_86;
  wire count_upto_50__0_n_87;
  wire count_upto_50__0_n_88;
  wire count_upto_50__0_n_89;
  wire count_upto_50__0_n_90;
  wire count_upto_50__0_n_91;
  wire count_upto_50__0_n_92;
  wire count_upto_50__0_n_93;
  wire count_upto_50__0_n_94;
  wire count_upto_50__0_n_95;
  wire count_upto_50__0_n_96;
  wire count_upto_50__0_n_97;
  wire count_upto_50__0_n_98;
  wire count_upto_50__0_n_99;
  wire count_upto_50__1_n_100;
  wire count_upto_50__1_n_101;
  wire count_upto_50__1_n_102;
  wire count_upto_50__1_n_103;
  wire count_upto_50__1_n_104;
  wire count_upto_50__1_n_105;
  wire count_upto_50__1_n_58;
  wire count_upto_50__1_n_59;
  wire count_upto_50__1_n_60;
  wire count_upto_50__1_n_61;
  wire count_upto_50__1_n_62;
  wire count_upto_50__1_n_63;
  wire count_upto_50__1_n_64;
  wire count_upto_50__1_n_65;
  wire count_upto_50__1_n_66;
  wire count_upto_50__1_n_67;
  wire count_upto_50__1_n_68;
  wire count_upto_50__1_n_69;
  wire count_upto_50__1_n_70;
  wire count_upto_50__1_n_71;
  wire count_upto_50__1_n_72;
  wire count_upto_50__1_n_73;
  wire count_upto_50__1_n_74;
  wire count_upto_50__1_n_75;
  wire count_upto_50__1_n_76;
  wire count_upto_50__1_n_77;
  wire count_upto_50__1_n_78;
  wire count_upto_50__1_n_79;
  wire count_upto_50__1_n_80;
  wire count_upto_50__1_n_81;
  wire count_upto_50__1_n_82;
  wire count_upto_50__1_n_83;
  wire count_upto_50__1_n_84;
  wire count_upto_50__1_n_85;
  wire count_upto_50__1_n_86;
  wire count_upto_50__1_n_87;
  wire count_upto_50__1_n_88;
  wire count_upto_50__1_n_89;
  wire count_upto_50__1_n_90;
  wire count_upto_50__1_n_91;
  wire count_upto_50__1_n_92;
  wire count_upto_50__1_n_93;
  wire count_upto_50__1_n_94;
  wire count_upto_50__1_n_95;
  wire count_upto_50__1_n_96;
  wire count_upto_50__1_n_97;
  wire count_upto_50__1_n_98;
  wire count_upto_50__1_n_99;
  wire count_upto_50_n_100;
  wire count_upto_50_n_101;
  wire count_upto_50_n_102;
  wire count_upto_50_n_103;
  wire count_upto_50_n_104;
  wire count_upto_50_n_105;
  wire count_upto_50_n_106;
  wire count_upto_50_n_107;
  wire count_upto_50_n_108;
  wire count_upto_50_n_109;
  wire count_upto_50_n_110;
  wire count_upto_50_n_111;
  wire count_upto_50_n_112;
  wire count_upto_50_n_113;
  wire count_upto_50_n_114;
  wire count_upto_50_n_115;
  wire count_upto_50_n_116;
  wire count_upto_50_n_117;
  wire count_upto_50_n_118;
  wire count_upto_50_n_119;
  wire count_upto_50_n_120;
  wire count_upto_50_n_121;
  wire count_upto_50_n_122;
  wire count_upto_50_n_123;
  wire count_upto_50_n_124;
  wire count_upto_50_n_125;
  wire count_upto_50_n_126;
  wire count_upto_50_n_127;
  wire count_upto_50_n_128;
  wire count_upto_50_n_129;
  wire count_upto_50_n_130;
  wire count_upto_50_n_131;
  wire count_upto_50_n_132;
  wire count_upto_50_n_133;
  wire count_upto_50_n_134;
  wire count_upto_50_n_135;
  wire count_upto_50_n_136;
  wire count_upto_50_n_137;
  wire count_upto_50_n_138;
  wire count_upto_50_n_139;
  wire count_upto_50_n_140;
  wire count_upto_50_n_141;
  wire count_upto_50_n_142;
  wire count_upto_50_n_143;
  wire count_upto_50_n_144;
  wire count_upto_50_n_145;
  wire count_upto_50_n_146;
  wire count_upto_50_n_147;
  wire count_upto_50_n_148;
  wire count_upto_50_n_149;
  wire count_upto_50_n_150;
  wire count_upto_50_n_151;
  wire count_upto_50_n_152;
  wire count_upto_50_n_153;
  wire count_upto_50_n_58;
  wire count_upto_50_n_59;
  wire count_upto_50_n_60;
  wire count_upto_50_n_61;
  wire count_upto_50_n_62;
  wire count_upto_50_n_63;
  wire count_upto_50_n_64;
  wire count_upto_50_n_65;
  wire count_upto_50_n_66;
  wire count_upto_50_n_67;
  wire count_upto_50_n_68;
  wire count_upto_50_n_69;
  wire count_upto_50_n_70;
  wire count_upto_50_n_71;
  wire count_upto_50_n_72;
  wire count_upto_50_n_73;
  wire count_upto_50_n_74;
  wire count_upto_50_n_75;
  wire count_upto_50_n_76;
  wire count_upto_50_n_77;
  wire count_upto_50_n_78;
  wire count_upto_50_n_79;
  wire count_upto_50_n_80;
  wire count_upto_50_n_81;
  wire count_upto_50_n_82;
  wire count_upto_50_n_83;
  wire count_upto_50_n_84;
  wire count_upto_50_n_85;
  wire count_upto_50_n_86;
  wire count_upto_50_n_87;
  wire count_upto_50_n_88;
  wire count_upto_50_n_89;
  wire count_upto_50_n_90;
  wire count_upto_50_n_91;
  wire count_upto_50_n_92;
  wire count_upto_50_n_93;
  wire count_upto_50_n_94;
  wire count_upto_50_n_95;
  wire count_upto_50_n_96;
  wire count_upto_50_n_97;
  wire count_upto_50_n_98;
  wire count_upto_50_n_99;
  wire count_upto_5_10__0_n_100;
  wire count_upto_5_10__0_n_101;
  wire count_upto_5_10__0_n_102;
  wire count_upto_5_10__0_n_103;
  wire count_upto_5_10__0_n_104;
  wire count_upto_5_10__0_n_105;
  wire count_upto_5_10__0_n_106;
  wire count_upto_5_10__0_n_107;
  wire count_upto_5_10__0_n_108;
  wire count_upto_5_10__0_n_109;
  wire count_upto_5_10__0_n_110;
  wire count_upto_5_10__0_n_111;
  wire count_upto_5_10__0_n_112;
  wire count_upto_5_10__0_n_113;
  wire count_upto_5_10__0_n_114;
  wire count_upto_5_10__0_n_115;
  wire count_upto_5_10__0_n_116;
  wire count_upto_5_10__0_n_117;
  wire count_upto_5_10__0_n_118;
  wire count_upto_5_10__0_n_119;
  wire count_upto_5_10__0_n_120;
  wire count_upto_5_10__0_n_121;
  wire count_upto_5_10__0_n_122;
  wire count_upto_5_10__0_n_123;
  wire count_upto_5_10__0_n_124;
  wire count_upto_5_10__0_n_125;
  wire count_upto_5_10__0_n_126;
  wire count_upto_5_10__0_n_127;
  wire count_upto_5_10__0_n_128;
  wire count_upto_5_10__0_n_129;
  wire count_upto_5_10__0_n_130;
  wire count_upto_5_10__0_n_131;
  wire count_upto_5_10__0_n_132;
  wire count_upto_5_10__0_n_133;
  wire count_upto_5_10__0_n_134;
  wire count_upto_5_10__0_n_135;
  wire count_upto_5_10__0_n_136;
  wire count_upto_5_10__0_n_137;
  wire count_upto_5_10__0_n_138;
  wire count_upto_5_10__0_n_139;
  wire count_upto_5_10__0_n_140;
  wire count_upto_5_10__0_n_141;
  wire count_upto_5_10__0_n_142;
  wire count_upto_5_10__0_n_143;
  wire count_upto_5_10__0_n_144;
  wire count_upto_5_10__0_n_145;
  wire count_upto_5_10__0_n_146;
  wire count_upto_5_10__0_n_147;
  wire count_upto_5_10__0_n_148;
  wire count_upto_5_10__0_n_149;
  wire count_upto_5_10__0_n_150;
  wire count_upto_5_10__0_n_151;
  wire count_upto_5_10__0_n_152;
  wire count_upto_5_10__0_n_153;
  wire count_upto_5_10__0_n_58;
  wire count_upto_5_10__0_n_59;
  wire count_upto_5_10__0_n_60;
  wire count_upto_5_10__0_n_61;
  wire count_upto_5_10__0_n_62;
  wire count_upto_5_10__0_n_63;
  wire count_upto_5_10__0_n_64;
  wire count_upto_5_10__0_n_65;
  wire count_upto_5_10__0_n_66;
  wire count_upto_5_10__0_n_67;
  wire count_upto_5_10__0_n_68;
  wire count_upto_5_10__0_n_69;
  wire count_upto_5_10__0_n_70;
  wire count_upto_5_10__0_n_71;
  wire count_upto_5_10__0_n_72;
  wire count_upto_5_10__0_n_73;
  wire count_upto_5_10__0_n_74;
  wire count_upto_5_10__0_n_75;
  wire count_upto_5_10__0_n_76;
  wire count_upto_5_10__0_n_77;
  wire count_upto_5_10__0_n_78;
  wire count_upto_5_10__0_n_79;
  wire count_upto_5_10__0_n_80;
  wire count_upto_5_10__0_n_81;
  wire count_upto_5_10__0_n_82;
  wire count_upto_5_10__0_n_83;
  wire count_upto_5_10__0_n_84;
  wire count_upto_5_10__0_n_85;
  wire count_upto_5_10__0_n_86;
  wire count_upto_5_10__0_n_87;
  wire count_upto_5_10__0_n_88;
  wire count_upto_5_10__0_n_89;
  wire count_upto_5_10__0_n_90;
  wire count_upto_5_10__0_n_91;
  wire count_upto_5_10__0_n_92;
  wire count_upto_5_10__0_n_93;
  wire count_upto_5_10__0_n_94;
  wire count_upto_5_10__0_n_95;
  wire count_upto_5_10__0_n_96;
  wire count_upto_5_10__0_n_97;
  wire count_upto_5_10__0_n_98;
  wire count_upto_5_10__0_n_99;
  wire count_upto_5_10__1_n_100;
  wire count_upto_5_10__1_n_101;
  wire count_upto_5_10__1_n_102;
  wire count_upto_5_10__1_n_103;
  wire count_upto_5_10__1_n_104;
  wire count_upto_5_10__1_n_105;
  wire count_upto_5_10__1_n_58;
  wire count_upto_5_10__1_n_59;
  wire count_upto_5_10__1_n_60;
  wire count_upto_5_10__1_n_61;
  wire count_upto_5_10__1_n_62;
  wire count_upto_5_10__1_n_63;
  wire count_upto_5_10__1_n_64;
  wire count_upto_5_10__1_n_65;
  wire count_upto_5_10__1_n_66;
  wire count_upto_5_10__1_n_67;
  wire count_upto_5_10__1_n_68;
  wire count_upto_5_10__1_n_69;
  wire count_upto_5_10__1_n_70;
  wire count_upto_5_10__1_n_71;
  wire count_upto_5_10__1_n_72;
  wire count_upto_5_10__1_n_73;
  wire count_upto_5_10__1_n_74;
  wire count_upto_5_10__1_n_75;
  wire count_upto_5_10__1_n_76;
  wire count_upto_5_10__1_n_77;
  wire count_upto_5_10__1_n_78;
  wire count_upto_5_10__1_n_79;
  wire count_upto_5_10__1_n_80;
  wire count_upto_5_10__1_n_81;
  wire count_upto_5_10__1_n_82;
  wire count_upto_5_10__1_n_83;
  wire count_upto_5_10__1_n_84;
  wire count_upto_5_10__1_n_85;
  wire count_upto_5_10__1_n_86;
  wire count_upto_5_10__1_n_87;
  wire count_upto_5_10__1_n_88;
  wire count_upto_5_10__1_n_89;
  wire count_upto_5_10__1_n_90;
  wire count_upto_5_10__1_n_91;
  wire count_upto_5_10__1_n_92;
  wire count_upto_5_10__1_n_93;
  wire count_upto_5_10__1_n_94;
  wire count_upto_5_10__1_n_95;
  wire count_upto_5_10__1_n_96;
  wire count_upto_5_10__1_n_97;
  wire count_upto_5_10__1_n_98;
  wire count_upto_5_10__1_n_99;
  wire count_upto_5_10_n_100;
  wire count_upto_5_10_n_101;
  wire count_upto_5_10_n_102;
  wire count_upto_5_10_n_103;
  wire count_upto_5_10_n_104;
  wire count_upto_5_10_n_105;
  wire count_upto_5_10_n_106;
  wire count_upto_5_10_n_107;
  wire count_upto_5_10_n_108;
  wire count_upto_5_10_n_109;
  wire count_upto_5_10_n_110;
  wire count_upto_5_10_n_111;
  wire count_upto_5_10_n_112;
  wire count_upto_5_10_n_113;
  wire count_upto_5_10_n_114;
  wire count_upto_5_10_n_115;
  wire count_upto_5_10_n_116;
  wire count_upto_5_10_n_117;
  wire count_upto_5_10_n_118;
  wire count_upto_5_10_n_119;
  wire count_upto_5_10_n_120;
  wire count_upto_5_10_n_121;
  wire count_upto_5_10_n_122;
  wire count_upto_5_10_n_123;
  wire count_upto_5_10_n_124;
  wire count_upto_5_10_n_125;
  wire count_upto_5_10_n_126;
  wire count_upto_5_10_n_127;
  wire count_upto_5_10_n_128;
  wire count_upto_5_10_n_129;
  wire count_upto_5_10_n_130;
  wire count_upto_5_10_n_131;
  wire count_upto_5_10_n_132;
  wire count_upto_5_10_n_133;
  wire count_upto_5_10_n_134;
  wire count_upto_5_10_n_135;
  wire count_upto_5_10_n_136;
  wire count_upto_5_10_n_137;
  wire count_upto_5_10_n_138;
  wire count_upto_5_10_n_139;
  wire count_upto_5_10_n_140;
  wire count_upto_5_10_n_141;
  wire count_upto_5_10_n_142;
  wire count_upto_5_10_n_143;
  wire count_upto_5_10_n_144;
  wire count_upto_5_10_n_145;
  wire count_upto_5_10_n_146;
  wire count_upto_5_10_n_147;
  wire count_upto_5_10_n_148;
  wire count_upto_5_10_n_149;
  wire count_upto_5_10_n_150;
  wire count_upto_5_10_n_151;
  wire count_upto_5_10_n_152;
  wire count_upto_5_10_n_153;
  wire count_upto_5_10_n_58;
  wire count_upto_5_10_n_59;
  wire count_upto_5_10_n_60;
  wire count_upto_5_10_n_61;
  wire count_upto_5_10_n_62;
  wire count_upto_5_10_n_63;
  wire count_upto_5_10_n_64;
  wire count_upto_5_10_n_65;
  wire count_upto_5_10_n_66;
  wire count_upto_5_10_n_67;
  wire count_upto_5_10_n_68;
  wire count_upto_5_10_n_69;
  wire count_upto_5_10_n_70;
  wire count_upto_5_10_n_71;
  wire count_upto_5_10_n_72;
  wire count_upto_5_10_n_73;
  wire count_upto_5_10_n_74;
  wire count_upto_5_10_n_75;
  wire count_upto_5_10_n_76;
  wire count_upto_5_10_n_77;
  wire count_upto_5_10_n_78;
  wire count_upto_5_10_n_79;
  wire count_upto_5_10_n_80;
  wire count_upto_5_10_n_81;
  wire count_upto_5_10_n_82;
  wire count_upto_5_10_n_83;
  wire count_upto_5_10_n_84;
  wire count_upto_5_10_n_85;
  wire count_upto_5_10_n_86;
  wire count_upto_5_10_n_87;
  wire count_upto_5_10_n_88;
  wire count_upto_5_10_n_89;
  wire count_upto_5_10_n_90;
  wire count_upto_5_10_n_91;
  wire count_upto_5_10_n_92;
  wire count_upto_5_10_n_93;
  wire count_upto_5_10_n_94;
  wire count_upto_5_10_n_95;
  wire count_upto_5_10_n_96;
  wire count_upto_5_10_n_97;
  wire count_upto_5_10_n_98;
  wire count_upto_5_10_n_99;
  wire [31:16]count_upto_5_1_reg;
  wire \count_upto_5_1_reg[0]__1_n_0 ;
  wire \count_upto_5_1_reg[10]__1_n_0 ;
  wire \count_upto_5_1_reg[11]__1_n_0 ;
  wire \count_upto_5_1_reg[12]__1_n_0 ;
  wire \count_upto_5_1_reg[13]__1_n_0 ;
  wire \count_upto_5_1_reg[14]__1_n_0 ;
  wire \count_upto_5_1_reg[15]__1_n_0 ;
  wire \count_upto_5_1_reg[16]__1_n_0 ;
  wire \count_upto_5_1_reg[1]__1_n_0 ;
  wire \count_upto_5_1_reg[2]__1_n_0 ;
  wire \count_upto_5_1_reg[3]__1_n_0 ;
  wire \count_upto_5_1_reg[4]__1_n_0 ;
  wire \count_upto_5_1_reg[5]__1_n_0 ;
  wire \count_upto_5_1_reg[6]__1_n_0 ;
  wire \count_upto_5_1_reg[7]__1_n_0 ;
  wire \count_upto_5_1_reg[8]__1_n_0 ;
  wire \count_upto_5_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_5_reg;
  wire \count_upto_5_reg[0]__1_n_0 ;
  wire \count_upto_5_reg[10]__1_n_0 ;
  wire \count_upto_5_reg[11]__1_n_0 ;
  wire \count_upto_5_reg[12]__1_n_0 ;
  wire \count_upto_5_reg[13]__1_n_0 ;
  wire \count_upto_5_reg[14]__1_n_0 ;
  wire \count_upto_5_reg[15]__1_n_0 ;
  wire \count_upto_5_reg[16]__1_n_0 ;
  wire \count_upto_5_reg[1]__1_n_0 ;
  wire \count_upto_5_reg[2]__1_n_0 ;
  wire \count_upto_5_reg[3]__1_n_0 ;
  wire \count_upto_5_reg[4]__1_n_0 ;
  wire \count_upto_5_reg[5]__1_n_0 ;
  wire \count_upto_5_reg[6]__1_n_0 ;
  wire \count_upto_5_reg[7]__1_n_0 ;
  wire \count_upto_5_reg[8]__1_n_0 ;
  wire \count_upto_5_reg[9]__1_n_0 ;
  wire count_upto_60__0_n_100;
  wire count_upto_60__0_n_101;
  wire count_upto_60__0_n_102;
  wire count_upto_60__0_n_103;
  wire count_upto_60__0_n_104;
  wire count_upto_60__0_n_105;
  wire count_upto_60__0_n_106;
  wire count_upto_60__0_n_107;
  wire count_upto_60__0_n_108;
  wire count_upto_60__0_n_109;
  wire count_upto_60__0_n_110;
  wire count_upto_60__0_n_111;
  wire count_upto_60__0_n_112;
  wire count_upto_60__0_n_113;
  wire count_upto_60__0_n_114;
  wire count_upto_60__0_n_115;
  wire count_upto_60__0_n_116;
  wire count_upto_60__0_n_117;
  wire count_upto_60__0_n_118;
  wire count_upto_60__0_n_119;
  wire count_upto_60__0_n_120;
  wire count_upto_60__0_n_121;
  wire count_upto_60__0_n_122;
  wire count_upto_60__0_n_123;
  wire count_upto_60__0_n_124;
  wire count_upto_60__0_n_125;
  wire count_upto_60__0_n_126;
  wire count_upto_60__0_n_127;
  wire count_upto_60__0_n_128;
  wire count_upto_60__0_n_129;
  wire count_upto_60__0_n_130;
  wire count_upto_60__0_n_131;
  wire count_upto_60__0_n_132;
  wire count_upto_60__0_n_133;
  wire count_upto_60__0_n_134;
  wire count_upto_60__0_n_135;
  wire count_upto_60__0_n_136;
  wire count_upto_60__0_n_137;
  wire count_upto_60__0_n_138;
  wire count_upto_60__0_n_139;
  wire count_upto_60__0_n_140;
  wire count_upto_60__0_n_141;
  wire count_upto_60__0_n_142;
  wire count_upto_60__0_n_143;
  wire count_upto_60__0_n_144;
  wire count_upto_60__0_n_145;
  wire count_upto_60__0_n_146;
  wire count_upto_60__0_n_147;
  wire count_upto_60__0_n_148;
  wire count_upto_60__0_n_149;
  wire count_upto_60__0_n_150;
  wire count_upto_60__0_n_151;
  wire count_upto_60__0_n_152;
  wire count_upto_60__0_n_153;
  wire count_upto_60__0_n_58;
  wire count_upto_60__0_n_59;
  wire count_upto_60__0_n_60;
  wire count_upto_60__0_n_61;
  wire count_upto_60__0_n_62;
  wire count_upto_60__0_n_63;
  wire count_upto_60__0_n_64;
  wire count_upto_60__0_n_65;
  wire count_upto_60__0_n_66;
  wire count_upto_60__0_n_67;
  wire count_upto_60__0_n_68;
  wire count_upto_60__0_n_69;
  wire count_upto_60__0_n_70;
  wire count_upto_60__0_n_71;
  wire count_upto_60__0_n_72;
  wire count_upto_60__0_n_73;
  wire count_upto_60__0_n_74;
  wire count_upto_60__0_n_75;
  wire count_upto_60__0_n_76;
  wire count_upto_60__0_n_77;
  wire count_upto_60__0_n_78;
  wire count_upto_60__0_n_79;
  wire count_upto_60__0_n_80;
  wire count_upto_60__0_n_81;
  wire count_upto_60__0_n_82;
  wire count_upto_60__0_n_83;
  wire count_upto_60__0_n_84;
  wire count_upto_60__0_n_85;
  wire count_upto_60__0_n_86;
  wire count_upto_60__0_n_87;
  wire count_upto_60__0_n_88;
  wire count_upto_60__0_n_89;
  wire count_upto_60__0_n_90;
  wire count_upto_60__0_n_91;
  wire count_upto_60__0_n_92;
  wire count_upto_60__0_n_93;
  wire count_upto_60__0_n_94;
  wire count_upto_60__0_n_95;
  wire count_upto_60__0_n_96;
  wire count_upto_60__0_n_97;
  wire count_upto_60__0_n_98;
  wire count_upto_60__0_n_99;
  wire count_upto_60__1_n_100;
  wire count_upto_60__1_n_101;
  wire count_upto_60__1_n_102;
  wire count_upto_60__1_n_103;
  wire count_upto_60__1_n_104;
  wire count_upto_60__1_n_105;
  wire count_upto_60__1_n_58;
  wire count_upto_60__1_n_59;
  wire count_upto_60__1_n_60;
  wire count_upto_60__1_n_61;
  wire count_upto_60__1_n_62;
  wire count_upto_60__1_n_63;
  wire count_upto_60__1_n_64;
  wire count_upto_60__1_n_65;
  wire count_upto_60__1_n_66;
  wire count_upto_60__1_n_67;
  wire count_upto_60__1_n_68;
  wire count_upto_60__1_n_69;
  wire count_upto_60__1_n_70;
  wire count_upto_60__1_n_71;
  wire count_upto_60__1_n_72;
  wire count_upto_60__1_n_73;
  wire count_upto_60__1_n_74;
  wire count_upto_60__1_n_75;
  wire count_upto_60__1_n_76;
  wire count_upto_60__1_n_77;
  wire count_upto_60__1_n_78;
  wire count_upto_60__1_n_79;
  wire count_upto_60__1_n_80;
  wire count_upto_60__1_n_81;
  wire count_upto_60__1_n_82;
  wire count_upto_60__1_n_83;
  wire count_upto_60__1_n_84;
  wire count_upto_60__1_n_85;
  wire count_upto_60__1_n_86;
  wire count_upto_60__1_n_87;
  wire count_upto_60__1_n_88;
  wire count_upto_60__1_n_89;
  wire count_upto_60__1_n_90;
  wire count_upto_60__1_n_91;
  wire count_upto_60__1_n_92;
  wire count_upto_60__1_n_93;
  wire count_upto_60__1_n_94;
  wire count_upto_60__1_n_95;
  wire count_upto_60__1_n_96;
  wire count_upto_60__1_n_97;
  wire count_upto_60__1_n_98;
  wire count_upto_60__1_n_99;
  wire count_upto_60_n_100;
  wire count_upto_60_n_101;
  wire count_upto_60_n_102;
  wire count_upto_60_n_103;
  wire count_upto_60_n_104;
  wire count_upto_60_n_105;
  wire count_upto_60_n_106;
  wire count_upto_60_n_107;
  wire count_upto_60_n_108;
  wire count_upto_60_n_109;
  wire count_upto_60_n_110;
  wire count_upto_60_n_111;
  wire count_upto_60_n_112;
  wire count_upto_60_n_113;
  wire count_upto_60_n_114;
  wire count_upto_60_n_115;
  wire count_upto_60_n_116;
  wire count_upto_60_n_117;
  wire count_upto_60_n_118;
  wire count_upto_60_n_119;
  wire count_upto_60_n_120;
  wire count_upto_60_n_121;
  wire count_upto_60_n_122;
  wire count_upto_60_n_123;
  wire count_upto_60_n_124;
  wire count_upto_60_n_125;
  wire count_upto_60_n_126;
  wire count_upto_60_n_127;
  wire count_upto_60_n_128;
  wire count_upto_60_n_129;
  wire count_upto_60_n_130;
  wire count_upto_60_n_131;
  wire count_upto_60_n_132;
  wire count_upto_60_n_133;
  wire count_upto_60_n_134;
  wire count_upto_60_n_135;
  wire count_upto_60_n_136;
  wire count_upto_60_n_137;
  wire count_upto_60_n_138;
  wire count_upto_60_n_139;
  wire count_upto_60_n_140;
  wire count_upto_60_n_141;
  wire count_upto_60_n_142;
  wire count_upto_60_n_143;
  wire count_upto_60_n_144;
  wire count_upto_60_n_145;
  wire count_upto_60_n_146;
  wire count_upto_60_n_147;
  wire count_upto_60_n_148;
  wire count_upto_60_n_149;
  wire count_upto_60_n_150;
  wire count_upto_60_n_151;
  wire count_upto_60_n_152;
  wire count_upto_60_n_153;
  wire count_upto_60_n_58;
  wire count_upto_60_n_59;
  wire count_upto_60_n_60;
  wire count_upto_60_n_61;
  wire count_upto_60_n_62;
  wire count_upto_60_n_63;
  wire count_upto_60_n_64;
  wire count_upto_60_n_65;
  wire count_upto_60_n_66;
  wire count_upto_60_n_67;
  wire count_upto_60_n_68;
  wire count_upto_60_n_69;
  wire count_upto_60_n_70;
  wire count_upto_60_n_71;
  wire count_upto_60_n_72;
  wire count_upto_60_n_73;
  wire count_upto_60_n_74;
  wire count_upto_60_n_75;
  wire count_upto_60_n_76;
  wire count_upto_60_n_77;
  wire count_upto_60_n_78;
  wire count_upto_60_n_79;
  wire count_upto_60_n_80;
  wire count_upto_60_n_81;
  wire count_upto_60_n_82;
  wire count_upto_60_n_83;
  wire count_upto_60_n_84;
  wire count_upto_60_n_85;
  wire count_upto_60_n_86;
  wire count_upto_60_n_87;
  wire count_upto_60_n_88;
  wire count_upto_60_n_89;
  wire count_upto_60_n_90;
  wire count_upto_60_n_91;
  wire count_upto_60_n_92;
  wire count_upto_60_n_93;
  wire count_upto_60_n_94;
  wire count_upto_60_n_95;
  wire count_upto_60_n_96;
  wire count_upto_60_n_97;
  wire count_upto_60_n_98;
  wire count_upto_60_n_99;
  wire count_upto_6_10__0_n_100;
  wire count_upto_6_10__0_n_101;
  wire count_upto_6_10__0_n_102;
  wire count_upto_6_10__0_n_103;
  wire count_upto_6_10__0_n_104;
  wire count_upto_6_10__0_n_105;
  wire count_upto_6_10__0_n_106;
  wire count_upto_6_10__0_n_107;
  wire count_upto_6_10__0_n_108;
  wire count_upto_6_10__0_n_109;
  wire count_upto_6_10__0_n_110;
  wire count_upto_6_10__0_n_111;
  wire count_upto_6_10__0_n_112;
  wire count_upto_6_10__0_n_113;
  wire count_upto_6_10__0_n_114;
  wire count_upto_6_10__0_n_115;
  wire count_upto_6_10__0_n_116;
  wire count_upto_6_10__0_n_117;
  wire count_upto_6_10__0_n_118;
  wire count_upto_6_10__0_n_119;
  wire count_upto_6_10__0_n_120;
  wire count_upto_6_10__0_n_121;
  wire count_upto_6_10__0_n_122;
  wire count_upto_6_10__0_n_123;
  wire count_upto_6_10__0_n_124;
  wire count_upto_6_10__0_n_125;
  wire count_upto_6_10__0_n_126;
  wire count_upto_6_10__0_n_127;
  wire count_upto_6_10__0_n_128;
  wire count_upto_6_10__0_n_129;
  wire count_upto_6_10__0_n_130;
  wire count_upto_6_10__0_n_131;
  wire count_upto_6_10__0_n_132;
  wire count_upto_6_10__0_n_133;
  wire count_upto_6_10__0_n_134;
  wire count_upto_6_10__0_n_135;
  wire count_upto_6_10__0_n_136;
  wire count_upto_6_10__0_n_137;
  wire count_upto_6_10__0_n_138;
  wire count_upto_6_10__0_n_139;
  wire count_upto_6_10__0_n_140;
  wire count_upto_6_10__0_n_141;
  wire count_upto_6_10__0_n_142;
  wire count_upto_6_10__0_n_143;
  wire count_upto_6_10__0_n_144;
  wire count_upto_6_10__0_n_145;
  wire count_upto_6_10__0_n_146;
  wire count_upto_6_10__0_n_147;
  wire count_upto_6_10__0_n_148;
  wire count_upto_6_10__0_n_149;
  wire count_upto_6_10__0_n_150;
  wire count_upto_6_10__0_n_151;
  wire count_upto_6_10__0_n_152;
  wire count_upto_6_10__0_n_153;
  wire count_upto_6_10__0_n_58;
  wire count_upto_6_10__0_n_59;
  wire count_upto_6_10__0_n_60;
  wire count_upto_6_10__0_n_61;
  wire count_upto_6_10__0_n_62;
  wire count_upto_6_10__0_n_63;
  wire count_upto_6_10__0_n_64;
  wire count_upto_6_10__0_n_65;
  wire count_upto_6_10__0_n_66;
  wire count_upto_6_10__0_n_67;
  wire count_upto_6_10__0_n_68;
  wire count_upto_6_10__0_n_69;
  wire count_upto_6_10__0_n_70;
  wire count_upto_6_10__0_n_71;
  wire count_upto_6_10__0_n_72;
  wire count_upto_6_10__0_n_73;
  wire count_upto_6_10__0_n_74;
  wire count_upto_6_10__0_n_75;
  wire count_upto_6_10__0_n_76;
  wire count_upto_6_10__0_n_77;
  wire count_upto_6_10__0_n_78;
  wire count_upto_6_10__0_n_79;
  wire count_upto_6_10__0_n_80;
  wire count_upto_6_10__0_n_81;
  wire count_upto_6_10__0_n_82;
  wire count_upto_6_10__0_n_83;
  wire count_upto_6_10__0_n_84;
  wire count_upto_6_10__0_n_85;
  wire count_upto_6_10__0_n_86;
  wire count_upto_6_10__0_n_87;
  wire count_upto_6_10__0_n_88;
  wire count_upto_6_10__0_n_89;
  wire count_upto_6_10__0_n_90;
  wire count_upto_6_10__0_n_91;
  wire count_upto_6_10__0_n_92;
  wire count_upto_6_10__0_n_93;
  wire count_upto_6_10__0_n_94;
  wire count_upto_6_10__0_n_95;
  wire count_upto_6_10__0_n_96;
  wire count_upto_6_10__0_n_97;
  wire count_upto_6_10__0_n_98;
  wire count_upto_6_10__0_n_99;
  wire count_upto_6_10__1_n_100;
  wire count_upto_6_10__1_n_101;
  wire count_upto_6_10__1_n_102;
  wire count_upto_6_10__1_n_103;
  wire count_upto_6_10__1_n_104;
  wire count_upto_6_10__1_n_105;
  wire count_upto_6_10__1_n_58;
  wire count_upto_6_10__1_n_59;
  wire count_upto_6_10__1_n_60;
  wire count_upto_6_10__1_n_61;
  wire count_upto_6_10__1_n_62;
  wire count_upto_6_10__1_n_63;
  wire count_upto_6_10__1_n_64;
  wire count_upto_6_10__1_n_65;
  wire count_upto_6_10__1_n_66;
  wire count_upto_6_10__1_n_67;
  wire count_upto_6_10__1_n_68;
  wire count_upto_6_10__1_n_69;
  wire count_upto_6_10__1_n_70;
  wire count_upto_6_10__1_n_71;
  wire count_upto_6_10__1_n_72;
  wire count_upto_6_10__1_n_73;
  wire count_upto_6_10__1_n_74;
  wire count_upto_6_10__1_n_75;
  wire count_upto_6_10__1_n_76;
  wire count_upto_6_10__1_n_77;
  wire count_upto_6_10__1_n_78;
  wire count_upto_6_10__1_n_79;
  wire count_upto_6_10__1_n_80;
  wire count_upto_6_10__1_n_81;
  wire count_upto_6_10__1_n_82;
  wire count_upto_6_10__1_n_83;
  wire count_upto_6_10__1_n_84;
  wire count_upto_6_10__1_n_85;
  wire count_upto_6_10__1_n_86;
  wire count_upto_6_10__1_n_87;
  wire count_upto_6_10__1_n_88;
  wire count_upto_6_10__1_n_89;
  wire count_upto_6_10__1_n_90;
  wire count_upto_6_10__1_n_91;
  wire count_upto_6_10__1_n_92;
  wire count_upto_6_10__1_n_93;
  wire count_upto_6_10__1_n_94;
  wire count_upto_6_10__1_n_95;
  wire count_upto_6_10__1_n_96;
  wire count_upto_6_10__1_n_97;
  wire count_upto_6_10__1_n_98;
  wire count_upto_6_10__1_n_99;
  wire count_upto_6_10_n_100;
  wire count_upto_6_10_n_101;
  wire count_upto_6_10_n_102;
  wire count_upto_6_10_n_103;
  wire count_upto_6_10_n_104;
  wire count_upto_6_10_n_105;
  wire count_upto_6_10_n_106;
  wire count_upto_6_10_n_107;
  wire count_upto_6_10_n_108;
  wire count_upto_6_10_n_109;
  wire count_upto_6_10_n_110;
  wire count_upto_6_10_n_111;
  wire count_upto_6_10_n_112;
  wire count_upto_6_10_n_113;
  wire count_upto_6_10_n_114;
  wire count_upto_6_10_n_115;
  wire count_upto_6_10_n_116;
  wire count_upto_6_10_n_117;
  wire count_upto_6_10_n_118;
  wire count_upto_6_10_n_119;
  wire count_upto_6_10_n_120;
  wire count_upto_6_10_n_121;
  wire count_upto_6_10_n_122;
  wire count_upto_6_10_n_123;
  wire count_upto_6_10_n_124;
  wire count_upto_6_10_n_125;
  wire count_upto_6_10_n_126;
  wire count_upto_6_10_n_127;
  wire count_upto_6_10_n_128;
  wire count_upto_6_10_n_129;
  wire count_upto_6_10_n_130;
  wire count_upto_6_10_n_131;
  wire count_upto_6_10_n_132;
  wire count_upto_6_10_n_133;
  wire count_upto_6_10_n_134;
  wire count_upto_6_10_n_135;
  wire count_upto_6_10_n_136;
  wire count_upto_6_10_n_137;
  wire count_upto_6_10_n_138;
  wire count_upto_6_10_n_139;
  wire count_upto_6_10_n_140;
  wire count_upto_6_10_n_141;
  wire count_upto_6_10_n_142;
  wire count_upto_6_10_n_143;
  wire count_upto_6_10_n_144;
  wire count_upto_6_10_n_145;
  wire count_upto_6_10_n_146;
  wire count_upto_6_10_n_147;
  wire count_upto_6_10_n_148;
  wire count_upto_6_10_n_149;
  wire count_upto_6_10_n_150;
  wire count_upto_6_10_n_151;
  wire count_upto_6_10_n_152;
  wire count_upto_6_10_n_153;
  wire count_upto_6_10_n_58;
  wire count_upto_6_10_n_59;
  wire count_upto_6_10_n_60;
  wire count_upto_6_10_n_61;
  wire count_upto_6_10_n_62;
  wire count_upto_6_10_n_63;
  wire count_upto_6_10_n_64;
  wire count_upto_6_10_n_65;
  wire count_upto_6_10_n_66;
  wire count_upto_6_10_n_67;
  wire count_upto_6_10_n_68;
  wire count_upto_6_10_n_69;
  wire count_upto_6_10_n_70;
  wire count_upto_6_10_n_71;
  wire count_upto_6_10_n_72;
  wire count_upto_6_10_n_73;
  wire count_upto_6_10_n_74;
  wire count_upto_6_10_n_75;
  wire count_upto_6_10_n_76;
  wire count_upto_6_10_n_77;
  wire count_upto_6_10_n_78;
  wire count_upto_6_10_n_79;
  wire count_upto_6_10_n_80;
  wire count_upto_6_10_n_81;
  wire count_upto_6_10_n_82;
  wire count_upto_6_10_n_83;
  wire count_upto_6_10_n_84;
  wire count_upto_6_10_n_85;
  wire count_upto_6_10_n_86;
  wire count_upto_6_10_n_87;
  wire count_upto_6_10_n_88;
  wire count_upto_6_10_n_89;
  wire count_upto_6_10_n_90;
  wire count_upto_6_10_n_91;
  wire count_upto_6_10_n_92;
  wire count_upto_6_10_n_93;
  wire count_upto_6_10_n_94;
  wire count_upto_6_10_n_95;
  wire count_upto_6_10_n_96;
  wire count_upto_6_10_n_97;
  wire count_upto_6_10_n_98;
  wire count_upto_6_10_n_99;
  wire [31:16]count_upto_6_1_reg;
  wire \count_upto_6_1_reg[0]__1_n_0 ;
  wire \count_upto_6_1_reg[10]__1_n_0 ;
  wire \count_upto_6_1_reg[11]__1_n_0 ;
  wire \count_upto_6_1_reg[12]__1_n_0 ;
  wire \count_upto_6_1_reg[13]__1_n_0 ;
  wire \count_upto_6_1_reg[14]__1_n_0 ;
  wire \count_upto_6_1_reg[15]__1_n_0 ;
  wire \count_upto_6_1_reg[16]__1_n_0 ;
  wire \count_upto_6_1_reg[1]__1_n_0 ;
  wire \count_upto_6_1_reg[2]__1_n_0 ;
  wire \count_upto_6_1_reg[3]__1_n_0 ;
  wire \count_upto_6_1_reg[4]__1_n_0 ;
  wire \count_upto_6_1_reg[5]__1_n_0 ;
  wire \count_upto_6_1_reg[6]__1_n_0 ;
  wire \count_upto_6_1_reg[7]__1_n_0 ;
  wire \count_upto_6_1_reg[8]__1_n_0 ;
  wire \count_upto_6_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_6_reg;
  wire \count_upto_6_reg[0]__1_n_0 ;
  wire \count_upto_6_reg[10]__1_n_0 ;
  wire \count_upto_6_reg[11]__1_n_0 ;
  wire \count_upto_6_reg[12]__1_n_0 ;
  wire \count_upto_6_reg[13]__1_n_0 ;
  wire \count_upto_6_reg[14]__1_n_0 ;
  wire \count_upto_6_reg[15]__1_n_0 ;
  wire \count_upto_6_reg[16]__1_n_0 ;
  wire \count_upto_6_reg[1]__1_n_0 ;
  wire \count_upto_6_reg[2]__1_n_0 ;
  wire \count_upto_6_reg[3]__1_n_0 ;
  wire \count_upto_6_reg[4]__1_n_0 ;
  wire \count_upto_6_reg[5]__1_n_0 ;
  wire \count_upto_6_reg[6]__1_n_0 ;
  wire \count_upto_6_reg[7]__1_n_0 ;
  wire \count_upto_6_reg[8]__1_n_0 ;
  wire \count_upto_6_reg[9]__1_n_0 ;
  wire count_upto_70__0_n_100;
  wire count_upto_70__0_n_101;
  wire count_upto_70__0_n_102;
  wire count_upto_70__0_n_103;
  wire count_upto_70__0_n_104;
  wire count_upto_70__0_n_105;
  wire count_upto_70__0_n_106;
  wire count_upto_70__0_n_107;
  wire count_upto_70__0_n_108;
  wire count_upto_70__0_n_109;
  wire count_upto_70__0_n_110;
  wire count_upto_70__0_n_111;
  wire count_upto_70__0_n_112;
  wire count_upto_70__0_n_113;
  wire count_upto_70__0_n_114;
  wire count_upto_70__0_n_115;
  wire count_upto_70__0_n_116;
  wire count_upto_70__0_n_117;
  wire count_upto_70__0_n_118;
  wire count_upto_70__0_n_119;
  wire count_upto_70__0_n_120;
  wire count_upto_70__0_n_121;
  wire count_upto_70__0_n_122;
  wire count_upto_70__0_n_123;
  wire count_upto_70__0_n_124;
  wire count_upto_70__0_n_125;
  wire count_upto_70__0_n_126;
  wire count_upto_70__0_n_127;
  wire count_upto_70__0_n_128;
  wire count_upto_70__0_n_129;
  wire count_upto_70__0_n_130;
  wire count_upto_70__0_n_131;
  wire count_upto_70__0_n_132;
  wire count_upto_70__0_n_133;
  wire count_upto_70__0_n_134;
  wire count_upto_70__0_n_135;
  wire count_upto_70__0_n_136;
  wire count_upto_70__0_n_137;
  wire count_upto_70__0_n_138;
  wire count_upto_70__0_n_139;
  wire count_upto_70__0_n_140;
  wire count_upto_70__0_n_141;
  wire count_upto_70__0_n_142;
  wire count_upto_70__0_n_143;
  wire count_upto_70__0_n_144;
  wire count_upto_70__0_n_145;
  wire count_upto_70__0_n_146;
  wire count_upto_70__0_n_147;
  wire count_upto_70__0_n_148;
  wire count_upto_70__0_n_149;
  wire count_upto_70__0_n_150;
  wire count_upto_70__0_n_151;
  wire count_upto_70__0_n_152;
  wire count_upto_70__0_n_153;
  wire count_upto_70__0_n_58;
  wire count_upto_70__0_n_59;
  wire count_upto_70__0_n_60;
  wire count_upto_70__0_n_61;
  wire count_upto_70__0_n_62;
  wire count_upto_70__0_n_63;
  wire count_upto_70__0_n_64;
  wire count_upto_70__0_n_65;
  wire count_upto_70__0_n_66;
  wire count_upto_70__0_n_67;
  wire count_upto_70__0_n_68;
  wire count_upto_70__0_n_69;
  wire count_upto_70__0_n_70;
  wire count_upto_70__0_n_71;
  wire count_upto_70__0_n_72;
  wire count_upto_70__0_n_73;
  wire count_upto_70__0_n_74;
  wire count_upto_70__0_n_75;
  wire count_upto_70__0_n_76;
  wire count_upto_70__0_n_77;
  wire count_upto_70__0_n_78;
  wire count_upto_70__0_n_79;
  wire count_upto_70__0_n_80;
  wire count_upto_70__0_n_81;
  wire count_upto_70__0_n_82;
  wire count_upto_70__0_n_83;
  wire count_upto_70__0_n_84;
  wire count_upto_70__0_n_85;
  wire count_upto_70__0_n_86;
  wire count_upto_70__0_n_87;
  wire count_upto_70__0_n_88;
  wire count_upto_70__0_n_89;
  wire count_upto_70__0_n_90;
  wire count_upto_70__0_n_91;
  wire count_upto_70__0_n_92;
  wire count_upto_70__0_n_93;
  wire count_upto_70__0_n_94;
  wire count_upto_70__0_n_95;
  wire count_upto_70__0_n_96;
  wire count_upto_70__0_n_97;
  wire count_upto_70__0_n_98;
  wire count_upto_70__0_n_99;
  wire count_upto_70__1_n_100;
  wire count_upto_70__1_n_101;
  wire count_upto_70__1_n_102;
  wire count_upto_70__1_n_103;
  wire count_upto_70__1_n_104;
  wire count_upto_70__1_n_105;
  wire count_upto_70__1_n_58;
  wire count_upto_70__1_n_59;
  wire count_upto_70__1_n_60;
  wire count_upto_70__1_n_61;
  wire count_upto_70__1_n_62;
  wire count_upto_70__1_n_63;
  wire count_upto_70__1_n_64;
  wire count_upto_70__1_n_65;
  wire count_upto_70__1_n_66;
  wire count_upto_70__1_n_67;
  wire count_upto_70__1_n_68;
  wire count_upto_70__1_n_69;
  wire count_upto_70__1_n_70;
  wire count_upto_70__1_n_71;
  wire count_upto_70__1_n_72;
  wire count_upto_70__1_n_73;
  wire count_upto_70__1_n_74;
  wire count_upto_70__1_n_75;
  wire count_upto_70__1_n_76;
  wire count_upto_70__1_n_77;
  wire count_upto_70__1_n_78;
  wire count_upto_70__1_n_79;
  wire count_upto_70__1_n_80;
  wire count_upto_70__1_n_81;
  wire count_upto_70__1_n_82;
  wire count_upto_70__1_n_83;
  wire count_upto_70__1_n_84;
  wire count_upto_70__1_n_85;
  wire count_upto_70__1_n_86;
  wire count_upto_70__1_n_87;
  wire count_upto_70__1_n_88;
  wire count_upto_70__1_n_89;
  wire count_upto_70__1_n_90;
  wire count_upto_70__1_n_91;
  wire count_upto_70__1_n_92;
  wire count_upto_70__1_n_93;
  wire count_upto_70__1_n_94;
  wire count_upto_70__1_n_95;
  wire count_upto_70__1_n_96;
  wire count_upto_70__1_n_97;
  wire count_upto_70__1_n_98;
  wire count_upto_70__1_n_99;
  wire count_upto_70_n_100;
  wire count_upto_70_n_101;
  wire count_upto_70_n_102;
  wire count_upto_70_n_103;
  wire count_upto_70_n_104;
  wire count_upto_70_n_105;
  wire count_upto_70_n_106;
  wire count_upto_70_n_107;
  wire count_upto_70_n_108;
  wire count_upto_70_n_109;
  wire count_upto_70_n_110;
  wire count_upto_70_n_111;
  wire count_upto_70_n_112;
  wire count_upto_70_n_113;
  wire count_upto_70_n_114;
  wire count_upto_70_n_115;
  wire count_upto_70_n_116;
  wire count_upto_70_n_117;
  wire count_upto_70_n_118;
  wire count_upto_70_n_119;
  wire count_upto_70_n_120;
  wire count_upto_70_n_121;
  wire count_upto_70_n_122;
  wire count_upto_70_n_123;
  wire count_upto_70_n_124;
  wire count_upto_70_n_125;
  wire count_upto_70_n_126;
  wire count_upto_70_n_127;
  wire count_upto_70_n_128;
  wire count_upto_70_n_129;
  wire count_upto_70_n_130;
  wire count_upto_70_n_131;
  wire count_upto_70_n_132;
  wire count_upto_70_n_133;
  wire count_upto_70_n_134;
  wire count_upto_70_n_135;
  wire count_upto_70_n_136;
  wire count_upto_70_n_137;
  wire count_upto_70_n_138;
  wire count_upto_70_n_139;
  wire count_upto_70_n_140;
  wire count_upto_70_n_141;
  wire count_upto_70_n_142;
  wire count_upto_70_n_143;
  wire count_upto_70_n_144;
  wire count_upto_70_n_145;
  wire count_upto_70_n_146;
  wire count_upto_70_n_147;
  wire count_upto_70_n_148;
  wire count_upto_70_n_149;
  wire count_upto_70_n_150;
  wire count_upto_70_n_151;
  wire count_upto_70_n_152;
  wire count_upto_70_n_153;
  wire count_upto_70_n_58;
  wire count_upto_70_n_59;
  wire count_upto_70_n_60;
  wire count_upto_70_n_61;
  wire count_upto_70_n_62;
  wire count_upto_70_n_63;
  wire count_upto_70_n_64;
  wire count_upto_70_n_65;
  wire count_upto_70_n_66;
  wire count_upto_70_n_67;
  wire count_upto_70_n_68;
  wire count_upto_70_n_69;
  wire count_upto_70_n_70;
  wire count_upto_70_n_71;
  wire count_upto_70_n_72;
  wire count_upto_70_n_73;
  wire count_upto_70_n_74;
  wire count_upto_70_n_75;
  wire count_upto_70_n_76;
  wire count_upto_70_n_77;
  wire count_upto_70_n_78;
  wire count_upto_70_n_79;
  wire count_upto_70_n_80;
  wire count_upto_70_n_81;
  wire count_upto_70_n_82;
  wire count_upto_70_n_83;
  wire count_upto_70_n_84;
  wire count_upto_70_n_85;
  wire count_upto_70_n_86;
  wire count_upto_70_n_87;
  wire count_upto_70_n_88;
  wire count_upto_70_n_89;
  wire count_upto_70_n_90;
  wire count_upto_70_n_91;
  wire count_upto_70_n_92;
  wire count_upto_70_n_93;
  wire count_upto_70_n_94;
  wire count_upto_70_n_95;
  wire count_upto_70_n_96;
  wire count_upto_70_n_97;
  wire count_upto_70_n_98;
  wire count_upto_70_n_99;
  wire count_upto_7_10__0_n_100;
  wire count_upto_7_10__0_n_101;
  wire count_upto_7_10__0_n_102;
  wire count_upto_7_10__0_n_103;
  wire count_upto_7_10__0_n_104;
  wire count_upto_7_10__0_n_105;
  wire count_upto_7_10__0_n_106;
  wire count_upto_7_10__0_n_107;
  wire count_upto_7_10__0_n_108;
  wire count_upto_7_10__0_n_109;
  wire count_upto_7_10__0_n_110;
  wire count_upto_7_10__0_n_111;
  wire count_upto_7_10__0_n_112;
  wire count_upto_7_10__0_n_113;
  wire count_upto_7_10__0_n_114;
  wire count_upto_7_10__0_n_115;
  wire count_upto_7_10__0_n_116;
  wire count_upto_7_10__0_n_117;
  wire count_upto_7_10__0_n_118;
  wire count_upto_7_10__0_n_119;
  wire count_upto_7_10__0_n_120;
  wire count_upto_7_10__0_n_121;
  wire count_upto_7_10__0_n_122;
  wire count_upto_7_10__0_n_123;
  wire count_upto_7_10__0_n_124;
  wire count_upto_7_10__0_n_125;
  wire count_upto_7_10__0_n_126;
  wire count_upto_7_10__0_n_127;
  wire count_upto_7_10__0_n_128;
  wire count_upto_7_10__0_n_129;
  wire count_upto_7_10__0_n_130;
  wire count_upto_7_10__0_n_131;
  wire count_upto_7_10__0_n_132;
  wire count_upto_7_10__0_n_133;
  wire count_upto_7_10__0_n_134;
  wire count_upto_7_10__0_n_135;
  wire count_upto_7_10__0_n_136;
  wire count_upto_7_10__0_n_137;
  wire count_upto_7_10__0_n_138;
  wire count_upto_7_10__0_n_139;
  wire count_upto_7_10__0_n_140;
  wire count_upto_7_10__0_n_141;
  wire count_upto_7_10__0_n_142;
  wire count_upto_7_10__0_n_143;
  wire count_upto_7_10__0_n_144;
  wire count_upto_7_10__0_n_145;
  wire count_upto_7_10__0_n_146;
  wire count_upto_7_10__0_n_147;
  wire count_upto_7_10__0_n_148;
  wire count_upto_7_10__0_n_149;
  wire count_upto_7_10__0_n_150;
  wire count_upto_7_10__0_n_151;
  wire count_upto_7_10__0_n_152;
  wire count_upto_7_10__0_n_153;
  wire count_upto_7_10__0_n_58;
  wire count_upto_7_10__0_n_59;
  wire count_upto_7_10__0_n_60;
  wire count_upto_7_10__0_n_61;
  wire count_upto_7_10__0_n_62;
  wire count_upto_7_10__0_n_63;
  wire count_upto_7_10__0_n_64;
  wire count_upto_7_10__0_n_65;
  wire count_upto_7_10__0_n_66;
  wire count_upto_7_10__0_n_67;
  wire count_upto_7_10__0_n_68;
  wire count_upto_7_10__0_n_69;
  wire count_upto_7_10__0_n_70;
  wire count_upto_7_10__0_n_71;
  wire count_upto_7_10__0_n_72;
  wire count_upto_7_10__0_n_73;
  wire count_upto_7_10__0_n_74;
  wire count_upto_7_10__0_n_75;
  wire count_upto_7_10__0_n_76;
  wire count_upto_7_10__0_n_77;
  wire count_upto_7_10__0_n_78;
  wire count_upto_7_10__0_n_79;
  wire count_upto_7_10__0_n_80;
  wire count_upto_7_10__0_n_81;
  wire count_upto_7_10__0_n_82;
  wire count_upto_7_10__0_n_83;
  wire count_upto_7_10__0_n_84;
  wire count_upto_7_10__0_n_85;
  wire count_upto_7_10__0_n_86;
  wire count_upto_7_10__0_n_87;
  wire count_upto_7_10__0_n_88;
  wire count_upto_7_10__0_n_89;
  wire count_upto_7_10__0_n_90;
  wire count_upto_7_10__0_n_91;
  wire count_upto_7_10__0_n_92;
  wire count_upto_7_10__0_n_93;
  wire count_upto_7_10__0_n_94;
  wire count_upto_7_10__0_n_95;
  wire count_upto_7_10__0_n_96;
  wire count_upto_7_10__0_n_97;
  wire count_upto_7_10__0_n_98;
  wire count_upto_7_10__0_n_99;
  wire count_upto_7_10__1_n_100;
  wire count_upto_7_10__1_n_101;
  wire count_upto_7_10__1_n_102;
  wire count_upto_7_10__1_n_103;
  wire count_upto_7_10__1_n_104;
  wire count_upto_7_10__1_n_105;
  wire count_upto_7_10__1_n_58;
  wire count_upto_7_10__1_n_59;
  wire count_upto_7_10__1_n_60;
  wire count_upto_7_10__1_n_61;
  wire count_upto_7_10__1_n_62;
  wire count_upto_7_10__1_n_63;
  wire count_upto_7_10__1_n_64;
  wire count_upto_7_10__1_n_65;
  wire count_upto_7_10__1_n_66;
  wire count_upto_7_10__1_n_67;
  wire count_upto_7_10__1_n_68;
  wire count_upto_7_10__1_n_69;
  wire count_upto_7_10__1_n_70;
  wire count_upto_7_10__1_n_71;
  wire count_upto_7_10__1_n_72;
  wire count_upto_7_10__1_n_73;
  wire count_upto_7_10__1_n_74;
  wire count_upto_7_10__1_n_75;
  wire count_upto_7_10__1_n_76;
  wire count_upto_7_10__1_n_77;
  wire count_upto_7_10__1_n_78;
  wire count_upto_7_10__1_n_79;
  wire count_upto_7_10__1_n_80;
  wire count_upto_7_10__1_n_81;
  wire count_upto_7_10__1_n_82;
  wire count_upto_7_10__1_n_83;
  wire count_upto_7_10__1_n_84;
  wire count_upto_7_10__1_n_85;
  wire count_upto_7_10__1_n_86;
  wire count_upto_7_10__1_n_87;
  wire count_upto_7_10__1_n_88;
  wire count_upto_7_10__1_n_89;
  wire count_upto_7_10__1_n_90;
  wire count_upto_7_10__1_n_91;
  wire count_upto_7_10__1_n_92;
  wire count_upto_7_10__1_n_93;
  wire count_upto_7_10__1_n_94;
  wire count_upto_7_10__1_n_95;
  wire count_upto_7_10__1_n_96;
  wire count_upto_7_10__1_n_97;
  wire count_upto_7_10__1_n_98;
  wire count_upto_7_10__1_n_99;
  wire count_upto_7_10_n_100;
  wire count_upto_7_10_n_101;
  wire count_upto_7_10_n_102;
  wire count_upto_7_10_n_103;
  wire count_upto_7_10_n_104;
  wire count_upto_7_10_n_105;
  wire count_upto_7_10_n_106;
  wire count_upto_7_10_n_107;
  wire count_upto_7_10_n_108;
  wire count_upto_7_10_n_109;
  wire count_upto_7_10_n_110;
  wire count_upto_7_10_n_111;
  wire count_upto_7_10_n_112;
  wire count_upto_7_10_n_113;
  wire count_upto_7_10_n_114;
  wire count_upto_7_10_n_115;
  wire count_upto_7_10_n_116;
  wire count_upto_7_10_n_117;
  wire count_upto_7_10_n_118;
  wire count_upto_7_10_n_119;
  wire count_upto_7_10_n_120;
  wire count_upto_7_10_n_121;
  wire count_upto_7_10_n_122;
  wire count_upto_7_10_n_123;
  wire count_upto_7_10_n_124;
  wire count_upto_7_10_n_125;
  wire count_upto_7_10_n_126;
  wire count_upto_7_10_n_127;
  wire count_upto_7_10_n_128;
  wire count_upto_7_10_n_129;
  wire count_upto_7_10_n_130;
  wire count_upto_7_10_n_131;
  wire count_upto_7_10_n_132;
  wire count_upto_7_10_n_133;
  wire count_upto_7_10_n_134;
  wire count_upto_7_10_n_135;
  wire count_upto_7_10_n_136;
  wire count_upto_7_10_n_137;
  wire count_upto_7_10_n_138;
  wire count_upto_7_10_n_139;
  wire count_upto_7_10_n_140;
  wire count_upto_7_10_n_141;
  wire count_upto_7_10_n_142;
  wire count_upto_7_10_n_143;
  wire count_upto_7_10_n_144;
  wire count_upto_7_10_n_145;
  wire count_upto_7_10_n_146;
  wire count_upto_7_10_n_147;
  wire count_upto_7_10_n_148;
  wire count_upto_7_10_n_149;
  wire count_upto_7_10_n_150;
  wire count_upto_7_10_n_151;
  wire count_upto_7_10_n_152;
  wire count_upto_7_10_n_153;
  wire count_upto_7_10_n_58;
  wire count_upto_7_10_n_59;
  wire count_upto_7_10_n_60;
  wire count_upto_7_10_n_61;
  wire count_upto_7_10_n_62;
  wire count_upto_7_10_n_63;
  wire count_upto_7_10_n_64;
  wire count_upto_7_10_n_65;
  wire count_upto_7_10_n_66;
  wire count_upto_7_10_n_67;
  wire count_upto_7_10_n_68;
  wire count_upto_7_10_n_69;
  wire count_upto_7_10_n_70;
  wire count_upto_7_10_n_71;
  wire count_upto_7_10_n_72;
  wire count_upto_7_10_n_73;
  wire count_upto_7_10_n_74;
  wire count_upto_7_10_n_75;
  wire count_upto_7_10_n_76;
  wire count_upto_7_10_n_77;
  wire count_upto_7_10_n_78;
  wire count_upto_7_10_n_79;
  wire count_upto_7_10_n_80;
  wire count_upto_7_10_n_81;
  wire count_upto_7_10_n_82;
  wire count_upto_7_10_n_83;
  wire count_upto_7_10_n_84;
  wire count_upto_7_10_n_85;
  wire count_upto_7_10_n_86;
  wire count_upto_7_10_n_87;
  wire count_upto_7_10_n_88;
  wire count_upto_7_10_n_89;
  wire count_upto_7_10_n_90;
  wire count_upto_7_10_n_91;
  wire count_upto_7_10_n_92;
  wire count_upto_7_10_n_93;
  wire count_upto_7_10_n_94;
  wire count_upto_7_10_n_95;
  wire count_upto_7_10_n_96;
  wire count_upto_7_10_n_97;
  wire count_upto_7_10_n_98;
  wire count_upto_7_10_n_99;
  wire [31:16]count_upto_7_1_reg;
  wire \count_upto_7_1_reg[0]__1_n_0 ;
  wire \count_upto_7_1_reg[10]__1_n_0 ;
  wire \count_upto_7_1_reg[11]__1_n_0 ;
  wire \count_upto_7_1_reg[12]__1_n_0 ;
  wire \count_upto_7_1_reg[13]__1_n_0 ;
  wire \count_upto_7_1_reg[14]__1_n_0 ;
  wire \count_upto_7_1_reg[15]__1_n_0 ;
  wire \count_upto_7_1_reg[16]__1_n_0 ;
  wire \count_upto_7_1_reg[1]__1_n_0 ;
  wire \count_upto_7_1_reg[2]__1_n_0 ;
  wire \count_upto_7_1_reg[3]__1_n_0 ;
  wire \count_upto_7_1_reg[4]__1_n_0 ;
  wire \count_upto_7_1_reg[5]__1_n_0 ;
  wire \count_upto_7_1_reg[6]__1_n_0 ;
  wire \count_upto_7_1_reg[7]__1_n_0 ;
  wire \count_upto_7_1_reg[8]__1_n_0 ;
  wire \count_upto_7_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_7_reg;
  wire \count_upto_7_reg[0]__1_n_0 ;
  wire \count_upto_7_reg[10]__1_n_0 ;
  wire \count_upto_7_reg[11]__1_n_0 ;
  wire \count_upto_7_reg[12]__1_n_0 ;
  wire \count_upto_7_reg[13]__1_n_0 ;
  wire \count_upto_7_reg[14]__1_n_0 ;
  wire \count_upto_7_reg[15]__1_n_0 ;
  wire \count_upto_7_reg[16]__1_n_0 ;
  wire \count_upto_7_reg[1]__1_n_0 ;
  wire \count_upto_7_reg[2]__1_n_0 ;
  wire \count_upto_7_reg[3]__1_n_0 ;
  wire \count_upto_7_reg[4]__1_n_0 ;
  wire \count_upto_7_reg[5]__1_n_0 ;
  wire \count_upto_7_reg[6]__1_n_0 ;
  wire \count_upto_7_reg[7]__1_n_0 ;
  wire \count_upto_7_reg[8]__1_n_0 ;
  wire \count_upto_7_reg[9]__1_n_0 ;
  wire count_upto_80__0_n_100;
  wire count_upto_80__0_n_101;
  wire count_upto_80__0_n_102;
  wire count_upto_80__0_n_103;
  wire count_upto_80__0_n_104;
  wire count_upto_80__0_n_105;
  wire count_upto_80__0_n_106;
  wire count_upto_80__0_n_107;
  wire count_upto_80__0_n_108;
  wire count_upto_80__0_n_109;
  wire count_upto_80__0_n_110;
  wire count_upto_80__0_n_111;
  wire count_upto_80__0_n_112;
  wire count_upto_80__0_n_113;
  wire count_upto_80__0_n_114;
  wire count_upto_80__0_n_115;
  wire count_upto_80__0_n_116;
  wire count_upto_80__0_n_117;
  wire count_upto_80__0_n_118;
  wire count_upto_80__0_n_119;
  wire count_upto_80__0_n_120;
  wire count_upto_80__0_n_121;
  wire count_upto_80__0_n_122;
  wire count_upto_80__0_n_123;
  wire count_upto_80__0_n_124;
  wire count_upto_80__0_n_125;
  wire count_upto_80__0_n_126;
  wire count_upto_80__0_n_127;
  wire count_upto_80__0_n_128;
  wire count_upto_80__0_n_129;
  wire count_upto_80__0_n_130;
  wire count_upto_80__0_n_131;
  wire count_upto_80__0_n_132;
  wire count_upto_80__0_n_133;
  wire count_upto_80__0_n_134;
  wire count_upto_80__0_n_135;
  wire count_upto_80__0_n_136;
  wire count_upto_80__0_n_137;
  wire count_upto_80__0_n_138;
  wire count_upto_80__0_n_139;
  wire count_upto_80__0_n_140;
  wire count_upto_80__0_n_141;
  wire count_upto_80__0_n_142;
  wire count_upto_80__0_n_143;
  wire count_upto_80__0_n_144;
  wire count_upto_80__0_n_145;
  wire count_upto_80__0_n_146;
  wire count_upto_80__0_n_147;
  wire count_upto_80__0_n_148;
  wire count_upto_80__0_n_149;
  wire count_upto_80__0_n_150;
  wire count_upto_80__0_n_151;
  wire count_upto_80__0_n_152;
  wire count_upto_80__0_n_153;
  wire count_upto_80__0_n_58;
  wire count_upto_80__0_n_59;
  wire count_upto_80__0_n_60;
  wire count_upto_80__0_n_61;
  wire count_upto_80__0_n_62;
  wire count_upto_80__0_n_63;
  wire count_upto_80__0_n_64;
  wire count_upto_80__0_n_65;
  wire count_upto_80__0_n_66;
  wire count_upto_80__0_n_67;
  wire count_upto_80__0_n_68;
  wire count_upto_80__0_n_69;
  wire count_upto_80__0_n_70;
  wire count_upto_80__0_n_71;
  wire count_upto_80__0_n_72;
  wire count_upto_80__0_n_73;
  wire count_upto_80__0_n_74;
  wire count_upto_80__0_n_75;
  wire count_upto_80__0_n_76;
  wire count_upto_80__0_n_77;
  wire count_upto_80__0_n_78;
  wire count_upto_80__0_n_79;
  wire count_upto_80__0_n_80;
  wire count_upto_80__0_n_81;
  wire count_upto_80__0_n_82;
  wire count_upto_80__0_n_83;
  wire count_upto_80__0_n_84;
  wire count_upto_80__0_n_85;
  wire count_upto_80__0_n_86;
  wire count_upto_80__0_n_87;
  wire count_upto_80__0_n_88;
  wire count_upto_80__0_n_89;
  wire count_upto_80__0_n_90;
  wire count_upto_80__0_n_91;
  wire count_upto_80__0_n_92;
  wire count_upto_80__0_n_93;
  wire count_upto_80__0_n_94;
  wire count_upto_80__0_n_95;
  wire count_upto_80__0_n_96;
  wire count_upto_80__0_n_97;
  wire count_upto_80__0_n_98;
  wire count_upto_80__0_n_99;
  wire count_upto_80__1_n_100;
  wire count_upto_80__1_n_101;
  wire count_upto_80__1_n_102;
  wire count_upto_80__1_n_103;
  wire count_upto_80__1_n_104;
  wire count_upto_80__1_n_105;
  wire count_upto_80__1_n_58;
  wire count_upto_80__1_n_59;
  wire count_upto_80__1_n_60;
  wire count_upto_80__1_n_61;
  wire count_upto_80__1_n_62;
  wire count_upto_80__1_n_63;
  wire count_upto_80__1_n_64;
  wire count_upto_80__1_n_65;
  wire count_upto_80__1_n_66;
  wire count_upto_80__1_n_67;
  wire count_upto_80__1_n_68;
  wire count_upto_80__1_n_69;
  wire count_upto_80__1_n_70;
  wire count_upto_80__1_n_71;
  wire count_upto_80__1_n_72;
  wire count_upto_80__1_n_73;
  wire count_upto_80__1_n_74;
  wire count_upto_80__1_n_75;
  wire count_upto_80__1_n_76;
  wire count_upto_80__1_n_77;
  wire count_upto_80__1_n_78;
  wire count_upto_80__1_n_79;
  wire count_upto_80__1_n_80;
  wire count_upto_80__1_n_81;
  wire count_upto_80__1_n_82;
  wire count_upto_80__1_n_83;
  wire count_upto_80__1_n_84;
  wire count_upto_80__1_n_85;
  wire count_upto_80__1_n_86;
  wire count_upto_80__1_n_87;
  wire count_upto_80__1_n_88;
  wire count_upto_80__1_n_89;
  wire count_upto_80__1_n_90;
  wire count_upto_80__1_n_91;
  wire count_upto_80__1_n_92;
  wire count_upto_80__1_n_93;
  wire count_upto_80__1_n_94;
  wire count_upto_80__1_n_95;
  wire count_upto_80__1_n_96;
  wire count_upto_80__1_n_97;
  wire count_upto_80__1_n_98;
  wire count_upto_80__1_n_99;
  wire count_upto_80_n_100;
  wire count_upto_80_n_101;
  wire count_upto_80_n_102;
  wire count_upto_80_n_103;
  wire count_upto_80_n_104;
  wire count_upto_80_n_105;
  wire count_upto_80_n_106;
  wire count_upto_80_n_107;
  wire count_upto_80_n_108;
  wire count_upto_80_n_109;
  wire count_upto_80_n_110;
  wire count_upto_80_n_111;
  wire count_upto_80_n_112;
  wire count_upto_80_n_113;
  wire count_upto_80_n_114;
  wire count_upto_80_n_115;
  wire count_upto_80_n_116;
  wire count_upto_80_n_117;
  wire count_upto_80_n_118;
  wire count_upto_80_n_119;
  wire count_upto_80_n_120;
  wire count_upto_80_n_121;
  wire count_upto_80_n_122;
  wire count_upto_80_n_123;
  wire count_upto_80_n_124;
  wire count_upto_80_n_125;
  wire count_upto_80_n_126;
  wire count_upto_80_n_127;
  wire count_upto_80_n_128;
  wire count_upto_80_n_129;
  wire count_upto_80_n_130;
  wire count_upto_80_n_131;
  wire count_upto_80_n_132;
  wire count_upto_80_n_133;
  wire count_upto_80_n_134;
  wire count_upto_80_n_135;
  wire count_upto_80_n_136;
  wire count_upto_80_n_137;
  wire count_upto_80_n_138;
  wire count_upto_80_n_139;
  wire count_upto_80_n_140;
  wire count_upto_80_n_141;
  wire count_upto_80_n_142;
  wire count_upto_80_n_143;
  wire count_upto_80_n_144;
  wire count_upto_80_n_145;
  wire count_upto_80_n_146;
  wire count_upto_80_n_147;
  wire count_upto_80_n_148;
  wire count_upto_80_n_149;
  wire count_upto_80_n_150;
  wire count_upto_80_n_151;
  wire count_upto_80_n_152;
  wire count_upto_80_n_153;
  wire count_upto_80_n_58;
  wire count_upto_80_n_59;
  wire count_upto_80_n_60;
  wire count_upto_80_n_61;
  wire count_upto_80_n_62;
  wire count_upto_80_n_63;
  wire count_upto_80_n_64;
  wire count_upto_80_n_65;
  wire count_upto_80_n_66;
  wire count_upto_80_n_67;
  wire count_upto_80_n_68;
  wire count_upto_80_n_69;
  wire count_upto_80_n_70;
  wire count_upto_80_n_71;
  wire count_upto_80_n_72;
  wire count_upto_80_n_73;
  wire count_upto_80_n_74;
  wire count_upto_80_n_75;
  wire count_upto_80_n_76;
  wire count_upto_80_n_77;
  wire count_upto_80_n_78;
  wire count_upto_80_n_79;
  wire count_upto_80_n_80;
  wire count_upto_80_n_81;
  wire count_upto_80_n_82;
  wire count_upto_80_n_83;
  wire count_upto_80_n_84;
  wire count_upto_80_n_85;
  wire count_upto_80_n_86;
  wire count_upto_80_n_87;
  wire count_upto_80_n_88;
  wire count_upto_80_n_89;
  wire count_upto_80_n_90;
  wire count_upto_80_n_91;
  wire count_upto_80_n_92;
  wire count_upto_80_n_93;
  wire count_upto_80_n_94;
  wire count_upto_80_n_95;
  wire count_upto_80_n_96;
  wire count_upto_80_n_97;
  wire count_upto_80_n_98;
  wire count_upto_80_n_99;
  wire count_upto_8_10__0_n_100;
  wire count_upto_8_10__0_n_101;
  wire count_upto_8_10__0_n_102;
  wire count_upto_8_10__0_n_103;
  wire count_upto_8_10__0_n_104;
  wire count_upto_8_10__0_n_105;
  wire count_upto_8_10__0_n_106;
  wire count_upto_8_10__0_n_107;
  wire count_upto_8_10__0_n_108;
  wire count_upto_8_10__0_n_109;
  wire count_upto_8_10__0_n_110;
  wire count_upto_8_10__0_n_111;
  wire count_upto_8_10__0_n_112;
  wire count_upto_8_10__0_n_113;
  wire count_upto_8_10__0_n_114;
  wire count_upto_8_10__0_n_115;
  wire count_upto_8_10__0_n_116;
  wire count_upto_8_10__0_n_117;
  wire count_upto_8_10__0_n_118;
  wire count_upto_8_10__0_n_119;
  wire count_upto_8_10__0_n_120;
  wire count_upto_8_10__0_n_121;
  wire count_upto_8_10__0_n_122;
  wire count_upto_8_10__0_n_123;
  wire count_upto_8_10__0_n_124;
  wire count_upto_8_10__0_n_125;
  wire count_upto_8_10__0_n_126;
  wire count_upto_8_10__0_n_127;
  wire count_upto_8_10__0_n_128;
  wire count_upto_8_10__0_n_129;
  wire count_upto_8_10__0_n_130;
  wire count_upto_8_10__0_n_131;
  wire count_upto_8_10__0_n_132;
  wire count_upto_8_10__0_n_133;
  wire count_upto_8_10__0_n_134;
  wire count_upto_8_10__0_n_135;
  wire count_upto_8_10__0_n_136;
  wire count_upto_8_10__0_n_137;
  wire count_upto_8_10__0_n_138;
  wire count_upto_8_10__0_n_139;
  wire count_upto_8_10__0_n_140;
  wire count_upto_8_10__0_n_141;
  wire count_upto_8_10__0_n_142;
  wire count_upto_8_10__0_n_143;
  wire count_upto_8_10__0_n_144;
  wire count_upto_8_10__0_n_145;
  wire count_upto_8_10__0_n_146;
  wire count_upto_8_10__0_n_147;
  wire count_upto_8_10__0_n_148;
  wire count_upto_8_10__0_n_149;
  wire count_upto_8_10__0_n_150;
  wire count_upto_8_10__0_n_151;
  wire count_upto_8_10__0_n_152;
  wire count_upto_8_10__0_n_153;
  wire count_upto_8_10__0_n_58;
  wire count_upto_8_10__0_n_59;
  wire count_upto_8_10__0_n_60;
  wire count_upto_8_10__0_n_61;
  wire count_upto_8_10__0_n_62;
  wire count_upto_8_10__0_n_63;
  wire count_upto_8_10__0_n_64;
  wire count_upto_8_10__0_n_65;
  wire count_upto_8_10__0_n_66;
  wire count_upto_8_10__0_n_67;
  wire count_upto_8_10__0_n_68;
  wire count_upto_8_10__0_n_69;
  wire count_upto_8_10__0_n_70;
  wire count_upto_8_10__0_n_71;
  wire count_upto_8_10__0_n_72;
  wire count_upto_8_10__0_n_73;
  wire count_upto_8_10__0_n_74;
  wire count_upto_8_10__0_n_75;
  wire count_upto_8_10__0_n_76;
  wire count_upto_8_10__0_n_77;
  wire count_upto_8_10__0_n_78;
  wire count_upto_8_10__0_n_79;
  wire count_upto_8_10__0_n_80;
  wire count_upto_8_10__0_n_81;
  wire count_upto_8_10__0_n_82;
  wire count_upto_8_10__0_n_83;
  wire count_upto_8_10__0_n_84;
  wire count_upto_8_10__0_n_85;
  wire count_upto_8_10__0_n_86;
  wire count_upto_8_10__0_n_87;
  wire count_upto_8_10__0_n_88;
  wire count_upto_8_10__0_n_89;
  wire count_upto_8_10__0_n_90;
  wire count_upto_8_10__0_n_91;
  wire count_upto_8_10__0_n_92;
  wire count_upto_8_10__0_n_93;
  wire count_upto_8_10__0_n_94;
  wire count_upto_8_10__0_n_95;
  wire count_upto_8_10__0_n_96;
  wire count_upto_8_10__0_n_97;
  wire count_upto_8_10__0_n_98;
  wire count_upto_8_10__0_n_99;
  wire count_upto_8_10__1_n_100;
  wire count_upto_8_10__1_n_101;
  wire count_upto_8_10__1_n_102;
  wire count_upto_8_10__1_n_103;
  wire count_upto_8_10__1_n_104;
  wire count_upto_8_10__1_n_105;
  wire count_upto_8_10__1_n_58;
  wire count_upto_8_10__1_n_59;
  wire count_upto_8_10__1_n_60;
  wire count_upto_8_10__1_n_61;
  wire count_upto_8_10__1_n_62;
  wire count_upto_8_10__1_n_63;
  wire count_upto_8_10__1_n_64;
  wire count_upto_8_10__1_n_65;
  wire count_upto_8_10__1_n_66;
  wire count_upto_8_10__1_n_67;
  wire count_upto_8_10__1_n_68;
  wire count_upto_8_10__1_n_69;
  wire count_upto_8_10__1_n_70;
  wire count_upto_8_10__1_n_71;
  wire count_upto_8_10__1_n_72;
  wire count_upto_8_10__1_n_73;
  wire count_upto_8_10__1_n_74;
  wire count_upto_8_10__1_n_75;
  wire count_upto_8_10__1_n_76;
  wire count_upto_8_10__1_n_77;
  wire count_upto_8_10__1_n_78;
  wire count_upto_8_10__1_n_79;
  wire count_upto_8_10__1_n_80;
  wire count_upto_8_10__1_n_81;
  wire count_upto_8_10__1_n_82;
  wire count_upto_8_10__1_n_83;
  wire count_upto_8_10__1_n_84;
  wire count_upto_8_10__1_n_85;
  wire count_upto_8_10__1_n_86;
  wire count_upto_8_10__1_n_87;
  wire count_upto_8_10__1_n_88;
  wire count_upto_8_10__1_n_89;
  wire count_upto_8_10__1_n_90;
  wire count_upto_8_10__1_n_91;
  wire count_upto_8_10__1_n_92;
  wire count_upto_8_10__1_n_93;
  wire count_upto_8_10__1_n_94;
  wire count_upto_8_10__1_n_95;
  wire count_upto_8_10__1_n_96;
  wire count_upto_8_10__1_n_97;
  wire count_upto_8_10__1_n_98;
  wire count_upto_8_10__1_n_99;
  wire count_upto_8_10_n_100;
  wire count_upto_8_10_n_101;
  wire count_upto_8_10_n_102;
  wire count_upto_8_10_n_103;
  wire count_upto_8_10_n_104;
  wire count_upto_8_10_n_105;
  wire count_upto_8_10_n_106;
  wire count_upto_8_10_n_107;
  wire count_upto_8_10_n_108;
  wire count_upto_8_10_n_109;
  wire count_upto_8_10_n_110;
  wire count_upto_8_10_n_111;
  wire count_upto_8_10_n_112;
  wire count_upto_8_10_n_113;
  wire count_upto_8_10_n_114;
  wire count_upto_8_10_n_115;
  wire count_upto_8_10_n_116;
  wire count_upto_8_10_n_117;
  wire count_upto_8_10_n_118;
  wire count_upto_8_10_n_119;
  wire count_upto_8_10_n_120;
  wire count_upto_8_10_n_121;
  wire count_upto_8_10_n_122;
  wire count_upto_8_10_n_123;
  wire count_upto_8_10_n_124;
  wire count_upto_8_10_n_125;
  wire count_upto_8_10_n_126;
  wire count_upto_8_10_n_127;
  wire count_upto_8_10_n_128;
  wire count_upto_8_10_n_129;
  wire count_upto_8_10_n_130;
  wire count_upto_8_10_n_131;
  wire count_upto_8_10_n_132;
  wire count_upto_8_10_n_133;
  wire count_upto_8_10_n_134;
  wire count_upto_8_10_n_135;
  wire count_upto_8_10_n_136;
  wire count_upto_8_10_n_137;
  wire count_upto_8_10_n_138;
  wire count_upto_8_10_n_139;
  wire count_upto_8_10_n_140;
  wire count_upto_8_10_n_141;
  wire count_upto_8_10_n_142;
  wire count_upto_8_10_n_143;
  wire count_upto_8_10_n_144;
  wire count_upto_8_10_n_145;
  wire count_upto_8_10_n_146;
  wire count_upto_8_10_n_147;
  wire count_upto_8_10_n_148;
  wire count_upto_8_10_n_149;
  wire count_upto_8_10_n_150;
  wire count_upto_8_10_n_151;
  wire count_upto_8_10_n_152;
  wire count_upto_8_10_n_153;
  wire count_upto_8_10_n_58;
  wire count_upto_8_10_n_59;
  wire count_upto_8_10_n_60;
  wire count_upto_8_10_n_61;
  wire count_upto_8_10_n_62;
  wire count_upto_8_10_n_63;
  wire count_upto_8_10_n_64;
  wire count_upto_8_10_n_65;
  wire count_upto_8_10_n_66;
  wire count_upto_8_10_n_67;
  wire count_upto_8_10_n_68;
  wire count_upto_8_10_n_69;
  wire count_upto_8_10_n_70;
  wire count_upto_8_10_n_71;
  wire count_upto_8_10_n_72;
  wire count_upto_8_10_n_73;
  wire count_upto_8_10_n_74;
  wire count_upto_8_10_n_75;
  wire count_upto_8_10_n_76;
  wire count_upto_8_10_n_77;
  wire count_upto_8_10_n_78;
  wire count_upto_8_10_n_79;
  wire count_upto_8_10_n_80;
  wire count_upto_8_10_n_81;
  wire count_upto_8_10_n_82;
  wire count_upto_8_10_n_83;
  wire count_upto_8_10_n_84;
  wire count_upto_8_10_n_85;
  wire count_upto_8_10_n_86;
  wire count_upto_8_10_n_87;
  wire count_upto_8_10_n_88;
  wire count_upto_8_10_n_89;
  wire count_upto_8_10_n_90;
  wire count_upto_8_10_n_91;
  wire count_upto_8_10_n_92;
  wire count_upto_8_10_n_93;
  wire count_upto_8_10_n_94;
  wire count_upto_8_10_n_95;
  wire count_upto_8_10_n_96;
  wire count_upto_8_10_n_97;
  wire count_upto_8_10_n_98;
  wire count_upto_8_10_n_99;
  wire [31:16]count_upto_8_1_reg;
  wire \count_upto_8_1_reg[0]__1_n_0 ;
  wire \count_upto_8_1_reg[10]__1_n_0 ;
  wire \count_upto_8_1_reg[11]__1_n_0 ;
  wire \count_upto_8_1_reg[12]__1_n_0 ;
  wire \count_upto_8_1_reg[13]__1_n_0 ;
  wire \count_upto_8_1_reg[14]__1_n_0 ;
  wire \count_upto_8_1_reg[15]__1_n_0 ;
  wire \count_upto_8_1_reg[16]__1_n_0 ;
  wire \count_upto_8_1_reg[1]__1_n_0 ;
  wire \count_upto_8_1_reg[2]__1_n_0 ;
  wire \count_upto_8_1_reg[3]__1_n_0 ;
  wire \count_upto_8_1_reg[4]__1_n_0 ;
  wire \count_upto_8_1_reg[5]__1_n_0 ;
  wire \count_upto_8_1_reg[6]__1_n_0 ;
  wire \count_upto_8_1_reg[7]__1_n_0 ;
  wire \count_upto_8_1_reg[8]__1_n_0 ;
  wire \count_upto_8_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_8_reg;
  wire \count_upto_8_reg[0]__1_n_0 ;
  wire \count_upto_8_reg[10]__1_n_0 ;
  wire \count_upto_8_reg[11]__1_n_0 ;
  wire \count_upto_8_reg[12]__1_n_0 ;
  wire \count_upto_8_reg[13]__1_n_0 ;
  wire \count_upto_8_reg[14]__1_n_0 ;
  wire \count_upto_8_reg[15]__1_n_0 ;
  wire \count_upto_8_reg[16]__1_n_0 ;
  wire \count_upto_8_reg[1]__1_n_0 ;
  wire \count_upto_8_reg[2]__1_n_0 ;
  wire \count_upto_8_reg[3]__1_n_0 ;
  wire \count_upto_8_reg[4]__1_n_0 ;
  wire \count_upto_8_reg[5]__1_n_0 ;
  wire \count_upto_8_reg[6]__1_n_0 ;
  wire \count_upto_8_reg[7]__1_n_0 ;
  wire \count_upto_8_reg[8]__1_n_0 ;
  wire \count_upto_8_reg[9]__1_n_0 ;
  wire count_upto_90__0_n_100;
  wire count_upto_90__0_n_101;
  wire count_upto_90__0_n_102;
  wire count_upto_90__0_n_103;
  wire count_upto_90__0_n_104;
  wire count_upto_90__0_n_105;
  wire count_upto_90__0_n_106;
  wire count_upto_90__0_n_107;
  wire count_upto_90__0_n_108;
  wire count_upto_90__0_n_109;
  wire count_upto_90__0_n_110;
  wire count_upto_90__0_n_111;
  wire count_upto_90__0_n_112;
  wire count_upto_90__0_n_113;
  wire count_upto_90__0_n_114;
  wire count_upto_90__0_n_115;
  wire count_upto_90__0_n_116;
  wire count_upto_90__0_n_117;
  wire count_upto_90__0_n_118;
  wire count_upto_90__0_n_119;
  wire count_upto_90__0_n_120;
  wire count_upto_90__0_n_121;
  wire count_upto_90__0_n_122;
  wire count_upto_90__0_n_123;
  wire count_upto_90__0_n_124;
  wire count_upto_90__0_n_125;
  wire count_upto_90__0_n_126;
  wire count_upto_90__0_n_127;
  wire count_upto_90__0_n_128;
  wire count_upto_90__0_n_129;
  wire count_upto_90__0_n_130;
  wire count_upto_90__0_n_131;
  wire count_upto_90__0_n_132;
  wire count_upto_90__0_n_133;
  wire count_upto_90__0_n_134;
  wire count_upto_90__0_n_135;
  wire count_upto_90__0_n_136;
  wire count_upto_90__0_n_137;
  wire count_upto_90__0_n_138;
  wire count_upto_90__0_n_139;
  wire count_upto_90__0_n_140;
  wire count_upto_90__0_n_141;
  wire count_upto_90__0_n_142;
  wire count_upto_90__0_n_143;
  wire count_upto_90__0_n_144;
  wire count_upto_90__0_n_145;
  wire count_upto_90__0_n_146;
  wire count_upto_90__0_n_147;
  wire count_upto_90__0_n_148;
  wire count_upto_90__0_n_149;
  wire count_upto_90__0_n_150;
  wire count_upto_90__0_n_151;
  wire count_upto_90__0_n_152;
  wire count_upto_90__0_n_153;
  wire count_upto_90__0_n_58;
  wire count_upto_90__0_n_59;
  wire count_upto_90__0_n_60;
  wire count_upto_90__0_n_61;
  wire count_upto_90__0_n_62;
  wire count_upto_90__0_n_63;
  wire count_upto_90__0_n_64;
  wire count_upto_90__0_n_65;
  wire count_upto_90__0_n_66;
  wire count_upto_90__0_n_67;
  wire count_upto_90__0_n_68;
  wire count_upto_90__0_n_69;
  wire count_upto_90__0_n_70;
  wire count_upto_90__0_n_71;
  wire count_upto_90__0_n_72;
  wire count_upto_90__0_n_73;
  wire count_upto_90__0_n_74;
  wire count_upto_90__0_n_75;
  wire count_upto_90__0_n_76;
  wire count_upto_90__0_n_77;
  wire count_upto_90__0_n_78;
  wire count_upto_90__0_n_79;
  wire count_upto_90__0_n_80;
  wire count_upto_90__0_n_81;
  wire count_upto_90__0_n_82;
  wire count_upto_90__0_n_83;
  wire count_upto_90__0_n_84;
  wire count_upto_90__0_n_85;
  wire count_upto_90__0_n_86;
  wire count_upto_90__0_n_87;
  wire count_upto_90__0_n_88;
  wire count_upto_90__0_n_89;
  wire count_upto_90__0_n_90;
  wire count_upto_90__0_n_91;
  wire count_upto_90__0_n_92;
  wire count_upto_90__0_n_93;
  wire count_upto_90__0_n_94;
  wire count_upto_90__0_n_95;
  wire count_upto_90__0_n_96;
  wire count_upto_90__0_n_97;
  wire count_upto_90__0_n_98;
  wire count_upto_90__0_n_99;
  wire count_upto_90__1_n_100;
  wire count_upto_90__1_n_101;
  wire count_upto_90__1_n_102;
  wire count_upto_90__1_n_103;
  wire count_upto_90__1_n_104;
  wire count_upto_90__1_n_105;
  wire count_upto_90__1_n_58;
  wire count_upto_90__1_n_59;
  wire count_upto_90__1_n_60;
  wire count_upto_90__1_n_61;
  wire count_upto_90__1_n_62;
  wire count_upto_90__1_n_63;
  wire count_upto_90__1_n_64;
  wire count_upto_90__1_n_65;
  wire count_upto_90__1_n_66;
  wire count_upto_90__1_n_67;
  wire count_upto_90__1_n_68;
  wire count_upto_90__1_n_69;
  wire count_upto_90__1_n_70;
  wire count_upto_90__1_n_71;
  wire count_upto_90__1_n_72;
  wire count_upto_90__1_n_73;
  wire count_upto_90__1_n_74;
  wire count_upto_90__1_n_75;
  wire count_upto_90__1_n_76;
  wire count_upto_90__1_n_77;
  wire count_upto_90__1_n_78;
  wire count_upto_90__1_n_79;
  wire count_upto_90__1_n_80;
  wire count_upto_90__1_n_81;
  wire count_upto_90__1_n_82;
  wire count_upto_90__1_n_83;
  wire count_upto_90__1_n_84;
  wire count_upto_90__1_n_85;
  wire count_upto_90__1_n_86;
  wire count_upto_90__1_n_87;
  wire count_upto_90__1_n_88;
  wire count_upto_90__1_n_89;
  wire count_upto_90__1_n_90;
  wire count_upto_90__1_n_91;
  wire count_upto_90__1_n_92;
  wire count_upto_90__1_n_93;
  wire count_upto_90__1_n_94;
  wire count_upto_90__1_n_95;
  wire count_upto_90__1_n_96;
  wire count_upto_90__1_n_97;
  wire count_upto_90__1_n_98;
  wire count_upto_90__1_n_99;
  wire count_upto_90_n_100;
  wire count_upto_90_n_101;
  wire count_upto_90_n_102;
  wire count_upto_90_n_103;
  wire count_upto_90_n_104;
  wire count_upto_90_n_105;
  wire count_upto_90_n_106;
  wire count_upto_90_n_107;
  wire count_upto_90_n_108;
  wire count_upto_90_n_109;
  wire count_upto_90_n_110;
  wire count_upto_90_n_111;
  wire count_upto_90_n_112;
  wire count_upto_90_n_113;
  wire count_upto_90_n_114;
  wire count_upto_90_n_115;
  wire count_upto_90_n_116;
  wire count_upto_90_n_117;
  wire count_upto_90_n_118;
  wire count_upto_90_n_119;
  wire count_upto_90_n_120;
  wire count_upto_90_n_121;
  wire count_upto_90_n_122;
  wire count_upto_90_n_123;
  wire count_upto_90_n_124;
  wire count_upto_90_n_125;
  wire count_upto_90_n_126;
  wire count_upto_90_n_127;
  wire count_upto_90_n_128;
  wire count_upto_90_n_129;
  wire count_upto_90_n_130;
  wire count_upto_90_n_131;
  wire count_upto_90_n_132;
  wire count_upto_90_n_133;
  wire count_upto_90_n_134;
  wire count_upto_90_n_135;
  wire count_upto_90_n_136;
  wire count_upto_90_n_137;
  wire count_upto_90_n_138;
  wire count_upto_90_n_139;
  wire count_upto_90_n_140;
  wire count_upto_90_n_141;
  wire count_upto_90_n_142;
  wire count_upto_90_n_143;
  wire count_upto_90_n_144;
  wire count_upto_90_n_145;
  wire count_upto_90_n_146;
  wire count_upto_90_n_147;
  wire count_upto_90_n_148;
  wire count_upto_90_n_149;
  wire count_upto_90_n_150;
  wire count_upto_90_n_151;
  wire count_upto_90_n_152;
  wire count_upto_90_n_153;
  wire count_upto_90_n_58;
  wire count_upto_90_n_59;
  wire count_upto_90_n_60;
  wire count_upto_90_n_61;
  wire count_upto_90_n_62;
  wire count_upto_90_n_63;
  wire count_upto_90_n_64;
  wire count_upto_90_n_65;
  wire count_upto_90_n_66;
  wire count_upto_90_n_67;
  wire count_upto_90_n_68;
  wire count_upto_90_n_69;
  wire count_upto_90_n_70;
  wire count_upto_90_n_71;
  wire count_upto_90_n_72;
  wire count_upto_90_n_73;
  wire count_upto_90_n_74;
  wire count_upto_90_n_75;
  wire count_upto_90_n_76;
  wire count_upto_90_n_77;
  wire count_upto_90_n_78;
  wire count_upto_90_n_79;
  wire count_upto_90_n_80;
  wire count_upto_90_n_81;
  wire count_upto_90_n_82;
  wire count_upto_90_n_83;
  wire count_upto_90_n_84;
  wire count_upto_90_n_85;
  wire count_upto_90_n_86;
  wire count_upto_90_n_87;
  wire count_upto_90_n_88;
  wire count_upto_90_n_89;
  wire count_upto_90_n_90;
  wire count_upto_90_n_91;
  wire count_upto_90_n_92;
  wire count_upto_90_n_93;
  wire count_upto_90_n_94;
  wire count_upto_90_n_95;
  wire count_upto_90_n_96;
  wire count_upto_90_n_97;
  wire count_upto_90_n_98;
  wire count_upto_90_n_99;
  wire count_upto_9_10__0_n_100;
  wire count_upto_9_10__0_n_101;
  wire count_upto_9_10__0_n_102;
  wire count_upto_9_10__0_n_103;
  wire count_upto_9_10__0_n_104;
  wire count_upto_9_10__0_n_105;
  wire count_upto_9_10__0_n_106;
  wire count_upto_9_10__0_n_107;
  wire count_upto_9_10__0_n_108;
  wire count_upto_9_10__0_n_109;
  wire count_upto_9_10__0_n_110;
  wire count_upto_9_10__0_n_111;
  wire count_upto_9_10__0_n_112;
  wire count_upto_9_10__0_n_113;
  wire count_upto_9_10__0_n_114;
  wire count_upto_9_10__0_n_115;
  wire count_upto_9_10__0_n_116;
  wire count_upto_9_10__0_n_117;
  wire count_upto_9_10__0_n_118;
  wire count_upto_9_10__0_n_119;
  wire count_upto_9_10__0_n_120;
  wire count_upto_9_10__0_n_121;
  wire count_upto_9_10__0_n_122;
  wire count_upto_9_10__0_n_123;
  wire count_upto_9_10__0_n_124;
  wire count_upto_9_10__0_n_125;
  wire count_upto_9_10__0_n_126;
  wire count_upto_9_10__0_n_127;
  wire count_upto_9_10__0_n_128;
  wire count_upto_9_10__0_n_129;
  wire count_upto_9_10__0_n_130;
  wire count_upto_9_10__0_n_131;
  wire count_upto_9_10__0_n_132;
  wire count_upto_9_10__0_n_133;
  wire count_upto_9_10__0_n_134;
  wire count_upto_9_10__0_n_135;
  wire count_upto_9_10__0_n_136;
  wire count_upto_9_10__0_n_137;
  wire count_upto_9_10__0_n_138;
  wire count_upto_9_10__0_n_139;
  wire count_upto_9_10__0_n_140;
  wire count_upto_9_10__0_n_141;
  wire count_upto_9_10__0_n_142;
  wire count_upto_9_10__0_n_143;
  wire count_upto_9_10__0_n_144;
  wire count_upto_9_10__0_n_145;
  wire count_upto_9_10__0_n_146;
  wire count_upto_9_10__0_n_147;
  wire count_upto_9_10__0_n_148;
  wire count_upto_9_10__0_n_149;
  wire count_upto_9_10__0_n_150;
  wire count_upto_9_10__0_n_151;
  wire count_upto_9_10__0_n_152;
  wire count_upto_9_10__0_n_153;
  wire count_upto_9_10__0_n_58;
  wire count_upto_9_10__0_n_59;
  wire count_upto_9_10__0_n_60;
  wire count_upto_9_10__0_n_61;
  wire count_upto_9_10__0_n_62;
  wire count_upto_9_10__0_n_63;
  wire count_upto_9_10__0_n_64;
  wire count_upto_9_10__0_n_65;
  wire count_upto_9_10__0_n_66;
  wire count_upto_9_10__0_n_67;
  wire count_upto_9_10__0_n_68;
  wire count_upto_9_10__0_n_69;
  wire count_upto_9_10__0_n_70;
  wire count_upto_9_10__0_n_71;
  wire count_upto_9_10__0_n_72;
  wire count_upto_9_10__0_n_73;
  wire count_upto_9_10__0_n_74;
  wire count_upto_9_10__0_n_75;
  wire count_upto_9_10__0_n_76;
  wire count_upto_9_10__0_n_77;
  wire count_upto_9_10__0_n_78;
  wire count_upto_9_10__0_n_79;
  wire count_upto_9_10__0_n_80;
  wire count_upto_9_10__0_n_81;
  wire count_upto_9_10__0_n_82;
  wire count_upto_9_10__0_n_83;
  wire count_upto_9_10__0_n_84;
  wire count_upto_9_10__0_n_85;
  wire count_upto_9_10__0_n_86;
  wire count_upto_9_10__0_n_87;
  wire count_upto_9_10__0_n_88;
  wire count_upto_9_10__0_n_89;
  wire count_upto_9_10__0_n_90;
  wire count_upto_9_10__0_n_91;
  wire count_upto_9_10__0_n_92;
  wire count_upto_9_10__0_n_93;
  wire count_upto_9_10__0_n_94;
  wire count_upto_9_10__0_n_95;
  wire count_upto_9_10__0_n_96;
  wire count_upto_9_10__0_n_97;
  wire count_upto_9_10__0_n_98;
  wire count_upto_9_10__0_n_99;
  wire count_upto_9_10__1_n_100;
  wire count_upto_9_10__1_n_101;
  wire count_upto_9_10__1_n_102;
  wire count_upto_9_10__1_n_103;
  wire count_upto_9_10__1_n_104;
  wire count_upto_9_10__1_n_105;
  wire count_upto_9_10__1_n_58;
  wire count_upto_9_10__1_n_59;
  wire count_upto_9_10__1_n_60;
  wire count_upto_9_10__1_n_61;
  wire count_upto_9_10__1_n_62;
  wire count_upto_9_10__1_n_63;
  wire count_upto_9_10__1_n_64;
  wire count_upto_9_10__1_n_65;
  wire count_upto_9_10__1_n_66;
  wire count_upto_9_10__1_n_67;
  wire count_upto_9_10__1_n_68;
  wire count_upto_9_10__1_n_69;
  wire count_upto_9_10__1_n_70;
  wire count_upto_9_10__1_n_71;
  wire count_upto_9_10__1_n_72;
  wire count_upto_9_10__1_n_73;
  wire count_upto_9_10__1_n_74;
  wire count_upto_9_10__1_n_75;
  wire count_upto_9_10__1_n_76;
  wire count_upto_9_10__1_n_77;
  wire count_upto_9_10__1_n_78;
  wire count_upto_9_10__1_n_79;
  wire count_upto_9_10__1_n_80;
  wire count_upto_9_10__1_n_81;
  wire count_upto_9_10__1_n_82;
  wire count_upto_9_10__1_n_83;
  wire count_upto_9_10__1_n_84;
  wire count_upto_9_10__1_n_85;
  wire count_upto_9_10__1_n_86;
  wire count_upto_9_10__1_n_87;
  wire count_upto_9_10__1_n_88;
  wire count_upto_9_10__1_n_89;
  wire count_upto_9_10__1_n_90;
  wire count_upto_9_10__1_n_91;
  wire count_upto_9_10__1_n_92;
  wire count_upto_9_10__1_n_93;
  wire count_upto_9_10__1_n_94;
  wire count_upto_9_10__1_n_95;
  wire count_upto_9_10__1_n_96;
  wire count_upto_9_10__1_n_97;
  wire count_upto_9_10__1_n_98;
  wire count_upto_9_10__1_n_99;
  wire count_upto_9_10_n_100;
  wire count_upto_9_10_n_101;
  wire count_upto_9_10_n_102;
  wire count_upto_9_10_n_103;
  wire count_upto_9_10_n_104;
  wire count_upto_9_10_n_105;
  wire count_upto_9_10_n_106;
  wire count_upto_9_10_n_107;
  wire count_upto_9_10_n_108;
  wire count_upto_9_10_n_109;
  wire count_upto_9_10_n_110;
  wire count_upto_9_10_n_111;
  wire count_upto_9_10_n_112;
  wire count_upto_9_10_n_113;
  wire count_upto_9_10_n_114;
  wire count_upto_9_10_n_115;
  wire count_upto_9_10_n_116;
  wire count_upto_9_10_n_117;
  wire count_upto_9_10_n_118;
  wire count_upto_9_10_n_119;
  wire count_upto_9_10_n_120;
  wire count_upto_9_10_n_121;
  wire count_upto_9_10_n_122;
  wire count_upto_9_10_n_123;
  wire count_upto_9_10_n_124;
  wire count_upto_9_10_n_125;
  wire count_upto_9_10_n_126;
  wire count_upto_9_10_n_127;
  wire count_upto_9_10_n_128;
  wire count_upto_9_10_n_129;
  wire count_upto_9_10_n_130;
  wire count_upto_9_10_n_131;
  wire count_upto_9_10_n_132;
  wire count_upto_9_10_n_133;
  wire count_upto_9_10_n_134;
  wire count_upto_9_10_n_135;
  wire count_upto_9_10_n_136;
  wire count_upto_9_10_n_137;
  wire count_upto_9_10_n_138;
  wire count_upto_9_10_n_139;
  wire count_upto_9_10_n_140;
  wire count_upto_9_10_n_141;
  wire count_upto_9_10_n_142;
  wire count_upto_9_10_n_143;
  wire count_upto_9_10_n_144;
  wire count_upto_9_10_n_145;
  wire count_upto_9_10_n_146;
  wire count_upto_9_10_n_147;
  wire count_upto_9_10_n_148;
  wire count_upto_9_10_n_149;
  wire count_upto_9_10_n_150;
  wire count_upto_9_10_n_151;
  wire count_upto_9_10_n_152;
  wire count_upto_9_10_n_153;
  wire count_upto_9_10_n_58;
  wire count_upto_9_10_n_59;
  wire count_upto_9_10_n_60;
  wire count_upto_9_10_n_61;
  wire count_upto_9_10_n_62;
  wire count_upto_9_10_n_63;
  wire count_upto_9_10_n_64;
  wire count_upto_9_10_n_65;
  wire count_upto_9_10_n_66;
  wire count_upto_9_10_n_67;
  wire count_upto_9_10_n_68;
  wire count_upto_9_10_n_69;
  wire count_upto_9_10_n_70;
  wire count_upto_9_10_n_71;
  wire count_upto_9_10_n_72;
  wire count_upto_9_10_n_73;
  wire count_upto_9_10_n_74;
  wire count_upto_9_10_n_75;
  wire count_upto_9_10_n_76;
  wire count_upto_9_10_n_77;
  wire count_upto_9_10_n_78;
  wire count_upto_9_10_n_79;
  wire count_upto_9_10_n_80;
  wire count_upto_9_10_n_81;
  wire count_upto_9_10_n_82;
  wire count_upto_9_10_n_83;
  wire count_upto_9_10_n_84;
  wire count_upto_9_10_n_85;
  wire count_upto_9_10_n_86;
  wire count_upto_9_10_n_87;
  wire count_upto_9_10_n_88;
  wire count_upto_9_10_n_89;
  wire count_upto_9_10_n_90;
  wire count_upto_9_10_n_91;
  wire count_upto_9_10_n_92;
  wire count_upto_9_10_n_93;
  wire count_upto_9_10_n_94;
  wire count_upto_9_10_n_95;
  wire count_upto_9_10_n_96;
  wire count_upto_9_10_n_97;
  wire count_upto_9_10_n_98;
  wire count_upto_9_10_n_99;
  wire [31:16]count_upto_9_1_reg;
  wire \count_upto_9_1_reg[0]__1_n_0 ;
  wire \count_upto_9_1_reg[10]__1_n_0 ;
  wire \count_upto_9_1_reg[11]__1_n_0 ;
  wire \count_upto_9_1_reg[12]__1_n_0 ;
  wire \count_upto_9_1_reg[13]__1_n_0 ;
  wire \count_upto_9_1_reg[14]__1_n_0 ;
  wire \count_upto_9_1_reg[15]__1_n_0 ;
  wire \count_upto_9_1_reg[16]__1_n_0 ;
  wire \count_upto_9_1_reg[1]__1_n_0 ;
  wire \count_upto_9_1_reg[2]__1_n_0 ;
  wire \count_upto_9_1_reg[3]__1_n_0 ;
  wire \count_upto_9_1_reg[4]__1_n_0 ;
  wire \count_upto_9_1_reg[5]__1_n_0 ;
  wire \count_upto_9_1_reg[6]__1_n_0 ;
  wire \count_upto_9_1_reg[7]__1_n_0 ;
  wire \count_upto_9_1_reg[8]__1_n_0 ;
  wire \count_upto_9_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_9_reg;
  wire \count_upto_9_reg[0]__1_n_0 ;
  wire \count_upto_9_reg[10]__1_n_0 ;
  wire \count_upto_9_reg[11]__1_n_0 ;
  wire \count_upto_9_reg[12]__1_n_0 ;
  wire \count_upto_9_reg[13]__1_n_0 ;
  wire \count_upto_9_reg[14]__1_n_0 ;
  wire \count_upto_9_reg[15]__1_n_0 ;
  wire \count_upto_9_reg[16]__1_n_0 ;
  wire \count_upto_9_reg[1]__1_n_0 ;
  wire \count_upto_9_reg[2]__1_n_0 ;
  wire \count_upto_9_reg[3]__1_n_0 ;
  wire \count_upto_9_reg[4]__1_n_0 ;
  wire \count_upto_9_reg[5]__1_n_0 ;
  wire \count_upto_9_reg[6]__1_n_0 ;
  wire \count_upto_9_reg[7]__1_n_0 ;
  wire \count_upto_9_reg[8]__1_n_0 ;
  wire \count_upto_9_reg[9]__1_n_0 ;
  wire [31:0]count_upto_all;
  wire [31:0]count_upto_all0;
  wire count_upto_all1__0_n_100;
  wire count_upto_all1__0_n_101;
  wire count_upto_all1__0_n_102;
  wire count_upto_all1__0_n_103;
  wire count_upto_all1__0_n_104;
  wire count_upto_all1__0_n_105;
  wire count_upto_all1__0_n_106;
  wire count_upto_all1__0_n_107;
  wire count_upto_all1__0_n_108;
  wire count_upto_all1__0_n_109;
  wire count_upto_all1__0_n_110;
  wire count_upto_all1__0_n_111;
  wire count_upto_all1__0_n_112;
  wire count_upto_all1__0_n_113;
  wire count_upto_all1__0_n_114;
  wire count_upto_all1__0_n_115;
  wire count_upto_all1__0_n_116;
  wire count_upto_all1__0_n_117;
  wire count_upto_all1__0_n_118;
  wire count_upto_all1__0_n_119;
  wire count_upto_all1__0_n_120;
  wire count_upto_all1__0_n_121;
  wire count_upto_all1__0_n_122;
  wire count_upto_all1__0_n_123;
  wire count_upto_all1__0_n_124;
  wire count_upto_all1__0_n_125;
  wire count_upto_all1__0_n_126;
  wire count_upto_all1__0_n_127;
  wire count_upto_all1__0_n_128;
  wire count_upto_all1__0_n_129;
  wire count_upto_all1__0_n_130;
  wire count_upto_all1__0_n_131;
  wire count_upto_all1__0_n_132;
  wire count_upto_all1__0_n_133;
  wire count_upto_all1__0_n_134;
  wire count_upto_all1__0_n_135;
  wire count_upto_all1__0_n_136;
  wire count_upto_all1__0_n_137;
  wire count_upto_all1__0_n_138;
  wire count_upto_all1__0_n_139;
  wire count_upto_all1__0_n_140;
  wire count_upto_all1__0_n_141;
  wire count_upto_all1__0_n_142;
  wire count_upto_all1__0_n_143;
  wire count_upto_all1__0_n_144;
  wire count_upto_all1__0_n_145;
  wire count_upto_all1__0_n_146;
  wire count_upto_all1__0_n_147;
  wire count_upto_all1__0_n_148;
  wire count_upto_all1__0_n_149;
  wire count_upto_all1__0_n_150;
  wire count_upto_all1__0_n_151;
  wire count_upto_all1__0_n_152;
  wire count_upto_all1__0_n_153;
  wire count_upto_all1__0_n_58;
  wire count_upto_all1__0_n_59;
  wire count_upto_all1__0_n_60;
  wire count_upto_all1__0_n_61;
  wire count_upto_all1__0_n_62;
  wire count_upto_all1__0_n_63;
  wire count_upto_all1__0_n_64;
  wire count_upto_all1__0_n_65;
  wire count_upto_all1__0_n_66;
  wire count_upto_all1__0_n_67;
  wire count_upto_all1__0_n_68;
  wire count_upto_all1__0_n_69;
  wire count_upto_all1__0_n_70;
  wire count_upto_all1__0_n_71;
  wire count_upto_all1__0_n_72;
  wire count_upto_all1__0_n_73;
  wire count_upto_all1__0_n_74;
  wire count_upto_all1__0_n_75;
  wire count_upto_all1__0_n_76;
  wire count_upto_all1__0_n_77;
  wire count_upto_all1__0_n_78;
  wire count_upto_all1__0_n_79;
  wire count_upto_all1__0_n_80;
  wire count_upto_all1__0_n_81;
  wire count_upto_all1__0_n_82;
  wire count_upto_all1__0_n_83;
  wire count_upto_all1__0_n_84;
  wire count_upto_all1__0_n_85;
  wire count_upto_all1__0_n_86;
  wire count_upto_all1__0_n_87;
  wire count_upto_all1__0_n_88;
  wire count_upto_all1__0_n_89;
  wire count_upto_all1__0_n_90;
  wire count_upto_all1__0_n_91;
  wire count_upto_all1__0_n_92;
  wire count_upto_all1__0_n_93;
  wire count_upto_all1__0_n_94;
  wire count_upto_all1__0_n_95;
  wire count_upto_all1__0_n_96;
  wire count_upto_all1__0_n_97;
  wire count_upto_all1__0_n_98;
  wire count_upto_all1__0_n_99;
  wire count_upto_all1__1_n_100;
  wire count_upto_all1__1_n_101;
  wire count_upto_all1__1_n_102;
  wire count_upto_all1__1_n_103;
  wire count_upto_all1__1_n_104;
  wire count_upto_all1__1_n_105;
  wire count_upto_all1__1_n_58;
  wire count_upto_all1__1_n_59;
  wire count_upto_all1__1_n_60;
  wire count_upto_all1__1_n_61;
  wire count_upto_all1__1_n_62;
  wire count_upto_all1__1_n_63;
  wire count_upto_all1__1_n_64;
  wire count_upto_all1__1_n_65;
  wire count_upto_all1__1_n_66;
  wire count_upto_all1__1_n_67;
  wire count_upto_all1__1_n_68;
  wire count_upto_all1__1_n_69;
  wire count_upto_all1__1_n_70;
  wire count_upto_all1__1_n_71;
  wire count_upto_all1__1_n_72;
  wire count_upto_all1__1_n_73;
  wire count_upto_all1__1_n_74;
  wire count_upto_all1__1_n_75;
  wire count_upto_all1__1_n_76;
  wire count_upto_all1__1_n_77;
  wire count_upto_all1__1_n_78;
  wire count_upto_all1__1_n_79;
  wire count_upto_all1__1_n_80;
  wire count_upto_all1__1_n_81;
  wire count_upto_all1__1_n_82;
  wire count_upto_all1__1_n_83;
  wire count_upto_all1__1_n_84;
  wire count_upto_all1__1_n_85;
  wire count_upto_all1__1_n_86;
  wire count_upto_all1__1_n_87;
  wire count_upto_all1__1_n_88;
  wire count_upto_all1__1_n_89;
  wire count_upto_all1__1_n_90;
  wire count_upto_all1__1_n_91;
  wire count_upto_all1__1_n_92;
  wire count_upto_all1__1_n_93;
  wire count_upto_all1__1_n_94;
  wire count_upto_all1__1_n_95;
  wire count_upto_all1__1_n_96;
  wire count_upto_all1__1_n_97;
  wire count_upto_all1__1_n_98;
  wire count_upto_all1__1_n_99;
  wire count_upto_all1_n_100;
  wire count_upto_all1_n_101;
  wire count_upto_all1_n_102;
  wire count_upto_all1_n_103;
  wire count_upto_all1_n_104;
  wire count_upto_all1_n_105;
  wire count_upto_all1_n_106;
  wire count_upto_all1_n_107;
  wire count_upto_all1_n_108;
  wire count_upto_all1_n_109;
  wire count_upto_all1_n_110;
  wire count_upto_all1_n_111;
  wire count_upto_all1_n_112;
  wire count_upto_all1_n_113;
  wire count_upto_all1_n_114;
  wire count_upto_all1_n_115;
  wire count_upto_all1_n_116;
  wire count_upto_all1_n_117;
  wire count_upto_all1_n_118;
  wire count_upto_all1_n_119;
  wire count_upto_all1_n_120;
  wire count_upto_all1_n_121;
  wire count_upto_all1_n_122;
  wire count_upto_all1_n_123;
  wire count_upto_all1_n_124;
  wire count_upto_all1_n_125;
  wire count_upto_all1_n_126;
  wire count_upto_all1_n_127;
  wire count_upto_all1_n_128;
  wire count_upto_all1_n_129;
  wire count_upto_all1_n_130;
  wire count_upto_all1_n_131;
  wire count_upto_all1_n_132;
  wire count_upto_all1_n_133;
  wire count_upto_all1_n_134;
  wire count_upto_all1_n_135;
  wire count_upto_all1_n_136;
  wire count_upto_all1_n_137;
  wire count_upto_all1_n_138;
  wire count_upto_all1_n_139;
  wire count_upto_all1_n_140;
  wire count_upto_all1_n_141;
  wire count_upto_all1_n_142;
  wire count_upto_all1_n_143;
  wire count_upto_all1_n_144;
  wire count_upto_all1_n_145;
  wire count_upto_all1_n_146;
  wire count_upto_all1_n_147;
  wire count_upto_all1_n_148;
  wire count_upto_all1_n_149;
  wire count_upto_all1_n_150;
  wire count_upto_all1_n_151;
  wire count_upto_all1_n_152;
  wire count_upto_all1_n_153;
  wire count_upto_all1_n_58;
  wire count_upto_all1_n_59;
  wire count_upto_all1_n_60;
  wire count_upto_all1_n_61;
  wire count_upto_all1_n_62;
  wire count_upto_all1_n_63;
  wire count_upto_all1_n_64;
  wire count_upto_all1_n_65;
  wire count_upto_all1_n_66;
  wire count_upto_all1_n_67;
  wire count_upto_all1_n_68;
  wire count_upto_all1_n_69;
  wire count_upto_all1_n_70;
  wire count_upto_all1_n_71;
  wire count_upto_all1_n_72;
  wire count_upto_all1_n_73;
  wire count_upto_all1_n_74;
  wire count_upto_all1_n_75;
  wire count_upto_all1_n_76;
  wire count_upto_all1_n_77;
  wire count_upto_all1_n_78;
  wire count_upto_all1_n_79;
  wire count_upto_all1_n_80;
  wire count_upto_all1_n_81;
  wire count_upto_all1_n_82;
  wire count_upto_all1_n_83;
  wire count_upto_all1_n_84;
  wire count_upto_all1_n_85;
  wire count_upto_all1_n_86;
  wire count_upto_all1_n_87;
  wire count_upto_all1_n_88;
  wire count_upto_all1_n_89;
  wire count_upto_all1_n_90;
  wire count_upto_all1_n_91;
  wire count_upto_all1_n_92;
  wire count_upto_all1_n_93;
  wire count_upto_all1_n_94;
  wire count_upto_all1_n_95;
  wire count_upto_all1_n_96;
  wire count_upto_all1_n_97;
  wire count_upto_all1_n_98;
  wire count_upto_all1_n_99;
  wire \count_upto_all[12]_i_2_n_0 ;
  wire \count_upto_all[12]_i_3_n_0 ;
  wire \count_upto_all[12]_i_4_n_0 ;
  wire \count_upto_all[12]_i_5_n_0 ;
  wire \count_upto_all[16]_i_2_n_0 ;
  wire \count_upto_all[16]_i_3_n_0 ;
  wire \count_upto_all[16]_i_4_n_0 ;
  wire \count_upto_all[16]_i_5_n_0 ;
  wire \count_upto_all[20]_i_3_n_0 ;
  wire \count_upto_all[20]_i_4_n_0 ;
  wire \count_upto_all[20]_i_5_n_0 ;
  wire \count_upto_all[20]_i_6_n_0 ;
  wire \count_upto_all[20]_i_7_n_0 ;
  wire \count_upto_all[20]_i_8_n_0 ;
  wire \count_upto_all[20]_i_9_n_0 ;
  wire \count_upto_all[24]_i_10_n_0 ;
  wire \count_upto_all[24]_i_3_n_0 ;
  wire \count_upto_all[24]_i_4_n_0 ;
  wire \count_upto_all[24]_i_5_n_0 ;
  wire \count_upto_all[24]_i_6_n_0 ;
  wire \count_upto_all[24]_i_7_n_0 ;
  wire \count_upto_all[24]_i_8_n_0 ;
  wire \count_upto_all[24]_i_9_n_0 ;
  wire \count_upto_all[28]_i_10_n_0 ;
  wire \count_upto_all[28]_i_3_n_0 ;
  wire \count_upto_all[28]_i_4_n_0 ;
  wire \count_upto_all[28]_i_5_n_0 ;
  wire \count_upto_all[28]_i_6_n_0 ;
  wire \count_upto_all[28]_i_7_n_0 ;
  wire \count_upto_all[28]_i_8_n_0 ;
  wire \count_upto_all[28]_i_9_n_0 ;
  wire \count_upto_all[31]_i_3_n_0 ;
  wire \count_upto_all[31]_i_4_n_0 ;
  wire \count_upto_all[31]_i_5_n_0 ;
  wire \count_upto_all[31]_i_6_n_0 ;
  wire \count_upto_all[31]_i_7_n_0 ;
  wire \count_upto_all[31]_i_8_n_0 ;
  wire \count_upto_all[31]_i_9_n_0 ;
  wire \count_upto_all[4]_i_2_n_0 ;
  wire \count_upto_all[4]_i_3_n_0 ;
  wire \count_upto_all[4]_i_4_n_0 ;
  wire \count_upto_all[4]_i_5_n_0 ;
  wire \count_upto_all[8]_i_2_n_0 ;
  wire \count_upto_all[8]_i_3_n_0 ;
  wire \count_upto_all[8]_i_4_n_0 ;
  wire \count_upto_all[8]_i_5_n_0 ;
  wire \count_upto_all_reg[12]_i_1_n_0 ;
  wire \count_upto_all_reg[12]_i_1_n_1 ;
  wire \count_upto_all_reg[12]_i_1_n_2 ;
  wire \count_upto_all_reg[12]_i_1_n_3 ;
  wire \count_upto_all_reg[16]_i_1_n_0 ;
  wire \count_upto_all_reg[16]_i_1_n_1 ;
  wire \count_upto_all_reg[16]_i_1_n_2 ;
  wire \count_upto_all_reg[16]_i_1_n_3 ;
  wire \count_upto_all_reg[20]_i_1_n_0 ;
  wire \count_upto_all_reg[20]_i_1_n_1 ;
  wire \count_upto_all_reg[20]_i_1_n_2 ;
  wire \count_upto_all_reg[20]_i_1_n_3 ;
  wire \count_upto_all_reg[20]_i_2_n_0 ;
  wire \count_upto_all_reg[20]_i_2_n_1 ;
  wire \count_upto_all_reg[20]_i_2_n_2 ;
  wire \count_upto_all_reg[20]_i_2_n_3 ;
  wire \count_upto_all_reg[20]_i_2_n_4 ;
  wire \count_upto_all_reg[20]_i_2_n_5 ;
  wire \count_upto_all_reg[20]_i_2_n_6 ;
  wire \count_upto_all_reg[20]_i_2_n_7 ;
  wire \count_upto_all_reg[24]_i_1_n_0 ;
  wire \count_upto_all_reg[24]_i_1_n_1 ;
  wire \count_upto_all_reg[24]_i_1_n_2 ;
  wire \count_upto_all_reg[24]_i_1_n_3 ;
  wire \count_upto_all_reg[24]_i_2_n_0 ;
  wire \count_upto_all_reg[24]_i_2_n_1 ;
  wire \count_upto_all_reg[24]_i_2_n_2 ;
  wire \count_upto_all_reg[24]_i_2_n_3 ;
  wire \count_upto_all_reg[24]_i_2_n_4 ;
  wire \count_upto_all_reg[24]_i_2_n_5 ;
  wire \count_upto_all_reg[24]_i_2_n_6 ;
  wire \count_upto_all_reg[24]_i_2_n_7 ;
  wire \count_upto_all_reg[28]_i_1_n_0 ;
  wire \count_upto_all_reg[28]_i_1_n_1 ;
  wire \count_upto_all_reg[28]_i_1_n_2 ;
  wire \count_upto_all_reg[28]_i_1_n_3 ;
  wire \count_upto_all_reg[28]_i_2_n_0 ;
  wire \count_upto_all_reg[28]_i_2_n_1 ;
  wire \count_upto_all_reg[28]_i_2_n_2 ;
  wire \count_upto_all_reg[28]_i_2_n_3 ;
  wire \count_upto_all_reg[28]_i_2_n_4 ;
  wire \count_upto_all_reg[28]_i_2_n_5 ;
  wire \count_upto_all_reg[28]_i_2_n_6 ;
  wire \count_upto_all_reg[28]_i_2_n_7 ;
  wire \count_upto_all_reg[31]_i_1_n_2 ;
  wire \count_upto_all_reg[31]_i_1_n_3 ;
  wire \count_upto_all_reg[31]_i_2_n_1 ;
  wire \count_upto_all_reg[31]_i_2_n_2 ;
  wire \count_upto_all_reg[31]_i_2_n_3 ;
  wire \count_upto_all_reg[31]_i_2_n_4 ;
  wire \count_upto_all_reg[31]_i_2_n_5 ;
  wire \count_upto_all_reg[31]_i_2_n_6 ;
  wire \count_upto_all_reg[31]_i_2_n_7 ;
  wire \count_upto_all_reg[4]_i_1_n_0 ;
  wire \count_upto_all_reg[4]_i_1_n_1 ;
  wire \count_upto_all_reg[4]_i_1_n_2 ;
  wire \count_upto_all_reg[4]_i_1_n_3 ;
  wire \count_upto_all_reg[8]_i_1_n_0 ;
  wire \count_upto_all_reg[8]_i_1_n_1 ;
  wire \count_upto_all_reg[8]_i_1_n_2 ;
  wire \count_upto_all_reg[8]_i_1_n_3 ;
  wire [31:0]count_upto_all_slow;
  wire [31:0]count_upto_all_slow0;
  wire count_upto_all_slow1__0_n_100;
  wire count_upto_all_slow1__0_n_101;
  wire count_upto_all_slow1__0_n_102;
  wire count_upto_all_slow1__0_n_103;
  wire count_upto_all_slow1__0_n_104;
  wire count_upto_all_slow1__0_n_105;
  wire count_upto_all_slow1__0_n_106;
  wire count_upto_all_slow1__0_n_107;
  wire count_upto_all_slow1__0_n_108;
  wire count_upto_all_slow1__0_n_109;
  wire count_upto_all_slow1__0_n_110;
  wire count_upto_all_slow1__0_n_111;
  wire count_upto_all_slow1__0_n_112;
  wire count_upto_all_slow1__0_n_113;
  wire count_upto_all_slow1__0_n_114;
  wire count_upto_all_slow1__0_n_115;
  wire count_upto_all_slow1__0_n_116;
  wire count_upto_all_slow1__0_n_117;
  wire count_upto_all_slow1__0_n_118;
  wire count_upto_all_slow1__0_n_119;
  wire count_upto_all_slow1__0_n_120;
  wire count_upto_all_slow1__0_n_121;
  wire count_upto_all_slow1__0_n_122;
  wire count_upto_all_slow1__0_n_123;
  wire count_upto_all_slow1__0_n_124;
  wire count_upto_all_slow1__0_n_125;
  wire count_upto_all_slow1__0_n_126;
  wire count_upto_all_slow1__0_n_127;
  wire count_upto_all_slow1__0_n_128;
  wire count_upto_all_slow1__0_n_129;
  wire count_upto_all_slow1__0_n_130;
  wire count_upto_all_slow1__0_n_131;
  wire count_upto_all_slow1__0_n_132;
  wire count_upto_all_slow1__0_n_133;
  wire count_upto_all_slow1__0_n_134;
  wire count_upto_all_slow1__0_n_135;
  wire count_upto_all_slow1__0_n_136;
  wire count_upto_all_slow1__0_n_137;
  wire count_upto_all_slow1__0_n_138;
  wire count_upto_all_slow1__0_n_139;
  wire count_upto_all_slow1__0_n_140;
  wire count_upto_all_slow1__0_n_141;
  wire count_upto_all_slow1__0_n_142;
  wire count_upto_all_slow1__0_n_143;
  wire count_upto_all_slow1__0_n_144;
  wire count_upto_all_slow1__0_n_145;
  wire count_upto_all_slow1__0_n_146;
  wire count_upto_all_slow1__0_n_147;
  wire count_upto_all_slow1__0_n_148;
  wire count_upto_all_slow1__0_n_149;
  wire count_upto_all_slow1__0_n_150;
  wire count_upto_all_slow1__0_n_151;
  wire count_upto_all_slow1__0_n_152;
  wire count_upto_all_slow1__0_n_153;
  wire count_upto_all_slow1__0_n_58;
  wire count_upto_all_slow1__0_n_59;
  wire count_upto_all_slow1__0_n_60;
  wire count_upto_all_slow1__0_n_61;
  wire count_upto_all_slow1__0_n_62;
  wire count_upto_all_slow1__0_n_63;
  wire count_upto_all_slow1__0_n_64;
  wire count_upto_all_slow1__0_n_65;
  wire count_upto_all_slow1__0_n_66;
  wire count_upto_all_slow1__0_n_67;
  wire count_upto_all_slow1__0_n_68;
  wire count_upto_all_slow1__0_n_69;
  wire count_upto_all_slow1__0_n_70;
  wire count_upto_all_slow1__0_n_71;
  wire count_upto_all_slow1__0_n_72;
  wire count_upto_all_slow1__0_n_73;
  wire count_upto_all_slow1__0_n_74;
  wire count_upto_all_slow1__0_n_75;
  wire count_upto_all_slow1__0_n_76;
  wire count_upto_all_slow1__0_n_77;
  wire count_upto_all_slow1__0_n_78;
  wire count_upto_all_slow1__0_n_79;
  wire count_upto_all_slow1__0_n_80;
  wire count_upto_all_slow1__0_n_81;
  wire count_upto_all_slow1__0_n_82;
  wire count_upto_all_slow1__0_n_83;
  wire count_upto_all_slow1__0_n_84;
  wire count_upto_all_slow1__0_n_85;
  wire count_upto_all_slow1__0_n_86;
  wire count_upto_all_slow1__0_n_87;
  wire count_upto_all_slow1__0_n_88;
  wire count_upto_all_slow1__0_n_89;
  wire count_upto_all_slow1__0_n_90;
  wire count_upto_all_slow1__0_n_91;
  wire count_upto_all_slow1__0_n_92;
  wire count_upto_all_slow1__0_n_93;
  wire count_upto_all_slow1__0_n_94;
  wire count_upto_all_slow1__0_n_95;
  wire count_upto_all_slow1__0_n_96;
  wire count_upto_all_slow1__0_n_97;
  wire count_upto_all_slow1__0_n_98;
  wire count_upto_all_slow1__0_n_99;
  wire count_upto_all_slow1__1_n_100;
  wire count_upto_all_slow1__1_n_101;
  wire count_upto_all_slow1__1_n_102;
  wire count_upto_all_slow1__1_n_103;
  wire count_upto_all_slow1__1_n_104;
  wire count_upto_all_slow1__1_n_105;
  wire count_upto_all_slow1__1_n_58;
  wire count_upto_all_slow1__1_n_59;
  wire count_upto_all_slow1__1_n_60;
  wire count_upto_all_slow1__1_n_61;
  wire count_upto_all_slow1__1_n_62;
  wire count_upto_all_slow1__1_n_63;
  wire count_upto_all_slow1__1_n_64;
  wire count_upto_all_slow1__1_n_65;
  wire count_upto_all_slow1__1_n_66;
  wire count_upto_all_slow1__1_n_67;
  wire count_upto_all_slow1__1_n_68;
  wire count_upto_all_slow1__1_n_69;
  wire count_upto_all_slow1__1_n_70;
  wire count_upto_all_slow1__1_n_71;
  wire count_upto_all_slow1__1_n_72;
  wire count_upto_all_slow1__1_n_73;
  wire count_upto_all_slow1__1_n_74;
  wire count_upto_all_slow1__1_n_75;
  wire count_upto_all_slow1__1_n_76;
  wire count_upto_all_slow1__1_n_77;
  wire count_upto_all_slow1__1_n_78;
  wire count_upto_all_slow1__1_n_79;
  wire count_upto_all_slow1__1_n_80;
  wire count_upto_all_slow1__1_n_81;
  wire count_upto_all_slow1__1_n_82;
  wire count_upto_all_slow1__1_n_83;
  wire count_upto_all_slow1__1_n_84;
  wire count_upto_all_slow1__1_n_85;
  wire count_upto_all_slow1__1_n_86;
  wire count_upto_all_slow1__1_n_87;
  wire count_upto_all_slow1__1_n_88;
  wire count_upto_all_slow1__1_n_89;
  wire count_upto_all_slow1__1_n_90;
  wire count_upto_all_slow1__1_n_91;
  wire count_upto_all_slow1__1_n_92;
  wire count_upto_all_slow1__1_n_93;
  wire count_upto_all_slow1__1_n_94;
  wire count_upto_all_slow1__1_n_95;
  wire count_upto_all_slow1__1_n_96;
  wire count_upto_all_slow1__1_n_97;
  wire count_upto_all_slow1__1_n_98;
  wire count_upto_all_slow1__1_n_99;
  wire count_upto_all_slow1_n_100;
  wire count_upto_all_slow1_n_101;
  wire count_upto_all_slow1_n_102;
  wire count_upto_all_slow1_n_103;
  wire count_upto_all_slow1_n_104;
  wire count_upto_all_slow1_n_105;
  wire count_upto_all_slow1_n_106;
  wire count_upto_all_slow1_n_107;
  wire count_upto_all_slow1_n_108;
  wire count_upto_all_slow1_n_109;
  wire count_upto_all_slow1_n_110;
  wire count_upto_all_slow1_n_111;
  wire count_upto_all_slow1_n_112;
  wire count_upto_all_slow1_n_113;
  wire count_upto_all_slow1_n_114;
  wire count_upto_all_slow1_n_115;
  wire count_upto_all_slow1_n_116;
  wire count_upto_all_slow1_n_117;
  wire count_upto_all_slow1_n_118;
  wire count_upto_all_slow1_n_119;
  wire count_upto_all_slow1_n_120;
  wire count_upto_all_slow1_n_121;
  wire count_upto_all_slow1_n_122;
  wire count_upto_all_slow1_n_123;
  wire count_upto_all_slow1_n_124;
  wire count_upto_all_slow1_n_125;
  wire count_upto_all_slow1_n_126;
  wire count_upto_all_slow1_n_127;
  wire count_upto_all_slow1_n_128;
  wire count_upto_all_slow1_n_129;
  wire count_upto_all_slow1_n_130;
  wire count_upto_all_slow1_n_131;
  wire count_upto_all_slow1_n_132;
  wire count_upto_all_slow1_n_133;
  wire count_upto_all_slow1_n_134;
  wire count_upto_all_slow1_n_135;
  wire count_upto_all_slow1_n_136;
  wire count_upto_all_slow1_n_137;
  wire count_upto_all_slow1_n_138;
  wire count_upto_all_slow1_n_139;
  wire count_upto_all_slow1_n_140;
  wire count_upto_all_slow1_n_141;
  wire count_upto_all_slow1_n_142;
  wire count_upto_all_slow1_n_143;
  wire count_upto_all_slow1_n_144;
  wire count_upto_all_slow1_n_145;
  wire count_upto_all_slow1_n_146;
  wire count_upto_all_slow1_n_147;
  wire count_upto_all_slow1_n_148;
  wire count_upto_all_slow1_n_149;
  wire count_upto_all_slow1_n_150;
  wire count_upto_all_slow1_n_151;
  wire count_upto_all_slow1_n_152;
  wire count_upto_all_slow1_n_153;
  wire count_upto_all_slow1_n_58;
  wire count_upto_all_slow1_n_59;
  wire count_upto_all_slow1_n_60;
  wire count_upto_all_slow1_n_61;
  wire count_upto_all_slow1_n_62;
  wire count_upto_all_slow1_n_63;
  wire count_upto_all_slow1_n_64;
  wire count_upto_all_slow1_n_65;
  wire count_upto_all_slow1_n_66;
  wire count_upto_all_slow1_n_67;
  wire count_upto_all_slow1_n_68;
  wire count_upto_all_slow1_n_69;
  wire count_upto_all_slow1_n_70;
  wire count_upto_all_slow1_n_71;
  wire count_upto_all_slow1_n_72;
  wire count_upto_all_slow1_n_73;
  wire count_upto_all_slow1_n_74;
  wire count_upto_all_slow1_n_75;
  wire count_upto_all_slow1_n_76;
  wire count_upto_all_slow1_n_77;
  wire count_upto_all_slow1_n_78;
  wire count_upto_all_slow1_n_79;
  wire count_upto_all_slow1_n_80;
  wire count_upto_all_slow1_n_81;
  wire count_upto_all_slow1_n_82;
  wire count_upto_all_slow1_n_83;
  wire count_upto_all_slow1_n_84;
  wire count_upto_all_slow1_n_85;
  wire count_upto_all_slow1_n_86;
  wire count_upto_all_slow1_n_87;
  wire count_upto_all_slow1_n_88;
  wire count_upto_all_slow1_n_89;
  wire count_upto_all_slow1_n_90;
  wire count_upto_all_slow1_n_91;
  wire count_upto_all_slow1_n_92;
  wire count_upto_all_slow1_n_93;
  wire count_upto_all_slow1_n_94;
  wire count_upto_all_slow1_n_95;
  wire count_upto_all_slow1_n_96;
  wire count_upto_all_slow1_n_97;
  wire count_upto_all_slow1_n_98;
  wire count_upto_all_slow1_n_99;
  wire \count_upto_all_slow[12]_i_2_n_0 ;
  wire \count_upto_all_slow[12]_i_3_n_0 ;
  wire \count_upto_all_slow[12]_i_4_n_0 ;
  wire \count_upto_all_slow[12]_i_5_n_0 ;
  wire \count_upto_all_slow[16]_i_2_n_0 ;
  wire \count_upto_all_slow[16]_i_3_n_0 ;
  wire \count_upto_all_slow[16]_i_4_n_0 ;
  wire \count_upto_all_slow[16]_i_5_n_0 ;
  wire \count_upto_all_slow[20]_i_3_n_0 ;
  wire \count_upto_all_slow[20]_i_4_n_0 ;
  wire \count_upto_all_slow[20]_i_5_n_0 ;
  wire \count_upto_all_slow[20]_i_6_n_0 ;
  wire \count_upto_all_slow[20]_i_7_n_0 ;
  wire \count_upto_all_slow[20]_i_8_n_0 ;
  wire \count_upto_all_slow[20]_i_9_n_0 ;
  wire \count_upto_all_slow[24]_i_10_n_0 ;
  wire \count_upto_all_slow[24]_i_3_n_0 ;
  wire \count_upto_all_slow[24]_i_4_n_0 ;
  wire \count_upto_all_slow[24]_i_5_n_0 ;
  wire \count_upto_all_slow[24]_i_6_n_0 ;
  wire \count_upto_all_slow[24]_i_7_n_0 ;
  wire \count_upto_all_slow[24]_i_8_n_0 ;
  wire \count_upto_all_slow[24]_i_9_n_0 ;
  wire \count_upto_all_slow[28]_i_10_n_0 ;
  wire \count_upto_all_slow[28]_i_3_n_0 ;
  wire \count_upto_all_slow[28]_i_4_n_0 ;
  wire \count_upto_all_slow[28]_i_5_n_0 ;
  wire \count_upto_all_slow[28]_i_6_n_0 ;
  wire \count_upto_all_slow[28]_i_7_n_0 ;
  wire \count_upto_all_slow[28]_i_8_n_0 ;
  wire \count_upto_all_slow[28]_i_9_n_0 ;
  wire \count_upto_all_slow[31]_i_3_n_0 ;
  wire \count_upto_all_slow[31]_i_4_n_0 ;
  wire \count_upto_all_slow[31]_i_5_n_0 ;
  wire \count_upto_all_slow[31]_i_6_n_0 ;
  wire \count_upto_all_slow[31]_i_7_n_0 ;
  wire \count_upto_all_slow[31]_i_8_n_0 ;
  wire \count_upto_all_slow[31]_i_9_n_0 ;
  wire \count_upto_all_slow[4]_i_2_n_0 ;
  wire \count_upto_all_slow[4]_i_3_n_0 ;
  wire \count_upto_all_slow[4]_i_4_n_0 ;
  wire \count_upto_all_slow[4]_i_5_n_0 ;
  wire \count_upto_all_slow[8]_i_2_n_0 ;
  wire \count_upto_all_slow[8]_i_3_n_0 ;
  wire \count_upto_all_slow[8]_i_4_n_0 ;
  wire \count_upto_all_slow[8]_i_5_n_0 ;
  wire \count_upto_all_slow_reg[12]_i_1_n_0 ;
  wire \count_upto_all_slow_reg[12]_i_1_n_1 ;
  wire \count_upto_all_slow_reg[12]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[12]_i_1_n_3 ;
  wire \count_upto_all_slow_reg[16]_i_1_n_0 ;
  wire \count_upto_all_slow_reg[16]_i_1_n_1 ;
  wire \count_upto_all_slow_reg[16]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[16]_i_1_n_3 ;
  wire \count_upto_all_slow_reg[20]_i_1_n_0 ;
  wire \count_upto_all_slow_reg[20]_i_1_n_1 ;
  wire \count_upto_all_slow_reg[20]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[20]_i_1_n_3 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_0 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_1 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_2 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_3 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_4 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_5 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_6 ;
  wire \count_upto_all_slow_reg[20]_i_2_n_7 ;
  wire \count_upto_all_slow_reg[24]_i_1_n_0 ;
  wire \count_upto_all_slow_reg[24]_i_1_n_1 ;
  wire \count_upto_all_slow_reg[24]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[24]_i_1_n_3 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_0 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_1 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_2 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_3 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_4 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_5 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_6 ;
  wire \count_upto_all_slow_reg[24]_i_2_n_7 ;
  wire \count_upto_all_slow_reg[28]_i_1_n_0 ;
  wire \count_upto_all_slow_reg[28]_i_1_n_1 ;
  wire \count_upto_all_slow_reg[28]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[28]_i_1_n_3 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_0 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_1 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_2 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_3 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_4 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_5 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_6 ;
  wire \count_upto_all_slow_reg[28]_i_2_n_7 ;
  wire \count_upto_all_slow_reg[31]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[31]_i_1_n_3 ;
  wire \count_upto_all_slow_reg[31]_i_2_n_1 ;
  wire \count_upto_all_slow_reg[31]_i_2_n_2 ;
  wire \count_upto_all_slow_reg[31]_i_2_n_3 ;
  wire \count_upto_all_slow_reg[31]_i_2_n_4 ;
  wire \count_upto_all_slow_reg[31]_i_2_n_5 ;
  wire \count_upto_all_slow_reg[31]_i_2_n_6 ;
  wire \count_upto_all_slow_reg[31]_i_2_n_7 ;
  wire \count_upto_all_slow_reg[4]_i_1_n_0 ;
  wire \count_upto_all_slow_reg[4]_i_1_n_1 ;
  wire \count_upto_all_slow_reg[4]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[4]_i_1_n_3 ;
  wire \count_upto_all_slow_reg[8]_i_1_n_0 ;
  wire \count_upto_all_slow_reg[8]_i_1_n_1 ;
  wire \count_upto_all_slow_reg[8]_i_1_n_2 ;
  wire \count_upto_all_slow_reg[8]_i_1_n_3 ;
  wire count_upto_sample0__0_n_100;
  wire count_upto_sample0__0_n_101;
  wire count_upto_sample0__0_n_102;
  wire count_upto_sample0__0_n_103;
  wire count_upto_sample0__0_n_104;
  wire count_upto_sample0__0_n_105;
  wire count_upto_sample0__0_n_106;
  wire count_upto_sample0__0_n_107;
  wire count_upto_sample0__0_n_108;
  wire count_upto_sample0__0_n_109;
  wire count_upto_sample0__0_n_110;
  wire count_upto_sample0__0_n_111;
  wire count_upto_sample0__0_n_112;
  wire count_upto_sample0__0_n_113;
  wire count_upto_sample0__0_n_114;
  wire count_upto_sample0__0_n_115;
  wire count_upto_sample0__0_n_116;
  wire count_upto_sample0__0_n_117;
  wire count_upto_sample0__0_n_118;
  wire count_upto_sample0__0_n_119;
  wire count_upto_sample0__0_n_120;
  wire count_upto_sample0__0_n_121;
  wire count_upto_sample0__0_n_122;
  wire count_upto_sample0__0_n_123;
  wire count_upto_sample0__0_n_124;
  wire count_upto_sample0__0_n_125;
  wire count_upto_sample0__0_n_126;
  wire count_upto_sample0__0_n_127;
  wire count_upto_sample0__0_n_128;
  wire count_upto_sample0__0_n_129;
  wire count_upto_sample0__0_n_130;
  wire count_upto_sample0__0_n_131;
  wire count_upto_sample0__0_n_132;
  wire count_upto_sample0__0_n_133;
  wire count_upto_sample0__0_n_134;
  wire count_upto_sample0__0_n_135;
  wire count_upto_sample0__0_n_136;
  wire count_upto_sample0__0_n_137;
  wire count_upto_sample0__0_n_138;
  wire count_upto_sample0__0_n_139;
  wire count_upto_sample0__0_n_140;
  wire count_upto_sample0__0_n_141;
  wire count_upto_sample0__0_n_142;
  wire count_upto_sample0__0_n_143;
  wire count_upto_sample0__0_n_144;
  wire count_upto_sample0__0_n_145;
  wire count_upto_sample0__0_n_146;
  wire count_upto_sample0__0_n_147;
  wire count_upto_sample0__0_n_148;
  wire count_upto_sample0__0_n_149;
  wire count_upto_sample0__0_n_150;
  wire count_upto_sample0__0_n_151;
  wire count_upto_sample0__0_n_152;
  wire count_upto_sample0__0_n_153;
  wire count_upto_sample0__0_n_58;
  wire count_upto_sample0__0_n_59;
  wire count_upto_sample0__0_n_60;
  wire count_upto_sample0__0_n_61;
  wire count_upto_sample0__0_n_62;
  wire count_upto_sample0__0_n_63;
  wire count_upto_sample0__0_n_64;
  wire count_upto_sample0__0_n_65;
  wire count_upto_sample0__0_n_66;
  wire count_upto_sample0__0_n_67;
  wire count_upto_sample0__0_n_68;
  wire count_upto_sample0__0_n_69;
  wire count_upto_sample0__0_n_70;
  wire count_upto_sample0__0_n_71;
  wire count_upto_sample0__0_n_72;
  wire count_upto_sample0__0_n_73;
  wire count_upto_sample0__0_n_74;
  wire count_upto_sample0__0_n_75;
  wire count_upto_sample0__0_n_76;
  wire count_upto_sample0__0_n_77;
  wire count_upto_sample0__0_n_78;
  wire count_upto_sample0__0_n_79;
  wire count_upto_sample0__0_n_80;
  wire count_upto_sample0__0_n_81;
  wire count_upto_sample0__0_n_82;
  wire count_upto_sample0__0_n_83;
  wire count_upto_sample0__0_n_84;
  wire count_upto_sample0__0_n_85;
  wire count_upto_sample0__0_n_86;
  wire count_upto_sample0__0_n_87;
  wire count_upto_sample0__0_n_88;
  wire count_upto_sample0__0_n_89;
  wire count_upto_sample0__0_n_90;
  wire count_upto_sample0__0_n_91;
  wire count_upto_sample0__0_n_92;
  wire count_upto_sample0__0_n_93;
  wire count_upto_sample0__0_n_94;
  wire count_upto_sample0__0_n_95;
  wire count_upto_sample0__0_n_96;
  wire count_upto_sample0__0_n_97;
  wire count_upto_sample0__0_n_98;
  wire count_upto_sample0__0_n_99;
  wire count_upto_sample0__1_n_100;
  wire count_upto_sample0__1_n_101;
  wire count_upto_sample0__1_n_102;
  wire count_upto_sample0__1_n_103;
  wire count_upto_sample0__1_n_104;
  wire count_upto_sample0__1_n_105;
  wire count_upto_sample0__1_n_58;
  wire count_upto_sample0__1_n_59;
  wire count_upto_sample0__1_n_60;
  wire count_upto_sample0__1_n_61;
  wire count_upto_sample0__1_n_62;
  wire count_upto_sample0__1_n_63;
  wire count_upto_sample0__1_n_64;
  wire count_upto_sample0__1_n_65;
  wire count_upto_sample0__1_n_66;
  wire count_upto_sample0__1_n_67;
  wire count_upto_sample0__1_n_68;
  wire count_upto_sample0__1_n_69;
  wire count_upto_sample0__1_n_70;
  wire count_upto_sample0__1_n_71;
  wire count_upto_sample0__1_n_72;
  wire count_upto_sample0__1_n_73;
  wire count_upto_sample0__1_n_74;
  wire count_upto_sample0__1_n_75;
  wire count_upto_sample0__1_n_76;
  wire count_upto_sample0__1_n_77;
  wire count_upto_sample0__1_n_78;
  wire count_upto_sample0__1_n_79;
  wire count_upto_sample0__1_n_80;
  wire count_upto_sample0__1_n_81;
  wire count_upto_sample0__1_n_82;
  wire count_upto_sample0__1_n_83;
  wire count_upto_sample0__1_n_84;
  wire count_upto_sample0__1_n_85;
  wire count_upto_sample0__1_n_86;
  wire count_upto_sample0__1_n_87;
  wire count_upto_sample0__1_n_88;
  wire count_upto_sample0__1_n_89;
  wire count_upto_sample0__1_n_90;
  wire count_upto_sample0__1_n_91;
  wire count_upto_sample0__1_n_92;
  wire count_upto_sample0__1_n_93;
  wire count_upto_sample0__1_n_94;
  wire count_upto_sample0__1_n_95;
  wire count_upto_sample0__1_n_96;
  wire count_upto_sample0__1_n_97;
  wire count_upto_sample0__1_n_98;
  wire count_upto_sample0__1_n_99;
  wire count_upto_sample0_n_100;
  wire count_upto_sample0_n_101;
  wire count_upto_sample0_n_102;
  wire count_upto_sample0_n_103;
  wire count_upto_sample0_n_104;
  wire count_upto_sample0_n_105;
  wire count_upto_sample0_n_106;
  wire count_upto_sample0_n_107;
  wire count_upto_sample0_n_108;
  wire count_upto_sample0_n_109;
  wire count_upto_sample0_n_110;
  wire count_upto_sample0_n_111;
  wire count_upto_sample0_n_112;
  wire count_upto_sample0_n_113;
  wire count_upto_sample0_n_114;
  wire count_upto_sample0_n_115;
  wire count_upto_sample0_n_116;
  wire count_upto_sample0_n_117;
  wire count_upto_sample0_n_118;
  wire count_upto_sample0_n_119;
  wire count_upto_sample0_n_120;
  wire count_upto_sample0_n_121;
  wire count_upto_sample0_n_122;
  wire count_upto_sample0_n_123;
  wire count_upto_sample0_n_124;
  wire count_upto_sample0_n_125;
  wire count_upto_sample0_n_126;
  wire count_upto_sample0_n_127;
  wire count_upto_sample0_n_128;
  wire count_upto_sample0_n_129;
  wire count_upto_sample0_n_130;
  wire count_upto_sample0_n_131;
  wire count_upto_sample0_n_132;
  wire count_upto_sample0_n_133;
  wire count_upto_sample0_n_134;
  wire count_upto_sample0_n_135;
  wire count_upto_sample0_n_136;
  wire count_upto_sample0_n_137;
  wire count_upto_sample0_n_138;
  wire count_upto_sample0_n_139;
  wire count_upto_sample0_n_140;
  wire count_upto_sample0_n_141;
  wire count_upto_sample0_n_142;
  wire count_upto_sample0_n_143;
  wire count_upto_sample0_n_144;
  wire count_upto_sample0_n_145;
  wire count_upto_sample0_n_146;
  wire count_upto_sample0_n_147;
  wire count_upto_sample0_n_148;
  wire count_upto_sample0_n_149;
  wire count_upto_sample0_n_150;
  wire count_upto_sample0_n_151;
  wire count_upto_sample0_n_152;
  wire count_upto_sample0_n_153;
  wire count_upto_sample0_n_58;
  wire count_upto_sample0_n_59;
  wire count_upto_sample0_n_60;
  wire count_upto_sample0_n_61;
  wire count_upto_sample0_n_62;
  wire count_upto_sample0_n_63;
  wire count_upto_sample0_n_64;
  wire count_upto_sample0_n_65;
  wire count_upto_sample0_n_66;
  wire count_upto_sample0_n_67;
  wire count_upto_sample0_n_68;
  wire count_upto_sample0_n_69;
  wire count_upto_sample0_n_70;
  wire count_upto_sample0_n_71;
  wire count_upto_sample0_n_72;
  wire count_upto_sample0_n_73;
  wire count_upto_sample0_n_74;
  wire count_upto_sample0_n_75;
  wire count_upto_sample0_n_76;
  wire count_upto_sample0_n_77;
  wire count_upto_sample0_n_78;
  wire count_upto_sample0_n_79;
  wire count_upto_sample0_n_80;
  wire count_upto_sample0_n_81;
  wire count_upto_sample0_n_82;
  wire count_upto_sample0_n_83;
  wire count_upto_sample0_n_84;
  wire count_upto_sample0_n_85;
  wire count_upto_sample0_n_86;
  wire count_upto_sample0_n_87;
  wire count_upto_sample0_n_88;
  wire count_upto_sample0_n_89;
  wire count_upto_sample0_n_90;
  wire count_upto_sample0_n_91;
  wire count_upto_sample0_n_92;
  wire count_upto_sample0_n_93;
  wire count_upto_sample0_n_94;
  wire count_upto_sample0_n_95;
  wire count_upto_sample0_n_96;
  wire count_upto_sample0_n_97;
  wire count_upto_sample0_n_98;
  wire count_upto_sample0_n_99;
  wire count_upto_sample_10__0_n_100;
  wire count_upto_sample_10__0_n_101;
  wire count_upto_sample_10__0_n_102;
  wire count_upto_sample_10__0_n_103;
  wire count_upto_sample_10__0_n_104;
  wire count_upto_sample_10__0_n_105;
  wire count_upto_sample_10__0_n_106;
  wire count_upto_sample_10__0_n_107;
  wire count_upto_sample_10__0_n_108;
  wire count_upto_sample_10__0_n_109;
  wire count_upto_sample_10__0_n_110;
  wire count_upto_sample_10__0_n_111;
  wire count_upto_sample_10__0_n_112;
  wire count_upto_sample_10__0_n_113;
  wire count_upto_sample_10__0_n_114;
  wire count_upto_sample_10__0_n_115;
  wire count_upto_sample_10__0_n_116;
  wire count_upto_sample_10__0_n_117;
  wire count_upto_sample_10__0_n_118;
  wire count_upto_sample_10__0_n_119;
  wire count_upto_sample_10__0_n_120;
  wire count_upto_sample_10__0_n_121;
  wire count_upto_sample_10__0_n_122;
  wire count_upto_sample_10__0_n_123;
  wire count_upto_sample_10__0_n_124;
  wire count_upto_sample_10__0_n_125;
  wire count_upto_sample_10__0_n_126;
  wire count_upto_sample_10__0_n_127;
  wire count_upto_sample_10__0_n_128;
  wire count_upto_sample_10__0_n_129;
  wire count_upto_sample_10__0_n_130;
  wire count_upto_sample_10__0_n_131;
  wire count_upto_sample_10__0_n_132;
  wire count_upto_sample_10__0_n_133;
  wire count_upto_sample_10__0_n_134;
  wire count_upto_sample_10__0_n_135;
  wire count_upto_sample_10__0_n_136;
  wire count_upto_sample_10__0_n_137;
  wire count_upto_sample_10__0_n_138;
  wire count_upto_sample_10__0_n_139;
  wire count_upto_sample_10__0_n_140;
  wire count_upto_sample_10__0_n_141;
  wire count_upto_sample_10__0_n_142;
  wire count_upto_sample_10__0_n_143;
  wire count_upto_sample_10__0_n_144;
  wire count_upto_sample_10__0_n_145;
  wire count_upto_sample_10__0_n_146;
  wire count_upto_sample_10__0_n_147;
  wire count_upto_sample_10__0_n_148;
  wire count_upto_sample_10__0_n_149;
  wire count_upto_sample_10__0_n_150;
  wire count_upto_sample_10__0_n_151;
  wire count_upto_sample_10__0_n_152;
  wire count_upto_sample_10__0_n_153;
  wire count_upto_sample_10__0_n_58;
  wire count_upto_sample_10__0_n_59;
  wire count_upto_sample_10__0_n_60;
  wire count_upto_sample_10__0_n_61;
  wire count_upto_sample_10__0_n_62;
  wire count_upto_sample_10__0_n_63;
  wire count_upto_sample_10__0_n_64;
  wire count_upto_sample_10__0_n_65;
  wire count_upto_sample_10__0_n_66;
  wire count_upto_sample_10__0_n_67;
  wire count_upto_sample_10__0_n_68;
  wire count_upto_sample_10__0_n_69;
  wire count_upto_sample_10__0_n_70;
  wire count_upto_sample_10__0_n_71;
  wire count_upto_sample_10__0_n_72;
  wire count_upto_sample_10__0_n_73;
  wire count_upto_sample_10__0_n_74;
  wire count_upto_sample_10__0_n_75;
  wire count_upto_sample_10__0_n_76;
  wire count_upto_sample_10__0_n_77;
  wire count_upto_sample_10__0_n_78;
  wire count_upto_sample_10__0_n_79;
  wire count_upto_sample_10__0_n_80;
  wire count_upto_sample_10__0_n_81;
  wire count_upto_sample_10__0_n_82;
  wire count_upto_sample_10__0_n_83;
  wire count_upto_sample_10__0_n_84;
  wire count_upto_sample_10__0_n_85;
  wire count_upto_sample_10__0_n_86;
  wire count_upto_sample_10__0_n_87;
  wire count_upto_sample_10__0_n_88;
  wire count_upto_sample_10__0_n_89;
  wire count_upto_sample_10__0_n_90;
  wire count_upto_sample_10__0_n_91;
  wire count_upto_sample_10__0_n_92;
  wire count_upto_sample_10__0_n_93;
  wire count_upto_sample_10__0_n_94;
  wire count_upto_sample_10__0_n_95;
  wire count_upto_sample_10__0_n_96;
  wire count_upto_sample_10__0_n_97;
  wire count_upto_sample_10__0_n_98;
  wire count_upto_sample_10__0_n_99;
  wire count_upto_sample_10__1_n_100;
  wire count_upto_sample_10__1_n_101;
  wire count_upto_sample_10__1_n_102;
  wire count_upto_sample_10__1_n_103;
  wire count_upto_sample_10__1_n_104;
  wire count_upto_sample_10__1_n_105;
  wire count_upto_sample_10__1_n_58;
  wire count_upto_sample_10__1_n_59;
  wire count_upto_sample_10__1_n_60;
  wire count_upto_sample_10__1_n_61;
  wire count_upto_sample_10__1_n_62;
  wire count_upto_sample_10__1_n_63;
  wire count_upto_sample_10__1_n_64;
  wire count_upto_sample_10__1_n_65;
  wire count_upto_sample_10__1_n_66;
  wire count_upto_sample_10__1_n_67;
  wire count_upto_sample_10__1_n_68;
  wire count_upto_sample_10__1_n_69;
  wire count_upto_sample_10__1_n_70;
  wire count_upto_sample_10__1_n_71;
  wire count_upto_sample_10__1_n_72;
  wire count_upto_sample_10__1_n_73;
  wire count_upto_sample_10__1_n_74;
  wire count_upto_sample_10__1_n_75;
  wire count_upto_sample_10__1_n_76;
  wire count_upto_sample_10__1_n_77;
  wire count_upto_sample_10__1_n_78;
  wire count_upto_sample_10__1_n_79;
  wire count_upto_sample_10__1_n_80;
  wire count_upto_sample_10__1_n_81;
  wire count_upto_sample_10__1_n_82;
  wire count_upto_sample_10__1_n_83;
  wire count_upto_sample_10__1_n_84;
  wire count_upto_sample_10__1_n_85;
  wire count_upto_sample_10__1_n_86;
  wire count_upto_sample_10__1_n_87;
  wire count_upto_sample_10__1_n_88;
  wire count_upto_sample_10__1_n_89;
  wire count_upto_sample_10__1_n_90;
  wire count_upto_sample_10__1_n_91;
  wire count_upto_sample_10__1_n_92;
  wire count_upto_sample_10__1_n_93;
  wire count_upto_sample_10__1_n_94;
  wire count_upto_sample_10__1_n_95;
  wire count_upto_sample_10__1_n_96;
  wire count_upto_sample_10__1_n_97;
  wire count_upto_sample_10__1_n_98;
  wire count_upto_sample_10__1_n_99;
  wire count_upto_sample_10_n_100;
  wire count_upto_sample_10_n_101;
  wire count_upto_sample_10_n_102;
  wire count_upto_sample_10_n_103;
  wire count_upto_sample_10_n_104;
  wire count_upto_sample_10_n_105;
  wire count_upto_sample_10_n_106;
  wire count_upto_sample_10_n_107;
  wire count_upto_sample_10_n_108;
  wire count_upto_sample_10_n_109;
  wire count_upto_sample_10_n_110;
  wire count_upto_sample_10_n_111;
  wire count_upto_sample_10_n_112;
  wire count_upto_sample_10_n_113;
  wire count_upto_sample_10_n_114;
  wire count_upto_sample_10_n_115;
  wire count_upto_sample_10_n_116;
  wire count_upto_sample_10_n_117;
  wire count_upto_sample_10_n_118;
  wire count_upto_sample_10_n_119;
  wire count_upto_sample_10_n_120;
  wire count_upto_sample_10_n_121;
  wire count_upto_sample_10_n_122;
  wire count_upto_sample_10_n_123;
  wire count_upto_sample_10_n_124;
  wire count_upto_sample_10_n_125;
  wire count_upto_sample_10_n_126;
  wire count_upto_sample_10_n_127;
  wire count_upto_sample_10_n_128;
  wire count_upto_sample_10_n_129;
  wire count_upto_sample_10_n_130;
  wire count_upto_sample_10_n_131;
  wire count_upto_sample_10_n_132;
  wire count_upto_sample_10_n_133;
  wire count_upto_sample_10_n_134;
  wire count_upto_sample_10_n_135;
  wire count_upto_sample_10_n_136;
  wire count_upto_sample_10_n_137;
  wire count_upto_sample_10_n_138;
  wire count_upto_sample_10_n_139;
  wire count_upto_sample_10_n_140;
  wire count_upto_sample_10_n_141;
  wire count_upto_sample_10_n_142;
  wire count_upto_sample_10_n_143;
  wire count_upto_sample_10_n_144;
  wire count_upto_sample_10_n_145;
  wire count_upto_sample_10_n_146;
  wire count_upto_sample_10_n_147;
  wire count_upto_sample_10_n_148;
  wire count_upto_sample_10_n_149;
  wire count_upto_sample_10_n_150;
  wire count_upto_sample_10_n_151;
  wire count_upto_sample_10_n_152;
  wire count_upto_sample_10_n_153;
  wire count_upto_sample_10_n_58;
  wire count_upto_sample_10_n_59;
  wire count_upto_sample_10_n_60;
  wire count_upto_sample_10_n_61;
  wire count_upto_sample_10_n_62;
  wire count_upto_sample_10_n_63;
  wire count_upto_sample_10_n_64;
  wire count_upto_sample_10_n_65;
  wire count_upto_sample_10_n_66;
  wire count_upto_sample_10_n_67;
  wire count_upto_sample_10_n_68;
  wire count_upto_sample_10_n_69;
  wire count_upto_sample_10_n_70;
  wire count_upto_sample_10_n_71;
  wire count_upto_sample_10_n_72;
  wire count_upto_sample_10_n_73;
  wire count_upto_sample_10_n_74;
  wire count_upto_sample_10_n_75;
  wire count_upto_sample_10_n_76;
  wire count_upto_sample_10_n_77;
  wire count_upto_sample_10_n_78;
  wire count_upto_sample_10_n_79;
  wire count_upto_sample_10_n_80;
  wire count_upto_sample_10_n_81;
  wire count_upto_sample_10_n_82;
  wire count_upto_sample_10_n_83;
  wire count_upto_sample_10_n_84;
  wire count_upto_sample_10_n_85;
  wire count_upto_sample_10_n_86;
  wire count_upto_sample_10_n_87;
  wire count_upto_sample_10_n_88;
  wire count_upto_sample_10_n_89;
  wire count_upto_sample_10_n_90;
  wire count_upto_sample_10_n_91;
  wire count_upto_sample_10_n_92;
  wire count_upto_sample_10_n_93;
  wire count_upto_sample_10_n_94;
  wire count_upto_sample_10_n_95;
  wire count_upto_sample_10_n_96;
  wire count_upto_sample_10_n_97;
  wire count_upto_sample_10_n_98;
  wire count_upto_sample_10_n_99;
  wire [31:16]count_upto_sample_1_reg;
  wire \count_upto_sample_1_reg[0]__1_n_0 ;
  wire \count_upto_sample_1_reg[10]__1_n_0 ;
  wire \count_upto_sample_1_reg[11]__1_n_0 ;
  wire \count_upto_sample_1_reg[12]__1_n_0 ;
  wire \count_upto_sample_1_reg[13]__1_n_0 ;
  wire \count_upto_sample_1_reg[14]__1_n_0 ;
  wire \count_upto_sample_1_reg[15]__1_n_0 ;
  wire \count_upto_sample_1_reg[16]__1_n_0 ;
  wire \count_upto_sample_1_reg[1]__1_n_0 ;
  wire \count_upto_sample_1_reg[2]__1_n_0 ;
  wire \count_upto_sample_1_reg[3]__1_n_0 ;
  wire \count_upto_sample_1_reg[4]__1_n_0 ;
  wire \count_upto_sample_1_reg[5]__1_n_0 ;
  wire \count_upto_sample_1_reg[6]__1_n_0 ;
  wire \count_upto_sample_1_reg[7]__1_n_0 ;
  wire \count_upto_sample_1_reg[8]__1_n_0 ;
  wire \count_upto_sample_1_reg[9]__1_n_0 ;
  wire count_upto_sample_c0__0_n_100;
  wire count_upto_sample_c0__0_n_101;
  wire count_upto_sample_c0__0_n_102;
  wire count_upto_sample_c0__0_n_103;
  wire count_upto_sample_c0__0_n_104;
  wire count_upto_sample_c0__0_n_105;
  wire count_upto_sample_c0__0_n_106;
  wire count_upto_sample_c0__0_n_107;
  wire count_upto_sample_c0__0_n_108;
  wire count_upto_sample_c0__0_n_109;
  wire count_upto_sample_c0__0_n_110;
  wire count_upto_sample_c0__0_n_111;
  wire count_upto_sample_c0__0_n_112;
  wire count_upto_sample_c0__0_n_113;
  wire count_upto_sample_c0__0_n_114;
  wire count_upto_sample_c0__0_n_115;
  wire count_upto_sample_c0__0_n_116;
  wire count_upto_sample_c0__0_n_117;
  wire count_upto_sample_c0__0_n_118;
  wire count_upto_sample_c0__0_n_119;
  wire count_upto_sample_c0__0_n_120;
  wire count_upto_sample_c0__0_n_121;
  wire count_upto_sample_c0__0_n_122;
  wire count_upto_sample_c0__0_n_123;
  wire count_upto_sample_c0__0_n_124;
  wire count_upto_sample_c0__0_n_125;
  wire count_upto_sample_c0__0_n_126;
  wire count_upto_sample_c0__0_n_127;
  wire count_upto_sample_c0__0_n_128;
  wire count_upto_sample_c0__0_n_129;
  wire count_upto_sample_c0__0_n_130;
  wire count_upto_sample_c0__0_n_131;
  wire count_upto_sample_c0__0_n_132;
  wire count_upto_sample_c0__0_n_133;
  wire count_upto_sample_c0__0_n_134;
  wire count_upto_sample_c0__0_n_135;
  wire count_upto_sample_c0__0_n_136;
  wire count_upto_sample_c0__0_n_137;
  wire count_upto_sample_c0__0_n_138;
  wire count_upto_sample_c0__0_n_139;
  wire count_upto_sample_c0__0_n_140;
  wire count_upto_sample_c0__0_n_141;
  wire count_upto_sample_c0__0_n_142;
  wire count_upto_sample_c0__0_n_143;
  wire count_upto_sample_c0__0_n_144;
  wire count_upto_sample_c0__0_n_145;
  wire count_upto_sample_c0__0_n_146;
  wire count_upto_sample_c0__0_n_147;
  wire count_upto_sample_c0__0_n_148;
  wire count_upto_sample_c0__0_n_149;
  wire count_upto_sample_c0__0_n_150;
  wire count_upto_sample_c0__0_n_151;
  wire count_upto_sample_c0__0_n_152;
  wire count_upto_sample_c0__0_n_153;
  wire count_upto_sample_c0__0_n_58;
  wire count_upto_sample_c0__0_n_59;
  wire count_upto_sample_c0__0_n_60;
  wire count_upto_sample_c0__0_n_61;
  wire count_upto_sample_c0__0_n_62;
  wire count_upto_sample_c0__0_n_63;
  wire count_upto_sample_c0__0_n_64;
  wire count_upto_sample_c0__0_n_65;
  wire count_upto_sample_c0__0_n_66;
  wire count_upto_sample_c0__0_n_67;
  wire count_upto_sample_c0__0_n_68;
  wire count_upto_sample_c0__0_n_69;
  wire count_upto_sample_c0__0_n_70;
  wire count_upto_sample_c0__0_n_71;
  wire count_upto_sample_c0__0_n_72;
  wire count_upto_sample_c0__0_n_73;
  wire count_upto_sample_c0__0_n_74;
  wire count_upto_sample_c0__0_n_75;
  wire count_upto_sample_c0__0_n_76;
  wire count_upto_sample_c0__0_n_77;
  wire count_upto_sample_c0__0_n_78;
  wire count_upto_sample_c0__0_n_79;
  wire count_upto_sample_c0__0_n_80;
  wire count_upto_sample_c0__0_n_81;
  wire count_upto_sample_c0__0_n_82;
  wire count_upto_sample_c0__0_n_83;
  wire count_upto_sample_c0__0_n_84;
  wire count_upto_sample_c0__0_n_85;
  wire count_upto_sample_c0__0_n_86;
  wire count_upto_sample_c0__0_n_87;
  wire count_upto_sample_c0__0_n_88;
  wire count_upto_sample_c0__0_n_89;
  wire count_upto_sample_c0__0_n_90;
  wire count_upto_sample_c0__0_n_91;
  wire count_upto_sample_c0__0_n_92;
  wire count_upto_sample_c0__0_n_93;
  wire count_upto_sample_c0__0_n_94;
  wire count_upto_sample_c0__0_n_95;
  wire count_upto_sample_c0__0_n_96;
  wire count_upto_sample_c0__0_n_97;
  wire count_upto_sample_c0__0_n_98;
  wire count_upto_sample_c0__0_n_99;
  wire count_upto_sample_c0__1_n_100;
  wire count_upto_sample_c0__1_n_101;
  wire count_upto_sample_c0__1_n_102;
  wire count_upto_sample_c0__1_n_103;
  wire count_upto_sample_c0__1_n_104;
  wire count_upto_sample_c0__1_n_105;
  wire count_upto_sample_c0__1_n_58;
  wire count_upto_sample_c0__1_n_59;
  wire count_upto_sample_c0__1_n_60;
  wire count_upto_sample_c0__1_n_61;
  wire count_upto_sample_c0__1_n_62;
  wire count_upto_sample_c0__1_n_63;
  wire count_upto_sample_c0__1_n_64;
  wire count_upto_sample_c0__1_n_65;
  wire count_upto_sample_c0__1_n_66;
  wire count_upto_sample_c0__1_n_67;
  wire count_upto_sample_c0__1_n_68;
  wire count_upto_sample_c0__1_n_69;
  wire count_upto_sample_c0__1_n_70;
  wire count_upto_sample_c0__1_n_71;
  wire count_upto_sample_c0__1_n_72;
  wire count_upto_sample_c0__1_n_73;
  wire count_upto_sample_c0__1_n_74;
  wire count_upto_sample_c0__1_n_75;
  wire count_upto_sample_c0__1_n_76;
  wire count_upto_sample_c0__1_n_77;
  wire count_upto_sample_c0__1_n_78;
  wire count_upto_sample_c0__1_n_79;
  wire count_upto_sample_c0__1_n_80;
  wire count_upto_sample_c0__1_n_81;
  wire count_upto_sample_c0__1_n_82;
  wire count_upto_sample_c0__1_n_83;
  wire count_upto_sample_c0__1_n_84;
  wire count_upto_sample_c0__1_n_85;
  wire count_upto_sample_c0__1_n_86;
  wire count_upto_sample_c0__1_n_87;
  wire count_upto_sample_c0__1_n_88;
  wire count_upto_sample_c0__1_n_89;
  wire count_upto_sample_c0__1_n_90;
  wire count_upto_sample_c0__1_n_91;
  wire count_upto_sample_c0__1_n_92;
  wire count_upto_sample_c0__1_n_93;
  wire count_upto_sample_c0__1_n_94;
  wire count_upto_sample_c0__1_n_95;
  wire count_upto_sample_c0__1_n_96;
  wire count_upto_sample_c0__1_n_97;
  wire count_upto_sample_c0__1_n_98;
  wire count_upto_sample_c0__1_n_99;
  wire count_upto_sample_c0_n_100;
  wire count_upto_sample_c0_n_101;
  wire count_upto_sample_c0_n_102;
  wire count_upto_sample_c0_n_103;
  wire count_upto_sample_c0_n_104;
  wire count_upto_sample_c0_n_105;
  wire count_upto_sample_c0_n_106;
  wire count_upto_sample_c0_n_107;
  wire count_upto_sample_c0_n_108;
  wire count_upto_sample_c0_n_109;
  wire count_upto_sample_c0_n_110;
  wire count_upto_sample_c0_n_111;
  wire count_upto_sample_c0_n_112;
  wire count_upto_sample_c0_n_113;
  wire count_upto_sample_c0_n_114;
  wire count_upto_sample_c0_n_115;
  wire count_upto_sample_c0_n_116;
  wire count_upto_sample_c0_n_117;
  wire count_upto_sample_c0_n_118;
  wire count_upto_sample_c0_n_119;
  wire count_upto_sample_c0_n_120;
  wire count_upto_sample_c0_n_121;
  wire count_upto_sample_c0_n_122;
  wire count_upto_sample_c0_n_123;
  wire count_upto_sample_c0_n_124;
  wire count_upto_sample_c0_n_125;
  wire count_upto_sample_c0_n_126;
  wire count_upto_sample_c0_n_127;
  wire count_upto_sample_c0_n_128;
  wire count_upto_sample_c0_n_129;
  wire count_upto_sample_c0_n_130;
  wire count_upto_sample_c0_n_131;
  wire count_upto_sample_c0_n_132;
  wire count_upto_sample_c0_n_133;
  wire count_upto_sample_c0_n_134;
  wire count_upto_sample_c0_n_135;
  wire count_upto_sample_c0_n_136;
  wire count_upto_sample_c0_n_137;
  wire count_upto_sample_c0_n_138;
  wire count_upto_sample_c0_n_139;
  wire count_upto_sample_c0_n_140;
  wire count_upto_sample_c0_n_141;
  wire count_upto_sample_c0_n_142;
  wire count_upto_sample_c0_n_143;
  wire count_upto_sample_c0_n_144;
  wire count_upto_sample_c0_n_145;
  wire count_upto_sample_c0_n_146;
  wire count_upto_sample_c0_n_147;
  wire count_upto_sample_c0_n_148;
  wire count_upto_sample_c0_n_149;
  wire count_upto_sample_c0_n_150;
  wire count_upto_sample_c0_n_151;
  wire count_upto_sample_c0_n_152;
  wire count_upto_sample_c0_n_153;
  wire count_upto_sample_c0_n_58;
  wire count_upto_sample_c0_n_59;
  wire count_upto_sample_c0_n_60;
  wire count_upto_sample_c0_n_61;
  wire count_upto_sample_c0_n_62;
  wire count_upto_sample_c0_n_63;
  wire count_upto_sample_c0_n_64;
  wire count_upto_sample_c0_n_65;
  wire count_upto_sample_c0_n_66;
  wire count_upto_sample_c0_n_67;
  wire count_upto_sample_c0_n_68;
  wire count_upto_sample_c0_n_69;
  wire count_upto_sample_c0_n_70;
  wire count_upto_sample_c0_n_71;
  wire count_upto_sample_c0_n_72;
  wire count_upto_sample_c0_n_73;
  wire count_upto_sample_c0_n_74;
  wire count_upto_sample_c0_n_75;
  wire count_upto_sample_c0_n_76;
  wire count_upto_sample_c0_n_77;
  wire count_upto_sample_c0_n_78;
  wire count_upto_sample_c0_n_79;
  wire count_upto_sample_c0_n_80;
  wire count_upto_sample_c0_n_81;
  wire count_upto_sample_c0_n_82;
  wire count_upto_sample_c0_n_83;
  wire count_upto_sample_c0_n_84;
  wire count_upto_sample_c0_n_85;
  wire count_upto_sample_c0_n_86;
  wire count_upto_sample_c0_n_87;
  wire count_upto_sample_c0_n_88;
  wire count_upto_sample_c0_n_89;
  wire count_upto_sample_c0_n_90;
  wire count_upto_sample_c0_n_91;
  wire count_upto_sample_c0_n_92;
  wire count_upto_sample_c0_n_93;
  wire count_upto_sample_c0_n_94;
  wire count_upto_sample_c0_n_95;
  wire count_upto_sample_c0_n_96;
  wire count_upto_sample_c0_n_97;
  wire count_upto_sample_c0_n_98;
  wire count_upto_sample_c0_n_99;
  wire count_upto_sample_c_10__0_n_100;
  wire count_upto_sample_c_10__0_n_101;
  wire count_upto_sample_c_10__0_n_102;
  wire count_upto_sample_c_10__0_n_103;
  wire count_upto_sample_c_10__0_n_104;
  wire count_upto_sample_c_10__0_n_105;
  wire count_upto_sample_c_10__0_n_106;
  wire count_upto_sample_c_10__0_n_107;
  wire count_upto_sample_c_10__0_n_108;
  wire count_upto_sample_c_10__0_n_109;
  wire count_upto_sample_c_10__0_n_110;
  wire count_upto_sample_c_10__0_n_111;
  wire count_upto_sample_c_10__0_n_112;
  wire count_upto_sample_c_10__0_n_113;
  wire count_upto_sample_c_10__0_n_114;
  wire count_upto_sample_c_10__0_n_115;
  wire count_upto_sample_c_10__0_n_116;
  wire count_upto_sample_c_10__0_n_117;
  wire count_upto_sample_c_10__0_n_118;
  wire count_upto_sample_c_10__0_n_119;
  wire count_upto_sample_c_10__0_n_120;
  wire count_upto_sample_c_10__0_n_121;
  wire count_upto_sample_c_10__0_n_122;
  wire count_upto_sample_c_10__0_n_123;
  wire count_upto_sample_c_10__0_n_124;
  wire count_upto_sample_c_10__0_n_125;
  wire count_upto_sample_c_10__0_n_126;
  wire count_upto_sample_c_10__0_n_127;
  wire count_upto_sample_c_10__0_n_128;
  wire count_upto_sample_c_10__0_n_129;
  wire count_upto_sample_c_10__0_n_130;
  wire count_upto_sample_c_10__0_n_131;
  wire count_upto_sample_c_10__0_n_132;
  wire count_upto_sample_c_10__0_n_133;
  wire count_upto_sample_c_10__0_n_134;
  wire count_upto_sample_c_10__0_n_135;
  wire count_upto_sample_c_10__0_n_136;
  wire count_upto_sample_c_10__0_n_137;
  wire count_upto_sample_c_10__0_n_138;
  wire count_upto_sample_c_10__0_n_139;
  wire count_upto_sample_c_10__0_n_140;
  wire count_upto_sample_c_10__0_n_141;
  wire count_upto_sample_c_10__0_n_142;
  wire count_upto_sample_c_10__0_n_143;
  wire count_upto_sample_c_10__0_n_144;
  wire count_upto_sample_c_10__0_n_145;
  wire count_upto_sample_c_10__0_n_146;
  wire count_upto_sample_c_10__0_n_147;
  wire count_upto_sample_c_10__0_n_148;
  wire count_upto_sample_c_10__0_n_149;
  wire count_upto_sample_c_10__0_n_150;
  wire count_upto_sample_c_10__0_n_151;
  wire count_upto_sample_c_10__0_n_152;
  wire count_upto_sample_c_10__0_n_153;
  wire count_upto_sample_c_10__0_n_58;
  wire count_upto_sample_c_10__0_n_59;
  wire count_upto_sample_c_10__0_n_60;
  wire count_upto_sample_c_10__0_n_61;
  wire count_upto_sample_c_10__0_n_62;
  wire count_upto_sample_c_10__0_n_63;
  wire count_upto_sample_c_10__0_n_64;
  wire count_upto_sample_c_10__0_n_65;
  wire count_upto_sample_c_10__0_n_66;
  wire count_upto_sample_c_10__0_n_67;
  wire count_upto_sample_c_10__0_n_68;
  wire count_upto_sample_c_10__0_n_69;
  wire count_upto_sample_c_10__0_n_70;
  wire count_upto_sample_c_10__0_n_71;
  wire count_upto_sample_c_10__0_n_72;
  wire count_upto_sample_c_10__0_n_73;
  wire count_upto_sample_c_10__0_n_74;
  wire count_upto_sample_c_10__0_n_75;
  wire count_upto_sample_c_10__0_n_76;
  wire count_upto_sample_c_10__0_n_77;
  wire count_upto_sample_c_10__0_n_78;
  wire count_upto_sample_c_10__0_n_79;
  wire count_upto_sample_c_10__0_n_80;
  wire count_upto_sample_c_10__0_n_81;
  wire count_upto_sample_c_10__0_n_82;
  wire count_upto_sample_c_10__0_n_83;
  wire count_upto_sample_c_10__0_n_84;
  wire count_upto_sample_c_10__0_n_85;
  wire count_upto_sample_c_10__0_n_86;
  wire count_upto_sample_c_10__0_n_87;
  wire count_upto_sample_c_10__0_n_88;
  wire count_upto_sample_c_10__0_n_89;
  wire count_upto_sample_c_10__0_n_90;
  wire count_upto_sample_c_10__0_n_91;
  wire count_upto_sample_c_10__0_n_92;
  wire count_upto_sample_c_10__0_n_93;
  wire count_upto_sample_c_10__0_n_94;
  wire count_upto_sample_c_10__0_n_95;
  wire count_upto_sample_c_10__0_n_96;
  wire count_upto_sample_c_10__0_n_97;
  wire count_upto_sample_c_10__0_n_98;
  wire count_upto_sample_c_10__0_n_99;
  wire count_upto_sample_c_10__1_n_100;
  wire count_upto_sample_c_10__1_n_101;
  wire count_upto_sample_c_10__1_n_102;
  wire count_upto_sample_c_10__1_n_103;
  wire count_upto_sample_c_10__1_n_104;
  wire count_upto_sample_c_10__1_n_105;
  wire count_upto_sample_c_10__1_n_58;
  wire count_upto_sample_c_10__1_n_59;
  wire count_upto_sample_c_10__1_n_60;
  wire count_upto_sample_c_10__1_n_61;
  wire count_upto_sample_c_10__1_n_62;
  wire count_upto_sample_c_10__1_n_63;
  wire count_upto_sample_c_10__1_n_64;
  wire count_upto_sample_c_10__1_n_65;
  wire count_upto_sample_c_10__1_n_66;
  wire count_upto_sample_c_10__1_n_67;
  wire count_upto_sample_c_10__1_n_68;
  wire count_upto_sample_c_10__1_n_69;
  wire count_upto_sample_c_10__1_n_70;
  wire count_upto_sample_c_10__1_n_71;
  wire count_upto_sample_c_10__1_n_72;
  wire count_upto_sample_c_10__1_n_73;
  wire count_upto_sample_c_10__1_n_74;
  wire count_upto_sample_c_10__1_n_75;
  wire count_upto_sample_c_10__1_n_76;
  wire count_upto_sample_c_10__1_n_77;
  wire count_upto_sample_c_10__1_n_78;
  wire count_upto_sample_c_10__1_n_79;
  wire count_upto_sample_c_10__1_n_80;
  wire count_upto_sample_c_10__1_n_81;
  wire count_upto_sample_c_10__1_n_82;
  wire count_upto_sample_c_10__1_n_83;
  wire count_upto_sample_c_10__1_n_84;
  wire count_upto_sample_c_10__1_n_85;
  wire count_upto_sample_c_10__1_n_86;
  wire count_upto_sample_c_10__1_n_87;
  wire count_upto_sample_c_10__1_n_88;
  wire count_upto_sample_c_10__1_n_89;
  wire count_upto_sample_c_10__1_n_90;
  wire count_upto_sample_c_10__1_n_91;
  wire count_upto_sample_c_10__1_n_92;
  wire count_upto_sample_c_10__1_n_93;
  wire count_upto_sample_c_10__1_n_94;
  wire count_upto_sample_c_10__1_n_95;
  wire count_upto_sample_c_10__1_n_96;
  wire count_upto_sample_c_10__1_n_97;
  wire count_upto_sample_c_10__1_n_98;
  wire count_upto_sample_c_10__1_n_99;
  wire count_upto_sample_c_10_n_100;
  wire count_upto_sample_c_10_n_101;
  wire count_upto_sample_c_10_n_102;
  wire count_upto_sample_c_10_n_103;
  wire count_upto_sample_c_10_n_104;
  wire count_upto_sample_c_10_n_105;
  wire count_upto_sample_c_10_n_106;
  wire count_upto_sample_c_10_n_107;
  wire count_upto_sample_c_10_n_108;
  wire count_upto_sample_c_10_n_109;
  wire count_upto_sample_c_10_n_110;
  wire count_upto_sample_c_10_n_111;
  wire count_upto_sample_c_10_n_112;
  wire count_upto_sample_c_10_n_113;
  wire count_upto_sample_c_10_n_114;
  wire count_upto_sample_c_10_n_115;
  wire count_upto_sample_c_10_n_116;
  wire count_upto_sample_c_10_n_117;
  wire count_upto_sample_c_10_n_118;
  wire count_upto_sample_c_10_n_119;
  wire count_upto_sample_c_10_n_120;
  wire count_upto_sample_c_10_n_121;
  wire count_upto_sample_c_10_n_122;
  wire count_upto_sample_c_10_n_123;
  wire count_upto_sample_c_10_n_124;
  wire count_upto_sample_c_10_n_125;
  wire count_upto_sample_c_10_n_126;
  wire count_upto_sample_c_10_n_127;
  wire count_upto_sample_c_10_n_128;
  wire count_upto_sample_c_10_n_129;
  wire count_upto_sample_c_10_n_130;
  wire count_upto_sample_c_10_n_131;
  wire count_upto_sample_c_10_n_132;
  wire count_upto_sample_c_10_n_133;
  wire count_upto_sample_c_10_n_134;
  wire count_upto_sample_c_10_n_135;
  wire count_upto_sample_c_10_n_136;
  wire count_upto_sample_c_10_n_137;
  wire count_upto_sample_c_10_n_138;
  wire count_upto_sample_c_10_n_139;
  wire count_upto_sample_c_10_n_140;
  wire count_upto_sample_c_10_n_141;
  wire count_upto_sample_c_10_n_142;
  wire count_upto_sample_c_10_n_143;
  wire count_upto_sample_c_10_n_144;
  wire count_upto_sample_c_10_n_145;
  wire count_upto_sample_c_10_n_146;
  wire count_upto_sample_c_10_n_147;
  wire count_upto_sample_c_10_n_148;
  wire count_upto_sample_c_10_n_149;
  wire count_upto_sample_c_10_n_150;
  wire count_upto_sample_c_10_n_151;
  wire count_upto_sample_c_10_n_152;
  wire count_upto_sample_c_10_n_153;
  wire count_upto_sample_c_10_n_58;
  wire count_upto_sample_c_10_n_59;
  wire count_upto_sample_c_10_n_60;
  wire count_upto_sample_c_10_n_61;
  wire count_upto_sample_c_10_n_62;
  wire count_upto_sample_c_10_n_63;
  wire count_upto_sample_c_10_n_64;
  wire count_upto_sample_c_10_n_65;
  wire count_upto_sample_c_10_n_66;
  wire count_upto_sample_c_10_n_67;
  wire count_upto_sample_c_10_n_68;
  wire count_upto_sample_c_10_n_69;
  wire count_upto_sample_c_10_n_70;
  wire count_upto_sample_c_10_n_71;
  wire count_upto_sample_c_10_n_72;
  wire count_upto_sample_c_10_n_73;
  wire count_upto_sample_c_10_n_74;
  wire count_upto_sample_c_10_n_75;
  wire count_upto_sample_c_10_n_76;
  wire count_upto_sample_c_10_n_77;
  wire count_upto_sample_c_10_n_78;
  wire count_upto_sample_c_10_n_79;
  wire count_upto_sample_c_10_n_80;
  wire count_upto_sample_c_10_n_81;
  wire count_upto_sample_c_10_n_82;
  wire count_upto_sample_c_10_n_83;
  wire count_upto_sample_c_10_n_84;
  wire count_upto_sample_c_10_n_85;
  wire count_upto_sample_c_10_n_86;
  wire count_upto_sample_c_10_n_87;
  wire count_upto_sample_c_10_n_88;
  wire count_upto_sample_c_10_n_89;
  wire count_upto_sample_c_10_n_90;
  wire count_upto_sample_c_10_n_91;
  wire count_upto_sample_c_10_n_92;
  wire count_upto_sample_c_10_n_93;
  wire count_upto_sample_c_10_n_94;
  wire count_upto_sample_c_10_n_95;
  wire count_upto_sample_c_10_n_96;
  wire count_upto_sample_c_10_n_97;
  wire count_upto_sample_c_10_n_98;
  wire count_upto_sample_c_10_n_99;
  wire [31:16]count_upto_sample_c_1_reg;
  wire \count_upto_sample_c_1_reg[0]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[10]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[11]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[12]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[13]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[14]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[15]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[16]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[1]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[2]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[3]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[4]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[5]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[6]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[7]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[8]__1_n_0 ;
  wire \count_upto_sample_c_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_sample_c_reg;
  wire \count_upto_sample_c_reg[0]__1_n_0 ;
  wire \count_upto_sample_c_reg[10]__1_n_0 ;
  wire \count_upto_sample_c_reg[11]__1_n_0 ;
  wire \count_upto_sample_c_reg[12]__1_n_0 ;
  wire \count_upto_sample_c_reg[13]__1_n_0 ;
  wire \count_upto_sample_c_reg[14]__1_n_0 ;
  wire \count_upto_sample_c_reg[15]__1_n_0 ;
  wire \count_upto_sample_c_reg[16]__1_n_0 ;
  wire \count_upto_sample_c_reg[1]__1_n_0 ;
  wire \count_upto_sample_c_reg[2]__1_n_0 ;
  wire \count_upto_sample_c_reg[3]__1_n_0 ;
  wire \count_upto_sample_c_reg[4]__1_n_0 ;
  wire \count_upto_sample_c_reg[5]__1_n_0 ;
  wire \count_upto_sample_c_reg[6]__1_n_0 ;
  wire \count_upto_sample_c_reg[7]__1_n_0 ;
  wire \count_upto_sample_c_reg[8]__1_n_0 ;
  wire \count_upto_sample_c_reg[9]__1_n_0 ;
  wire [31:16]count_upto_sample_reg;
  wire \count_upto_sample_reg[0]__1_n_0 ;
  wire \count_upto_sample_reg[10]__1_n_0 ;
  wire \count_upto_sample_reg[11]__1_n_0 ;
  wire \count_upto_sample_reg[12]__1_n_0 ;
  wire \count_upto_sample_reg[13]__1_n_0 ;
  wire \count_upto_sample_reg[14]__1_n_0 ;
  wire \count_upto_sample_reg[15]__1_n_0 ;
  wire \count_upto_sample_reg[16]__1_n_0 ;
  wire \count_upto_sample_reg[1]__1_n_0 ;
  wire \count_upto_sample_reg[2]__1_n_0 ;
  wire \count_upto_sample_reg[3]__1_n_0 ;
  wire \count_upto_sample_reg[4]__1_n_0 ;
  wire \count_upto_sample_reg[5]__1_n_0 ;
  wire \count_upto_sample_reg[6]__1_n_0 ;
  wire \count_upto_sample_reg[7]__1_n_0 ;
  wire \count_upto_sample_reg[8]__1_n_0 ;
  wire \count_upto_sample_reg[9]__1_n_0 ;
  wire count_upto_sample_tr0__0_n_100;
  wire count_upto_sample_tr0__0_n_101;
  wire count_upto_sample_tr0__0_n_102;
  wire count_upto_sample_tr0__0_n_103;
  wire count_upto_sample_tr0__0_n_104;
  wire count_upto_sample_tr0__0_n_105;
  wire count_upto_sample_tr0__0_n_106;
  wire count_upto_sample_tr0__0_n_107;
  wire count_upto_sample_tr0__0_n_108;
  wire count_upto_sample_tr0__0_n_109;
  wire count_upto_sample_tr0__0_n_110;
  wire count_upto_sample_tr0__0_n_111;
  wire count_upto_sample_tr0__0_n_112;
  wire count_upto_sample_tr0__0_n_113;
  wire count_upto_sample_tr0__0_n_114;
  wire count_upto_sample_tr0__0_n_115;
  wire count_upto_sample_tr0__0_n_116;
  wire count_upto_sample_tr0__0_n_117;
  wire count_upto_sample_tr0__0_n_118;
  wire count_upto_sample_tr0__0_n_119;
  wire count_upto_sample_tr0__0_n_120;
  wire count_upto_sample_tr0__0_n_121;
  wire count_upto_sample_tr0__0_n_122;
  wire count_upto_sample_tr0__0_n_123;
  wire count_upto_sample_tr0__0_n_124;
  wire count_upto_sample_tr0__0_n_125;
  wire count_upto_sample_tr0__0_n_126;
  wire count_upto_sample_tr0__0_n_127;
  wire count_upto_sample_tr0__0_n_128;
  wire count_upto_sample_tr0__0_n_129;
  wire count_upto_sample_tr0__0_n_130;
  wire count_upto_sample_tr0__0_n_131;
  wire count_upto_sample_tr0__0_n_132;
  wire count_upto_sample_tr0__0_n_133;
  wire count_upto_sample_tr0__0_n_134;
  wire count_upto_sample_tr0__0_n_135;
  wire count_upto_sample_tr0__0_n_136;
  wire count_upto_sample_tr0__0_n_137;
  wire count_upto_sample_tr0__0_n_138;
  wire count_upto_sample_tr0__0_n_139;
  wire count_upto_sample_tr0__0_n_140;
  wire count_upto_sample_tr0__0_n_141;
  wire count_upto_sample_tr0__0_n_142;
  wire count_upto_sample_tr0__0_n_143;
  wire count_upto_sample_tr0__0_n_144;
  wire count_upto_sample_tr0__0_n_145;
  wire count_upto_sample_tr0__0_n_146;
  wire count_upto_sample_tr0__0_n_147;
  wire count_upto_sample_tr0__0_n_148;
  wire count_upto_sample_tr0__0_n_149;
  wire count_upto_sample_tr0__0_n_150;
  wire count_upto_sample_tr0__0_n_151;
  wire count_upto_sample_tr0__0_n_152;
  wire count_upto_sample_tr0__0_n_153;
  wire count_upto_sample_tr0__0_n_58;
  wire count_upto_sample_tr0__0_n_59;
  wire count_upto_sample_tr0__0_n_60;
  wire count_upto_sample_tr0__0_n_61;
  wire count_upto_sample_tr0__0_n_62;
  wire count_upto_sample_tr0__0_n_63;
  wire count_upto_sample_tr0__0_n_64;
  wire count_upto_sample_tr0__0_n_65;
  wire count_upto_sample_tr0__0_n_66;
  wire count_upto_sample_tr0__0_n_67;
  wire count_upto_sample_tr0__0_n_68;
  wire count_upto_sample_tr0__0_n_69;
  wire count_upto_sample_tr0__0_n_70;
  wire count_upto_sample_tr0__0_n_71;
  wire count_upto_sample_tr0__0_n_72;
  wire count_upto_sample_tr0__0_n_73;
  wire count_upto_sample_tr0__0_n_74;
  wire count_upto_sample_tr0__0_n_75;
  wire count_upto_sample_tr0__0_n_76;
  wire count_upto_sample_tr0__0_n_77;
  wire count_upto_sample_tr0__0_n_78;
  wire count_upto_sample_tr0__0_n_79;
  wire count_upto_sample_tr0__0_n_80;
  wire count_upto_sample_tr0__0_n_81;
  wire count_upto_sample_tr0__0_n_82;
  wire count_upto_sample_tr0__0_n_83;
  wire count_upto_sample_tr0__0_n_84;
  wire count_upto_sample_tr0__0_n_85;
  wire count_upto_sample_tr0__0_n_86;
  wire count_upto_sample_tr0__0_n_87;
  wire count_upto_sample_tr0__0_n_88;
  wire count_upto_sample_tr0__0_n_89;
  wire count_upto_sample_tr0__0_n_90;
  wire count_upto_sample_tr0__0_n_91;
  wire count_upto_sample_tr0__0_n_92;
  wire count_upto_sample_tr0__0_n_93;
  wire count_upto_sample_tr0__0_n_94;
  wire count_upto_sample_tr0__0_n_95;
  wire count_upto_sample_tr0__0_n_96;
  wire count_upto_sample_tr0__0_n_97;
  wire count_upto_sample_tr0__0_n_98;
  wire count_upto_sample_tr0__0_n_99;
  wire count_upto_sample_tr0__1_n_100;
  wire count_upto_sample_tr0__1_n_101;
  wire count_upto_sample_tr0__1_n_102;
  wire count_upto_sample_tr0__1_n_103;
  wire count_upto_sample_tr0__1_n_104;
  wire count_upto_sample_tr0__1_n_105;
  wire count_upto_sample_tr0__1_n_58;
  wire count_upto_sample_tr0__1_n_59;
  wire count_upto_sample_tr0__1_n_60;
  wire count_upto_sample_tr0__1_n_61;
  wire count_upto_sample_tr0__1_n_62;
  wire count_upto_sample_tr0__1_n_63;
  wire count_upto_sample_tr0__1_n_64;
  wire count_upto_sample_tr0__1_n_65;
  wire count_upto_sample_tr0__1_n_66;
  wire count_upto_sample_tr0__1_n_67;
  wire count_upto_sample_tr0__1_n_68;
  wire count_upto_sample_tr0__1_n_69;
  wire count_upto_sample_tr0__1_n_70;
  wire count_upto_sample_tr0__1_n_71;
  wire count_upto_sample_tr0__1_n_72;
  wire count_upto_sample_tr0__1_n_73;
  wire count_upto_sample_tr0__1_n_74;
  wire count_upto_sample_tr0__1_n_75;
  wire count_upto_sample_tr0__1_n_76;
  wire count_upto_sample_tr0__1_n_77;
  wire count_upto_sample_tr0__1_n_78;
  wire count_upto_sample_tr0__1_n_79;
  wire count_upto_sample_tr0__1_n_80;
  wire count_upto_sample_tr0__1_n_81;
  wire count_upto_sample_tr0__1_n_82;
  wire count_upto_sample_tr0__1_n_83;
  wire count_upto_sample_tr0__1_n_84;
  wire count_upto_sample_tr0__1_n_85;
  wire count_upto_sample_tr0__1_n_86;
  wire count_upto_sample_tr0__1_n_87;
  wire count_upto_sample_tr0__1_n_88;
  wire count_upto_sample_tr0__1_n_89;
  wire count_upto_sample_tr0__1_n_90;
  wire count_upto_sample_tr0__1_n_91;
  wire count_upto_sample_tr0__1_n_92;
  wire count_upto_sample_tr0__1_n_93;
  wire count_upto_sample_tr0__1_n_94;
  wire count_upto_sample_tr0__1_n_95;
  wire count_upto_sample_tr0__1_n_96;
  wire count_upto_sample_tr0__1_n_97;
  wire count_upto_sample_tr0__1_n_98;
  wire count_upto_sample_tr0__1_n_99;
  wire count_upto_sample_tr0_n_100;
  wire count_upto_sample_tr0_n_101;
  wire count_upto_sample_tr0_n_102;
  wire count_upto_sample_tr0_n_103;
  wire count_upto_sample_tr0_n_104;
  wire count_upto_sample_tr0_n_105;
  wire count_upto_sample_tr0_n_106;
  wire count_upto_sample_tr0_n_107;
  wire count_upto_sample_tr0_n_108;
  wire count_upto_sample_tr0_n_109;
  wire count_upto_sample_tr0_n_110;
  wire count_upto_sample_tr0_n_111;
  wire count_upto_sample_tr0_n_112;
  wire count_upto_sample_tr0_n_113;
  wire count_upto_sample_tr0_n_114;
  wire count_upto_sample_tr0_n_115;
  wire count_upto_sample_tr0_n_116;
  wire count_upto_sample_tr0_n_117;
  wire count_upto_sample_tr0_n_118;
  wire count_upto_sample_tr0_n_119;
  wire count_upto_sample_tr0_n_120;
  wire count_upto_sample_tr0_n_121;
  wire count_upto_sample_tr0_n_122;
  wire count_upto_sample_tr0_n_123;
  wire count_upto_sample_tr0_n_124;
  wire count_upto_sample_tr0_n_125;
  wire count_upto_sample_tr0_n_126;
  wire count_upto_sample_tr0_n_127;
  wire count_upto_sample_tr0_n_128;
  wire count_upto_sample_tr0_n_129;
  wire count_upto_sample_tr0_n_130;
  wire count_upto_sample_tr0_n_131;
  wire count_upto_sample_tr0_n_132;
  wire count_upto_sample_tr0_n_133;
  wire count_upto_sample_tr0_n_134;
  wire count_upto_sample_tr0_n_135;
  wire count_upto_sample_tr0_n_136;
  wire count_upto_sample_tr0_n_137;
  wire count_upto_sample_tr0_n_138;
  wire count_upto_sample_tr0_n_139;
  wire count_upto_sample_tr0_n_140;
  wire count_upto_sample_tr0_n_141;
  wire count_upto_sample_tr0_n_142;
  wire count_upto_sample_tr0_n_143;
  wire count_upto_sample_tr0_n_144;
  wire count_upto_sample_tr0_n_145;
  wire count_upto_sample_tr0_n_146;
  wire count_upto_sample_tr0_n_147;
  wire count_upto_sample_tr0_n_148;
  wire count_upto_sample_tr0_n_149;
  wire count_upto_sample_tr0_n_150;
  wire count_upto_sample_tr0_n_151;
  wire count_upto_sample_tr0_n_152;
  wire count_upto_sample_tr0_n_153;
  wire count_upto_sample_tr0_n_58;
  wire count_upto_sample_tr0_n_59;
  wire count_upto_sample_tr0_n_60;
  wire count_upto_sample_tr0_n_61;
  wire count_upto_sample_tr0_n_62;
  wire count_upto_sample_tr0_n_63;
  wire count_upto_sample_tr0_n_64;
  wire count_upto_sample_tr0_n_65;
  wire count_upto_sample_tr0_n_66;
  wire count_upto_sample_tr0_n_67;
  wire count_upto_sample_tr0_n_68;
  wire count_upto_sample_tr0_n_69;
  wire count_upto_sample_tr0_n_70;
  wire count_upto_sample_tr0_n_71;
  wire count_upto_sample_tr0_n_72;
  wire count_upto_sample_tr0_n_73;
  wire count_upto_sample_tr0_n_74;
  wire count_upto_sample_tr0_n_75;
  wire count_upto_sample_tr0_n_76;
  wire count_upto_sample_tr0_n_77;
  wire count_upto_sample_tr0_n_78;
  wire count_upto_sample_tr0_n_79;
  wire count_upto_sample_tr0_n_80;
  wire count_upto_sample_tr0_n_81;
  wire count_upto_sample_tr0_n_82;
  wire count_upto_sample_tr0_n_83;
  wire count_upto_sample_tr0_n_84;
  wire count_upto_sample_tr0_n_85;
  wire count_upto_sample_tr0_n_86;
  wire count_upto_sample_tr0_n_87;
  wire count_upto_sample_tr0_n_88;
  wire count_upto_sample_tr0_n_89;
  wire count_upto_sample_tr0_n_90;
  wire count_upto_sample_tr0_n_91;
  wire count_upto_sample_tr0_n_92;
  wire count_upto_sample_tr0_n_93;
  wire count_upto_sample_tr0_n_94;
  wire count_upto_sample_tr0_n_95;
  wire count_upto_sample_tr0_n_96;
  wire count_upto_sample_tr0_n_97;
  wire count_upto_sample_tr0_n_98;
  wire count_upto_sample_tr0_n_99;
  wire count_upto_sample_tr_10__0_n_100;
  wire count_upto_sample_tr_10__0_n_101;
  wire count_upto_sample_tr_10__0_n_102;
  wire count_upto_sample_tr_10__0_n_103;
  wire count_upto_sample_tr_10__0_n_104;
  wire count_upto_sample_tr_10__0_n_105;
  wire count_upto_sample_tr_10__0_n_106;
  wire count_upto_sample_tr_10__0_n_107;
  wire count_upto_sample_tr_10__0_n_108;
  wire count_upto_sample_tr_10__0_n_109;
  wire count_upto_sample_tr_10__0_n_110;
  wire count_upto_sample_tr_10__0_n_111;
  wire count_upto_sample_tr_10__0_n_112;
  wire count_upto_sample_tr_10__0_n_113;
  wire count_upto_sample_tr_10__0_n_114;
  wire count_upto_sample_tr_10__0_n_115;
  wire count_upto_sample_tr_10__0_n_116;
  wire count_upto_sample_tr_10__0_n_117;
  wire count_upto_sample_tr_10__0_n_118;
  wire count_upto_sample_tr_10__0_n_119;
  wire count_upto_sample_tr_10__0_n_120;
  wire count_upto_sample_tr_10__0_n_121;
  wire count_upto_sample_tr_10__0_n_122;
  wire count_upto_sample_tr_10__0_n_123;
  wire count_upto_sample_tr_10__0_n_124;
  wire count_upto_sample_tr_10__0_n_125;
  wire count_upto_sample_tr_10__0_n_126;
  wire count_upto_sample_tr_10__0_n_127;
  wire count_upto_sample_tr_10__0_n_128;
  wire count_upto_sample_tr_10__0_n_129;
  wire count_upto_sample_tr_10__0_n_130;
  wire count_upto_sample_tr_10__0_n_131;
  wire count_upto_sample_tr_10__0_n_132;
  wire count_upto_sample_tr_10__0_n_133;
  wire count_upto_sample_tr_10__0_n_134;
  wire count_upto_sample_tr_10__0_n_135;
  wire count_upto_sample_tr_10__0_n_136;
  wire count_upto_sample_tr_10__0_n_137;
  wire count_upto_sample_tr_10__0_n_138;
  wire count_upto_sample_tr_10__0_n_139;
  wire count_upto_sample_tr_10__0_n_140;
  wire count_upto_sample_tr_10__0_n_141;
  wire count_upto_sample_tr_10__0_n_142;
  wire count_upto_sample_tr_10__0_n_143;
  wire count_upto_sample_tr_10__0_n_144;
  wire count_upto_sample_tr_10__0_n_145;
  wire count_upto_sample_tr_10__0_n_146;
  wire count_upto_sample_tr_10__0_n_147;
  wire count_upto_sample_tr_10__0_n_148;
  wire count_upto_sample_tr_10__0_n_149;
  wire count_upto_sample_tr_10__0_n_150;
  wire count_upto_sample_tr_10__0_n_151;
  wire count_upto_sample_tr_10__0_n_152;
  wire count_upto_sample_tr_10__0_n_153;
  wire count_upto_sample_tr_10__0_n_58;
  wire count_upto_sample_tr_10__0_n_59;
  wire count_upto_sample_tr_10__0_n_60;
  wire count_upto_sample_tr_10__0_n_61;
  wire count_upto_sample_tr_10__0_n_62;
  wire count_upto_sample_tr_10__0_n_63;
  wire count_upto_sample_tr_10__0_n_64;
  wire count_upto_sample_tr_10__0_n_65;
  wire count_upto_sample_tr_10__0_n_66;
  wire count_upto_sample_tr_10__0_n_67;
  wire count_upto_sample_tr_10__0_n_68;
  wire count_upto_sample_tr_10__0_n_69;
  wire count_upto_sample_tr_10__0_n_70;
  wire count_upto_sample_tr_10__0_n_71;
  wire count_upto_sample_tr_10__0_n_72;
  wire count_upto_sample_tr_10__0_n_73;
  wire count_upto_sample_tr_10__0_n_74;
  wire count_upto_sample_tr_10__0_n_75;
  wire count_upto_sample_tr_10__0_n_76;
  wire count_upto_sample_tr_10__0_n_77;
  wire count_upto_sample_tr_10__0_n_78;
  wire count_upto_sample_tr_10__0_n_79;
  wire count_upto_sample_tr_10__0_n_80;
  wire count_upto_sample_tr_10__0_n_81;
  wire count_upto_sample_tr_10__0_n_82;
  wire count_upto_sample_tr_10__0_n_83;
  wire count_upto_sample_tr_10__0_n_84;
  wire count_upto_sample_tr_10__0_n_85;
  wire count_upto_sample_tr_10__0_n_86;
  wire count_upto_sample_tr_10__0_n_87;
  wire count_upto_sample_tr_10__0_n_88;
  wire count_upto_sample_tr_10__0_n_89;
  wire count_upto_sample_tr_10__0_n_90;
  wire count_upto_sample_tr_10__0_n_91;
  wire count_upto_sample_tr_10__0_n_92;
  wire count_upto_sample_tr_10__0_n_93;
  wire count_upto_sample_tr_10__0_n_94;
  wire count_upto_sample_tr_10__0_n_95;
  wire count_upto_sample_tr_10__0_n_96;
  wire count_upto_sample_tr_10__0_n_97;
  wire count_upto_sample_tr_10__0_n_98;
  wire count_upto_sample_tr_10__0_n_99;
  wire count_upto_sample_tr_10__1_n_100;
  wire count_upto_sample_tr_10__1_n_101;
  wire count_upto_sample_tr_10__1_n_102;
  wire count_upto_sample_tr_10__1_n_103;
  wire count_upto_sample_tr_10__1_n_104;
  wire count_upto_sample_tr_10__1_n_105;
  wire count_upto_sample_tr_10__1_n_58;
  wire count_upto_sample_tr_10__1_n_59;
  wire count_upto_sample_tr_10__1_n_60;
  wire count_upto_sample_tr_10__1_n_61;
  wire count_upto_sample_tr_10__1_n_62;
  wire count_upto_sample_tr_10__1_n_63;
  wire count_upto_sample_tr_10__1_n_64;
  wire count_upto_sample_tr_10__1_n_65;
  wire count_upto_sample_tr_10__1_n_66;
  wire count_upto_sample_tr_10__1_n_67;
  wire count_upto_sample_tr_10__1_n_68;
  wire count_upto_sample_tr_10__1_n_69;
  wire count_upto_sample_tr_10__1_n_70;
  wire count_upto_sample_tr_10__1_n_71;
  wire count_upto_sample_tr_10__1_n_72;
  wire count_upto_sample_tr_10__1_n_73;
  wire count_upto_sample_tr_10__1_n_74;
  wire count_upto_sample_tr_10__1_n_75;
  wire count_upto_sample_tr_10__1_n_76;
  wire count_upto_sample_tr_10__1_n_77;
  wire count_upto_sample_tr_10__1_n_78;
  wire count_upto_sample_tr_10__1_n_79;
  wire count_upto_sample_tr_10__1_n_80;
  wire count_upto_sample_tr_10__1_n_81;
  wire count_upto_sample_tr_10__1_n_82;
  wire count_upto_sample_tr_10__1_n_83;
  wire count_upto_sample_tr_10__1_n_84;
  wire count_upto_sample_tr_10__1_n_85;
  wire count_upto_sample_tr_10__1_n_86;
  wire count_upto_sample_tr_10__1_n_87;
  wire count_upto_sample_tr_10__1_n_88;
  wire count_upto_sample_tr_10__1_n_89;
  wire count_upto_sample_tr_10__1_n_90;
  wire count_upto_sample_tr_10__1_n_91;
  wire count_upto_sample_tr_10__1_n_92;
  wire count_upto_sample_tr_10__1_n_93;
  wire count_upto_sample_tr_10__1_n_94;
  wire count_upto_sample_tr_10__1_n_95;
  wire count_upto_sample_tr_10__1_n_96;
  wire count_upto_sample_tr_10__1_n_97;
  wire count_upto_sample_tr_10__1_n_98;
  wire count_upto_sample_tr_10__1_n_99;
  wire count_upto_sample_tr_10_n_100;
  wire count_upto_sample_tr_10_n_101;
  wire count_upto_sample_tr_10_n_102;
  wire count_upto_sample_tr_10_n_103;
  wire count_upto_sample_tr_10_n_104;
  wire count_upto_sample_tr_10_n_105;
  wire count_upto_sample_tr_10_n_106;
  wire count_upto_sample_tr_10_n_107;
  wire count_upto_sample_tr_10_n_108;
  wire count_upto_sample_tr_10_n_109;
  wire count_upto_sample_tr_10_n_110;
  wire count_upto_sample_tr_10_n_111;
  wire count_upto_sample_tr_10_n_112;
  wire count_upto_sample_tr_10_n_113;
  wire count_upto_sample_tr_10_n_114;
  wire count_upto_sample_tr_10_n_115;
  wire count_upto_sample_tr_10_n_116;
  wire count_upto_sample_tr_10_n_117;
  wire count_upto_sample_tr_10_n_118;
  wire count_upto_sample_tr_10_n_119;
  wire count_upto_sample_tr_10_n_120;
  wire count_upto_sample_tr_10_n_121;
  wire count_upto_sample_tr_10_n_122;
  wire count_upto_sample_tr_10_n_123;
  wire count_upto_sample_tr_10_n_124;
  wire count_upto_sample_tr_10_n_125;
  wire count_upto_sample_tr_10_n_126;
  wire count_upto_sample_tr_10_n_127;
  wire count_upto_sample_tr_10_n_128;
  wire count_upto_sample_tr_10_n_129;
  wire count_upto_sample_tr_10_n_130;
  wire count_upto_sample_tr_10_n_131;
  wire count_upto_sample_tr_10_n_132;
  wire count_upto_sample_tr_10_n_133;
  wire count_upto_sample_tr_10_n_134;
  wire count_upto_sample_tr_10_n_135;
  wire count_upto_sample_tr_10_n_136;
  wire count_upto_sample_tr_10_n_137;
  wire count_upto_sample_tr_10_n_138;
  wire count_upto_sample_tr_10_n_139;
  wire count_upto_sample_tr_10_n_140;
  wire count_upto_sample_tr_10_n_141;
  wire count_upto_sample_tr_10_n_142;
  wire count_upto_sample_tr_10_n_143;
  wire count_upto_sample_tr_10_n_144;
  wire count_upto_sample_tr_10_n_145;
  wire count_upto_sample_tr_10_n_146;
  wire count_upto_sample_tr_10_n_147;
  wire count_upto_sample_tr_10_n_148;
  wire count_upto_sample_tr_10_n_149;
  wire count_upto_sample_tr_10_n_150;
  wire count_upto_sample_tr_10_n_151;
  wire count_upto_sample_tr_10_n_152;
  wire count_upto_sample_tr_10_n_153;
  wire count_upto_sample_tr_10_n_58;
  wire count_upto_sample_tr_10_n_59;
  wire count_upto_sample_tr_10_n_60;
  wire count_upto_sample_tr_10_n_61;
  wire count_upto_sample_tr_10_n_62;
  wire count_upto_sample_tr_10_n_63;
  wire count_upto_sample_tr_10_n_64;
  wire count_upto_sample_tr_10_n_65;
  wire count_upto_sample_tr_10_n_66;
  wire count_upto_sample_tr_10_n_67;
  wire count_upto_sample_tr_10_n_68;
  wire count_upto_sample_tr_10_n_69;
  wire count_upto_sample_tr_10_n_70;
  wire count_upto_sample_tr_10_n_71;
  wire count_upto_sample_tr_10_n_72;
  wire count_upto_sample_tr_10_n_73;
  wire count_upto_sample_tr_10_n_74;
  wire count_upto_sample_tr_10_n_75;
  wire count_upto_sample_tr_10_n_76;
  wire count_upto_sample_tr_10_n_77;
  wire count_upto_sample_tr_10_n_78;
  wire count_upto_sample_tr_10_n_79;
  wire count_upto_sample_tr_10_n_80;
  wire count_upto_sample_tr_10_n_81;
  wire count_upto_sample_tr_10_n_82;
  wire count_upto_sample_tr_10_n_83;
  wire count_upto_sample_tr_10_n_84;
  wire count_upto_sample_tr_10_n_85;
  wire count_upto_sample_tr_10_n_86;
  wire count_upto_sample_tr_10_n_87;
  wire count_upto_sample_tr_10_n_88;
  wire count_upto_sample_tr_10_n_89;
  wire count_upto_sample_tr_10_n_90;
  wire count_upto_sample_tr_10_n_91;
  wire count_upto_sample_tr_10_n_92;
  wire count_upto_sample_tr_10_n_93;
  wire count_upto_sample_tr_10_n_94;
  wire count_upto_sample_tr_10_n_95;
  wire count_upto_sample_tr_10_n_96;
  wire count_upto_sample_tr_10_n_97;
  wire count_upto_sample_tr_10_n_98;
  wire count_upto_sample_tr_10_n_99;
  wire [31:16]count_upto_sample_tr_1_reg;
  wire \count_upto_sample_tr_1_reg[0]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[10]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[11]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[12]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[13]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[14]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[15]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[16]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[1]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[2]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[3]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[4]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[5]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[6]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[7]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[8]__1_n_0 ;
  wire \count_upto_sample_tr_1_reg[9]__1_n_0 ;
  wire [31:16]count_upto_sample_tr_reg;
  wire \count_upto_sample_tr_reg[0]__1_n_0 ;
  wire \count_upto_sample_tr_reg[10]__1_n_0 ;
  wire \count_upto_sample_tr_reg[11]__1_n_0 ;
  wire \count_upto_sample_tr_reg[12]__1_n_0 ;
  wire \count_upto_sample_tr_reg[13]__1_n_0 ;
  wire \count_upto_sample_tr_reg[14]__1_n_0 ;
  wire \count_upto_sample_tr_reg[15]__1_n_0 ;
  wire \count_upto_sample_tr_reg[16]__1_n_0 ;
  wire \count_upto_sample_tr_reg[1]__1_n_0 ;
  wire \count_upto_sample_tr_reg[2]__1_n_0 ;
  wire \count_upto_sample_tr_reg[3]__1_n_0 ;
  wire \count_upto_sample_tr_reg[4]__1_n_0 ;
  wire \count_upto_sample_tr_reg[5]__1_n_0 ;
  wire \count_upto_sample_tr_reg[6]__1_n_0 ;
  wire \count_upto_sample_tr_reg[7]__1_n_0 ;
  wire \count_upto_sample_tr_reg[8]__1_n_0 ;
  wire \count_upto_sample_tr_reg[9]__1_n_0 ;
  wire [31:0]counter_1_ns;
  wire [31:0]counter_1ns_buffer1;
  wire [31:0]counter_1ns_buffer_sample;
  wire [31:0]counter_large;
  wire [31:0]counter_small;
  wire dd0;
  wire dd0_10;
  wire dd0_11;
  wire dd0_115_in;
  wire dd0_1_i;
  wire dd0_1_i_reg_0;
  wire dd0_1_inv_i_10_n_0;
  wire dd0_1_inv_i_11_n_0;
  wire dd0_1_inv_i_12_n_0;
  wire dd0_1_inv_i_14_n_0;
  wire dd0_1_inv_i_15_n_0;
  wire dd0_1_inv_i_16_n_0;
  wire dd0_1_inv_i_17_n_0;
  wire dd0_1_inv_i_18_n_0;
  wire dd0_1_inv_i_19_n_0;
  wire dd0_1_inv_i_20_n_0;
  wire dd0_1_inv_i_21_n_0;
  wire dd0_1_inv_i_23_n_0;
  wire dd0_1_inv_i_24_n_0;
  wire dd0_1_inv_i_25_n_0;
  wire dd0_1_inv_i_26_n_0;
  wire dd0_1_inv_i_27_n_0;
  wire dd0_1_inv_i_28_n_0;
  wire dd0_1_inv_i_29_n_0;
  wire dd0_1_inv_i_30_n_0;
  wire dd0_1_inv_i_32_n_0;
  wire dd0_1_inv_i_33_n_0;
  wire dd0_1_inv_i_34_n_0;
  wire dd0_1_inv_i_35_n_0;
  wire dd0_1_inv_i_36_n_0;
  wire dd0_1_inv_i_37_n_0;
  wire dd0_1_inv_i_38_n_0;
  wire dd0_1_inv_i_39_n_0;
  wire dd0_1_inv_i_41_n_0;
  wire dd0_1_inv_i_42_n_0;
  wire dd0_1_inv_i_43_n_0;
  wire dd0_1_inv_i_44_n_0;
  wire dd0_1_inv_i_45_n_0;
  wire dd0_1_inv_i_46_n_0;
  wire dd0_1_inv_i_47_n_0;
  wire dd0_1_inv_i_48_n_0;
  wire dd0_1_inv_i_50_n_0;
  wire dd0_1_inv_i_51_n_0;
  wire dd0_1_inv_i_52_n_0;
  wire dd0_1_inv_i_53_n_0;
  wire dd0_1_inv_i_54_n_0;
  wire dd0_1_inv_i_55_n_0;
  wire dd0_1_inv_i_56_n_0;
  wire dd0_1_inv_i_57_n_0;
  wire dd0_1_inv_i_58_n_0;
  wire dd0_1_inv_i_59_n_0;
  wire dd0_1_inv_i_5_n_0;
  wire dd0_1_inv_i_60_n_0;
  wire dd0_1_inv_i_61_n_0;
  wire dd0_1_inv_i_62_n_0;
  wire dd0_1_inv_i_63_n_0;
  wire dd0_1_inv_i_64_n_0;
  wire dd0_1_inv_i_65_n_0;
  wire dd0_1_inv_i_66_n_0;
  wire dd0_1_inv_i_67_n_0;
  wire dd0_1_inv_i_68_n_0;
  wire dd0_1_inv_i_69_n_0;
  wire dd0_1_inv_i_6_n_0;
  wire dd0_1_inv_i_70_n_0;
  wire dd0_1_inv_i_71_n_0;
  wire dd0_1_inv_i_72_n_0;
  wire dd0_1_inv_i_73_n_0;
  wire dd0_1_inv_i_7_n_0;
  wire dd0_1_inv_i_8_n_0;
  wire dd0_1_inv_i_9_n_0;
  wire dd0_1_reg_inv_i_13_n_0;
  wire dd0_1_reg_inv_i_13_n_1;
  wire dd0_1_reg_inv_i_13_n_2;
  wire dd0_1_reg_inv_i_13_n_3;
  wire dd0_1_reg_inv_i_22_n_0;
  wire dd0_1_reg_inv_i_22_n_1;
  wire dd0_1_reg_inv_i_22_n_2;
  wire dd0_1_reg_inv_i_22_n_3;
  wire dd0_1_reg_inv_i_2_n_1;
  wire dd0_1_reg_inv_i_2_n_2;
  wire dd0_1_reg_inv_i_2_n_3;
  wire dd0_1_reg_inv_i_31_n_0;
  wire dd0_1_reg_inv_i_31_n_1;
  wire dd0_1_reg_inv_i_31_n_2;
  wire dd0_1_reg_inv_i_31_n_3;
  wire dd0_1_reg_inv_i_3_n_1;
  wire dd0_1_reg_inv_i_3_n_2;
  wire dd0_1_reg_inv_i_3_n_3;
  wire dd0_1_reg_inv_i_40_n_0;
  wire dd0_1_reg_inv_i_40_n_1;
  wire dd0_1_reg_inv_i_40_n_2;
  wire dd0_1_reg_inv_i_40_n_3;
  wire dd0_1_reg_inv_i_49_n_0;
  wire dd0_1_reg_inv_i_49_n_1;
  wire dd0_1_reg_inv_i_49_n_2;
  wire dd0_1_reg_inv_i_49_n_3;
  wire dd0_1_reg_inv_i_4_n_0;
  wire dd0_1_reg_inv_i_4_n_1;
  wire dd0_1_reg_inv_i_4_n_2;
  wire dd0_1_reg_inv_i_4_n_3;
  wire dd0_1_reg_inv_n_0;
  wire dd1;
  wire dd1_10;
  wire dd1_11;
  wire dd1_116_in;
  wire dd1_1_i;
  wire dd1_1_i_reg_0;
  wire dd1_1_inv_i_10_n_0;
  wire dd1_1_inv_i_11_n_0;
  wire dd1_1_inv_i_12_n_0;
  wire dd1_1_inv_i_14_n_0;
  wire dd1_1_inv_i_15_n_0;
  wire dd1_1_inv_i_16_n_0;
  wire dd1_1_inv_i_17_n_0;
  wire dd1_1_inv_i_18_n_0;
  wire dd1_1_inv_i_19_n_0;
  wire dd1_1_inv_i_20_n_0;
  wire dd1_1_inv_i_21_n_0;
  wire dd1_1_inv_i_23_n_0;
  wire dd1_1_inv_i_24_n_0;
  wire dd1_1_inv_i_25_n_0;
  wire dd1_1_inv_i_26_n_0;
  wire dd1_1_inv_i_27_n_0;
  wire dd1_1_inv_i_28_n_0;
  wire dd1_1_inv_i_29_n_0;
  wire dd1_1_inv_i_30_n_0;
  wire dd1_1_inv_i_32_n_0;
  wire dd1_1_inv_i_33_n_0;
  wire dd1_1_inv_i_34_n_0;
  wire dd1_1_inv_i_35_n_0;
  wire dd1_1_inv_i_36_n_0;
  wire dd1_1_inv_i_37_n_0;
  wire dd1_1_inv_i_38_n_0;
  wire dd1_1_inv_i_39_n_0;
  wire dd1_1_inv_i_41_n_0;
  wire dd1_1_inv_i_42_n_0;
  wire dd1_1_inv_i_43_n_0;
  wire dd1_1_inv_i_44_n_0;
  wire dd1_1_inv_i_45_n_0;
  wire dd1_1_inv_i_46_n_0;
  wire dd1_1_inv_i_47_n_0;
  wire dd1_1_inv_i_48_n_0;
  wire dd1_1_inv_i_50_n_0;
  wire dd1_1_inv_i_51_n_0;
  wire dd1_1_inv_i_52_n_0;
  wire dd1_1_inv_i_53_n_0;
  wire dd1_1_inv_i_54_n_0;
  wire dd1_1_inv_i_55_n_0;
  wire dd1_1_inv_i_56_n_0;
  wire dd1_1_inv_i_57_n_0;
  wire dd1_1_inv_i_58_n_0;
  wire dd1_1_inv_i_59_n_0;
  wire dd1_1_inv_i_5_n_0;
  wire dd1_1_inv_i_60_n_0;
  wire dd1_1_inv_i_61_n_0;
  wire dd1_1_inv_i_62_n_0;
  wire dd1_1_inv_i_63_n_0;
  wire dd1_1_inv_i_64_n_0;
  wire dd1_1_inv_i_65_n_0;
  wire dd1_1_inv_i_66_n_0;
  wire dd1_1_inv_i_67_n_0;
  wire dd1_1_inv_i_68_n_0;
  wire dd1_1_inv_i_69_n_0;
  wire dd1_1_inv_i_6_n_0;
  wire dd1_1_inv_i_70_n_0;
  wire dd1_1_inv_i_71_n_0;
  wire dd1_1_inv_i_72_n_0;
  wire dd1_1_inv_i_73_n_0;
  wire dd1_1_inv_i_7_n_0;
  wire dd1_1_inv_i_8_n_0;
  wire dd1_1_inv_i_9_n_0;
  wire dd1_1_reg_inv_i_13_n_0;
  wire dd1_1_reg_inv_i_13_n_1;
  wire dd1_1_reg_inv_i_13_n_2;
  wire dd1_1_reg_inv_i_13_n_3;
  wire dd1_1_reg_inv_i_22_n_0;
  wire dd1_1_reg_inv_i_22_n_1;
  wire dd1_1_reg_inv_i_22_n_2;
  wire dd1_1_reg_inv_i_22_n_3;
  wire dd1_1_reg_inv_i_2_n_1;
  wire dd1_1_reg_inv_i_2_n_2;
  wire dd1_1_reg_inv_i_2_n_3;
  wire dd1_1_reg_inv_i_31_n_0;
  wire dd1_1_reg_inv_i_31_n_1;
  wire dd1_1_reg_inv_i_31_n_2;
  wire dd1_1_reg_inv_i_31_n_3;
  wire dd1_1_reg_inv_i_3_n_1;
  wire dd1_1_reg_inv_i_3_n_2;
  wire dd1_1_reg_inv_i_3_n_3;
  wire dd1_1_reg_inv_i_40_n_0;
  wire dd1_1_reg_inv_i_40_n_1;
  wire dd1_1_reg_inv_i_40_n_2;
  wire dd1_1_reg_inv_i_40_n_3;
  wire dd1_1_reg_inv_i_49_n_0;
  wire dd1_1_reg_inv_i_49_n_1;
  wire dd1_1_reg_inv_i_49_n_2;
  wire dd1_1_reg_inv_i_49_n_3;
  wire dd1_1_reg_inv_i_4_n_0;
  wire dd1_1_reg_inv_i_4_n_1;
  wire dd1_1_reg_inv_i_4_n_2;
  wire dd1_1_reg_inv_i_4_n_3;
  wire dd1_1_reg_inv_n_0;
  wire dd2;
  wire dd2_12;
  wire dd2_128_in;
  wire dd2_1_i;
  wire dd2_1_i_reg_0;
  wire dd2_1_inv_i_10_n_0;
  wire dd2_1_inv_i_11_n_0;
  wire dd2_1_inv_i_12_n_0;
  wire dd2_1_inv_i_14_n_0;
  wire dd2_1_inv_i_15_n_0;
  wire dd2_1_inv_i_16_n_0;
  wire dd2_1_inv_i_17_n_0;
  wire dd2_1_inv_i_18_n_0;
  wire dd2_1_inv_i_19_n_0;
  wire dd2_1_inv_i_1_n_0;
  wire dd2_1_inv_i_20_n_0;
  wire dd2_1_inv_i_21_n_0;
  wire dd2_1_inv_i_23_n_0;
  wire dd2_1_inv_i_24_n_0;
  wire dd2_1_inv_i_25_n_0;
  wire dd2_1_inv_i_26_n_0;
  wire dd2_1_inv_i_27_n_0;
  wire dd2_1_inv_i_28_n_0;
  wire dd2_1_inv_i_29_n_0;
  wire dd2_1_inv_i_30_n_0;
  wire dd2_1_inv_i_32_n_0;
  wire dd2_1_inv_i_33_n_0;
  wire dd2_1_inv_i_34_n_0;
  wire dd2_1_inv_i_35_n_0;
  wire dd2_1_inv_i_36_n_0;
  wire dd2_1_inv_i_37_n_0;
  wire dd2_1_inv_i_38_n_0;
  wire dd2_1_inv_i_39_n_0;
  wire dd2_1_inv_i_41_n_0;
  wire dd2_1_inv_i_42_n_0;
  wire dd2_1_inv_i_43_n_0;
  wire dd2_1_inv_i_44_n_0;
  wire dd2_1_inv_i_45_n_0;
  wire dd2_1_inv_i_46_n_0;
  wire dd2_1_inv_i_47_n_0;
  wire dd2_1_inv_i_48_n_0;
  wire dd2_1_inv_i_50_n_0;
  wire dd2_1_inv_i_51_n_0;
  wire dd2_1_inv_i_52_n_0;
  wire dd2_1_inv_i_53_n_0;
  wire dd2_1_inv_i_54_n_0;
  wire dd2_1_inv_i_55_n_0;
  wire dd2_1_inv_i_56_n_0;
  wire dd2_1_inv_i_57_n_0;
  wire dd2_1_inv_i_58_n_0;
  wire dd2_1_inv_i_59_n_0;
  wire dd2_1_inv_i_5_n_0;
  wire dd2_1_inv_i_60_n_0;
  wire dd2_1_inv_i_61_n_0;
  wire dd2_1_inv_i_62_n_0;
  wire dd2_1_inv_i_63_n_0;
  wire dd2_1_inv_i_64_n_0;
  wire dd2_1_inv_i_65_n_0;
  wire dd2_1_inv_i_66_n_0;
  wire dd2_1_inv_i_67_n_0;
  wire dd2_1_inv_i_68_n_0;
  wire dd2_1_inv_i_69_n_0;
  wire dd2_1_inv_i_6_n_0;
  wire dd2_1_inv_i_70_n_0;
  wire dd2_1_inv_i_71_n_0;
  wire dd2_1_inv_i_72_n_0;
  wire dd2_1_inv_i_73_n_0;
  wire dd2_1_inv_i_7_n_0;
  wire dd2_1_inv_i_8_n_0;
  wire dd2_1_inv_i_9_n_0;
  wire dd2_1_reg_inv_i_13_n_0;
  wire dd2_1_reg_inv_i_13_n_1;
  wire dd2_1_reg_inv_i_13_n_2;
  wire dd2_1_reg_inv_i_13_n_3;
  wire dd2_1_reg_inv_i_22_n_0;
  wire dd2_1_reg_inv_i_22_n_1;
  wire dd2_1_reg_inv_i_22_n_2;
  wire dd2_1_reg_inv_i_22_n_3;
  wire dd2_1_reg_inv_i_2_n_1;
  wire dd2_1_reg_inv_i_2_n_2;
  wire dd2_1_reg_inv_i_2_n_3;
  wire dd2_1_reg_inv_i_31_n_0;
  wire dd2_1_reg_inv_i_31_n_1;
  wire dd2_1_reg_inv_i_31_n_2;
  wire dd2_1_reg_inv_i_31_n_3;
  wire dd2_1_reg_inv_i_3_n_1;
  wire dd2_1_reg_inv_i_3_n_2;
  wire dd2_1_reg_inv_i_3_n_3;
  wire dd2_1_reg_inv_i_40_n_0;
  wire dd2_1_reg_inv_i_40_n_1;
  wire dd2_1_reg_inv_i_40_n_2;
  wire dd2_1_reg_inv_i_40_n_3;
  wire dd2_1_reg_inv_i_49_n_0;
  wire dd2_1_reg_inv_i_49_n_1;
  wire dd2_1_reg_inv_i_49_n_2;
  wire dd2_1_reg_inv_i_49_n_3;
  wire dd2_1_reg_inv_i_4_n_0;
  wire dd2_1_reg_inv_i_4_n_1;
  wire dd2_1_reg_inv_i_4_n_2;
  wire dd2_1_reg_inv_i_4_n_3;
  wire dd2_1_reg_inv_n_0;
  wire dd3;
  wire dd3_10;
  wire dd3_11;
  wire dd3_117_in;
  wire dd3_1_i;
  wire dd3_1_i_reg_0;
  wire dd3_1_inv_i_10_n_0;
  wire dd3_1_inv_i_11_n_0;
  wire dd3_1_inv_i_12_n_0;
  wire dd3_1_inv_i_14_n_0;
  wire dd3_1_inv_i_15_n_0;
  wire dd3_1_inv_i_16_n_0;
  wire dd3_1_inv_i_17_n_0;
  wire dd3_1_inv_i_18_n_0;
  wire dd3_1_inv_i_19_n_0;
  wire dd3_1_inv_i_20_n_0;
  wire dd3_1_inv_i_21_n_0;
  wire dd3_1_inv_i_23_n_0;
  wire dd3_1_inv_i_24_n_0;
  wire dd3_1_inv_i_25_n_0;
  wire dd3_1_inv_i_26_n_0;
  wire dd3_1_inv_i_27_n_0;
  wire dd3_1_inv_i_28_n_0;
  wire dd3_1_inv_i_29_n_0;
  wire dd3_1_inv_i_30_n_0;
  wire dd3_1_inv_i_32_n_0;
  wire dd3_1_inv_i_33_n_0;
  wire dd3_1_inv_i_34_n_0;
  wire dd3_1_inv_i_35_n_0;
  wire dd3_1_inv_i_36_n_0;
  wire dd3_1_inv_i_37_n_0;
  wire dd3_1_inv_i_38_n_0;
  wire dd3_1_inv_i_39_n_0;
  wire dd3_1_inv_i_41_n_0;
  wire dd3_1_inv_i_42_n_0;
  wire dd3_1_inv_i_43_n_0;
  wire dd3_1_inv_i_44_n_0;
  wire dd3_1_inv_i_45_n_0;
  wire dd3_1_inv_i_46_n_0;
  wire dd3_1_inv_i_47_n_0;
  wire dd3_1_inv_i_48_n_0;
  wire dd3_1_inv_i_50_n_0;
  wire dd3_1_inv_i_51_n_0;
  wire dd3_1_inv_i_52_n_0;
  wire dd3_1_inv_i_53_n_0;
  wire dd3_1_inv_i_54_n_0;
  wire dd3_1_inv_i_55_n_0;
  wire dd3_1_inv_i_56_n_0;
  wire dd3_1_inv_i_57_n_0;
  wire dd3_1_inv_i_58_n_0;
  wire dd3_1_inv_i_59_n_0;
  wire dd3_1_inv_i_5_n_0;
  wire dd3_1_inv_i_60_n_0;
  wire dd3_1_inv_i_61_n_0;
  wire dd3_1_inv_i_62_n_0;
  wire dd3_1_inv_i_63_n_0;
  wire dd3_1_inv_i_64_n_0;
  wire dd3_1_inv_i_65_n_0;
  wire dd3_1_inv_i_66_n_0;
  wire dd3_1_inv_i_67_n_0;
  wire dd3_1_inv_i_68_n_0;
  wire dd3_1_inv_i_69_n_0;
  wire dd3_1_inv_i_6_n_0;
  wire dd3_1_inv_i_70_n_0;
  wire dd3_1_inv_i_71_n_0;
  wire dd3_1_inv_i_72_n_0;
  wire dd3_1_inv_i_73_n_0;
  wire dd3_1_inv_i_7_n_0;
  wire dd3_1_inv_i_8_n_0;
  wire dd3_1_inv_i_9_n_0;
  wire dd3_1_reg_inv_i_13_n_0;
  wire dd3_1_reg_inv_i_13_n_1;
  wire dd3_1_reg_inv_i_13_n_2;
  wire dd3_1_reg_inv_i_13_n_3;
  wire dd3_1_reg_inv_i_22_n_0;
  wire dd3_1_reg_inv_i_22_n_1;
  wire dd3_1_reg_inv_i_22_n_2;
  wire dd3_1_reg_inv_i_22_n_3;
  wire dd3_1_reg_inv_i_2_n_1;
  wire dd3_1_reg_inv_i_2_n_2;
  wire dd3_1_reg_inv_i_2_n_3;
  wire dd3_1_reg_inv_i_31_n_0;
  wire dd3_1_reg_inv_i_31_n_1;
  wire dd3_1_reg_inv_i_31_n_2;
  wire dd3_1_reg_inv_i_31_n_3;
  wire dd3_1_reg_inv_i_3_n_1;
  wire dd3_1_reg_inv_i_3_n_2;
  wire dd3_1_reg_inv_i_3_n_3;
  wire dd3_1_reg_inv_i_40_n_0;
  wire dd3_1_reg_inv_i_40_n_1;
  wire dd3_1_reg_inv_i_40_n_2;
  wire dd3_1_reg_inv_i_40_n_3;
  wire dd3_1_reg_inv_i_49_n_0;
  wire dd3_1_reg_inv_i_49_n_1;
  wire dd3_1_reg_inv_i_49_n_2;
  wire dd3_1_reg_inv_i_49_n_3;
  wire dd3_1_reg_inv_i_4_n_0;
  wire dd3_1_reg_inv_i_4_n_1;
  wire dd3_1_reg_inv_i_4_n_2;
  wire dd3_1_reg_inv_i_4_n_3;
  wire dd3_1_reg_inv_n_0;
  wire [7:0]led;
  wire p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]reg_data_out__0;
  wire reset;
  wire reset1;
  wire reset_buffer;
  wire reset_buffer0;
  wire reset_buffer1;
  wire reset_buffer115_in;
  wire reset_buffer_i_10_n_0;
  wire reset_buffer_i_11_n_0;
  wire reset_buffer_i_12_n_0;
  wire reset_buffer_i_14_n_0;
  wire reset_buffer_i_15_n_0;
  wire reset_buffer_i_16_n_0;
  wire reset_buffer_i_17_n_0;
  wire reset_buffer_i_18_n_0;
  wire reset_buffer_i_19_n_0;
  wire reset_buffer_i_20_n_0;
  wire reset_buffer_i_21_n_0;
  wire reset_buffer_i_23_n_0;
  wire reset_buffer_i_24_n_0;
  wire reset_buffer_i_25_n_0;
  wire reset_buffer_i_26_n_0;
  wire reset_buffer_i_27_n_0;
  wire reset_buffer_i_28_n_0;
  wire reset_buffer_i_29_n_0;
  wire reset_buffer_i_30_n_0;
  wire reset_buffer_i_32_n_0;
  wire reset_buffer_i_33_n_0;
  wire reset_buffer_i_34_n_0;
  wire reset_buffer_i_35_n_0;
  wire reset_buffer_i_36_n_0;
  wire reset_buffer_i_37_n_0;
  wire reset_buffer_i_38_n_0;
  wire reset_buffer_i_39_n_0;
  wire reset_buffer_i_41_n_0;
  wire reset_buffer_i_42_n_0;
  wire reset_buffer_i_43_n_0;
  wire reset_buffer_i_44_n_0;
  wire reset_buffer_i_45_n_0;
  wire reset_buffer_i_46_n_0;
  wire reset_buffer_i_47_n_0;
  wire reset_buffer_i_48_n_0;
  wire reset_buffer_i_50_n_0;
  wire reset_buffer_i_51_n_0;
  wire reset_buffer_i_52_n_0;
  wire reset_buffer_i_53_n_0;
  wire reset_buffer_i_54_n_0;
  wire reset_buffer_i_55_n_0;
  wire reset_buffer_i_56_n_0;
  wire reset_buffer_i_57_n_0;
  wire reset_buffer_i_58_n_0;
  wire reset_buffer_i_59_n_0;
  wire reset_buffer_i_5_n_0;
  wire reset_buffer_i_60_n_0;
  wire reset_buffer_i_61_n_0;
  wire reset_buffer_i_62_n_0;
  wire reset_buffer_i_63_n_0;
  wire reset_buffer_i_64_n_0;
  wire reset_buffer_i_65_n_0;
  wire reset_buffer_i_66_n_0;
  wire reset_buffer_i_67_n_0;
  wire reset_buffer_i_68_n_0;
  wire reset_buffer_i_69_n_0;
  wire reset_buffer_i_6_n_0;
  wire reset_buffer_i_70_n_0;
  wire reset_buffer_i_71_n_0;
  wire reset_buffer_i_72_n_0;
  wire reset_buffer_i_73_n_0;
  wire reset_buffer_i_7_n_0;
  wire reset_buffer_i_8_n_0;
  wire reset_buffer_i_9_n_0;
  wire reset_buffer_reg_i_13_n_0;
  wire reset_buffer_reg_i_13_n_1;
  wire reset_buffer_reg_i_13_n_2;
  wire reset_buffer_reg_i_13_n_3;
  wire reset_buffer_reg_i_22_n_0;
  wire reset_buffer_reg_i_22_n_1;
  wire reset_buffer_reg_i_22_n_2;
  wire reset_buffer_reg_i_22_n_3;
  wire reset_buffer_reg_i_2_n_1;
  wire reset_buffer_reg_i_2_n_2;
  wire reset_buffer_reg_i_2_n_3;
  wire reset_buffer_reg_i_31_n_0;
  wire reset_buffer_reg_i_31_n_1;
  wire reset_buffer_reg_i_31_n_2;
  wire reset_buffer_reg_i_31_n_3;
  wire reset_buffer_reg_i_3_n_1;
  wire reset_buffer_reg_i_3_n_2;
  wire reset_buffer_reg_i_3_n_3;
  wire reset_buffer_reg_i_40_n_0;
  wire reset_buffer_reg_i_40_n_1;
  wire reset_buffer_reg_i_40_n_2;
  wire reset_buffer_reg_i_40_n_3;
  wire reset_buffer_reg_i_49_n_0;
  wire reset_buffer_reg_i_49_n_1;
  wire reset_buffer_reg_i_49_n_2;
  wire reset_buffer_reg_i_49_n_3;
  wire reset_buffer_reg_i_4_n_0;
  wire reset_buffer_reg_i_4_n_1;
  wire reset_buffer_reg_i_4_n_2;
  wire reset_buffer_reg_i_4_n_3;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sample;
  wire sample_10;
  wire sample_11;
  wire sample_114_in;
  wire sample_1_i;
  wire sample_1_i_reg_0;
  wire sample_1_inv_i_10_n_0;
  wire sample_1_inv_i_11_n_0;
  wire sample_1_inv_i_12_n_0;
  wire sample_1_inv_i_14_n_0;
  wire sample_1_inv_i_15_n_0;
  wire sample_1_inv_i_16_n_0;
  wire sample_1_inv_i_17_n_0;
  wire sample_1_inv_i_18_n_0;
  wire sample_1_inv_i_19_n_0;
  wire sample_1_inv_i_20_n_0;
  wire sample_1_inv_i_21_n_0;
  wire sample_1_inv_i_23_n_0;
  wire sample_1_inv_i_24_n_0;
  wire sample_1_inv_i_25_n_0;
  wire sample_1_inv_i_26_n_0;
  wire sample_1_inv_i_27_n_0;
  wire sample_1_inv_i_28_n_0;
  wire sample_1_inv_i_29_n_0;
  wire sample_1_inv_i_30_n_0;
  wire sample_1_inv_i_32_n_0;
  wire sample_1_inv_i_33_n_0;
  wire sample_1_inv_i_34_n_0;
  wire sample_1_inv_i_35_n_0;
  wire sample_1_inv_i_36_n_0;
  wire sample_1_inv_i_37_n_0;
  wire sample_1_inv_i_38_n_0;
  wire sample_1_inv_i_39_n_0;
  wire sample_1_inv_i_41_n_0;
  wire sample_1_inv_i_42_n_0;
  wire sample_1_inv_i_43_n_0;
  wire sample_1_inv_i_44_n_0;
  wire sample_1_inv_i_45_n_0;
  wire sample_1_inv_i_46_n_0;
  wire sample_1_inv_i_47_n_0;
  wire sample_1_inv_i_48_n_0;
  wire sample_1_inv_i_50_n_0;
  wire sample_1_inv_i_51_n_0;
  wire sample_1_inv_i_52_n_0;
  wire sample_1_inv_i_53_n_0;
  wire sample_1_inv_i_54_n_0;
  wire sample_1_inv_i_55_n_0;
  wire sample_1_inv_i_56_n_0;
  wire sample_1_inv_i_57_n_0;
  wire sample_1_inv_i_58_n_0;
  wire sample_1_inv_i_59_n_0;
  wire sample_1_inv_i_5_n_0;
  wire sample_1_inv_i_60_n_0;
  wire sample_1_inv_i_61_n_0;
  wire sample_1_inv_i_62_n_0;
  wire sample_1_inv_i_63_n_0;
  wire sample_1_inv_i_64_n_0;
  wire sample_1_inv_i_65_n_0;
  wire sample_1_inv_i_66_n_0;
  wire sample_1_inv_i_67_n_0;
  wire sample_1_inv_i_68_n_0;
  wire sample_1_inv_i_69_n_0;
  wire sample_1_inv_i_6_n_0;
  wire sample_1_inv_i_70_n_0;
  wire sample_1_inv_i_71_n_0;
  wire sample_1_inv_i_72_n_0;
  wire sample_1_inv_i_73_n_0;
  wire sample_1_inv_i_7_n_0;
  wire sample_1_inv_i_8_n_0;
  wire sample_1_inv_i_9_n_0;
  wire sample_1_reg_inv_i_13_n_0;
  wire sample_1_reg_inv_i_13_n_1;
  wire sample_1_reg_inv_i_13_n_2;
  wire sample_1_reg_inv_i_13_n_3;
  wire sample_1_reg_inv_i_22_n_0;
  wire sample_1_reg_inv_i_22_n_1;
  wire sample_1_reg_inv_i_22_n_2;
  wire sample_1_reg_inv_i_22_n_3;
  wire sample_1_reg_inv_i_2_n_1;
  wire sample_1_reg_inv_i_2_n_2;
  wire sample_1_reg_inv_i_2_n_3;
  wire sample_1_reg_inv_i_31_n_0;
  wire sample_1_reg_inv_i_31_n_1;
  wire sample_1_reg_inv_i_31_n_2;
  wire sample_1_reg_inv_i_31_n_3;
  wire sample_1_reg_inv_i_3_n_1;
  wire sample_1_reg_inv_i_3_n_2;
  wire sample_1_reg_inv_i_3_n_3;
  wire sample_1_reg_inv_i_40_n_0;
  wire sample_1_reg_inv_i_40_n_1;
  wire sample_1_reg_inv_i_40_n_2;
  wire sample_1_reg_inv_i_40_n_3;
  wire sample_1_reg_inv_i_49_n_0;
  wire sample_1_reg_inv_i_49_n_1;
  wire sample_1_reg_inv_i_49_n_2;
  wire sample_1_reg_inv_i_49_n_3;
  wire sample_1_reg_inv_i_4_n_0;
  wire sample_1_reg_inv_i_4_n_1;
  wire sample_1_reg_inv_i_4_n_2;
  wire sample_1_reg_inv_i_4_n_3;
  wire sample_1_reg_inv_n_0;
  wire sample_c;
  wire sample_c_10;
  wire sample_c_11;
  wire sample_c_112_in;
  wire sample_c_1_i;
  wire sample_c_1_i_reg_0;
  wire sample_c_1_inv_i_10_n_0;
  wire sample_c_1_inv_i_11_n_0;
  wire sample_c_1_inv_i_12_n_0;
  wire sample_c_1_inv_i_14_n_0;
  wire sample_c_1_inv_i_15_n_0;
  wire sample_c_1_inv_i_16_n_0;
  wire sample_c_1_inv_i_17_n_0;
  wire sample_c_1_inv_i_18_n_0;
  wire sample_c_1_inv_i_19_n_0;
  wire sample_c_1_inv_i_20_n_0;
  wire sample_c_1_inv_i_21_n_0;
  wire sample_c_1_inv_i_23_n_0;
  wire sample_c_1_inv_i_24_n_0;
  wire sample_c_1_inv_i_25_n_0;
  wire sample_c_1_inv_i_26_n_0;
  wire sample_c_1_inv_i_27_n_0;
  wire sample_c_1_inv_i_28_n_0;
  wire sample_c_1_inv_i_29_n_0;
  wire sample_c_1_inv_i_30_n_0;
  wire sample_c_1_inv_i_32_n_0;
  wire sample_c_1_inv_i_33_n_0;
  wire sample_c_1_inv_i_34_n_0;
  wire sample_c_1_inv_i_35_n_0;
  wire sample_c_1_inv_i_36_n_0;
  wire sample_c_1_inv_i_37_n_0;
  wire sample_c_1_inv_i_38_n_0;
  wire sample_c_1_inv_i_39_n_0;
  wire sample_c_1_inv_i_41_n_0;
  wire sample_c_1_inv_i_42_n_0;
  wire sample_c_1_inv_i_43_n_0;
  wire sample_c_1_inv_i_44_n_0;
  wire sample_c_1_inv_i_45_n_0;
  wire sample_c_1_inv_i_46_n_0;
  wire sample_c_1_inv_i_47_n_0;
  wire sample_c_1_inv_i_48_n_0;
  wire sample_c_1_inv_i_50_n_0;
  wire sample_c_1_inv_i_51_n_0;
  wire sample_c_1_inv_i_52_n_0;
  wire sample_c_1_inv_i_53_n_0;
  wire sample_c_1_inv_i_54_n_0;
  wire sample_c_1_inv_i_55_n_0;
  wire sample_c_1_inv_i_56_n_0;
  wire sample_c_1_inv_i_57_n_0;
  wire sample_c_1_inv_i_58_n_0;
  wire sample_c_1_inv_i_59_n_0;
  wire sample_c_1_inv_i_5_n_0;
  wire sample_c_1_inv_i_60_n_0;
  wire sample_c_1_inv_i_61_n_0;
  wire sample_c_1_inv_i_62_n_0;
  wire sample_c_1_inv_i_63_n_0;
  wire sample_c_1_inv_i_64_n_0;
  wire sample_c_1_inv_i_65_n_0;
  wire sample_c_1_inv_i_66_n_0;
  wire sample_c_1_inv_i_67_n_0;
  wire sample_c_1_inv_i_68_n_0;
  wire sample_c_1_inv_i_69_n_0;
  wire sample_c_1_inv_i_6_n_0;
  wire sample_c_1_inv_i_70_n_0;
  wire sample_c_1_inv_i_71_n_0;
  wire sample_c_1_inv_i_72_n_0;
  wire sample_c_1_inv_i_73_n_0;
  wire sample_c_1_inv_i_7_n_0;
  wire sample_c_1_inv_i_8_n_0;
  wire sample_c_1_inv_i_9_n_0;
  wire sample_c_1_reg_inv_i_13_n_0;
  wire sample_c_1_reg_inv_i_13_n_1;
  wire sample_c_1_reg_inv_i_13_n_2;
  wire sample_c_1_reg_inv_i_13_n_3;
  wire sample_c_1_reg_inv_i_22_n_0;
  wire sample_c_1_reg_inv_i_22_n_1;
  wire sample_c_1_reg_inv_i_22_n_2;
  wire sample_c_1_reg_inv_i_22_n_3;
  wire sample_c_1_reg_inv_i_2_n_1;
  wire sample_c_1_reg_inv_i_2_n_2;
  wire sample_c_1_reg_inv_i_2_n_3;
  wire sample_c_1_reg_inv_i_31_n_0;
  wire sample_c_1_reg_inv_i_31_n_1;
  wire sample_c_1_reg_inv_i_31_n_2;
  wire sample_c_1_reg_inv_i_31_n_3;
  wire sample_c_1_reg_inv_i_3_n_1;
  wire sample_c_1_reg_inv_i_3_n_2;
  wire sample_c_1_reg_inv_i_3_n_3;
  wire sample_c_1_reg_inv_i_40_n_0;
  wire sample_c_1_reg_inv_i_40_n_1;
  wire sample_c_1_reg_inv_i_40_n_2;
  wire sample_c_1_reg_inv_i_40_n_3;
  wire sample_c_1_reg_inv_i_49_n_0;
  wire sample_c_1_reg_inv_i_49_n_1;
  wire sample_c_1_reg_inv_i_49_n_2;
  wire sample_c_1_reg_inv_i_49_n_3;
  wire sample_c_1_reg_inv_i_4_n_0;
  wire sample_c_1_reg_inv_i_4_n_1;
  wire sample_c_1_reg_inv_i_4_n_2;
  wire sample_c_1_reg_inv_i_4_n_3;
  wire sample_c_1_reg_inv_n_0;
  wire sample_tr;
  wire sample_tr_10;
  wire sample_tr_11;
  wire sample_tr_113_in;
  wire sample_tr_1_i;
  wire sample_tr_1_i_reg_0;
  wire sample_tr_1_inv_i_10_n_0;
  wire sample_tr_1_inv_i_11_n_0;
  wire sample_tr_1_inv_i_12_n_0;
  wire sample_tr_1_inv_i_14_n_0;
  wire sample_tr_1_inv_i_15_n_0;
  wire sample_tr_1_inv_i_16_n_0;
  wire sample_tr_1_inv_i_17_n_0;
  wire sample_tr_1_inv_i_18_n_0;
  wire sample_tr_1_inv_i_19_n_0;
  wire sample_tr_1_inv_i_20_n_0;
  wire sample_tr_1_inv_i_21_n_0;
  wire sample_tr_1_inv_i_23_n_0;
  wire sample_tr_1_inv_i_24_n_0;
  wire sample_tr_1_inv_i_25_n_0;
  wire sample_tr_1_inv_i_26_n_0;
  wire sample_tr_1_inv_i_27_n_0;
  wire sample_tr_1_inv_i_28_n_0;
  wire sample_tr_1_inv_i_29_n_0;
  wire sample_tr_1_inv_i_30_n_0;
  wire sample_tr_1_inv_i_32_n_0;
  wire sample_tr_1_inv_i_33_n_0;
  wire sample_tr_1_inv_i_34_n_0;
  wire sample_tr_1_inv_i_35_n_0;
  wire sample_tr_1_inv_i_36_n_0;
  wire sample_tr_1_inv_i_37_n_0;
  wire sample_tr_1_inv_i_38_n_0;
  wire sample_tr_1_inv_i_39_n_0;
  wire sample_tr_1_inv_i_41_n_0;
  wire sample_tr_1_inv_i_42_n_0;
  wire sample_tr_1_inv_i_43_n_0;
  wire sample_tr_1_inv_i_44_n_0;
  wire sample_tr_1_inv_i_45_n_0;
  wire sample_tr_1_inv_i_46_n_0;
  wire sample_tr_1_inv_i_47_n_0;
  wire sample_tr_1_inv_i_48_n_0;
  wire sample_tr_1_inv_i_50_n_0;
  wire sample_tr_1_inv_i_51_n_0;
  wire sample_tr_1_inv_i_52_n_0;
  wire sample_tr_1_inv_i_53_n_0;
  wire sample_tr_1_inv_i_54_n_0;
  wire sample_tr_1_inv_i_55_n_0;
  wire sample_tr_1_inv_i_56_n_0;
  wire sample_tr_1_inv_i_57_n_0;
  wire sample_tr_1_inv_i_58_n_0;
  wire sample_tr_1_inv_i_59_n_0;
  wire sample_tr_1_inv_i_5_n_0;
  wire sample_tr_1_inv_i_60_n_0;
  wire sample_tr_1_inv_i_61_n_0;
  wire sample_tr_1_inv_i_62_n_0;
  wire sample_tr_1_inv_i_63_n_0;
  wire sample_tr_1_inv_i_64_n_0;
  wire sample_tr_1_inv_i_65_n_0;
  wire sample_tr_1_inv_i_66_n_0;
  wire sample_tr_1_inv_i_67_n_0;
  wire sample_tr_1_inv_i_68_n_0;
  wire sample_tr_1_inv_i_69_n_0;
  wire sample_tr_1_inv_i_6_n_0;
  wire sample_tr_1_inv_i_70_n_0;
  wire sample_tr_1_inv_i_71_n_0;
  wire sample_tr_1_inv_i_72_n_0;
  wire sample_tr_1_inv_i_73_n_0;
  wire sample_tr_1_inv_i_7_n_0;
  wire sample_tr_1_inv_i_8_n_0;
  wire sample_tr_1_inv_i_9_n_0;
  wire sample_tr_1_reg_inv_i_13_n_0;
  wire sample_tr_1_reg_inv_i_13_n_1;
  wire sample_tr_1_reg_inv_i_13_n_2;
  wire sample_tr_1_reg_inv_i_13_n_3;
  wire sample_tr_1_reg_inv_i_22_n_0;
  wire sample_tr_1_reg_inv_i_22_n_1;
  wire sample_tr_1_reg_inv_i_22_n_2;
  wire sample_tr_1_reg_inv_i_22_n_3;
  wire sample_tr_1_reg_inv_i_2_n_1;
  wire sample_tr_1_reg_inv_i_2_n_2;
  wire sample_tr_1_reg_inv_i_2_n_3;
  wire sample_tr_1_reg_inv_i_31_n_0;
  wire sample_tr_1_reg_inv_i_31_n_1;
  wire sample_tr_1_reg_inv_i_31_n_2;
  wire sample_tr_1_reg_inv_i_31_n_3;
  wire sample_tr_1_reg_inv_i_3_n_1;
  wire sample_tr_1_reg_inv_i_3_n_2;
  wire sample_tr_1_reg_inv_i_3_n_3;
  wire sample_tr_1_reg_inv_i_40_n_0;
  wire sample_tr_1_reg_inv_i_40_n_1;
  wire sample_tr_1_reg_inv_i_40_n_2;
  wire sample_tr_1_reg_inv_i_40_n_3;
  wire sample_tr_1_reg_inv_i_49_n_0;
  wire sample_tr_1_reg_inv_i_49_n_1;
  wire sample_tr_1_reg_inv_i_49_n_2;
  wire sample_tr_1_reg_inv_i_49_n_3;
  wire sample_tr_1_reg_inv_i_4_n_0;
  wire sample_tr_1_reg_inv_i_4_n_1;
  wire sample_tr_1_reg_inv_i_4_n_2;
  wire sample_tr_1_reg_inv_i_4_n_3;
  wire sample_tr_1_reg_inv_n_0;
  wire [5:0]sel0;
  wire \slv_reg0[31]_i_2_n_0 ;
  wire \slv_reg0_reg_n_0_[0] ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[1] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire \slv_reg10[15]_i_1_n_0 ;
  wire \slv_reg10[23]_i_1_n_0 ;
  wire \slv_reg10[31]_i_1_n_0 ;
  wire \slv_reg10[7]_i_1_n_0 ;
  wire \slv_reg10_reg_n_0_[0] ;
  wire \slv_reg10_reg_n_0_[10] ;
  wire \slv_reg10_reg_n_0_[11] ;
  wire \slv_reg10_reg_n_0_[12] ;
  wire \slv_reg10_reg_n_0_[13] ;
  wire \slv_reg10_reg_n_0_[14] ;
  wire \slv_reg10_reg_n_0_[15] ;
  wire \slv_reg10_reg_n_0_[16] ;
  wire \slv_reg10_reg_n_0_[17] ;
  wire \slv_reg10_reg_n_0_[18] ;
  wire \slv_reg10_reg_n_0_[19] ;
  wire \slv_reg10_reg_n_0_[1] ;
  wire \slv_reg10_reg_n_0_[20] ;
  wire \slv_reg10_reg_n_0_[21] ;
  wire \slv_reg10_reg_n_0_[22] ;
  wire \slv_reg10_reg_n_0_[23] ;
  wire \slv_reg10_reg_n_0_[24] ;
  wire \slv_reg10_reg_n_0_[25] ;
  wire \slv_reg10_reg_n_0_[26] ;
  wire \slv_reg10_reg_n_0_[27] ;
  wire \slv_reg10_reg_n_0_[28] ;
  wire \slv_reg10_reg_n_0_[29] ;
  wire \slv_reg10_reg_n_0_[2] ;
  wire \slv_reg10_reg_n_0_[30] ;
  wire \slv_reg10_reg_n_0_[31] ;
  wire \slv_reg10_reg_n_0_[3] ;
  wire \slv_reg10_reg_n_0_[4] ;
  wire \slv_reg10_reg_n_0_[5] ;
  wire \slv_reg10_reg_n_0_[6] ;
  wire \slv_reg10_reg_n_0_[7] ;
  wire \slv_reg10_reg_n_0_[8] ;
  wire \slv_reg10_reg_n_0_[9] ;
  wire \slv_reg11[15]_i_1_n_0 ;
  wire \slv_reg11[23]_i_1_n_0 ;
  wire \slv_reg11[31]_i_1_n_0 ;
  wire \slv_reg11[7]_i_1_n_0 ;
  wire \slv_reg11_reg_n_0_[0] ;
  wire \slv_reg11_reg_n_0_[10] ;
  wire \slv_reg11_reg_n_0_[11] ;
  wire \slv_reg11_reg_n_0_[12] ;
  wire \slv_reg11_reg_n_0_[13] ;
  wire \slv_reg11_reg_n_0_[14] ;
  wire \slv_reg11_reg_n_0_[15] ;
  wire \slv_reg11_reg_n_0_[16] ;
  wire \slv_reg11_reg_n_0_[17] ;
  wire \slv_reg11_reg_n_0_[18] ;
  wire \slv_reg11_reg_n_0_[19] ;
  wire \slv_reg11_reg_n_0_[1] ;
  wire \slv_reg11_reg_n_0_[20] ;
  wire \slv_reg11_reg_n_0_[21] ;
  wire \slv_reg11_reg_n_0_[22] ;
  wire \slv_reg11_reg_n_0_[23] ;
  wire \slv_reg11_reg_n_0_[24] ;
  wire \slv_reg11_reg_n_0_[25] ;
  wire \slv_reg11_reg_n_0_[26] ;
  wire \slv_reg11_reg_n_0_[27] ;
  wire \slv_reg11_reg_n_0_[28] ;
  wire \slv_reg11_reg_n_0_[29] ;
  wire \slv_reg11_reg_n_0_[2] ;
  wire \slv_reg11_reg_n_0_[30] ;
  wire \slv_reg11_reg_n_0_[31] ;
  wire \slv_reg11_reg_n_0_[3] ;
  wire \slv_reg11_reg_n_0_[4] ;
  wire \slv_reg11_reg_n_0_[5] ;
  wire \slv_reg11_reg_n_0_[6] ;
  wire \slv_reg11_reg_n_0_[7] ;
  wire \slv_reg11_reg_n_0_[8] ;
  wire \slv_reg11_reg_n_0_[9] ;
  wire \slv_reg12[15]_i_1_n_0 ;
  wire \slv_reg12[23]_i_1_n_0 ;
  wire \slv_reg12[31]_i_1_n_0 ;
  wire \slv_reg12[7]_i_1_n_0 ;
  wire \slv_reg12_reg_n_0_[0] ;
  wire \slv_reg12_reg_n_0_[10] ;
  wire \slv_reg12_reg_n_0_[11] ;
  wire \slv_reg12_reg_n_0_[12] ;
  wire \slv_reg12_reg_n_0_[13] ;
  wire \slv_reg12_reg_n_0_[14] ;
  wire \slv_reg12_reg_n_0_[15] ;
  wire \slv_reg12_reg_n_0_[16] ;
  wire \slv_reg12_reg_n_0_[17] ;
  wire \slv_reg12_reg_n_0_[18] ;
  wire \slv_reg12_reg_n_0_[19] ;
  wire \slv_reg12_reg_n_0_[1] ;
  wire \slv_reg12_reg_n_0_[20] ;
  wire \slv_reg12_reg_n_0_[21] ;
  wire \slv_reg12_reg_n_0_[22] ;
  wire \slv_reg12_reg_n_0_[23] ;
  wire \slv_reg12_reg_n_0_[24] ;
  wire \slv_reg12_reg_n_0_[25] ;
  wire \slv_reg12_reg_n_0_[26] ;
  wire \slv_reg12_reg_n_0_[27] ;
  wire \slv_reg12_reg_n_0_[28] ;
  wire \slv_reg12_reg_n_0_[29] ;
  wire \slv_reg12_reg_n_0_[2] ;
  wire \slv_reg12_reg_n_0_[30] ;
  wire \slv_reg12_reg_n_0_[31] ;
  wire \slv_reg12_reg_n_0_[3] ;
  wire \slv_reg12_reg_n_0_[4] ;
  wire \slv_reg12_reg_n_0_[5] ;
  wire \slv_reg12_reg_n_0_[6] ;
  wire \slv_reg12_reg_n_0_[7] ;
  wire \slv_reg12_reg_n_0_[8] ;
  wire \slv_reg12_reg_n_0_[9] ;
  wire \slv_reg13[15]_i_1_n_0 ;
  wire \slv_reg13[23]_i_1_n_0 ;
  wire \slv_reg13[31]_i_1_n_0 ;
  wire \slv_reg13[7]_i_1_n_0 ;
  wire \slv_reg13_reg_n_0_[0] ;
  wire \slv_reg13_reg_n_0_[10] ;
  wire \slv_reg13_reg_n_0_[11] ;
  wire \slv_reg13_reg_n_0_[12] ;
  wire \slv_reg13_reg_n_0_[13] ;
  wire \slv_reg13_reg_n_0_[14] ;
  wire \slv_reg13_reg_n_0_[15] ;
  wire \slv_reg13_reg_n_0_[16] ;
  wire \slv_reg13_reg_n_0_[17] ;
  wire \slv_reg13_reg_n_0_[18] ;
  wire \slv_reg13_reg_n_0_[19] ;
  wire \slv_reg13_reg_n_0_[1] ;
  wire \slv_reg13_reg_n_0_[20] ;
  wire \slv_reg13_reg_n_0_[21] ;
  wire \slv_reg13_reg_n_0_[22] ;
  wire \slv_reg13_reg_n_0_[23] ;
  wire \slv_reg13_reg_n_0_[24] ;
  wire \slv_reg13_reg_n_0_[25] ;
  wire \slv_reg13_reg_n_0_[26] ;
  wire \slv_reg13_reg_n_0_[27] ;
  wire \slv_reg13_reg_n_0_[28] ;
  wire \slv_reg13_reg_n_0_[29] ;
  wire \slv_reg13_reg_n_0_[2] ;
  wire \slv_reg13_reg_n_0_[30] ;
  wire \slv_reg13_reg_n_0_[31] ;
  wire \slv_reg13_reg_n_0_[3] ;
  wire \slv_reg13_reg_n_0_[4] ;
  wire \slv_reg13_reg_n_0_[5] ;
  wire \slv_reg13_reg_n_0_[6] ;
  wire \slv_reg13_reg_n_0_[7] ;
  wire \slv_reg13_reg_n_0_[8] ;
  wire \slv_reg13_reg_n_0_[9] ;
  wire \slv_reg14[15]_i_1_n_0 ;
  wire \slv_reg14[23]_i_1_n_0 ;
  wire \slv_reg14[31]_i_1_n_0 ;
  wire \slv_reg14[7]_i_1_n_0 ;
  wire \slv_reg14_reg_n_0_[0] ;
  wire \slv_reg14_reg_n_0_[10] ;
  wire \slv_reg14_reg_n_0_[11] ;
  wire \slv_reg14_reg_n_0_[12] ;
  wire \slv_reg14_reg_n_0_[13] ;
  wire \slv_reg14_reg_n_0_[14] ;
  wire \slv_reg14_reg_n_0_[15] ;
  wire \slv_reg14_reg_n_0_[16] ;
  wire \slv_reg14_reg_n_0_[17] ;
  wire \slv_reg14_reg_n_0_[18] ;
  wire \slv_reg14_reg_n_0_[19] ;
  wire \slv_reg14_reg_n_0_[1] ;
  wire \slv_reg14_reg_n_0_[20] ;
  wire \slv_reg14_reg_n_0_[21] ;
  wire \slv_reg14_reg_n_0_[22] ;
  wire \slv_reg14_reg_n_0_[23] ;
  wire \slv_reg14_reg_n_0_[24] ;
  wire \slv_reg14_reg_n_0_[25] ;
  wire \slv_reg14_reg_n_0_[26] ;
  wire \slv_reg14_reg_n_0_[27] ;
  wire \slv_reg14_reg_n_0_[28] ;
  wire \slv_reg14_reg_n_0_[29] ;
  wire \slv_reg14_reg_n_0_[2] ;
  wire \slv_reg14_reg_n_0_[30] ;
  wire \slv_reg14_reg_n_0_[31] ;
  wire \slv_reg14_reg_n_0_[3] ;
  wire \slv_reg14_reg_n_0_[4] ;
  wire \slv_reg14_reg_n_0_[5] ;
  wire \slv_reg14_reg_n_0_[6] ;
  wire \slv_reg14_reg_n_0_[7] ;
  wire \slv_reg14_reg_n_0_[8] ;
  wire \slv_reg14_reg_n_0_[9] ;
  wire \slv_reg15[15]_i_1_n_0 ;
  wire \slv_reg15[23]_i_1_n_0 ;
  wire \slv_reg15[31]_i_1_n_0 ;
  wire \slv_reg15[7]_i_1_n_0 ;
  wire \slv_reg15_reg_n_0_[0] ;
  wire \slv_reg15_reg_n_0_[10] ;
  wire \slv_reg15_reg_n_0_[11] ;
  wire \slv_reg15_reg_n_0_[12] ;
  wire \slv_reg15_reg_n_0_[13] ;
  wire \slv_reg15_reg_n_0_[14] ;
  wire \slv_reg15_reg_n_0_[15] ;
  wire \slv_reg15_reg_n_0_[16] ;
  wire \slv_reg15_reg_n_0_[17] ;
  wire \slv_reg15_reg_n_0_[18] ;
  wire \slv_reg15_reg_n_0_[19] ;
  wire \slv_reg15_reg_n_0_[1] ;
  wire \slv_reg15_reg_n_0_[20] ;
  wire \slv_reg15_reg_n_0_[21] ;
  wire \slv_reg15_reg_n_0_[22] ;
  wire \slv_reg15_reg_n_0_[23] ;
  wire \slv_reg15_reg_n_0_[24] ;
  wire \slv_reg15_reg_n_0_[25] ;
  wire \slv_reg15_reg_n_0_[26] ;
  wire \slv_reg15_reg_n_0_[27] ;
  wire \slv_reg15_reg_n_0_[28] ;
  wire \slv_reg15_reg_n_0_[29] ;
  wire \slv_reg15_reg_n_0_[2] ;
  wire \slv_reg15_reg_n_0_[30] ;
  wire \slv_reg15_reg_n_0_[31] ;
  wire \slv_reg15_reg_n_0_[3] ;
  wire \slv_reg15_reg_n_0_[4] ;
  wire \slv_reg15_reg_n_0_[5] ;
  wire \slv_reg15_reg_n_0_[6] ;
  wire \slv_reg15_reg_n_0_[7] ;
  wire \slv_reg15_reg_n_0_[8] ;
  wire \slv_reg15_reg_n_0_[9] ;
  wire \slv_reg16[15]_i_1_n_0 ;
  wire \slv_reg16[23]_i_1_n_0 ;
  wire \slv_reg16[31]_i_1_n_0 ;
  wire \slv_reg16[7]_i_1_n_0 ;
  wire \slv_reg16_reg_n_0_[0] ;
  wire \slv_reg16_reg_n_0_[10] ;
  wire \slv_reg16_reg_n_0_[11] ;
  wire \slv_reg16_reg_n_0_[12] ;
  wire \slv_reg16_reg_n_0_[13] ;
  wire \slv_reg16_reg_n_0_[14] ;
  wire \slv_reg16_reg_n_0_[15] ;
  wire \slv_reg16_reg_n_0_[16] ;
  wire \slv_reg16_reg_n_0_[17] ;
  wire \slv_reg16_reg_n_0_[18] ;
  wire \slv_reg16_reg_n_0_[19] ;
  wire \slv_reg16_reg_n_0_[1] ;
  wire \slv_reg16_reg_n_0_[20] ;
  wire \slv_reg16_reg_n_0_[21] ;
  wire \slv_reg16_reg_n_0_[22] ;
  wire \slv_reg16_reg_n_0_[23] ;
  wire \slv_reg16_reg_n_0_[24] ;
  wire \slv_reg16_reg_n_0_[25] ;
  wire \slv_reg16_reg_n_0_[26] ;
  wire \slv_reg16_reg_n_0_[27] ;
  wire \slv_reg16_reg_n_0_[28] ;
  wire \slv_reg16_reg_n_0_[29] ;
  wire \slv_reg16_reg_n_0_[2] ;
  wire \slv_reg16_reg_n_0_[30] ;
  wire \slv_reg16_reg_n_0_[31] ;
  wire \slv_reg16_reg_n_0_[3] ;
  wire \slv_reg16_reg_n_0_[4] ;
  wire \slv_reg16_reg_n_0_[5] ;
  wire \slv_reg16_reg_n_0_[6] ;
  wire \slv_reg16_reg_n_0_[7] ;
  wire \slv_reg16_reg_n_0_[8] ;
  wire \slv_reg16_reg_n_0_[9] ;
  wire \slv_reg17[15]_i_1_n_0 ;
  wire \slv_reg17[23]_i_1_n_0 ;
  wire \slv_reg17[31]_i_1_n_0 ;
  wire \slv_reg17[7]_i_1_n_0 ;
  wire \slv_reg17_reg_n_0_[0] ;
  wire \slv_reg17_reg_n_0_[10] ;
  wire \slv_reg17_reg_n_0_[11] ;
  wire \slv_reg17_reg_n_0_[12] ;
  wire \slv_reg17_reg_n_0_[13] ;
  wire \slv_reg17_reg_n_0_[14] ;
  wire \slv_reg17_reg_n_0_[15] ;
  wire \slv_reg17_reg_n_0_[16] ;
  wire \slv_reg17_reg_n_0_[17] ;
  wire \slv_reg17_reg_n_0_[18] ;
  wire \slv_reg17_reg_n_0_[19] ;
  wire \slv_reg17_reg_n_0_[1] ;
  wire \slv_reg17_reg_n_0_[20] ;
  wire \slv_reg17_reg_n_0_[21] ;
  wire \slv_reg17_reg_n_0_[22] ;
  wire \slv_reg17_reg_n_0_[23] ;
  wire \slv_reg17_reg_n_0_[24] ;
  wire \slv_reg17_reg_n_0_[25] ;
  wire \slv_reg17_reg_n_0_[26] ;
  wire \slv_reg17_reg_n_0_[27] ;
  wire \slv_reg17_reg_n_0_[28] ;
  wire \slv_reg17_reg_n_0_[29] ;
  wire \slv_reg17_reg_n_0_[2] ;
  wire \slv_reg17_reg_n_0_[30] ;
  wire \slv_reg17_reg_n_0_[31] ;
  wire \slv_reg17_reg_n_0_[3] ;
  wire \slv_reg17_reg_n_0_[4] ;
  wire \slv_reg17_reg_n_0_[5] ;
  wire \slv_reg17_reg_n_0_[6] ;
  wire \slv_reg17_reg_n_0_[7] ;
  wire \slv_reg17_reg_n_0_[8] ;
  wire \slv_reg17_reg_n_0_[9] ;
  wire \slv_reg18[15]_i_1_n_0 ;
  wire \slv_reg18[23]_i_1_n_0 ;
  wire \slv_reg18[31]_i_1_n_0 ;
  wire \slv_reg18[7]_i_1_n_0 ;
  wire \slv_reg18_reg_n_0_[0] ;
  wire \slv_reg18_reg_n_0_[10] ;
  wire \slv_reg18_reg_n_0_[11] ;
  wire \slv_reg18_reg_n_0_[12] ;
  wire \slv_reg18_reg_n_0_[13] ;
  wire \slv_reg18_reg_n_0_[14] ;
  wire \slv_reg18_reg_n_0_[15] ;
  wire \slv_reg18_reg_n_0_[16] ;
  wire \slv_reg18_reg_n_0_[17] ;
  wire \slv_reg18_reg_n_0_[18] ;
  wire \slv_reg18_reg_n_0_[19] ;
  wire \slv_reg18_reg_n_0_[1] ;
  wire \slv_reg18_reg_n_0_[20] ;
  wire \slv_reg18_reg_n_0_[21] ;
  wire \slv_reg18_reg_n_0_[22] ;
  wire \slv_reg18_reg_n_0_[23] ;
  wire \slv_reg18_reg_n_0_[24] ;
  wire \slv_reg18_reg_n_0_[25] ;
  wire \slv_reg18_reg_n_0_[26] ;
  wire \slv_reg18_reg_n_0_[27] ;
  wire \slv_reg18_reg_n_0_[28] ;
  wire \slv_reg18_reg_n_0_[29] ;
  wire \slv_reg18_reg_n_0_[2] ;
  wire \slv_reg18_reg_n_0_[30] ;
  wire \slv_reg18_reg_n_0_[31] ;
  wire \slv_reg18_reg_n_0_[3] ;
  wire \slv_reg18_reg_n_0_[4] ;
  wire \slv_reg18_reg_n_0_[5] ;
  wire \slv_reg18_reg_n_0_[6] ;
  wire \slv_reg18_reg_n_0_[7] ;
  wire \slv_reg18_reg_n_0_[8] ;
  wire \slv_reg18_reg_n_0_[9] ;
  wire \slv_reg19[15]_i_1_n_0 ;
  wire \slv_reg19[23]_i_1_n_0 ;
  wire \slv_reg19[31]_i_1_n_0 ;
  wire \slv_reg19[7]_i_1_n_0 ;
  wire \slv_reg19_reg_n_0_[0] ;
  wire \slv_reg19_reg_n_0_[10] ;
  wire \slv_reg19_reg_n_0_[11] ;
  wire \slv_reg19_reg_n_0_[12] ;
  wire \slv_reg19_reg_n_0_[13] ;
  wire \slv_reg19_reg_n_0_[14] ;
  wire \slv_reg19_reg_n_0_[15] ;
  wire \slv_reg19_reg_n_0_[16] ;
  wire \slv_reg19_reg_n_0_[17] ;
  wire \slv_reg19_reg_n_0_[18] ;
  wire \slv_reg19_reg_n_0_[19] ;
  wire \slv_reg19_reg_n_0_[1] ;
  wire \slv_reg19_reg_n_0_[20] ;
  wire \slv_reg19_reg_n_0_[21] ;
  wire \slv_reg19_reg_n_0_[22] ;
  wire \slv_reg19_reg_n_0_[23] ;
  wire \slv_reg19_reg_n_0_[24] ;
  wire \slv_reg19_reg_n_0_[25] ;
  wire \slv_reg19_reg_n_0_[26] ;
  wire \slv_reg19_reg_n_0_[27] ;
  wire \slv_reg19_reg_n_0_[28] ;
  wire \slv_reg19_reg_n_0_[29] ;
  wire \slv_reg19_reg_n_0_[2] ;
  wire \slv_reg19_reg_n_0_[30] ;
  wire \slv_reg19_reg_n_0_[31] ;
  wire \slv_reg19_reg_n_0_[3] ;
  wire \slv_reg19_reg_n_0_[4] ;
  wire \slv_reg19_reg_n_0_[5] ;
  wire \slv_reg19_reg_n_0_[6] ;
  wire \slv_reg19_reg_n_0_[7] ;
  wire \slv_reg19_reg_n_0_[8] ;
  wire \slv_reg19_reg_n_0_[9] ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[31]_i_2_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire \slv_reg1_reg_n_0_[0] ;
  wire \slv_reg1_reg_n_0_[10] ;
  wire \slv_reg1_reg_n_0_[11] ;
  wire \slv_reg1_reg_n_0_[12] ;
  wire \slv_reg1_reg_n_0_[13] ;
  wire \slv_reg1_reg_n_0_[14] ;
  wire \slv_reg1_reg_n_0_[15] ;
  wire \slv_reg1_reg_n_0_[16] ;
  wire \slv_reg1_reg_n_0_[17] ;
  wire \slv_reg1_reg_n_0_[18] ;
  wire \slv_reg1_reg_n_0_[19] ;
  wire \slv_reg1_reg_n_0_[1] ;
  wire \slv_reg1_reg_n_0_[20] ;
  wire \slv_reg1_reg_n_0_[21] ;
  wire \slv_reg1_reg_n_0_[22] ;
  wire \slv_reg1_reg_n_0_[23] ;
  wire \slv_reg1_reg_n_0_[24] ;
  wire \slv_reg1_reg_n_0_[25] ;
  wire \slv_reg1_reg_n_0_[26] ;
  wire \slv_reg1_reg_n_0_[27] ;
  wire \slv_reg1_reg_n_0_[28] ;
  wire \slv_reg1_reg_n_0_[29] ;
  wire \slv_reg1_reg_n_0_[2] ;
  wire \slv_reg1_reg_n_0_[30] ;
  wire \slv_reg1_reg_n_0_[31] ;
  wire \slv_reg1_reg_n_0_[3] ;
  wire \slv_reg1_reg_n_0_[4] ;
  wire \slv_reg1_reg_n_0_[5] ;
  wire \slv_reg1_reg_n_0_[6] ;
  wire \slv_reg1_reg_n_0_[7] ;
  wire \slv_reg1_reg_n_0_[8] ;
  wire \slv_reg1_reg_n_0_[9] ;
  wire \slv_reg20[15]_i_1_n_0 ;
  wire \slv_reg20[23]_i_1_n_0 ;
  wire \slv_reg20[31]_i_1_n_0 ;
  wire \slv_reg20[7]_i_1_n_0 ;
  wire \slv_reg20_reg_n_0_[0] ;
  wire \slv_reg20_reg_n_0_[10] ;
  wire \slv_reg20_reg_n_0_[11] ;
  wire \slv_reg20_reg_n_0_[12] ;
  wire \slv_reg20_reg_n_0_[13] ;
  wire \slv_reg20_reg_n_0_[14] ;
  wire \slv_reg20_reg_n_0_[15] ;
  wire \slv_reg20_reg_n_0_[16] ;
  wire \slv_reg20_reg_n_0_[17] ;
  wire \slv_reg20_reg_n_0_[18] ;
  wire \slv_reg20_reg_n_0_[19] ;
  wire \slv_reg20_reg_n_0_[1] ;
  wire \slv_reg20_reg_n_0_[20] ;
  wire \slv_reg20_reg_n_0_[21] ;
  wire \slv_reg20_reg_n_0_[22] ;
  wire \slv_reg20_reg_n_0_[23] ;
  wire \slv_reg20_reg_n_0_[24] ;
  wire \slv_reg20_reg_n_0_[25] ;
  wire \slv_reg20_reg_n_0_[26] ;
  wire \slv_reg20_reg_n_0_[27] ;
  wire \slv_reg20_reg_n_0_[28] ;
  wire \slv_reg20_reg_n_0_[29] ;
  wire \slv_reg20_reg_n_0_[2] ;
  wire \slv_reg20_reg_n_0_[30] ;
  wire \slv_reg20_reg_n_0_[31] ;
  wire \slv_reg20_reg_n_0_[3] ;
  wire \slv_reg20_reg_n_0_[4] ;
  wire \slv_reg20_reg_n_0_[5] ;
  wire \slv_reg20_reg_n_0_[6] ;
  wire \slv_reg20_reg_n_0_[7] ;
  wire \slv_reg20_reg_n_0_[8] ;
  wire \slv_reg20_reg_n_0_[9] ;
  wire \slv_reg21[15]_i_1_n_0 ;
  wire \slv_reg21[23]_i_1_n_0 ;
  wire \slv_reg21[31]_i_1_n_0 ;
  wire \slv_reg21[31]_i_2_n_0 ;
  wire \slv_reg21[7]_i_1_n_0 ;
  wire \slv_reg21_reg_n_0_[0] ;
  wire \slv_reg21_reg_n_0_[10] ;
  wire \slv_reg21_reg_n_0_[11] ;
  wire \slv_reg21_reg_n_0_[12] ;
  wire \slv_reg21_reg_n_0_[13] ;
  wire \slv_reg21_reg_n_0_[14] ;
  wire \slv_reg21_reg_n_0_[15] ;
  wire \slv_reg21_reg_n_0_[16] ;
  wire \slv_reg21_reg_n_0_[17] ;
  wire \slv_reg21_reg_n_0_[18] ;
  wire \slv_reg21_reg_n_0_[19] ;
  wire \slv_reg21_reg_n_0_[1] ;
  wire \slv_reg21_reg_n_0_[20] ;
  wire \slv_reg21_reg_n_0_[21] ;
  wire \slv_reg21_reg_n_0_[22] ;
  wire \slv_reg21_reg_n_0_[23] ;
  wire \slv_reg21_reg_n_0_[24] ;
  wire \slv_reg21_reg_n_0_[25] ;
  wire \slv_reg21_reg_n_0_[26] ;
  wire \slv_reg21_reg_n_0_[27] ;
  wire \slv_reg21_reg_n_0_[28] ;
  wire \slv_reg21_reg_n_0_[29] ;
  wire \slv_reg21_reg_n_0_[2] ;
  wire \slv_reg21_reg_n_0_[30] ;
  wire \slv_reg21_reg_n_0_[31] ;
  wire \slv_reg21_reg_n_0_[3] ;
  wire \slv_reg21_reg_n_0_[4] ;
  wire \slv_reg21_reg_n_0_[5] ;
  wire \slv_reg21_reg_n_0_[6] ;
  wire \slv_reg21_reg_n_0_[7] ;
  wire \slv_reg21_reg_n_0_[8] ;
  wire \slv_reg21_reg_n_0_[9] ;
  wire \slv_reg22[15]_i_1_n_0 ;
  wire \slv_reg22[23]_i_1_n_0 ;
  wire \slv_reg22[31]_i_1_n_0 ;
  wire \slv_reg22[31]_i_2_n_0 ;
  wire \slv_reg22[7]_i_1_n_0 ;
  wire \slv_reg22_reg_n_0_[0] ;
  wire \slv_reg22_reg_n_0_[10] ;
  wire \slv_reg22_reg_n_0_[11] ;
  wire \slv_reg22_reg_n_0_[12] ;
  wire \slv_reg22_reg_n_0_[13] ;
  wire \slv_reg22_reg_n_0_[14] ;
  wire \slv_reg22_reg_n_0_[15] ;
  wire \slv_reg22_reg_n_0_[16] ;
  wire \slv_reg22_reg_n_0_[17] ;
  wire \slv_reg22_reg_n_0_[18] ;
  wire \slv_reg22_reg_n_0_[19] ;
  wire \slv_reg22_reg_n_0_[1] ;
  wire \slv_reg22_reg_n_0_[20] ;
  wire \slv_reg22_reg_n_0_[21] ;
  wire \slv_reg22_reg_n_0_[22] ;
  wire \slv_reg22_reg_n_0_[23] ;
  wire \slv_reg22_reg_n_0_[24] ;
  wire \slv_reg22_reg_n_0_[25] ;
  wire \slv_reg22_reg_n_0_[26] ;
  wire \slv_reg22_reg_n_0_[27] ;
  wire \slv_reg22_reg_n_0_[28] ;
  wire \slv_reg22_reg_n_0_[29] ;
  wire \slv_reg22_reg_n_0_[2] ;
  wire \slv_reg22_reg_n_0_[30] ;
  wire \slv_reg22_reg_n_0_[31] ;
  wire \slv_reg22_reg_n_0_[3] ;
  wire \slv_reg22_reg_n_0_[4] ;
  wire \slv_reg22_reg_n_0_[5] ;
  wire \slv_reg22_reg_n_0_[6] ;
  wire \slv_reg22_reg_n_0_[7] ;
  wire \slv_reg22_reg_n_0_[8] ;
  wire \slv_reg22_reg_n_0_[9] ;
  wire \slv_reg23[15]_i_1_n_0 ;
  wire \slv_reg23[23]_i_1_n_0 ;
  wire \slv_reg23[31]_i_1_n_0 ;
  wire \slv_reg23[7]_i_1_n_0 ;
  wire \slv_reg23_reg_n_0_[0] ;
  wire \slv_reg23_reg_n_0_[10] ;
  wire \slv_reg23_reg_n_0_[11] ;
  wire \slv_reg23_reg_n_0_[12] ;
  wire \slv_reg23_reg_n_0_[13] ;
  wire \slv_reg23_reg_n_0_[14] ;
  wire \slv_reg23_reg_n_0_[15] ;
  wire \slv_reg23_reg_n_0_[16] ;
  wire \slv_reg23_reg_n_0_[17] ;
  wire \slv_reg23_reg_n_0_[18] ;
  wire \slv_reg23_reg_n_0_[19] ;
  wire \slv_reg23_reg_n_0_[1] ;
  wire \slv_reg23_reg_n_0_[20] ;
  wire \slv_reg23_reg_n_0_[21] ;
  wire \slv_reg23_reg_n_0_[22] ;
  wire \slv_reg23_reg_n_0_[23] ;
  wire \slv_reg23_reg_n_0_[24] ;
  wire \slv_reg23_reg_n_0_[25] ;
  wire \slv_reg23_reg_n_0_[26] ;
  wire \slv_reg23_reg_n_0_[27] ;
  wire \slv_reg23_reg_n_0_[28] ;
  wire \slv_reg23_reg_n_0_[29] ;
  wire \slv_reg23_reg_n_0_[2] ;
  wire \slv_reg23_reg_n_0_[30] ;
  wire \slv_reg23_reg_n_0_[31] ;
  wire \slv_reg23_reg_n_0_[3] ;
  wire \slv_reg23_reg_n_0_[4] ;
  wire \slv_reg23_reg_n_0_[5] ;
  wire \slv_reg23_reg_n_0_[6] ;
  wire \slv_reg23_reg_n_0_[7] ;
  wire \slv_reg23_reg_n_0_[8] ;
  wire \slv_reg23_reg_n_0_[9] ;
  wire \slv_reg24[15]_i_1_n_0 ;
  wire \slv_reg24[23]_i_1_n_0 ;
  wire \slv_reg24[31]_i_1_n_0 ;
  wire \slv_reg24[7]_i_1_n_0 ;
  wire \slv_reg24_reg_n_0_[0] ;
  wire \slv_reg24_reg_n_0_[10] ;
  wire \slv_reg24_reg_n_0_[11] ;
  wire \slv_reg24_reg_n_0_[12] ;
  wire \slv_reg24_reg_n_0_[13] ;
  wire \slv_reg24_reg_n_0_[14] ;
  wire \slv_reg24_reg_n_0_[15] ;
  wire \slv_reg24_reg_n_0_[16] ;
  wire \slv_reg24_reg_n_0_[17] ;
  wire \slv_reg24_reg_n_0_[18] ;
  wire \slv_reg24_reg_n_0_[19] ;
  wire \slv_reg24_reg_n_0_[1] ;
  wire \slv_reg24_reg_n_0_[20] ;
  wire \slv_reg24_reg_n_0_[21] ;
  wire \slv_reg24_reg_n_0_[22] ;
  wire \slv_reg24_reg_n_0_[23] ;
  wire \slv_reg24_reg_n_0_[24] ;
  wire \slv_reg24_reg_n_0_[25] ;
  wire \slv_reg24_reg_n_0_[26] ;
  wire \slv_reg24_reg_n_0_[27] ;
  wire \slv_reg24_reg_n_0_[28] ;
  wire \slv_reg24_reg_n_0_[29] ;
  wire \slv_reg24_reg_n_0_[2] ;
  wire \slv_reg24_reg_n_0_[30] ;
  wire \slv_reg24_reg_n_0_[31] ;
  wire \slv_reg24_reg_n_0_[3] ;
  wire \slv_reg24_reg_n_0_[4] ;
  wire \slv_reg24_reg_n_0_[5] ;
  wire \slv_reg24_reg_n_0_[6] ;
  wire \slv_reg24_reg_n_0_[7] ;
  wire \slv_reg24_reg_n_0_[8] ;
  wire \slv_reg24_reg_n_0_[9] ;
  wire \slv_reg25[15]_i_1_n_0 ;
  wire \slv_reg25[23]_i_1_n_0 ;
  wire \slv_reg25[31]_i_1_n_0 ;
  wire \slv_reg25[7]_i_1_n_0 ;
  wire \slv_reg25_reg_n_0_[0] ;
  wire \slv_reg25_reg_n_0_[10] ;
  wire \slv_reg25_reg_n_0_[11] ;
  wire \slv_reg25_reg_n_0_[12] ;
  wire \slv_reg25_reg_n_0_[13] ;
  wire \slv_reg25_reg_n_0_[14] ;
  wire \slv_reg25_reg_n_0_[15] ;
  wire \slv_reg25_reg_n_0_[16] ;
  wire \slv_reg25_reg_n_0_[17] ;
  wire \slv_reg25_reg_n_0_[18] ;
  wire \slv_reg25_reg_n_0_[19] ;
  wire \slv_reg25_reg_n_0_[1] ;
  wire \slv_reg25_reg_n_0_[20] ;
  wire \slv_reg25_reg_n_0_[21] ;
  wire \slv_reg25_reg_n_0_[22] ;
  wire \slv_reg25_reg_n_0_[23] ;
  wire \slv_reg25_reg_n_0_[24] ;
  wire \slv_reg25_reg_n_0_[25] ;
  wire \slv_reg25_reg_n_0_[26] ;
  wire \slv_reg25_reg_n_0_[27] ;
  wire \slv_reg25_reg_n_0_[28] ;
  wire \slv_reg25_reg_n_0_[29] ;
  wire \slv_reg25_reg_n_0_[2] ;
  wire \slv_reg25_reg_n_0_[30] ;
  wire \slv_reg25_reg_n_0_[31] ;
  wire \slv_reg25_reg_n_0_[3] ;
  wire \slv_reg25_reg_n_0_[4] ;
  wire \slv_reg25_reg_n_0_[5] ;
  wire \slv_reg25_reg_n_0_[6] ;
  wire \slv_reg25_reg_n_0_[7] ;
  wire \slv_reg25_reg_n_0_[8] ;
  wire \slv_reg25_reg_n_0_[9] ;
  wire \slv_reg26[15]_i_1_n_0 ;
  wire \slv_reg26[23]_i_1_n_0 ;
  wire \slv_reg26[31]_i_1_n_0 ;
  wire \slv_reg26[7]_i_1_n_0 ;
  wire \slv_reg26_reg_n_0_[0] ;
  wire \slv_reg26_reg_n_0_[10] ;
  wire \slv_reg26_reg_n_0_[11] ;
  wire \slv_reg26_reg_n_0_[12] ;
  wire \slv_reg26_reg_n_0_[13] ;
  wire \slv_reg26_reg_n_0_[14] ;
  wire \slv_reg26_reg_n_0_[15] ;
  wire \slv_reg26_reg_n_0_[16] ;
  wire \slv_reg26_reg_n_0_[17] ;
  wire \slv_reg26_reg_n_0_[18] ;
  wire \slv_reg26_reg_n_0_[19] ;
  wire \slv_reg26_reg_n_0_[1] ;
  wire \slv_reg26_reg_n_0_[20] ;
  wire \slv_reg26_reg_n_0_[21] ;
  wire \slv_reg26_reg_n_0_[22] ;
  wire \slv_reg26_reg_n_0_[23] ;
  wire \slv_reg26_reg_n_0_[24] ;
  wire \slv_reg26_reg_n_0_[25] ;
  wire \slv_reg26_reg_n_0_[26] ;
  wire \slv_reg26_reg_n_0_[27] ;
  wire \slv_reg26_reg_n_0_[28] ;
  wire \slv_reg26_reg_n_0_[29] ;
  wire \slv_reg26_reg_n_0_[2] ;
  wire \slv_reg26_reg_n_0_[30] ;
  wire \slv_reg26_reg_n_0_[31] ;
  wire \slv_reg26_reg_n_0_[3] ;
  wire \slv_reg26_reg_n_0_[4] ;
  wire \slv_reg26_reg_n_0_[5] ;
  wire \slv_reg26_reg_n_0_[6] ;
  wire \slv_reg26_reg_n_0_[7] ;
  wire \slv_reg26_reg_n_0_[8] ;
  wire \slv_reg26_reg_n_0_[9] ;
  wire \slv_reg27[15]_i_1_n_0 ;
  wire \slv_reg27[23]_i_1_n_0 ;
  wire \slv_reg27[31]_i_1_n_0 ;
  wire \slv_reg27[7]_i_1_n_0 ;
  wire \slv_reg27_reg_n_0_[0] ;
  wire \slv_reg27_reg_n_0_[10] ;
  wire \slv_reg27_reg_n_0_[11] ;
  wire \slv_reg27_reg_n_0_[12] ;
  wire \slv_reg27_reg_n_0_[13] ;
  wire \slv_reg27_reg_n_0_[14] ;
  wire \slv_reg27_reg_n_0_[15] ;
  wire \slv_reg27_reg_n_0_[16] ;
  wire \slv_reg27_reg_n_0_[17] ;
  wire \slv_reg27_reg_n_0_[18] ;
  wire \slv_reg27_reg_n_0_[19] ;
  wire \slv_reg27_reg_n_0_[1] ;
  wire \slv_reg27_reg_n_0_[20] ;
  wire \slv_reg27_reg_n_0_[21] ;
  wire \slv_reg27_reg_n_0_[22] ;
  wire \slv_reg27_reg_n_0_[23] ;
  wire \slv_reg27_reg_n_0_[24] ;
  wire \slv_reg27_reg_n_0_[25] ;
  wire \slv_reg27_reg_n_0_[26] ;
  wire \slv_reg27_reg_n_0_[27] ;
  wire \slv_reg27_reg_n_0_[28] ;
  wire \slv_reg27_reg_n_0_[29] ;
  wire \slv_reg27_reg_n_0_[2] ;
  wire \slv_reg27_reg_n_0_[30] ;
  wire \slv_reg27_reg_n_0_[31] ;
  wire \slv_reg27_reg_n_0_[3] ;
  wire \slv_reg27_reg_n_0_[4] ;
  wire \slv_reg27_reg_n_0_[5] ;
  wire \slv_reg27_reg_n_0_[6] ;
  wire \slv_reg27_reg_n_0_[7] ;
  wire \slv_reg27_reg_n_0_[8] ;
  wire \slv_reg27_reg_n_0_[9] ;
  wire \slv_reg28[15]_i_1_n_0 ;
  wire \slv_reg28[23]_i_1_n_0 ;
  wire \slv_reg28[31]_i_1_n_0 ;
  wire \slv_reg28[7]_i_1_n_0 ;
  wire \slv_reg28_reg_n_0_[0] ;
  wire \slv_reg28_reg_n_0_[10] ;
  wire \slv_reg28_reg_n_0_[11] ;
  wire \slv_reg28_reg_n_0_[12] ;
  wire \slv_reg28_reg_n_0_[13] ;
  wire \slv_reg28_reg_n_0_[14] ;
  wire \slv_reg28_reg_n_0_[15] ;
  wire \slv_reg28_reg_n_0_[16] ;
  wire \slv_reg28_reg_n_0_[17] ;
  wire \slv_reg28_reg_n_0_[18] ;
  wire \slv_reg28_reg_n_0_[19] ;
  wire \slv_reg28_reg_n_0_[1] ;
  wire \slv_reg28_reg_n_0_[20] ;
  wire \slv_reg28_reg_n_0_[21] ;
  wire \slv_reg28_reg_n_0_[22] ;
  wire \slv_reg28_reg_n_0_[23] ;
  wire \slv_reg28_reg_n_0_[24] ;
  wire \slv_reg28_reg_n_0_[25] ;
  wire \slv_reg28_reg_n_0_[26] ;
  wire \slv_reg28_reg_n_0_[27] ;
  wire \slv_reg28_reg_n_0_[28] ;
  wire \slv_reg28_reg_n_0_[29] ;
  wire \slv_reg28_reg_n_0_[2] ;
  wire \slv_reg28_reg_n_0_[30] ;
  wire \slv_reg28_reg_n_0_[31] ;
  wire \slv_reg28_reg_n_0_[3] ;
  wire \slv_reg28_reg_n_0_[4] ;
  wire \slv_reg28_reg_n_0_[5] ;
  wire \slv_reg28_reg_n_0_[6] ;
  wire \slv_reg28_reg_n_0_[7] ;
  wire \slv_reg28_reg_n_0_[8] ;
  wire \slv_reg28_reg_n_0_[9] ;
  wire \slv_reg29[15]_i_1_n_0 ;
  wire \slv_reg29[23]_i_1_n_0 ;
  wire \slv_reg29[31]_i_1_n_0 ;
  wire \slv_reg29[7]_i_1_n_0 ;
  wire \slv_reg29_reg_n_0_[0] ;
  wire \slv_reg29_reg_n_0_[10] ;
  wire \slv_reg29_reg_n_0_[11] ;
  wire \slv_reg29_reg_n_0_[12] ;
  wire \slv_reg29_reg_n_0_[13] ;
  wire \slv_reg29_reg_n_0_[14] ;
  wire \slv_reg29_reg_n_0_[15] ;
  wire \slv_reg29_reg_n_0_[16] ;
  wire \slv_reg29_reg_n_0_[17] ;
  wire \slv_reg29_reg_n_0_[18] ;
  wire \slv_reg29_reg_n_0_[19] ;
  wire \slv_reg29_reg_n_0_[1] ;
  wire \slv_reg29_reg_n_0_[20] ;
  wire \slv_reg29_reg_n_0_[21] ;
  wire \slv_reg29_reg_n_0_[22] ;
  wire \slv_reg29_reg_n_0_[23] ;
  wire \slv_reg29_reg_n_0_[24] ;
  wire \slv_reg29_reg_n_0_[25] ;
  wire \slv_reg29_reg_n_0_[26] ;
  wire \slv_reg29_reg_n_0_[27] ;
  wire \slv_reg29_reg_n_0_[28] ;
  wire \slv_reg29_reg_n_0_[29] ;
  wire \slv_reg29_reg_n_0_[2] ;
  wire \slv_reg29_reg_n_0_[30] ;
  wire \slv_reg29_reg_n_0_[31] ;
  wire \slv_reg29_reg_n_0_[3] ;
  wire \slv_reg29_reg_n_0_[4] ;
  wire \slv_reg29_reg_n_0_[5] ;
  wire \slv_reg29_reg_n_0_[6] ;
  wire \slv_reg29_reg_n_0_[7] ;
  wire \slv_reg29_reg_n_0_[8] ;
  wire \slv_reg29_reg_n_0_[9] ;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire \slv_reg2_reg_n_0_[0] ;
  wire \slv_reg2_reg_n_0_[10] ;
  wire \slv_reg2_reg_n_0_[11] ;
  wire \slv_reg2_reg_n_0_[12] ;
  wire \slv_reg2_reg_n_0_[13] ;
  wire \slv_reg2_reg_n_0_[14] ;
  wire \slv_reg2_reg_n_0_[15] ;
  wire \slv_reg2_reg_n_0_[16] ;
  wire \slv_reg2_reg_n_0_[17] ;
  wire \slv_reg2_reg_n_0_[18] ;
  wire \slv_reg2_reg_n_0_[19] ;
  wire \slv_reg2_reg_n_0_[1] ;
  wire \slv_reg2_reg_n_0_[20] ;
  wire \slv_reg2_reg_n_0_[21] ;
  wire \slv_reg2_reg_n_0_[22] ;
  wire \slv_reg2_reg_n_0_[23] ;
  wire \slv_reg2_reg_n_0_[24] ;
  wire \slv_reg2_reg_n_0_[25] ;
  wire \slv_reg2_reg_n_0_[26] ;
  wire \slv_reg2_reg_n_0_[27] ;
  wire \slv_reg2_reg_n_0_[28] ;
  wire \slv_reg2_reg_n_0_[29] ;
  wire \slv_reg2_reg_n_0_[2] ;
  wire \slv_reg2_reg_n_0_[30] ;
  wire \slv_reg2_reg_n_0_[31] ;
  wire \slv_reg2_reg_n_0_[3] ;
  wire \slv_reg2_reg_n_0_[4] ;
  wire \slv_reg2_reg_n_0_[5] ;
  wire \slv_reg2_reg_n_0_[6] ;
  wire \slv_reg2_reg_n_0_[7] ;
  wire \slv_reg2_reg_n_0_[8] ;
  wire \slv_reg2_reg_n_0_[9] ;
  wire \slv_reg30[15]_i_1_n_0 ;
  wire \slv_reg30[23]_i_1_n_0 ;
  wire \slv_reg30[31]_i_1_n_0 ;
  wire \slv_reg30[7]_i_1_n_0 ;
  wire \slv_reg30_reg_n_0_[0] ;
  wire \slv_reg30_reg_n_0_[10] ;
  wire \slv_reg30_reg_n_0_[11] ;
  wire \slv_reg30_reg_n_0_[12] ;
  wire \slv_reg30_reg_n_0_[13] ;
  wire \slv_reg30_reg_n_0_[14] ;
  wire \slv_reg30_reg_n_0_[15] ;
  wire \slv_reg30_reg_n_0_[16] ;
  wire \slv_reg30_reg_n_0_[17] ;
  wire \slv_reg30_reg_n_0_[18] ;
  wire \slv_reg30_reg_n_0_[19] ;
  wire \slv_reg30_reg_n_0_[1] ;
  wire \slv_reg30_reg_n_0_[20] ;
  wire \slv_reg30_reg_n_0_[21] ;
  wire \slv_reg30_reg_n_0_[22] ;
  wire \slv_reg30_reg_n_0_[23] ;
  wire \slv_reg30_reg_n_0_[24] ;
  wire \slv_reg30_reg_n_0_[25] ;
  wire \slv_reg30_reg_n_0_[26] ;
  wire \slv_reg30_reg_n_0_[27] ;
  wire \slv_reg30_reg_n_0_[28] ;
  wire \slv_reg30_reg_n_0_[29] ;
  wire \slv_reg30_reg_n_0_[2] ;
  wire \slv_reg30_reg_n_0_[30] ;
  wire \slv_reg30_reg_n_0_[31] ;
  wire \slv_reg30_reg_n_0_[3] ;
  wire \slv_reg30_reg_n_0_[4] ;
  wire \slv_reg30_reg_n_0_[5] ;
  wire \slv_reg30_reg_n_0_[6] ;
  wire \slv_reg30_reg_n_0_[7] ;
  wire \slv_reg30_reg_n_0_[8] ;
  wire \slv_reg30_reg_n_0_[9] ;
  wire \slv_reg31[15]_i_1_n_0 ;
  wire \slv_reg31[23]_i_1_n_0 ;
  wire \slv_reg31[31]_i_1_n_0 ;
  wire \slv_reg31[7]_i_1_n_0 ;
  wire \slv_reg31_reg_n_0_[0] ;
  wire \slv_reg31_reg_n_0_[10] ;
  wire \slv_reg31_reg_n_0_[11] ;
  wire \slv_reg31_reg_n_0_[12] ;
  wire \slv_reg31_reg_n_0_[13] ;
  wire \slv_reg31_reg_n_0_[14] ;
  wire \slv_reg31_reg_n_0_[15] ;
  wire \slv_reg31_reg_n_0_[16] ;
  wire \slv_reg31_reg_n_0_[17] ;
  wire \slv_reg31_reg_n_0_[18] ;
  wire \slv_reg31_reg_n_0_[19] ;
  wire \slv_reg31_reg_n_0_[1] ;
  wire \slv_reg31_reg_n_0_[20] ;
  wire \slv_reg31_reg_n_0_[21] ;
  wire \slv_reg31_reg_n_0_[22] ;
  wire \slv_reg31_reg_n_0_[23] ;
  wire \slv_reg31_reg_n_0_[24] ;
  wire \slv_reg31_reg_n_0_[25] ;
  wire \slv_reg31_reg_n_0_[26] ;
  wire \slv_reg31_reg_n_0_[27] ;
  wire \slv_reg31_reg_n_0_[28] ;
  wire \slv_reg31_reg_n_0_[29] ;
  wire \slv_reg31_reg_n_0_[2] ;
  wire \slv_reg31_reg_n_0_[30] ;
  wire \slv_reg31_reg_n_0_[31] ;
  wire \slv_reg31_reg_n_0_[3] ;
  wire \slv_reg31_reg_n_0_[4] ;
  wire \slv_reg31_reg_n_0_[5] ;
  wire \slv_reg31_reg_n_0_[6] ;
  wire \slv_reg31_reg_n_0_[7] ;
  wire \slv_reg31_reg_n_0_[8] ;
  wire \slv_reg31_reg_n_0_[9] ;
  wire \slv_reg32[15]_i_1_n_0 ;
  wire \slv_reg32[23]_i_1_n_0 ;
  wire \slv_reg32[31]_i_1_n_0 ;
  wire \slv_reg32[7]_i_1_n_0 ;
  wire \slv_reg32_reg_n_0_[0] ;
  wire \slv_reg32_reg_n_0_[10] ;
  wire \slv_reg32_reg_n_0_[11] ;
  wire \slv_reg32_reg_n_0_[12] ;
  wire \slv_reg32_reg_n_0_[13] ;
  wire \slv_reg32_reg_n_0_[14] ;
  wire \slv_reg32_reg_n_0_[15] ;
  wire \slv_reg32_reg_n_0_[16] ;
  wire \slv_reg32_reg_n_0_[17] ;
  wire \slv_reg32_reg_n_0_[18] ;
  wire \slv_reg32_reg_n_0_[19] ;
  wire \slv_reg32_reg_n_0_[1] ;
  wire \slv_reg32_reg_n_0_[20] ;
  wire \slv_reg32_reg_n_0_[21] ;
  wire \slv_reg32_reg_n_0_[22] ;
  wire \slv_reg32_reg_n_0_[23] ;
  wire \slv_reg32_reg_n_0_[24] ;
  wire \slv_reg32_reg_n_0_[25] ;
  wire \slv_reg32_reg_n_0_[26] ;
  wire \slv_reg32_reg_n_0_[27] ;
  wire \slv_reg32_reg_n_0_[28] ;
  wire \slv_reg32_reg_n_0_[29] ;
  wire \slv_reg32_reg_n_0_[2] ;
  wire \slv_reg32_reg_n_0_[30] ;
  wire \slv_reg32_reg_n_0_[31] ;
  wire \slv_reg32_reg_n_0_[3] ;
  wire \slv_reg32_reg_n_0_[4] ;
  wire \slv_reg32_reg_n_0_[5] ;
  wire \slv_reg32_reg_n_0_[6] ;
  wire \slv_reg32_reg_n_0_[7] ;
  wire \slv_reg32_reg_n_0_[8] ;
  wire \slv_reg32_reg_n_0_[9] ;
  wire \slv_reg33[15]_i_1_n_0 ;
  wire \slv_reg33[23]_i_1_n_0 ;
  wire \slv_reg33[31]_i_1_n_0 ;
  wire \slv_reg33[7]_i_1_n_0 ;
  wire \slv_reg33_reg_n_0_[0] ;
  wire \slv_reg33_reg_n_0_[10] ;
  wire \slv_reg33_reg_n_0_[11] ;
  wire \slv_reg33_reg_n_0_[12] ;
  wire \slv_reg33_reg_n_0_[13] ;
  wire \slv_reg33_reg_n_0_[14] ;
  wire \slv_reg33_reg_n_0_[15] ;
  wire \slv_reg33_reg_n_0_[16] ;
  wire \slv_reg33_reg_n_0_[17] ;
  wire \slv_reg33_reg_n_0_[18] ;
  wire \slv_reg33_reg_n_0_[19] ;
  wire \slv_reg33_reg_n_0_[1] ;
  wire \slv_reg33_reg_n_0_[20] ;
  wire \slv_reg33_reg_n_0_[21] ;
  wire \slv_reg33_reg_n_0_[22] ;
  wire \slv_reg33_reg_n_0_[23] ;
  wire \slv_reg33_reg_n_0_[24] ;
  wire \slv_reg33_reg_n_0_[25] ;
  wire \slv_reg33_reg_n_0_[26] ;
  wire \slv_reg33_reg_n_0_[27] ;
  wire \slv_reg33_reg_n_0_[28] ;
  wire \slv_reg33_reg_n_0_[29] ;
  wire \slv_reg33_reg_n_0_[2] ;
  wire \slv_reg33_reg_n_0_[30] ;
  wire \slv_reg33_reg_n_0_[31] ;
  wire \slv_reg33_reg_n_0_[3] ;
  wire \slv_reg33_reg_n_0_[4] ;
  wire \slv_reg33_reg_n_0_[5] ;
  wire \slv_reg33_reg_n_0_[6] ;
  wire \slv_reg33_reg_n_0_[7] ;
  wire \slv_reg33_reg_n_0_[8] ;
  wire \slv_reg33_reg_n_0_[9] ;
  wire \slv_reg34[15]_i_1_n_0 ;
  wire \slv_reg34[23]_i_1_n_0 ;
  wire \slv_reg34[31]_i_1_n_0 ;
  wire \slv_reg34[7]_i_1_n_0 ;
  wire \slv_reg34_reg_n_0_[0] ;
  wire \slv_reg34_reg_n_0_[10] ;
  wire \slv_reg34_reg_n_0_[11] ;
  wire \slv_reg34_reg_n_0_[12] ;
  wire \slv_reg34_reg_n_0_[13] ;
  wire \slv_reg34_reg_n_0_[14] ;
  wire \slv_reg34_reg_n_0_[15] ;
  wire \slv_reg34_reg_n_0_[16] ;
  wire \slv_reg34_reg_n_0_[17] ;
  wire \slv_reg34_reg_n_0_[18] ;
  wire \slv_reg34_reg_n_0_[19] ;
  wire \slv_reg34_reg_n_0_[1] ;
  wire \slv_reg34_reg_n_0_[20] ;
  wire \slv_reg34_reg_n_0_[21] ;
  wire \slv_reg34_reg_n_0_[22] ;
  wire \slv_reg34_reg_n_0_[23] ;
  wire \slv_reg34_reg_n_0_[24] ;
  wire \slv_reg34_reg_n_0_[25] ;
  wire \slv_reg34_reg_n_0_[26] ;
  wire \slv_reg34_reg_n_0_[27] ;
  wire \slv_reg34_reg_n_0_[28] ;
  wire \slv_reg34_reg_n_0_[29] ;
  wire \slv_reg34_reg_n_0_[2] ;
  wire \slv_reg34_reg_n_0_[30] ;
  wire \slv_reg34_reg_n_0_[31] ;
  wire \slv_reg34_reg_n_0_[3] ;
  wire \slv_reg34_reg_n_0_[4] ;
  wire \slv_reg34_reg_n_0_[5] ;
  wire \slv_reg34_reg_n_0_[6] ;
  wire \slv_reg34_reg_n_0_[7] ;
  wire \slv_reg34_reg_n_0_[8] ;
  wire \slv_reg34_reg_n_0_[9] ;
  wire \slv_reg35[15]_i_1_n_0 ;
  wire \slv_reg35[23]_i_1_n_0 ;
  wire \slv_reg35[31]_i_1_n_0 ;
  wire \slv_reg35[7]_i_1_n_0 ;
  wire \slv_reg35_reg_n_0_[0] ;
  wire \slv_reg35_reg_n_0_[10] ;
  wire \slv_reg35_reg_n_0_[11] ;
  wire \slv_reg35_reg_n_0_[12] ;
  wire \slv_reg35_reg_n_0_[13] ;
  wire \slv_reg35_reg_n_0_[14] ;
  wire \slv_reg35_reg_n_0_[15] ;
  wire \slv_reg35_reg_n_0_[16] ;
  wire \slv_reg35_reg_n_0_[17] ;
  wire \slv_reg35_reg_n_0_[18] ;
  wire \slv_reg35_reg_n_0_[19] ;
  wire \slv_reg35_reg_n_0_[1] ;
  wire \slv_reg35_reg_n_0_[20] ;
  wire \slv_reg35_reg_n_0_[21] ;
  wire \slv_reg35_reg_n_0_[22] ;
  wire \slv_reg35_reg_n_0_[23] ;
  wire \slv_reg35_reg_n_0_[24] ;
  wire \slv_reg35_reg_n_0_[25] ;
  wire \slv_reg35_reg_n_0_[26] ;
  wire \slv_reg35_reg_n_0_[27] ;
  wire \slv_reg35_reg_n_0_[28] ;
  wire \slv_reg35_reg_n_0_[29] ;
  wire \slv_reg35_reg_n_0_[2] ;
  wire \slv_reg35_reg_n_0_[30] ;
  wire \slv_reg35_reg_n_0_[31] ;
  wire \slv_reg35_reg_n_0_[3] ;
  wire \slv_reg35_reg_n_0_[4] ;
  wire \slv_reg35_reg_n_0_[5] ;
  wire \slv_reg35_reg_n_0_[6] ;
  wire \slv_reg35_reg_n_0_[7] ;
  wire \slv_reg35_reg_n_0_[8] ;
  wire \slv_reg35_reg_n_0_[9] ;
  wire \slv_reg36[15]_i_1_n_0 ;
  wire \slv_reg36[23]_i_1_n_0 ;
  wire \slv_reg36[31]_i_1_n_0 ;
  wire \slv_reg36[7]_i_1_n_0 ;
  wire \slv_reg36_reg_n_0_[0] ;
  wire \slv_reg36_reg_n_0_[10] ;
  wire \slv_reg36_reg_n_0_[11] ;
  wire \slv_reg36_reg_n_0_[12] ;
  wire \slv_reg36_reg_n_0_[13] ;
  wire \slv_reg36_reg_n_0_[14] ;
  wire \slv_reg36_reg_n_0_[15] ;
  wire \slv_reg36_reg_n_0_[16] ;
  wire \slv_reg36_reg_n_0_[17] ;
  wire \slv_reg36_reg_n_0_[18] ;
  wire \slv_reg36_reg_n_0_[19] ;
  wire \slv_reg36_reg_n_0_[1] ;
  wire \slv_reg36_reg_n_0_[20] ;
  wire \slv_reg36_reg_n_0_[21] ;
  wire \slv_reg36_reg_n_0_[22] ;
  wire \slv_reg36_reg_n_0_[23] ;
  wire \slv_reg36_reg_n_0_[24] ;
  wire \slv_reg36_reg_n_0_[25] ;
  wire \slv_reg36_reg_n_0_[26] ;
  wire \slv_reg36_reg_n_0_[27] ;
  wire \slv_reg36_reg_n_0_[28] ;
  wire \slv_reg36_reg_n_0_[29] ;
  wire \slv_reg36_reg_n_0_[2] ;
  wire \slv_reg36_reg_n_0_[30] ;
  wire \slv_reg36_reg_n_0_[31] ;
  wire \slv_reg36_reg_n_0_[3] ;
  wire \slv_reg36_reg_n_0_[4] ;
  wire \slv_reg36_reg_n_0_[5] ;
  wire \slv_reg36_reg_n_0_[6] ;
  wire \slv_reg36_reg_n_0_[7] ;
  wire \slv_reg36_reg_n_0_[8] ;
  wire \slv_reg36_reg_n_0_[9] ;
  wire \slv_reg37[15]_i_1_n_0 ;
  wire \slv_reg37[23]_i_1_n_0 ;
  wire \slv_reg37[31]_i_1_n_0 ;
  wire \slv_reg37[7]_i_1_n_0 ;
  wire \slv_reg37_reg_n_0_[0] ;
  wire \slv_reg37_reg_n_0_[10] ;
  wire \slv_reg37_reg_n_0_[11] ;
  wire \slv_reg37_reg_n_0_[12] ;
  wire \slv_reg37_reg_n_0_[13] ;
  wire \slv_reg37_reg_n_0_[14] ;
  wire \slv_reg37_reg_n_0_[15] ;
  wire \slv_reg37_reg_n_0_[16] ;
  wire \slv_reg37_reg_n_0_[17] ;
  wire \slv_reg37_reg_n_0_[18] ;
  wire \slv_reg37_reg_n_0_[19] ;
  wire \slv_reg37_reg_n_0_[1] ;
  wire \slv_reg37_reg_n_0_[20] ;
  wire \slv_reg37_reg_n_0_[21] ;
  wire \slv_reg37_reg_n_0_[22] ;
  wire \slv_reg37_reg_n_0_[23] ;
  wire \slv_reg37_reg_n_0_[24] ;
  wire \slv_reg37_reg_n_0_[25] ;
  wire \slv_reg37_reg_n_0_[26] ;
  wire \slv_reg37_reg_n_0_[27] ;
  wire \slv_reg37_reg_n_0_[28] ;
  wire \slv_reg37_reg_n_0_[29] ;
  wire \slv_reg37_reg_n_0_[2] ;
  wire \slv_reg37_reg_n_0_[30] ;
  wire \slv_reg37_reg_n_0_[31] ;
  wire \slv_reg37_reg_n_0_[3] ;
  wire \slv_reg37_reg_n_0_[4] ;
  wire \slv_reg37_reg_n_0_[5] ;
  wire \slv_reg37_reg_n_0_[6] ;
  wire \slv_reg37_reg_n_0_[7] ;
  wire \slv_reg37_reg_n_0_[8] ;
  wire \slv_reg37_reg_n_0_[9] ;
  wire \slv_reg38[15]_i_1_n_0 ;
  wire \slv_reg38[23]_i_1_n_0 ;
  wire \slv_reg38[31]_i_1_n_0 ;
  wire \slv_reg38[7]_i_1_n_0 ;
  wire \slv_reg38_reg_n_0_[0] ;
  wire \slv_reg38_reg_n_0_[10] ;
  wire \slv_reg38_reg_n_0_[11] ;
  wire \slv_reg38_reg_n_0_[12] ;
  wire \slv_reg38_reg_n_0_[13] ;
  wire \slv_reg38_reg_n_0_[14] ;
  wire \slv_reg38_reg_n_0_[15] ;
  wire \slv_reg38_reg_n_0_[16] ;
  wire \slv_reg38_reg_n_0_[17] ;
  wire \slv_reg38_reg_n_0_[18] ;
  wire \slv_reg38_reg_n_0_[19] ;
  wire \slv_reg38_reg_n_0_[1] ;
  wire \slv_reg38_reg_n_0_[20] ;
  wire \slv_reg38_reg_n_0_[21] ;
  wire \slv_reg38_reg_n_0_[22] ;
  wire \slv_reg38_reg_n_0_[23] ;
  wire \slv_reg38_reg_n_0_[24] ;
  wire \slv_reg38_reg_n_0_[25] ;
  wire \slv_reg38_reg_n_0_[26] ;
  wire \slv_reg38_reg_n_0_[27] ;
  wire \slv_reg38_reg_n_0_[28] ;
  wire \slv_reg38_reg_n_0_[29] ;
  wire \slv_reg38_reg_n_0_[2] ;
  wire \slv_reg38_reg_n_0_[30] ;
  wire \slv_reg38_reg_n_0_[31] ;
  wire \slv_reg38_reg_n_0_[3] ;
  wire \slv_reg38_reg_n_0_[4] ;
  wire \slv_reg38_reg_n_0_[5] ;
  wire \slv_reg38_reg_n_0_[6] ;
  wire \slv_reg38_reg_n_0_[7] ;
  wire \slv_reg38_reg_n_0_[8] ;
  wire \slv_reg38_reg_n_0_[9] ;
  wire \slv_reg39[15]_i_1_n_0 ;
  wire \slv_reg39[23]_i_1_n_0 ;
  wire \slv_reg39[31]_i_1_n_0 ;
  wire \slv_reg39[7]_i_1_n_0 ;
  wire \slv_reg39_reg_n_0_[0] ;
  wire \slv_reg39_reg_n_0_[10] ;
  wire \slv_reg39_reg_n_0_[11] ;
  wire \slv_reg39_reg_n_0_[12] ;
  wire \slv_reg39_reg_n_0_[13] ;
  wire \slv_reg39_reg_n_0_[14] ;
  wire \slv_reg39_reg_n_0_[15] ;
  wire \slv_reg39_reg_n_0_[16] ;
  wire \slv_reg39_reg_n_0_[17] ;
  wire \slv_reg39_reg_n_0_[18] ;
  wire \slv_reg39_reg_n_0_[19] ;
  wire \slv_reg39_reg_n_0_[1] ;
  wire \slv_reg39_reg_n_0_[20] ;
  wire \slv_reg39_reg_n_0_[21] ;
  wire \slv_reg39_reg_n_0_[22] ;
  wire \slv_reg39_reg_n_0_[23] ;
  wire \slv_reg39_reg_n_0_[24] ;
  wire \slv_reg39_reg_n_0_[25] ;
  wire \slv_reg39_reg_n_0_[26] ;
  wire \slv_reg39_reg_n_0_[27] ;
  wire \slv_reg39_reg_n_0_[28] ;
  wire \slv_reg39_reg_n_0_[29] ;
  wire \slv_reg39_reg_n_0_[2] ;
  wire \slv_reg39_reg_n_0_[30] ;
  wire \slv_reg39_reg_n_0_[31] ;
  wire \slv_reg39_reg_n_0_[3] ;
  wire \slv_reg39_reg_n_0_[4] ;
  wire \slv_reg39_reg_n_0_[5] ;
  wire \slv_reg39_reg_n_0_[6] ;
  wire \slv_reg39_reg_n_0_[7] ;
  wire \slv_reg39_reg_n_0_[8] ;
  wire \slv_reg39_reg_n_0_[9] ;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire \slv_reg3_reg_n_0_[0] ;
  wire \slv_reg3_reg_n_0_[10] ;
  wire \slv_reg3_reg_n_0_[11] ;
  wire \slv_reg3_reg_n_0_[12] ;
  wire \slv_reg3_reg_n_0_[13] ;
  wire \slv_reg3_reg_n_0_[14] ;
  wire \slv_reg3_reg_n_0_[15] ;
  wire \slv_reg3_reg_n_0_[16] ;
  wire \slv_reg3_reg_n_0_[17] ;
  wire \slv_reg3_reg_n_0_[18] ;
  wire \slv_reg3_reg_n_0_[19] ;
  wire \slv_reg3_reg_n_0_[1] ;
  wire \slv_reg3_reg_n_0_[20] ;
  wire \slv_reg3_reg_n_0_[21] ;
  wire \slv_reg3_reg_n_0_[22] ;
  wire \slv_reg3_reg_n_0_[23] ;
  wire \slv_reg3_reg_n_0_[24] ;
  wire \slv_reg3_reg_n_0_[25] ;
  wire \slv_reg3_reg_n_0_[26] ;
  wire \slv_reg3_reg_n_0_[27] ;
  wire \slv_reg3_reg_n_0_[28] ;
  wire \slv_reg3_reg_n_0_[29] ;
  wire \slv_reg3_reg_n_0_[2] ;
  wire \slv_reg3_reg_n_0_[30] ;
  wire \slv_reg3_reg_n_0_[31] ;
  wire \slv_reg3_reg_n_0_[3] ;
  wire \slv_reg3_reg_n_0_[4] ;
  wire \slv_reg3_reg_n_0_[5] ;
  wire \slv_reg3_reg_n_0_[6] ;
  wire \slv_reg3_reg_n_0_[7] ;
  wire \slv_reg3_reg_n_0_[8] ;
  wire \slv_reg3_reg_n_0_[9] ;
  wire \slv_reg40[15]_i_1_n_0 ;
  wire \slv_reg40[23]_i_1_n_0 ;
  wire \slv_reg40[31]_i_1_n_0 ;
  wire \slv_reg40[7]_i_1_n_0 ;
  wire \slv_reg40_reg_n_0_[0] ;
  wire \slv_reg40_reg_n_0_[10] ;
  wire \slv_reg40_reg_n_0_[11] ;
  wire \slv_reg40_reg_n_0_[12] ;
  wire \slv_reg40_reg_n_0_[13] ;
  wire \slv_reg40_reg_n_0_[14] ;
  wire \slv_reg40_reg_n_0_[15] ;
  wire \slv_reg40_reg_n_0_[16] ;
  wire \slv_reg40_reg_n_0_[17] ;
  wire \slv_reg40_reg_n_0_[18] ;
  wire \slv_reg40_reg_n_0_[19] ;
  wire \slv_reg40_reg_n_0_[1] ;
  wire \slv_reg40_reg_n_0_[20] ;
  wire \slv_reg40_reg_n_0_[21] ;
  wire \slv_reg40_reg_n_0_[22] ;
  wire \slv_reg40_reg_n_0_[23] ;
  wire \slv_reg40_reg_n_0_[24] ;
  wire \slv_reg40_reg_n_0_[25] ;
  wire \slv_reg40_reg_n_0_[26] ;
  wire \slv_reg40_reg_n_0_[27] ;
  wire \slv_reg40_reg_n_0_[28] ;
  wire \slv_reg40_reg_n_0_[29] ;
  wire \slv_reg40_reg_n_0_[2] ;
  wire \slv_reg40_reg_n_0_[30] ;
  wire \slv_reg40_reg_n_0_[31] ;
  wire \slv_reg40_reg_n_0_[3] ;
  wire \slv_reg40_reg_n_0_[4] ;
  wire \slv_reg40_reg_n_0_[5] ;
  wire \slv_reg40_reg_n_0_[6] ;
  wire \slv_reg40_reg_n_0_[7] ;
  wire \slv_reg40_reg_n_0_[8] ;
  wire \slv_reg40_reg_n_0_[9] ;
  wire \slv_reg41[15]_i_1_n_0 ;
  wire \slv_reg41[23]_i_1_n_0 ;
  wire \slv_reg41[31]_i_1_n_0 ;
  wire \slv_reg41[7]_i_1_n_0 ;
  wire \slv_reg41_reg_n_0_[0] ;
  wire \slv_reg41_reg_n_0_[10] ;
  wire \slv_reg41_reg_n_0_[11] ;
  wire \slv_reg41_reg_n_0_[12] ;
  wire \slv_reg41_reg_n_0_[13] ;
  wire \slv_reg41_reg_n_0_[14] ;
  wire \slv_reg41_reg_n_0_[15] ;
  wire \slv_reg41_reg_n_0_[16] ;
  wire \slv_reg41_reg_n_0_[17] ;
  wire \slv_reg41_reg_n_0_[18] ;
  wire \slv_reg41_reg_n_0_[19] ;
  wire \slv_reg41_reg_n_0_[1] ;
  wire \slv_reg41_reg_n_0_[20] ;
  wire \slv_reg41_reg_n_0_[21] ;
  wire \slv_reg41_reg_n_0_[22] ;
  wire \slv_reg41_reg_n_0_[23] ;
  wire \slv_reg41_reg_n_0_[24] ;
  wire \slv_reg41_reg_n_0_[25] ;
  wire \slv_reg41_reg_n_0_[26] ;
  wire \slv_reg41_reg_n_0_[27] ;
  wire \slv_reg41_reg_n_0_[28] ;
  wire \slv_reg41_reg_n_0_[29] ;
  wire \slv_reg41_reg_n_0_[2] ;
  wire \slv_reg41_reg_n_0_[30] ;
  wire \slv_reg41_reg_n_0_[31] ;
  wire \slv_reg41_reg_n_0_[3] ;
  wire \slv_reg41_reg_n_0_[4] ;
  wire \slv_reg41_reg_n_0_[5] ;
  wire \slv_reg41_reg_n_0_[6] ;
  wire \slv_reg41_reg_n_0_[7] ;
  wire \slv_reg41_reg_n_0_[8] ;
  wire \slv_reg41_reg_n_0_[9] ;
  wire \slv_reg42[15]_i_1_n_0 ;
  wire \slv_reg42[23]_i_1_n_0 ;
  wire \slv_reg42[31]_i_1_n_0 ;
  wire \slv_reg42[7]_i_1_n_0 ;
  wire \slv_reg42_reg_n_0_[0] ;
  wire \slv_reg42_reg_n_0_[10] ;
  wire \slv_reg42_reg_n_0_[11] ;
  wire \slv_reg42_reg_n_0_[12] ;
  wire \slv_reg42_reg_n_0_[13] ;
  wire \slv_reg42_reg_n_0_[14] ;
  wire \slv_reg42_reg_n_0_[15] ;
  wire \slv_reg42_reg_n_0_[16] ;
  wire \slv_reg42_reg_n_0_[17] ;
  wire \slv_reg42_reg_n_0_[18] ;
  wire \slv_reg42_reg_n_0_[19] ;
  wire \slv_reg42_reg_n_0_[1] ;
  wire \slv_reg42_reg_n_0_[20] ;
  wire \slv_reg42_reg_n_0_[21] ;
  wire \slv_reg42_reg_n_0_[22] ;
  wire \slv_reg42_reg_n_0_[23] ;
  wire \slv_reg42_reg_n_0_[24] ;
  wire \slv_reg42_reg_n_0_[25] ;
  wire \slv_reg42_reg_n_0_[26] ;
  wire \slv_reg42_reg_n_0_[27] ;
  wire \slv_reg42_reg_n_0_[28] ;
  wire \slv_reg42_reg_n_0_[29] ;
  wire \slv_reg42_reg_n_0_[2] ;
  wire \slv_reg42_reg_n_0_[30] ;
  wire \slv_reg42_reg_n_0_[31] ;
  wire \slv_reg42_reg_n_0_[3] ;
  wire \slv_reg42_reg_n_0_[4] ;
  wire \slv_reg42_reg_n_0_[5] ;
  wire \slv_reg42_reg_n_0_[6] ;
  wire \slv_reg42_reg_n_0_[7] ;
  wire \slv_reg42_reg_n_0_[8] ;
  wire \slv_reg42_reg_n_0_[9] ;
  wire \slv_reg43[15]_i_1_n_0 ;
  wire \slv_reg43[23]_i_1_n_0 ;
  wire \slv_reg43[31]_i_1_n_0 ;
  wire \slv_reg43[7]_i_1_n_0 ;
  wire \slv_reg43_reg_n_0_[0] ;
  wire \slv_reg43_reg_n_0_[10] ;
  wire \slv_reg43_reg_n_0_[11] ;
  wire \slv_reg43_reg_n_0_[12] ;
  wire \slv_reg43_reg_n_0_[13] ;
  wire \slv_reg43_reg_n_0_[14] ;
  wire \slv_reg43_reg_n_0_[15] ;
  wire \slv_reg43_reg_n_0_[16] ;
  wire \slv_reg43_reg_n_0_[17] ;
  wire \slv_reg43_reg_n_0_[18] ;
  wire \slv_reg43_reg_n_0_[19] ;
  wire \slv_reg43_reg_n_0_[1] ;
  wire \slv_reg43_reg_n_0_[20] ;
  wire \slv_reg43_reg_n_0_[21] ;
  wire \slv_reg43_reg_n_0_[22] ;
  wire \slv_reg43_reg_n_0_[23] ;
  wire \slv_reg43_reg_n_0_[24] ;
  wire \slv_reg43_reg_n_0_[25] ;
  wire \slv_reg43_reg_n_0_[26] ;
  wire \slv_reg43_reg_n_0_[27] ;
  wire \slv_reg43_reg_n_0_[28] ;
  wire \slv_reg43_reg_n_0_[29] ;
  wire \slv_reg43_reg_n_0_[2] ;
  wire \slv_reg43_reg_n_0_[30] ;
  wire \slv_reg43_reg_n_0_[31] ;
  wire \slv_reg43_reg_n_0_[3] ;
  wire \slv_reg43_reg_n_0_[4] ;
  wire \slv_reg43_reg_n_0_[5] ;
  wire \slv_reg43_reg_n_0_[6] ;
  wire \slv_reg43_reg_n_0_[7] ;
  wire \slv_reg43_reg_n_0_[8] ;
  wire \slv_reg43_reg_n_0_[9] ;
  wire \slv_reg44[15]_i_1_n_0 ;
  wire \slv_reg44[23]_i_1_n_0 ;
  wire \slv_reg44[31]_i_1_n_0 ;
  wire \slv_reg44[7]_i_1_n_0 ;
  wire \slv_reg44_reg_n_0_[0] ;
  wire \slv_reg44_reg_n_0_[10] ;
  wire \slv_reg44_reg_n_0_[11] ;
  wire \slv_reg44_reg_n_0_[12] ;
  wire \slv_reg44_reg_n_0_[13] ;
  wire \slv_reg44_reg_n_0_[14] ;
  wire \slv_reg44_reg_n_0_[15] ;
  wire \slv_reg44_reg_n_0_[16] ;
  wire \slv_reg44_reg_n_0_[17] ;
  wire \slv_reg44_reg_n_0_[18] ;
  wire \slv_reg44_reg_n_0_[19] ;
  wire \slv_reg44_reg_n_0_[1] ;
  wire \slv_reg44_reg_n_0_[20] ;
  wire \slv_reg44_reg_n_0_[21] ;
  wire \slv_reg44_reg_n_0_[22] ;
  wire \slv_reg44_reg_n_0_[23] ;
  wire \slv_reg44_reg_n_0_[24] ;
  wire \slv_reg44_reg_n_0_[25] ;
  wire \slv_reg44_reg_n_0_[26] ;
  wire \slv_reg44_reg_n_0_[27] ;
  wire \slv_reg44_reg_n_0_[28] ;
  wire \slv_reg44_reg_n_0_[29] ;
  wire \slv_reg44_reg_n_0_[2] ;
  wire \slv_reg44_reg_n_0_[30] ;
  wire \slv_reg44_reg_n_0_[31] ;
  wire \slv_reg44_reg_n_0_[3] ;
  wire \slv_reg44_reg_n_0_[4] ;
  wire \slv_reg44_reg_n_0_[5] ;
  wire \slv_reg44_reg_n_0_[6] ;
  wire \slv_reg44_reg_n_0_[7] ;
  wire \slv_reg44_reg_n_0_[8] ;
  wire \slv_reg44_reg_n_0_[9] ;
  wire \slv_reg45[15]_i_1_n_0 ;
  wire \slv_reg45[23]_i_1_n_0 ;
  wire \slv_reg45[31]_i_1_n_0 ;
  wire \slv_reg45[7]_i_1_n_0 ;
  wire \slv_reg45_reg_n_0_[0] ;
  wire \slv_reg45_reg_n_0_[10] ;
  wire \slv_reg45_reg_n_0_[11] ;
  wire \slv_reg45_reg_n_0_[12] ;
  wire \slv_reg45_reg_n_0_[13] ;
  wire \slv_reg45_reg_n_0_[14] ;
  wire \slv_reg45_reg_n_0_[15] ;
  wire \slv_reg45_reg_n_0_[16] ;
  wire \slv_reg45_reg_n_0_[17] ;
  wire \slv_reg45_reg_n_0_[18] ;
  wire \slv_reg45_reg_n_0_[19] ;
  wire \slv_reg45_reg_n_0_[1] ;
  wire \slv_reg45_reg_n_0_[20] ;
  wire \slv_reg45_reg_n_0_[21] ;
  wire \slv_reg45_reg_n_0_[22] ;
  wire \slv_reg45_reg_n_0_[23] ;
  wire \slv_reg45_reg_n_0_[24] ;
  wire \slv_reg45_reg_n_0_[25] ;
  wire \slv_reg45_reg_n_0_[26] ;
  wire \slv_reg45_reg_n_0_[27] ;
  wire \slv_reg45_reg_n_0_[28] ;
  wire \slv_reg45_reg_n_0_[29] ;
  wire \slv_reg45_reg_n_0_[2] ;
  wire \slv_reg45_reg_n_0_[30] ;
  wire \slv_reg45_reg_n_0_[31] ;
  wire \slv_reg45_reg_n_0_[3] ;
  wire \slv_reg45_reg_n_0_[4] ;
  wire \slv_reg45_reg_n_0_[5] ;
  wire \slv_reg45_reg_n_0_[6] ;
  wire \slv_reg45_reg_n_0_[7] ;
  wire \slv_reg45_reg_n_0_[8] ;
  wire \slv_reg45_reg_n_0_[9] ;
  wire \slv_reg46[15]_i_1_n_0 ;
  wire \slv_reg46[23]_i_1_n_0 ;
  wire \slv_reg46[31]_i_1_n_0 ;
  wire \slv_reg46[7]_i_1_n_0 ;
  wire \slv_reg46_reg_n_0_[0] ;
  wire \slv_reg46_reg_n_0_[10] ;
  wire \slv_reg46_reg_n_0_[11] ;
  wire \slv_reg46_reg_n_0_[12] ;
  wire \slv_reg46_reg_n_0_[13] ;
  wire \slv_reg46_reg_n_0_[14] ;
  wire \slv_reg46_reg_n_0_[15] ;
  wire \slv_reg46_reg_n_0_[16] ;
  wire \slv_reg46_reg_n_0_[17] ;
  wire \slv_reg46_reg_n_0_[18] ;
  wire \slv_reg46_reg_n_0_[19] ;
  wire \slv_reg46_reg_n_0_[1] ;
  wire \slv_reg46_reg_n_0_[20] ;
  wire \slv_reg46_reg_n_0_[21] ;
  wire \slv_reg46_reg_n_0_[22] ;
  wire \slv_reg46_reg_n_0_[23] ;
  wire \slv_reg46_reg_n_0_[24] ;
  wire \slv_reg46_reg_n_0_[25] ;
  wire \slv_reg46_reg_n_0_[26] ;
  wire \slv_reg46_reg_n_0_[27] ;
  wire \slv_reg46_reg_n_0_[28] ;
  wire \slv_reg46_reg_n_0_[29] ;
  wire \slv_reg46_reg_n_0_[2] ;
  wire \slv_reg46_reg_n_0_[30] ;
  wire \slv_reg46_reg_n_0_[31] ;
  wire \slv_reg46_reg_n_0_[3] ;
  wire \slv_reg46_reg_n_0_[4] ;
  wire \slv_reg46_reg_n_0_[5] ;
  wire \slv_reg46_reg_n_0_[6] ;
  wire \slv_reg46_reg_n_0_[7] ;
  wire \slv_reg46_reg_n_0_[8] ;
  wire \slv_reg46_reg_n_0_[9] ;
  wire \slv_reg47[15]_i_1_n_0 ;
  wire \slv_reg47[23]_i_1_n_0 ;
  wire \slv_reg47[31]_i_1_n_0 ;
  wire \slv_reg47[7]_i_1_n_0 ;
  wire \slv_reg47_reg_n_0_[0] ;
  wire \slv_reg47_reg_n_0_[10] ;
  wire \slv_reg47_reg_n_0_[11] ;
  wire \slv_reg47_reg_n_0_[12] ;
  wire \slv_reg47_reg_n_0_[13] ;
  wire \slv_reg47_reg_n_0_[14] ;
  wire \slv_reg47_reg_n_0_[15] ;
  wire \slv_reg47_reg_n_0_[16] ;
  wire \slv_reg47_reg_n_0_[17] ;
  wire \slv_reg47_reg_n_0_[18] ;
  wire \slv_reg47_reg_n_0_[19] ;
  wire \slv_reg47_reg_n_0_[1] ;
  wire \slv_reg47_reg_n_0_[20] ;
  wire \slv_reg47_reg_n_0_[21] ;
  wire \slv_reg47_reg_n_0_[22] ;
  wire \slv_reg47_reg_n_0_[23] ;
  wire \slv_reg47_reg_n_0_[24] ;
  wire \slv_reg47_reg_n_0_[25] ;
  wire \slv_reg47_reg_n_0_[26] ;
  wire \slv_reg47_reg_n_0_[27] ;
  wire \slv_reg47_reg_n_0_[28] ;
  wire \slv_reg47_reg_n_0_[29] ;
  wire \slv_reg47_reg_n_0_[2] ;
  wire \slv_reg47_reg_n_0_[30] ;
  wire \slv_reg47_reg_n_0_[31] ;
  wire \slv_reg47_reg_n_0_[3] ;
  wire \slv_reg47_reg_n_0_[4] ;
  wire \slv_reg47_reg_n_0_[5] ;
  wire \slv_reg47_reg_n_0_[6] ;
  wire \slv_reg47_reg_n_0_[7] ;
  wire \slv_reg47_reg_n_0_[8] ;
  wire \slv_reg47_reg_n_0_[9] ;
  wire \slv_reg48[15]_i_1_n_0 ;
  wire \slv_reg48[23]_i_1_n_0 ;
  wire \slv_reg48[31]_i_1_n_0 ;
  wire \slv_reg48[7]_i_1_n_0 ;
  wire \slv_reg48_reg_n_0_[0] ;
  wire \slv_reg48_reg_n_0_[10] ;
  wire \slv_reg48_reg_n_0_[11] ;
  wire \slv_reg48_reg_n_0_[12] ;
  wire \slv_reg48_reg_n_0_[13] ;
  wire \slv_reg48_reg_n_0_[14] ;
  wire \slv_reg48_reg_n_0_[15] ;
  wire \slv_reg48_reg_n_0_[16] ;
  wire \slv_reg48_reg_n_0_[17] ;
  wire \slv_reg48_reg_n_0_[18] ;
  wire \slv_reg48_reg_n_0_[19] ;
  wire \slv_reg48_reg_n_0_[1] ;
  wire \slv_reg48_reg_n_0_[20] ;
  wire \slv_reg48_reg_n_0_[21] ;
  wire \slv_reg48_reg_n_0_[22] ;
  wire \slv_reg48_reg_n_0_[23] ;
  wire \slv_reg48_reg_n_0_[24] ;
  wire \slv_reg48_reg_n_0_[25] ;
  wire \slv_reg48_reg_n_0_[26] ;
  wire \slv_reg48_reg_n_0_[27] ;
  wire \slv_reg48_reg_n_0_[28] ;
  wire \slv_reg48_reg_n_0_[29] ;
  wire \slv_reg48_reg_n_0_[2] ;
  wire \slv_reg48_reg_n_0_[30] ;
  wire \slv_reg48_reg_n_0_[31] ;
  wire \slv_reg48_reg_n_0_[3] ;
  wire \slv_reg48_reg_n_0_[4] ;
  wire \slv_reg48_reg_n_0_[5] ;
  wire \slv_reg48_reg_n_0_[6] ;
  wire \slv_reg48_reg_n_0_[7] ;
  wire \slv_reg48_reg_n_0_[8] ;
  wire \slv_reg48_reg_n_0_[9] ;
  wire \slv_reg49[15]_i_1_n_0 ;
  wire \slv_reg49[23]_i_1_n_0 ;
  wire \slv_reg49[31]_i_1_n_0 ;
  wire \slv_reg49[7]_i_1_n_0 ;
  wire \slv_reg49_reg_n_0_[0] ;
  wire \slv_reg49_reg_n_0_[10] ;
  wire \slv_reg49_reg_n_0_[11] ;
  wire \slv_reg49_reg_n_0_[12] ;
  wire \slv_reg49_reg_n_0_[13] ;
  wire \slv_reg49_reg_n_0_[14] ;
  wire \slv_reg49_reg_n_0_[15] ;
  wire \slv_reg49_reg_n_0_[16] ;
  wire \slv_reg49_reg_n_0_[17] ;
  wire \slv_reg49_reg_n_0_[18] ;
  wire \slv_reg49_reg_n_0_[19] ;
  wire \slv_reg49_reg_n_0_[1] ;
  wire \slv_reg49_reg_n_0_[20] ;
  wire \slv_reg49_reg_n_0_[21] ;
  wire \slv_reg49_reg_n_0_[22] ;
  wire \slv_reg49_reg_n_0_[23] ;
  wire \slv_reg49_reg_n_0_[24] ;
  wire \slv_reg49_reg_n_0_[25] ;
  wire \slv_reg49_reg_n_0_[26] ;
  wire \slv_reg49_reg_n_0_[27] ;
  wire \slv_reg49_reg_n_0_[28] ;
  wire \slv_reg49_reg_n_0_[29] ;
  wire \slv_reg49_reg_n_0_[2] ;
  wire \slv_reg49_reg_n_0_[30] ;
  wire \slv_reg49_reg_n_0_[31] ;
  wire \slv_reg49_reg_n_0_[3] ;
  wire \slv_reg49_reg_n_0_[4] ;
  wire \slv_reg49_reg_n_0_[5] ;
  wire \slv_reg49_reg_n_0_[6] ;
  wire \slv_reg49_reg_n_0_[7] ;
  wire \slv_reg49_reg_n_0_[8] ;
  wire \slv_reg49_reg_n_0_[9] ;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire \slv_reg4_reg_n_0_[0] ;
  wire \slv_reg4_reg_n_0_[10] ;
  wire \slv_reg4_reg_n_0_[11] ;
  wire \slv_reg4_reg_n_0_[12] ;
  wire \slv_reg4_reg_n_0_[13] ;
  wire \slv_reg4_reg_n_0_[14] ;
  wire \slv_reg4_reg_n_0_[15] ;
  wire \slv_reg4_reg_n_0_[16] ;
  wire \slv_reg4_reg_n_0_[17] ;
  wire \slv_reg4_reg_n_0_[18] ;
  wire \slv_reg4_reg_n_0_[19] ;
  wire \slv_reg4_reg_n_0_[1] ;
  wire \slv_reg4_reg_n_0_[20] ;
  wire \slv_reg4_reg_n_0_[21] ;
  wire \slv_reg4_reg_n_0_[22] ;
  wire \slv_reg4_reg_n_0_[23] ;
  wire \slv_reg4_reg_n_0_[24] ;
  wire \slv_reg4_reg_n_0_[25] ;
  wire \slv_reg4_reg_n_0_[26] ;
  wire \slv_reg4_reg_n_0_[27] ;
  wire \slv_reg4_reg_n_0_[28] ;
  wire \slv_reg4_reg_n_0_[29] ;
  wire \slv_reg4_reg_n_0_[2] ;
  wire \slv_reg4_reg_n_0_[30] ;
  wire \slv_reg4_reg_n_0_[31] ;
  wire \slv_reg4_reg_n_0_[3] ;
  wire \slv_reg4_reg_n_0_[4] ;
  wire \slv_reg4_reg_n_0_[5] ;
  wire \slv_reg4_reg_n_0_[6] ;
  wire \slv_reg4_reg_n_0_[7] ;
  wire \slv_reg4_reg_n_0_[8] ;
  wire \slv_reg4_reg_n_0_[9] ;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire \slv_reg5_reg_n_0_[0] ;
  wire \slv_reg5_reg_n_0_[10] ;
  wire \slv_reg5_reg_n_0_[11] ;
  wire \slv_reg5_reg_n_0_[12] ;
  wire \slv_reg5_reg_n_0_[13] ;
  wire \slv_reg5_reg_n_0_[14] ;
  wire \slv_reg5_reg_n_0_[15] ;
  wire \slv_reg5_reg_n_0_[16] ;
  wire \slv_reg5_reg_n_0_[17] ;
  wire \slv_reg5_reg_n_0_[18] ;
  wire \slv_reg5_reg_n_0_[19] ;
  wire \slv_reg5_reg_n_0_[1] ;
  wire \slv_reg5_reg_n_0_[20] ;
  wire \slv_reg5_reg_n_0_[21] ;
  wire \slv_reg5_reg_n_0_[22] ;
  wire \slv_reg5_reg_n_0_[23] ;
  wire \slv_reg5_reg_n_0_[24] ;
  wire \slv_reg5_reg_n_0_[25] ;
  wire \slv_reg5_reg_n_0_[26] ;
  wire \slv_reg5_reg_n_0_[27] ;
  wire \slv_reg5_reg_n_0_[28] ;
  wire \slv_reg5_reg_n_0_[29] ;
  wire \slv_reg5_reg_n_0_[2] ;
  wire \slv_reg5_reg_n_0_[30] ;
  wire \slv_reg5_reg_n_0_[31] ;
  wire \slv_reg5_reg_n_0_[3] ;
  wire \slv_reg5_reg_n_0_[4] ;
  wire \slv_reg5_reg_n_0_[5] ;
  wire \slv_reg5_reg_n_0_[6] ;
  wire \slv_reg5_reg_n_0_[7] ;
  wire \slv_reg5_reg_n_0_[8] ;
  wire \slv_reg5_reg_n_0_[9] ;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire \slv_reg6_reg_n_0_[0] ;
  wire \slv_reg6_reg_n_0_[10] ;
  wire \slv_reg6_reg_n_0_[11] ;
  wire \slv_reg6_reg_n_0_[12] ;
  wire \slv_reg6_reg_n_0_[13] ;
  wire \slv_reg6_reg_n_0_[14] ;
  wire \slv_reg6_reg_n_0_[15] ;
  wire \slv_reg6_reg_n_0_[16] ;
  wire \slv_reg6_reg_n_0_[17] ;
  wire \slv_reg6_reg_n_0_[18] ;
  wire \slv_reg6_reg_n_0_[19] ;
  wire \slv_reg6_reg_n_0_[1] ;
  wire \slv_reg6_reg_n_0_[20] ;
  wire \slv_reg6_reg_n_0_[21] ;
  wire \slv_reg6_reg_n_0_[22] ;
  wire \slv_reg6_reg_n_0_[23] ;
  wire \slv_reg6_reg_n_0_[24] ;
  wire \slv_reg6_reg_n_0_[25] ;
  wire \slv_reg6_reg_n_0_[26] ;
  wire \slv_reg6_reg_n_0_[27] ;
  wire \slv_reg6_reg_n_0_[28] ;
  wire \slv_reg6_reg_n_0_[29] ;
  wire \slv_reg6_reg_n_0_[2] ;
  wire \slv_reg6_reg_n_0_[30] ;
  wire \slv_reg6_reg_n_0_[31] ;
  wire \slv_reg6_reg_n_0_[3] ;
  wire \slv_reg6_reg_n_0_[4] ;
  wire \slv_reg6_reg_n_0_[5] ;
  wire \slv_reg6_reg_n_0_[6] ;
  wire \slv_reg6_reg_n_0_[7] ;
  wire \slv_reg6_reg_n_0_[8] ;
  wire \slv_reg6_reg_n_0_[9] ;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire \slv_reg7_reg_n_0_[0] ;
  wire \slv_reg7_reg_n_0_[10] ;
  wire \slv_reg7_reg_n_0_[11] ;
  wire \slv_reg7_reg_n_0_[12] ;
  wire \slv_reg7_reg_n_0_[13] ;
  wire \slv_reg7_reg_n_0_[14] ;
  wire \slv_reg7_reg_n_0_[15] ;
  wire \slv_reg7_reg_n_0_[16] ;
  wire \slv_reg7_reg_n_0_[17] ;
  wire \slv_reg7_reg_n_0_[18] ;
  wire \slv_reg7_reg_n_0_[19] ;
  wire \slv_reg7_reg_n_0_[1] ;
  wire \slv_reg7_reg_n_0_[20] ;
  wire \slv_reg7_reg_n_0_[21] ;
  wire \slv_reg7_reg_n_0_[22] ;
  wire \slv_reg7_reg_n_0_[23] ;
  wire \slv_reg7_reg_n_0_[24] ;
  wire \slv_reg7_reg_n_0_[25] ;
  wire \slv_reg7_reg_n_0_[26] ;
  wire \slv_reg7_reg_n_0_[27] ;
  wire \slv_reg7_reg_n_0_[28] ;
  wire \slv_reg7_reg_n_0_[29] ;
  wire \slv_reg7_reg_n_0_[2] ;
  wire \slv_reg7_reg_n_0_[30] ;
  wire \slv_reg7_reg_n_0_[31] ;
  wire \slv_reg7_reg_n_0_[3] ;
  wire \slv_reg7_reg_n_0_[4] ;
  wire \slv_reg7_reg_n_0_[5] ;
  wire \slv_reg7_reg_n_0_[6] ;
  wire \slv_reg7_reg_n_0_[7] ;
  wire \slv_reg7_reg_n_0_[8] ;
  wire \slv_reg7_reg_n_0_[9] ;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire \slv_reg8_reg_n_0_[0] ;
  wire \slv_reg8_reg_n_0_[10] ;
  wire \slv_reg8_reg_n_0_[11] ;
  wire \slv_reg8_reg_n_0_[12] ;
  wire \slv_reg8_reg_n_0_[13] ;
  wire \slv_reg8_reg_n_0_[14] ;
  wire \slv_reg8_reg_n_0_[15] ;
  wire \slv_reg8_reg_n_0_[16] ;
  wire \slv_reg8_reg_n_0_[17] ;
  wire \slv_reg8_reg_n_0_[18] ;
  wire \slv_reg8_reg_n_0_[19] ;
  wire \slv_reg8_reg_n_0_[1] ;
  wire \slv_reg8_reg_n_0_[20] ;
  wire \slv_reg8_reg_n_0_[21] ;
  wire \slv_reg8_reg_n_0_[22] ;
  wire \slv_reg8_reg_n_0_[23] ;
  wire \slv_reg8_reg_n_0_[24] ;
  wire \slv_reg8_reg_n_0_[25] ;
  wire \slv_reg8_reg_n_0_[26] ;
  wire \slv_reg8_reg_n_0_[27] ;
  wire \slv_reg8_reg_n_0_[28] ;
  wire \slv_reg8_reg_n_0_[29] ;
  wire \slv_reg8_reg_n_0_[2] ;
  wire \slv_reg8_reg_n_0_[30] ;
  wire \slv_reg8_reg_n_0_[31] ;
  wire \slv_reg8_reg_n_0_[3] ;
  wire \slv_reg8_reg_n_0_[4] ;
  wire \slv_reg8_reg_n_0_[5] ;
  wire \slv_reg8_reg_n_0_[6] ;
  wire \slv_reg8_reg_n_0_[7] ;
  wire \slv_reg8_reg_n_0_[8] ;
  wire \slv_reg8_reg_n_0_[9] ;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;
  wire \slv_reg9_reg_n_0_[0] ;
  wire \slv_reg9_reg_n_0_[10] ;
  wire \slv_reg9_reg_n_0_[11] ;
  wire \slv_reg9_reg_n_0_[12] ;
  wire \slv_reg9_reg_n_0_[13] ;
  wire \slv_reg9_reg_n_0_[14] ;
  wire \slv_reg9_reg_n_0_[15] ;
  wire \slv_reg9_reg_n_0_[16] ;
  wire \slv_reg9_reg_n_0_[17] ;
  wire \slv_reg9_reg_n_0_[18] ;
  wire \slv_reg9_reg_n_0_[19] ;
  wire \slv_reg9_reg_n_0_[1] ;
  wire \slv_reg9_reg_n_0_[20] ;
  wire \slv_reg9_reg_n_0_[21] ;
  wire \slv_reg9_reg_n_0_[22] ;
  wire \slv_reg9_reg_n_0_[23] ;
  wire \slv_reg9_reg_n_0_[24] ;
  wire \slv_reg9_reg_n_0_[25] ;
  wire \slv_reg9_reg_n_0_[26] ;
  wire \slv_reg9_reg_n_0_[27] ;
  wire \slv_reg9_reg_n_0_[28] ;
  wire \slv_reg9_reg_n_0_[29] ;
  wire \slv_reg9_reg_n_0_[2] ;
  wire \slv_reg9_reg_n_0_[30] ;
  wire \slv_reg9_reg_n_0_[31] ;
  wire \slv_reg9_reg_n_0_[3] ;
  wire \slv_reg9_reg_n_0_[4] ;
  wire \slv_reg9_reg_n_0_[5] ;
  wire \slv_reg9_reg_n_0_[6] ;
  wire \slv_reg9_reg_n_0_[7] ;
  wire \slv_reg9_reg_n_0_[8] ;
  wire \slv_reg9_reg_n_0_[9] ;
  wire [3:0]NLW_clear_large_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_clear_large_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_clear_large_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clear_large_reg_i_20_O_UNCONNECTED;
  wire [3:0]NLW_clear_small_reg_i_12_O_UNCONNECTED;
  wire [3:0]NLW_clear_small_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clear_small_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_clear_small_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_clk_d_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_d_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_clk_dac_p_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_clk_out_10MHz_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_clk_out_10MHz_reg_i_11_O_UNCONNECTED;
  wire [3:0]NLW_clk_out_10MHz_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_clk_out_10MHz_reg_i_20_CO_UNCONNECTED;
  wire [3:3]NLW_clk_out_10MHz_reg_i_20_O_UNCONNECTED;
  wire [3:0]NLW_clk_out_10MHz_reg_i_23_O_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_14_O_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_23_O_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:3]NLW_clk_p_1_reg_inv_i_32_CO_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_34_O_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:3]NLW_clk_p_1_reg_inv_i_43_CO_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_45_O_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_5_O_UNCONNECTED;
  wire [3:0]NLW_clk_p_1_reg_inv_i_71_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_clk_short_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:3]\NLW_condition_10_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_10_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_10_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_condition_11_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_11_1_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_condition_11_2_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_2_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_2_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_2_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_3_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_3_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_3_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_4_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_4_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_4_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_5_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_5_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_5_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_6_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_6_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_6_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_7_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_7_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_7_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_8_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_8_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_8_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_9_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_9_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_9_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_c_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_c_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_c_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_tr_1_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_tr_1_reg[31]_i_14_CO_UNCONNECTED ;
  wire [3:3]\NLW_condition_sample_tr_1_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_count_all_half1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_all_half1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_all_half1_OVERFLOW_UNCONNECTED;
  wire NLW_count_all_half1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_all_half1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_all_half1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_all_half1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_all_half1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_all_half1_CARRYOUT_UNCONNECTED;
  wire NLW_count_all_half1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_all_half1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_all_half1__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_all_half1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_all_half1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_all_half1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_all_half1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_all_half1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_all_half1__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_all_half1__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_all_half1__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_all_half1__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_all_half1__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_all_half1__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_all_half1__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_all_half1__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_all_half1__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_all_half1__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_all_half1__1_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_count_all_half_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_all_half_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_count_all_half_reg[31]_i_3_CO_UNCONNECTED ;
  wire NLW_count_upto_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_100_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_100_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_100_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_100_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_100_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_100_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_100_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_100_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_100_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_100__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_100__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_100__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_100__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_100__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_100__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_100__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_100__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_100__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_100__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_100__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_100__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_100__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_100__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_100__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_100__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_100__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_100__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_100__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_10_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_10_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_10_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_10_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_10_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_10_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_10_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_10_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_10_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_10_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_10_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_10_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_10_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_10_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_10_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_10_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_10_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_10_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_10_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_10_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_10_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_10_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_10_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_10_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_10_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_10_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_10_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_10_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_1_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_1_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_1_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_1_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_1_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_1_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_1_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_1_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_1_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_1_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_1_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_1_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_1_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_1_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_1_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_1_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_1_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_1_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_1_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_1_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_1_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_1_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_1_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_1_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_1_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_1_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_1_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_1_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_20_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_20_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_20_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_20_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_20_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_20_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_20_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_20_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_20_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_20__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_20__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_20__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_20__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_20__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_20__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_20__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_20__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_20__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_20__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_20__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_20__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_20__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_20__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_20__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_20__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_20__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_20__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_20__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_2_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_2_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_2_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_2_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_2_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_2_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_2_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_2_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_2_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_2_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_2_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_2_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_2_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_2_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_2_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_2_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_2_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_2_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_2_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_2_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_2_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_2_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_2_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_2_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_2_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_2_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_2_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_2_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_30_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_30_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_30_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_30_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_30_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_30_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_30_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_30_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_30_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_30__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_30__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_30__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_30__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_30__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_30__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_30__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_30__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_30__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_30__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_30__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_30__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_30__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_30__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_30__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_30__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_30__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_30__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_30__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_3_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_3_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_3_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_3_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_3_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_3_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_3_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_3_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_3_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_3_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_3_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_3_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_3_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_3_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_3_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_3_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_3_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_3_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_3_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_3_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_3_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_3_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_3_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_3_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_3_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_3_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_3_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_3_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_40_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_40_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_40_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_40_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_40_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_40_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_40_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_40_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_40_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_40__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_40__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_40__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_40__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_40__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_40__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_40__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_40__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_40__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_40__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_40__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_40__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_40__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_40__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_40__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_40__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_40__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_40__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_40__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_4_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_4_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_4_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_4_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_4_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_4_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_4_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_4_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_4_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_4_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_4_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_4_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_4_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_4_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_4_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_4_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_4_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_4_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_4_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_4_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_4_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_4_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_4_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_4_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_4_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_4_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_4_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_4_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_50_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_50_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_50_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_50_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_50_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_50_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_50_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_50_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_50_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_50__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_50__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_50__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_50__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_50__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_50__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_50__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_50__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_50__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_50__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_50__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_50__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_50__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_50__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_50__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_50__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_50__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_50__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_50__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_5_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_5_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_5_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_5_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_5_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_5_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_5_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_5_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_5_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_5_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_5_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_5_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_5_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_5_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_5_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_5_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_5_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_5_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_5_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_5_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_5_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_5_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_5_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_5_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_5_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_5_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_5_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_5_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_60_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_60_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_60_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_60_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_60_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_60_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_60_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_60_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_60_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_60__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_60__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_60__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_60__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_60__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_60__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_60__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_60__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_60__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_60__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_60__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_60__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_60__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_60__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_60__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_60__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_60__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_60__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_60__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_6_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_6_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_6_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_6_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_6_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_6_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_6_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_6_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_6_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_6_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_6_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_6_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_6_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_6_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_6_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_6_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_6_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_6_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_6_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_6_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_6_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_6_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_6_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_6_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_6_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_6_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_6_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_6_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_70_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_70_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_70_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_70_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_70_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_70_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_70_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_70_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_70_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_70__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_70__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_70__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_70__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_70__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_70__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_70__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_70__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_70__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_70__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_70__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_70__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_70__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_70__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_70__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_70__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_70__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_70__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_70__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_7_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_7_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_7_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_7_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_7_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_7_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_7_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_7_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_7_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_7_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_7_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_7_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_7_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_7_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_7_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_7_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_7_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_7_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_7_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_7_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_7_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_7_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_7_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_7_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_7_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_7_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_7_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_7_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_80_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_80_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_80_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_80_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_80_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_80_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_80_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_80_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_80_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_80__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_80__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_80__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_80__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_80__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_80__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_80__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_80__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_80__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_80__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_80__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_80__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_80__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_80__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_80__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_80__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_80__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_80__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_80__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_8_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_8_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_8_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_8_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_8_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_8_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_8_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_8_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_8_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_8_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_8_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_8_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_8_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_8_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_8_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_8_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_8_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_8_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_8_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_8_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_8_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_8_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_8_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_8_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_8_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_8_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_8_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_8_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_90_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_90_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_90_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_90_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_90_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_90_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_90_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_90_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_90_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_90__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_90__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_90__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_90__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_90__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_90__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_90__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_90__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_90__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_90__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_90__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_90__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_90__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_90__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_90__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_90__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_90__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_90__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_90__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_9_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_9_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_9_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_9_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_9_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_9_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_9_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_9_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_9_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_9_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_9_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_9_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_9_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_9_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_9_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_9_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_9_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_9_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_9_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_9_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_9_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_9_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_9_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_9_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_9_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_9_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_9_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_9_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_all1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_all1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_all1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_all1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_all1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_all1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_all1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_all1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_all1_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_all1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_all1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_all1__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_all1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_all1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_all1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_all1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_all1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_all1__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_all1__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_all1__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_all1__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_all1__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_all1__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_all1__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_all1__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_all1__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_all1__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_all1__1_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_count_upto_all_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_upto_all_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_count_upto_all_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_count_upto_all_slow1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_all_slow1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_all_slow1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_all_slow1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_all_slow1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_all_slow1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_all_slow1_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_all_slow1__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_all_slow1__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_all_slow1__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_all_slow1__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_all_slow1__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_all_slow1__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_all_slow1__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_all_slow1__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_all_slow1__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_all_slow1__1_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_count_upto_all_slow_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_count_upto_all_slow_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_count_upto_all_slow_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_count_upto_sample0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample0__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample0__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample0__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample0__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample0__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample0__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample0__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample0__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample0__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample0__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample0__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_sample0__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_sample_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_c0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_c0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_c0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_c0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_c0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_c0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_c0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_c0__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_c0__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c0__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_c0__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_c0__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_c0__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_sample_c0__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_c_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_c_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_c_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_c_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_c_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_c_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_c_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_c_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_c_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_c_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_c_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_sample_c_10__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_tr0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_tr0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_tr0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_tr0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_tr0__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_tr0__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_tr0__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr0__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_tr0__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_tr0__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_tr0__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_sample_tr0__1_PCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_tr_10_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_tr_10_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_tr_10_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__0_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_tr_10__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_tr_10__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_tr_10__0_CARRYOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__1_OVERFLOW_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_count_upto_sample_tr_10__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_count_upto_sample_tr_10__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_count_upto_sample_tr_10__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_count_upto_sample_tr_10__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_count_upto_sample_tr_10__1_PCOUT_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_dd0_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_dd1_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_dd2_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_dd3_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_13_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_22_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_31_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_40_O_UNCONNECTED;
  wire [3:0]NLW_reset_buffer_reg_i_49_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_sample_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_sample_c_1_reg_inv_i_49_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_13_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_22_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_31_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_40_O_UNCONNECTED;
  wire [3:0]NLW_sample_tr_1_reg_inv_i_49_O_UNCONNECTED;

  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_reg_0),
        .Q(axi_wready_reg_0),
        .S(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[2]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__1 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[3]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__0 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__1 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[2]),
        .Q(axi_araddr[4]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep_n_0 ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[3]),
        .Q(axi_araddr[5]),
        .R(p_0_in));
  FDRE \axi_araddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[4]),
        .Q(axi_araddr[6]),
        .R(p_0_in));
  FDRE \axi_araddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[5]),
        .Q(axi_araddr[7]),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(s00_axi_arready),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(sel0[0]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[3]" *) 
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(sel0[1]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[3]" *) 
  FDRE \axi_awaddr_reg[3]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(\axi_awaddr_reg[3]_rep_n_0 ),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(sel0[2]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[5]" *) 
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(sel0[3]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[5]" *) 
  FDRE \axi_awaddr_reg[5]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(\axi_awaddr_reg[5]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[6]" *) 
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(sel0[4]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[6]" *) 
  FDRE \axi_awaddr_reg[6]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(\axi_awaddr_reg[6]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[7]" *) 
  FDRE \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(sel0[5]),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_awaddr_reg[7]" *) 
  FDRE \axi_awaddr_reg[7]_rep 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(\axi_awaddr_reg[7]_rep_n_0 ),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_awready_i_2
       (.I0(axi_wready_reg_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awready),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(s00_axi_awready),
        .R(p_0_in));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_reg_1),
        .Q(s00_axi_bvalid),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[0]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[0]_i_5_n_0 ),
        .O(reg_data_out__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_12 
       (.I0(\slv_reg35_reg_n_0_[0] ),
        .I1(\slv_reg34_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg33_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg32_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_13 
       (.I0(\slv_reg39_reg_n_0_[0] ),
        .I1(\slv_reg38_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg37_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg36_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_14 
       (.I0(\slv_reg43_reg_n_0_[0] ),
        .I1(\slv_reg42_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg41_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg40_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_15 
       (.I0(\slv_reg47_reg_n_0_[0] ),
        .I1(\slv_reg46_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg45_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg44_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_16 
       (.I0(\slv_reg19_reg_n_0_[0] ),
        .I1(\slv_reg18_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg17_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg16_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_17 
       (.I0(\slv_reg23_reg_n_0_[0] ),
        .I1(\slv_reg22_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg21_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg20_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_18 
       (.I0(\slv_reg27_reg_n_0_[0] ),
        .I1(\slv_reg26_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg25_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg24_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_19 
       (.I0(\slv_reg31_reg_n_0_[0] ),
        .I1(\slv_reg30_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg29_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg28_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[0]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg48_reg_n_0_[0] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_20 
       (.I0(\slv_reg3_reg_n_0_[0] ),
        .I1(\slv_reg2_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg1_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg0_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_21 
       (.I0(\slv_reg7_reg_n_0_[0] ),
        .I1(\slv_reg6_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg5_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg4_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_22 
       (.I0(\slv_reg11_reg_n_0_[0] ),
        .I1(\slv_reg10_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg9_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg8_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_23 
       (.I0(\slv_reg15_reg_n_0_[0] ),
        .I1(\slv_reg14_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg13_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg12_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(\axi_rdata_reg[10]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[10]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[10]_i_5_n_0 ),
        .O(reg_data_out__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_12 
       (.I0(\slv_reg35_reg_n_0_[10] ),
        .I1(\slv_reg34_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_13 
       (.I0(\slv_reg39_reg_n_0_[10] ),
        .I1(\slv_reg38_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_14 
       (.I0(\slv_reg43_reg_n_0_[10] ),
        .I1(\slv_reg42_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_15 
       (.I0(\slv_reg47_reg_n_0_[10] ),
        .I1(\slv_reg46_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_16 
       (.I0(\slv_reg19_reg_n_0_[10] ),
        .I1(\slv_reg18_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_17 
       (.I0(\slv_reg23_reg_n_0_[10] ),
        .I1(\slv_reg22_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_18 
       (.I0(\slv_reg27_reg_n_0_[10] ),
        .I1(\slv_reg26_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_19 
       (.I0(\slv_reg31_reg_n_0_[10] ),
        .I1(\slv_reg30_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[10]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[10] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_20 
       (.I0(\slv_reg3_reg_n_0_[10] ),
        .I1(\slv_reg2_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_21 
       (.I0(\slv_reg7_reg_n_0_[10] ),
        .I1(\slv_reg6_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_22 
       (.I0(\slv_reg11_reg_n_0_[10] ),
        .I1(\slv_reg10_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_23 
       (.I0(\slv_reg15_reg_n_0_[10] ),
        .I1(\slv_reg14_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(\axi_rdata_reg[11]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[11]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[11]_i_5_n_0 ),
        .O(reg_data_out__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_12 
       (.I0(\slv_reg35_reg_n_0_[11] ),
        .I1(\slv_reg34_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_13 
       (.I0(\slv_reg39_reg_n_0_[11] ),
        .I1(\slv_reg38_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_14 
       (.I0(\slv_reg43_reg_n_0_[11] ),
        .I1(\slv_reg42_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_15 
       (.I0(\slv_reg47_reg_n_0_[11] ),
        .I1(\slv_reg46_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_16 
       (.I0(\slv_reg19_reg_n_0_[11] ),
        .I1(\slv_reg18_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_17 
       (.I0(\slv_reg23_reg_n_0_[11] ),
        .I1(\slv_reg22_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_18 
       (.I0(\slv_reg27_reg_n_0_[11] ),
        .I1(\slv_reg26_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_19 
       (.I0(\slv_reg31_reg_n_0_[11] ),
        .I1(\slv_reg30_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[11]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[11] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[11] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_20 
       (.I0(\slv_reg3_reg_n_0_[11] ),
        .I1(\slv_reg2_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_21 
       (.I0(\slv_reg7_reg_n_0_[11] ),
        .I1(\slv_reg6_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_22 
       (.I0(\slv_reg11_reg_n_0_[11] ),
        .I1(\slv_reg10_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_23 
       (.I0(\slv_reg15_reg_n_0_[11] ),
        .I1(\slv_reg14_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(\axi_rdata_reg[12]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[12]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[12]_i_5_n_0 ),
        .O(reg_data_out__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_12 
       (.I0(\slv_reg35_reg_n_0_[12] ),
        .I1(\slv_reg34_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_13 
       (.I0(\slv_reg39_reg_n_0_[12] ),
        .I1(\slv_reg38_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_14 
       (.I0(\slv_reg43_reg_n_0_[12] ),
        .I1(\slv_reg42_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_15 
       (.I0(\slv_reg47_reg_n_0_[12] ),
        .I1(\slv_reg46_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_16 
       (.I0(\slv_reg19_reg_n_0_[12] ),
        .I1(\slv_reg18_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_17 
       (.I0(\slv_reg23_reg_n_0_[12] ),
        .I1(\slv_reg22_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_18 
       (.I0(\slv_reg27_reg_n_0_[12] ),
        .I1(\slv_reg26_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_19 
       (.I0(\slv_reg31_reg_n_0_[12] ),
        .I1(\slv_reg30_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[12]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[12] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_20 
       (.I0(\slv_reg3_reg_n_0_[12] ),
        .I1(\slv_reg2_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_21 
       (.I0(\slv_reg7_reg_n_0_[12] ),
        .I1(\slv_reg6_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_22 
       (.I0(\slv_reg11_reg_n_0_[12] ),
        .I1(\slv_reg10_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_23 
       (.I0(\slv_reg15_reg_n_0_[12] ),
        .I1(\slv_reg14_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(\axi_rdata_reg[13]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[13]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[13]_i_5_n_0 ),
        .O(reg_data_out__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_12 
       (.I0(\slv_reg35_reg_n_0_[13] ),
        .I1(\slv_reg34_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_13 
       (.I0(\slv_reg39_reg_n_0_[13] ),
        .I1(\slv_reg38_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_14 
       (.I0(\slv_reg43_reg_n_0_[13] ),
        .I1(\slv_reg42_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_15 
       (.I0(\slv_reg47_reg_n_0_[13] ),
        .I1(\slv_reg46_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_16 
       (.I0(\slv_reg19_reg_n_0_[13] ),
        .I1(\slv_reg18_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_17 
       (.I0(\slv_reg23_reg_n_0_[13] ),
        .I1(\slv_reg22_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_18 
       (.I0(\slv_reg27_reg_n_0_[13] ),
        .I1(\slv_reg26_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_19 
       (.I0(\slv_reg31_reg_n_0_[13] ),
        .I1(\slv_reg30_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[13]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[13] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_20 
       (.I0(\slv_reg3_reg_n_0_[13] ),
        .I1(\slv_reg2_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_21 
       (.I0(\slv_reg7_reg_n_0_[13] ),
        .I1(\slv_reg6_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_22 
       (.I0(\slv_reg11_reg_n_0_[13] ),
        .I1(\slv_reg10_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_23 
       (.I0(\slv_reg15_reg_n_0_[13] ),
        .I1(\slv_reg14_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(\axi_rdata_reg[14]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[14]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[14]_i_5_n_0 ),
        .O(reg_data_out__0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_12 
       (.I0(\slv_reg35_reg_n_0_[14] ),
        .I1(\slv_reg34_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_13 
       (.I0(\slv_reg39_reg_n_0_[14] ),
        .I1(\slv_reg38_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_14 
       (.I0(\slv_reg43_reg_n_0_[14] ),
        .I1(\slv_reg42_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_15 
       (.I0(\slv_reg47_reg_n_0_[14] ),
        .I1(\slv_reg46_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_16 
       (.I0(\slv_reg19_reg_n_0_[14] ),
        .I1(\slv_reg18_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_17 
       (.I0(\slv_reg23_reg_n_0_[14] ),
        .I1(\slv_reg22_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_18 
       (.I0(\slv_reg27_reg_n_0_[14] ),
        .I1(\slv_reg26_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_19 
       (.I0(\slv_reg31_reg_n_0_[14] ),
        .I1(\slv_reg30_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[14]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[14] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[14] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_20 
       (.I0(\slv_reg3_reg_n_0_[14] ),
        .I1(\slv_reg2_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_21 
       (.I0(\slv_reg7_reg_n_0_[14] ),
        .I1(\slv_reg6_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_22 
       (.I0(\slv_reg11_reg_n_0_[14] ),
        .I1(\slv_reg10_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_23 
       (.I0(\slv_reg15_reg_n_0_[14] ),
        .I1(\slv_reg14_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(\axi_rdata_reg[15]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[15]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[15]_i_5_n_0 ),
        .O(reg_data_out__0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_12 
       (.I0(\slv_reg35_reg_n_0_[15] ),
        .I1(\slv_reg34_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_13 
       (.I0(\slv_reg39_reg_n_0_[15] ),
        .I1(\slv_reg38_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_14 
       (.I0(\slv_reg43_reg_n_0_[15] ),
        .I1(\slv_reg42_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_15 
       (.I0(\slv_reg47_reg_n_0_[15] ),
        .I1(\slv_reg46_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_16 
       (.I0(\slv_reg19_reg_n_0_[15] ),
        .I1(\slv_reg18_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_17 
       (.I0(\slv_reg23_reg_n_0_[15] ),
        .I1(\slv_reg22_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_18 
       (.I0(\slv_reg27_reg_n_0_[15] ),
        .I1(\slv_reg26_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_19 
       (.I0(\slv_reg31_reg_n_0_[15] ),
        .I1(\slv_reg30_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[15]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[15] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[15] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_20 
       (.I0(\slv_reg3_reg_n_0_[15] ),
        .I1(\slv_reg2_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_21 
       (.I0(\slv_reg7_reg_n_0_[15] ),
        .I1(\slv_reg6_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_22 
       (.I0(\slv_reg11_reg_n_0_[15] ),
        .I1(\slv_reg10_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_23 
       (.I0(\slv_reg15_reg_n_0_[15] ),
        .I1(\slv_reg14_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata_reg[16]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[16]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[16]_i_5_n_0 ),
        .O(reg_data_out__0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_12 
       (.I0(\slv_reg35_reg_n_0_[16] ),
        .I1(\slv_reg34_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_13 
       (.I0(\slv_reg39_reg_n_0_[16] ),
        .I1(\slv_reg38_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_14 
       (.I0(\slv_reg43_reg_n_0_[16] ),
        .I1(\slv_reg42_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_15 
       (.I0(\slv_reg47_reg_n_0_[16] ),
        .I1(\slv_reg46_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_16 
       (.I0(\slv_reg19_reg_n_0_[16] ),
        .I1(\slv_reg18_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_17 
       (.I0(\slv_reg23_reg_n_0_[16] ),
        .I1(\slv_reg22_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_18 
       (.I0(\slv_reg27_reg_n_0_[16] ),
        .I1(\slv_reg26_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_19 
       (.I0(\slv_reg31_reg_n_0_[16] ),
        .I1(\slv_reg30_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[16] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_20 
       (.I0(\slv_reg3_reg_n_0_[16] ),
        .I1(\slv_reg2_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_21 
       (.I0(\slv_reg7_reg_n_0_[16] ),
        .I1(\slv_reg6_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_22 
       (.I0(\slv_reg11_reg_n_0_[16] ),
        .I1(\slv_reg10_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_23 
       (.I0(\slv_reg15_reg_n_0_[16] ),
        .I1(\slv_reg14_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[16] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata_reg[17]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[17]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[17]_i_5_n_0 ),
        .O(reg_data_out__0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_12 
       (.I0(\slv_reg35_reg_n_0_[17] ),
        .I1(\slv_reg34_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_13 
       (.I0(\slv_reg39_reg_n_0_[17] ),
        .I1(\slv_reg38_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_14 
       (.I0(\slv_reg43_reg_n_0_[17] ),
        .I1(\slv_reg42_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_15 
       (.I0(\slv_reg47_reg_n_0_[17] ),
        .I1(\slv_reg46_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_16 
       (.I0(\slv_reg19_reg_n_0_[17] ),
        .I1(\slv_reg18_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_17 
       (.I0(\slv_reg23_reg_n_0_[17] ),
        .I1(\slv_reg22_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_18 
       (.I0(\slv_reg27_reg_n_0_[17] ),
        .I1(\slv_reg26_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_19 
       (.I0(\slv_reg31_reg_n_0_[17] ),
        .I1(\slv_reg30_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[17]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[17] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[17] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_20 
       (.I0(\slv_reg3_reg_n_0_[17] ),
        .I1(\slv_reg2_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_21 
       (.I0(\slv_reg7_reg_n_0_[17] ),
        .I1(\slv_reg6_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_22 
       (.I0(\slv_reg11_reg_n_0_[17] ),
        .I1(\slv_reg10_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_23 
       (.I0(\slv_reg15_reg_n_0_[17] ),
        .I1(\slv_reg14_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata_reg[18]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[18]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[18]_i_5_n_0 ),
        .O(reg_data_out__0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_12 
       (.I0(\slv_reg35_reg_n_0_[18] ),
        .I1(\slv_reg34_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_13 
       (.I0(\slv_reg39_reg_n_0_[18] ),
        .I1(\slv_reg38_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_14 
       (.I0(\slv_reg43_reg_n_0_[18] ),
        .I1(\slv_reg42_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_15 
       (.I0(\slv_reg47_reg_n_0_[18] ),
        .I1(\slv_reg46_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_16 
       (.I0(\slv_reg19_reg_n_0_[18] ),
        .I1(\slv_reg18_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_17 
       (.I0(\slv_reg23_reg_n_0_[18] ),
        .I1(\slv_reg22_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_18 
       (.I0(\slv_reg27_reg_n_0_[18] ),
        .I1(\slv_reg26_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_19 
       (.I0(\slv_reg31_reg_n_0_[18] ),
        .I1(\slv_reg30_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[18]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[18] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_20 
       (.I0(\slv_reg3_reg_n_0_[18] ),
        .I1(\slv_reg2_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_21 
       (.I0(\slv_reg7_reg_n_0_[18] ),
        .I1(\slv_reg6_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_22 
       (.I0(\slv_reg11_reg_n_0_[18] ),
        .I1(\slv_reg10_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_23 
       (.I0(\slv_reg15_reg_n_0_[18] ),
        .I1(\slv_reg14_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(\axi_rdata_reg[19]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[19]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[19]_i_5_n_0 ),
        .O(reg_data_out__0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_12 
       (.I0(\slv_reg35_reg_n_0_[19] ),
        .I1(\slv_reg34_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_13 
       (.I0(\slv_reg39_reg_n_0_[19] ),
        .I1(\slv_reg38_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_14 
       (.I0(\slv_reg43_reg_n_0_[19] ),
        .I1(\slv_reg42_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_15 
       (.I0(\slv_reg47_reg_n_0_[19] ),
        .I1(\slv_reg46_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_16 
       (.I0(\slv_reg19_reg_n_0_[19] ),
        .I1(\slv_reg18_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_17 
       (.I0(\slv_reg23_reg_n_0_[19] ),
        .I1(\slv_reg22_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_18 
       (.I0(\slv_reg27_reg_n_0_[19] ),
        .I1(\slv_reg26_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_19 
       (.I0(\slv_reg31_reg_n_0_[19] ),
        .I1(\slv_reg30_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[19]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[19] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[19] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_20 
       (.I0(\slv_reg3_reg_n_0_[19] ),
        .I1(\slv_reg2_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_21 
       (.I0(\slv_reg7_reg_n_0_[19] ),
        .I1(\slv_reg6_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_22 
       (.I0(\slv_reg11_reg_n_0_[19] ),
        .I1(\slv_reg10_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_23 
       (.I0(\slv_reg15_reg_n_0_[19] ),
        .I1(\slv_reg14_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[1]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[1]_i_5_n_0 ),
        .O(reg_data_out__0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_12 
       (.I0(\slv_reg35_reg_n_0_[1] ),
        .I1(\slv_reg34_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg33_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg32_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_13 
       (.I0(\slv_reg39_reg_n_0_[1] ),
        .I1(\slv_reg38_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg37_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg36_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_14 
       (.I0(\slv_reg43_reg_n_0_[1] ),
        .I1(\slv_reg42_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg41_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg40_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_15 
       (.I0(\slv_reg47_reg_n_0_[1] ),
        .I1(\slv_reg46_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg45_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg44_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_16 
       (.I0(\slv_reg19_reg_n_0_[1] ),
        .I1(\slv_reg18_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg17_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg16_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_17 
       (.I0(\slv_reg23_reg_n_0_[1] ),
        .I1(\slv_reg22_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg21_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg20_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_18 
       (.I0(\slv_reg27_reg_n_0_[1] ),
        .I1(\slv_reg26_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg25_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg24_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_19 
       (.I0(\slv_reg31_reg_n_0_[1] ),
        .I1(\slv_reg30_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg29_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg28_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[1]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg48_reg_n_0_[1] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_20 
       (.I0(\slv_reg3_reg_n_0_[1] ),
        .I1(\slv_reg2_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg1_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg0_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_21 
       (.I0(\slv_reg7_reg_n_0_[1] ),
        .I1(\slv_reg6_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg5_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg4_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_22 
       (.I0(\slv_reg11_reg_n_0_[1] ),
        .I1(\slv_reg10_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg9_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg8_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_23 
       (.I0(\slv_reg15_reg_n_0_[1] ),
        .I1(\slv_reg14_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg13_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\slv_reg12_reg_n_0_[1] ),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(\axi_rdata_reg[20]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[20]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[20]_i_5_n_0 ),
        .O(reg_data_out__0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_12 
       (.I0(\slv_reg35_reg_n_0_[20] ),
        .I1(\slv_reg34_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_13 
       (.I0(\slv_reg39_reg_n_0_[20] ),
        .I1(\slv_reg38_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_14 
       (.I0(\slv_reg43_reg_n_0_[20] ),
        .I1(\slv_reg42_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_15 
       (.I0(\slv_reg47_reg_n_0_[20] ),
        .I1(\slv_reg46_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_16 
       (.I0(\slv_reg19_reg_n_0_[20] ),
        .I1(\slv_reg18_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_17 
       (.I0(\slv_reg23_reg_n_0_[20] ),
        .I1(\slv_reg22_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_18 
       (.I0(\slv_reg27_reg_n_0_[20] ),
        .I1(\slv_reg26_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_19 
       (.I0(\slv_reg31_reg_n_0_[20] ),
        .I1(\slv_reg30_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[20]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[20] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[20] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_20 
       (.I0(\slv_reg3_reg_n_0_[20] ),
        .I1(\slv_reg2_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_21 
       (.I0(\slv_reg7_reg_n_0_[20] ),
        .I1(\slv_reg6_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_22 
       (.I0(\slv_reg11_reg_n_0_[20] ),
        .I1(\slv_reg10_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_23 
       (.I0(\slv_reg15_reg_n_0_[20] ),
        .I1(\slv_reg14_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(\axi_rdata_reg[21]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[21]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[21]_i_5_n_0 ),
        .O(reg_data_out__0[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_12 
       (.I0(\slv_reg35_reg_n_0_[21] ),
        .I1(\slv_reg34_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg33_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg32_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_13 
       (.I0(\slv_reg39_reg_n_0_[21] ),
        .I1(\slv_reg38_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg37_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg36_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_14 
       (.I0(\slv_reg43_reg_n_0_[21] ),
        .I1(\slv_reg42_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg41_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg40_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_15 
       (.I0(\slv_reg47_reg_n_0_[21] ),
        .I1(\slv_reg46_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg45_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg44_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_16 
       (.I0(\slv_reg19_reg_n_0_[21] ),
        .I1(\slv_reg18_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg17_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg16_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_17 
       (.I0(\slv_reg23_reg_n_0_[21] ),
        .I1(\slv_reg22_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg21_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg20_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_18 
       (.I0(\slv_reg27_reg_n_0_[21] ),
        .I1(\slv_reg26_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg25_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg24_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_19 
       (.I0(\slv_reg31_reg_n_0_[21] ),
        .I1(\slv_reg30_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg29_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg28_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[21]_i_2 
       (.I0(\axi_araddr_reg[3]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg48_reg_n_0_[21] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_20 
       (.I0(\slv_reg3_reg_n_0_[21] ),
        .I1(\slv_reg2_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg1_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg0_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_21 
       (.I0(\slv_reg7_reg_n_0_[21] ),
        .I1(\slv_reg6_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg5_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg4_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_22 
       (.I0(\slv_reg11_reg_n_0_[21] ),
        .I1(\slv_reg10_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg9_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg8_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_23 
       (.I0(\slv_reg15_reg_n_0_[21] ),
        .I1(\slv_reg14_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[3]_rep_n_0 ),
        .I3(\slv_reg13_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\slv_reg12_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata_reg[22]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[22]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[22]_i_5_n_0 ),
        .O(reg_data_out__0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_12 
       (.I0(\slv_reg35_reg_n_0_[22] ),
        .I1(\slv_reg34_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_13 
       (.I0(\slv_reg39_reg_n_0_[22] ),
        .I1(\slv_reg38_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_14 
       (.I0(\slv_reg43_reg_n_0_[22] ),
        .I1(\slv_reg42_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_15 
       (.I0(\slv_reg47_reg_n_0_[22] ),
        .I1(\slv_reg46_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_16 
       (.I0(\slv_reg19_reg_n_0_[22] ),
        .I1(\slv_reg18_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_17 
       (.I0(\slv_reg23_reg_n_0_[22] ),
        .I1(\slv_reg22_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_18 
       (.I0(\slv_reg27_reg_n_0_[22] ),
        .I1(\slv_reg26_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_19 
       (.I0(\slv_reg31_reg_n_0_[22] ),
        .I1(\slv_reg30_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[22]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[22] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[22] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_20 
       (.I0(\slv_reg3_reg_n_0_[22] ),
        .I1(\slv_reg2_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_21 
       (.I0(\slv_reg7_reg_n_0_[22] ),
        .I1(\slv_reg6_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_22 
       (.I0(\slv_reg11_reg_n_0_[22] ),
        .I1(\slv_reg10_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_23 
       (.I0(\slv_reg15_reg_n_0_[22] ),
        .I1(\slv_reg14_reg_n_0_[22] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[22] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata_reg[23]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[23]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[23]_i_5_n_0 ),
        .O(reg_data_out__0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_12 
       (.I0(\slv_reg35_reg_n_0_[23] ),
        .I1(\slv_reg34_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_13 
       (.I0(\slv_reg39_reg_n_0_[23] ),
        .I1(\slv_reg38_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_14 
       (.I0(\slv_reg43_reg_n_0_[23] ),
        .I1(\slv_reg42_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_15 
       (.I0(\slv_reg47_reg_n_0_[23] ),
        .I1(\slv_reg46_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_16 
       (.I0(\slv_reg19_reg_n_0_[23] ),
        .I1(\slv_reg18_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_17 
       (.I0(\slv_reg23_reg_n_0_[23] ),
        .I1(\slv_reg22_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_18 
       (.I0(\slv_reg27_reg_n_0_[23] ),
        .I1(\slv_reg26_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_19 
       (.I0(\slv_reg31_reg_n_0_[23] ),
        .I1(\slv_reg30_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[23]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[23] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[23] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_20 
       (.I0(\slv_reg3_reg_n_0_[23] ),
        .I1(\slv_reg2_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_21 
       (.I0(\slv_reg7_reg_n_0_[23] ),
        .I1(\slv_reg6_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_22 
       (.I0(\slv_reg11_reg_n_0_[23] ),
        .I1(\slv_reg10_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_23 
       (.I0(\slv_reg15_reg_n_0_[23] ),
        .I1(\slv_reg14_reg_n_0_[23] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[23] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(\axi_rdata_reg[24]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[24]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[24]_i_5_n_0 ),
        .O(reg_data_out__0[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_12 
       (.I0(\slv_reg35_reg_n_0_[24] ),
        .I1(\slv_reg34_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_13 
       (.I0(\slv_reg39_reg_n_0_[24] ),
        .I1(\slv_reg38_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_14 
       (.I0(\slv_reg43_reg_n_0_[24] ),
        .I1(\slv_reg42_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_15 
       (.I0(\slv_reg47_reg_n_0_[24] ),
        .I1(\slv_reg46_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_16 
       (.I0(\slv_reg19_reg_n_0_[24] ),
        .I1(\slv_reg18_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_17 
       (.I0(\slv_reg23_reg_n_0_[24] ),
        .I1(\slv_reg22_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_18 
       (.I0(\slv_reg27_reg_n_0_[24] ),
        .I1(\slv_reg26_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_19 
       (.I0(\slv_reg31_reg_n_0_[24] ),
        .I1(\slv_reg30_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[24]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[24] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[24] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_20 
       (.I0(\slv_reg3_reg_n_0_[24] ),
        .I1(\slv_reg2_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_21 
       (.I0(\slv_reg7_reg_n_0_[24] ),
        .I1(\slv_reg6_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_22 
       (.I0(\slv_reg11_reg_n_0_[24] ),
        .I1(\slv_reg10_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_23 
       (.I0(\slv_reg15_reg_n_0_[24] ),
        .I1(\slv_reg14_reg_n_0_[24] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[24] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(\axi_rdata_reg[25]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[25]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[25]_i_5_n_0 ),
        .O(reg_data_out__0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_12 
       (.I0(\slv_reg35_reg_n_0_[25] ),
        .I1(\slv_reg34_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_13 
       (.I0(\slv_reg39_reg_n_0_[25] ),
        .I1(\slv_reg38_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_14 
       (.I0(\slv_reg43_reg_n_0_[25] ),
        .I1(\slv_reg42_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_15 
       (.I0(\slv_reg47_reg_n_0_[25] ),
        .I1(\slv_reg46_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_16 
       (.I0(\slv_reg19_reg_n_0_[25] ),
        .I1(\slv_reg18_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_17 
       (.I0(\slv_reg23_reg_n_0_[25] ),
        .I1(\slv_reg22_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_18 
       (.I0(\slv_reg27_reg_n_0_[25] ),
        .I1(\slv_reg26_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_19 
       (.I0(\slv_reg31_reg_n_0_[25] ),
        .I1(\slv_reg30_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[25]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[25] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[25] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_20 
       (.I0(\slv_reg3_reg_n_0_[25] ),
        .I1(\slv_reg2_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_21 
       (.I0(\slv_reg7_reg_n_0_[25] ),
        .I1(\slv_reg6_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_22 
       (.I0(\slv_reg11_reg_n_0_[25] ),
        .I1(\slv_reg10_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_23 
       (.I0(\slv_reg15_reg_n_0_[25] ),
        .I1(\slv_reg14_reg_n_0_[25] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[25] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(\axi_rdata_reg[26]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[26]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[26]_i_5_n_0 ),
        .O(reg_data_out__0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_12 
       (.I0(\slv_reg35_reg_n_0_[26] ),
        .I1(\slv_reg34_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_13 
       (.I0(\slv_reg39_reg_n_0_[26] ),
        .I1(\slv_reg38_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_14 
       (.I0(\slv_reg43_reg_n_0_[26] ),
        .I1(\slv_reg42_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_15 
       (.I0(\slv_reg47_reg_n_0_[26] ),
        .I1(\slv_reg46_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_16 
       (.I0(\slv_reg19_reg_n_0_[26] ),
        .I1(\slv_reg18_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_17 
       (.I0(\slv_reg23_reg_n_0_[26] ),
        .I1(\slv_reg22_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_18 
       (.I0(\slv_reg27_reg_n_0_[26] ),
        .I1(\slv_reg26_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_19 
       (.I0(\slv_reg31_reg_n_0_[26] ),
        .I1(\slv_reg30_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[26]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[26] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[26] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_20 
       (.I0(\slv_reg3_reg_n_0_[26] ),
        .I1(\slv_reg2_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_21 
       (.I0(\slv_reg7_reg_n_0_[26] ),
        .I1(\slv_reg6_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_22 
       (.I0(\slv_reg11_reg_n_0_[26] ),
        .I1(\slv_reg10_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_23 
       (.I0(\slv_reg15_reg_n_0_[26] ),
        .I1(\slv_reg14_reg_n_0_[26] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[26] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(\axi_rdata_reg[27]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[27]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[27]_i_5_n_0 ),
        .O(reg_data_out__0[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_12 
       (.I0(\slv_reg35_reg_n_0_[27] ),
        .I1(\slv_reg34_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_13 
       (.I0(\slv_reg39_reg_n_0_[27] ),
        .I1(\slv_reg38_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_14 
       (.I0(\slv_reg43_reg_n_0_[27] ),
        .I1(\slv_reg42_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_15 
       (.I0(\slv_reg47_reg_n_0_[27] ),
        .I1(\slv_reg46_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_16 
       (.I0(\slv_reg19_reg_n_0_[27] ),
        .I1(\slv_reg18_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_17 
       (.I0(\slv_reg23_reg_n_0_[27] ),
        .I1(\slv_reg22_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_18 
       (.I0(\slv_reg27_reg_n_0_[27] ),
        .I1(\slv_reg26_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_19 
       (.I0(\slv_reg31_reg_n_0_[27] ),
        .I1(\slv_reg30_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[27]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[27] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[27] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_20 
       (.I0(\slv_reg3_reg_n_0_[27] ),
        .I1(\slv_reg2_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_21 
       (.I0(\slv_reg7_reg_n_0_[27] ),
        .I1(\slv_reg6_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_22 
       (.I0(\slv_reg11_reg_n_0_[27] ),
        .I1(\slv_reg10_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_23 
       (.I0(\slv_reg15_reg_n_0_[27] ),
        .I1(\slv_reg14_reg_n_0_[27] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[27] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(\axi_rdata_reg[28]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[28]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[28]_i_5_n_0 ),
        .O(reg_data_out__0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_12 
       (.I0(\slv_reg35_reg_n_0_[28] ),
        .I1(\slv_reg34_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_13 
       (.I0(\slv_reg39_reg_n_0_[28] ),
        .I1(\slv_reg38_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_14 
       (.I0(\slv_reg43_reg_n_0_[28] ),
        .I1(\slv_reg42_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_15 
       (.I0(\slv_reg47_reg_n_0_[28] ),
        .I1(\slv_reg46_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_16 
       (.I0(\slv_reg19_reg_n_0_[28] ),
        .I1(\slv_reg18_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_17 
       (.I0(\slv_reg23_reg_n_0_[28] ),
        .I1(\slv_reg22_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_18 
       (.I0(\slv_reg27_reg_n_0_[28] ),
        .I1(\slv_reg26_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_19 
       (.I0(\slv_reg31_reg_n_0_[28] ),
        .I1(\slv_reg30_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[28]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[28] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[28] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_20 
       (.I0(\slv_reg3_reg_n_0_[28] ),
        .I1(\slv_reg2_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_21 
       (.I0(\slv_reg7_reg_n_0_[28] ),
        .I1(\slv_reg6_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_22 
       (.I0(\slv_reg11_reg_n_0_[28] ),
        .I1(\slv_reg10_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_23 
       (.I0(\slv_reg15_reg_n_0_[28] ),
        .I1(\slv_reg14_reg_n_0_[28] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[28] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(\axi_rdata_reg[29]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[29]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[29]_i_5_n_0 ),
        .O(reg_data_out__0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_12 
       (.I0(\slv_reg35_reg_n_0_[29] ),
        .I1(\slv_reg34_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_13 
       (.I0(\slv_reg39_reg_n_0_[29] ),
        .I1(\slv_reg38_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_14 
       (.I0(\slv_reg43_reg_n_0_[29] ),
        .I1(\slv_reg42_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_15 
       (.I0(\slv_reg47_reg_n_0_[29] ),
        .I1(\slv_reg46_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_16 
       (.I0(\slv_reg19_reg_n_0_[29] ),
        .I1(\slv_reg18_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_17 
       (.I0(\slv_reg23_reg_n_0_[29] ),
        .I1(\slv_reg22_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_18 
       (.I0(\slv_reg27_reg_n_0_[29] ),
        .I1(\slv_reg26_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_19 
       (.I0(\slv_reg31_reg_n_0_[29] ),
        .I1(\slv_reg30_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[29]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[29] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[29] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_20 
       (.I0(\slv_reg3_reg_n_0_[29] ),
        .I1(\slv_reg2_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_21 
       (.I0(\slv_reg7_reg_n_0_[29] ),
        .I1(\slv_reg6_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_22 
       (.I0(\slv_reg11_reg_n_0_[29] ),
        .I1(\slv_reg10_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_23 
       (.I0(\slv_reg15_reg_n_0_[29] ),
        .I1(\slv_reg14_reg_n_0_[29] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[29] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[2]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[2]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[2]_i_5_n_0 ),
        .O(reg_data_out__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_12 
       (.I0(\slv_reg35_reg_n_0_[2] ),
        .I1(\slv_reg34_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_13 
       (.I0(\slv_reg39_reg_n_0_[2] ),
        .I1(\slv_reg38_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_14 
       (.I0(\slv_reg43_reg_n_0_[2] ),
        .I1(\slv_reg42_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_15 
       (.I0(\slv_reg47_reg_n_0_[2] ),
        .I1(\slv_reg46_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_16 
       (.I0(\slv_reg19_reg_n_0_[2] ),
        .I1(\slv_reg18_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_17 
       (.I0(\slv_reg23_reg_n_0_[2] ),
        .I1(\slv_reg22_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_18 
       (.I0(\slv_reg27_reg_n_0_[2] ),
        .I1(\slv_reg26_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_19 
       (.I0(\slv_reg31_reg_n_0_[2] ),
        .I1(\slv_reg30_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[2]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[2] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_20 
       (.I0(\slv_reg3_reg_n_0_[2] ),
        .I1(\slv_reg2_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_21 
       (.I0(\slv_reg7_reg_n_0_[2] ),
        .I1(\slv_reg6_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_22 
       (.I0(\slv_reg11_reg_n_0_[2] ),
        .I1(\slv_reg10_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_23 
       (.I0(\slv_reg15_reg_n_0_[2] ),
        .I1(\slv_reg14_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(\axi_rdata_reg[30]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[30]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[30]_i_5_n_0 ),
        .O(reg_data_out__0[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_12 
       (.I0(\slv_reg35_reg_n_0_[30] ),
        .I1(\slv_reg34_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_13 
       (.I0(\slv_reg39_reg_n_0_[30] ),
        .I1(\slv_reg38_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_14 
       (.I0(\slv_reg43_reg_n_0_[30] ),
        .I1(\slv_reg42_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_15 
       (.I0(\slv_reg47_reg_n_0_[30] ),
        .I1(\slv_reg46_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_16 
       (.I0(\slv_reg19_reg_n_0_[30] ),
        .I1(\slv_reg18_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_17 
       (.I0(\slv_reg23_reg_n_0_[30] ),
        .I1(\slv_reg22_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_18 
       (.I0(\slv_reg27_reg_n_0_[30] ),
        .I1(\slv_reg26_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_19 
       (.I0(\slv_reg31_reg_n_0_[30] ),
        .I1(\slv_reg30_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[30]_i_2 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[30] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[30] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_20 
       (.I0(\slv_reg3_reg_n_0_[30] ),
        .I1(\slv_reg2_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_21 
       (.I0(\slv_reg7_reg_n_0_[30] ),
        .I1(\slv_reg6_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_22 
       (.I0(\slv_reg11_reg_n_0_[30] ),
        .I1(\slv_reg10_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_23 
       (.I0(\slv_reg15_reg_n_0_[30] ),
        .I1(\slv_reg14_reg_n_0_[30] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[30] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_13 
       (.I0(\slv_reg35_reg_n_0_[31] ),
        .I1(\slv_reg34_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg33_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg32_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_14 
       (.I0(\slv_reg39_reg_n_0_[31] ),
        .I1(\slv_reg38_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg37_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg36_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_15 
       (.I0(\slv_reg43_reg_n_0_[31] ),
        .I1(\slv_reg42_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg41_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg40_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_16 
       (.I0(\slv_reg47_reg_n_0_[31] ),
        .I1(\slv_reg46_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg45_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg44_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_17 
       (.I0(\slv_reg19_reg_n_0_[31] ),
        .I1(\slv_reg18_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg17_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg16_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_18 
       (.I0(\slv_reg23_reg_n_0_[31] ),
        .I1(\slv_reg22_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg21_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg20_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_19 
       (.I0(\slv_reg27_reg_n_0_[31] ),
        .I1(\slv_reg26_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg25_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg24_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(\axi_rdata_reg[31]_i_4_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[31]_i_5_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[31]_i_6_n_0 ),
        .O(reg_data_out__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_20 
       (.I0(\slv_reg31_reg_n_0_[31] ),
        .I1(\slv_reg30_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg29_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg28_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_21 
       (.I0(\slv_reg3_reg_n_0_[31] ),
        .I1(\slv_reg2_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg1_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg0_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_22 
       (.I0(\slv_reg7_reg_n_0_[31] ),
        .I1(\slv_reg6_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg5_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg4_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_23 
       (.I0(\slv_reg11_reg_n_0_[31] ),
        .I1(\slv_reg10_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg9_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg8_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_24 
       (.I0(\slv_reg15_reg_n_0_[31] ),
        .I1(\slv_reg14_reg_n_0_[31] ),
        .I2(axi_araddr[3]),
        .I3(\slv_reg13_reg_n_0_[31] ),
        .I4(axi_araddr[2]),
        .I5(\slv_reg12_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[31]_i_3 
       (.I0(axi_araddr[3]),
        .I1(\axi_araddr_reg[4]_rep_n_0 ),
        .I2(\slv_reg49_reg_n_0_[31] ),
        .I3(axi_araddr[2]),
        .I4(\slv_reg48_reg_n_0_[31] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata[3]_i_2_n_0 ),
        .I1(\axi_rdata_reg[3]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[3]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[3]_i_5_n_0 ),
        .O(reg_data_out__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_12 
       (.I0(\slv_reg35_reg_n_0_[3] ),
        .I1(\slv_reg34_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_13 
       (.I0(\slv_reg39_reg_n_0_[3] ),
        .I1(\slv_reg38_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_14 
       (.I0(\slv_reg43_reg_n_0_[3] ),
        .I1(\slv_reg42_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_15 
       (.I0(\slv_reg47_reg_n_0_[3] ),
        .I1(\slv_reg46_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_16 
       (.I0(\slv_reg19_reg_n_0_[3] ),
        .I1(\slv_reg18_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_17 
       (.I0(\slv_reg23_reg_n_0_[3] ),
        .I1(\slv_reg22_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_18 
       (.I0(\slv_reg27_reg_n_0_[3] ),
        .I1(\slv_reg26_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_19 
       (.I0(\slv_reg31_reg_n_0_[3] ),
        .I1(\slv_reg30_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[3]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[3] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_20 
       (.I0(\slv_reg3_reg_n_0_[3] ),
        .I1(\slv_reg2_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_21 
       (.I0(\slv_reg7_reg_n_0_[3] ),
        .I1(\slv_reg6_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_22 
       (.I0(\slv_reg11_reg_n_0_[3] ),
        .I1(\slv_reg10_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_23 
       (.I0(\slv_reg15_reg_n_0_[3] ),
        .I1(\slv_reg14_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata[4]_i_2_n_0 ),
        .I1(\axi_rdata_reg[4]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[4]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[4]_i_5_n_0 ),
        .O(reg_data_out__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_12 
       (.I0(\slv_reg35_reg_n_0_[4] ),
        .I1(\slv_reg34_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_13 
       (.I0(\slv_reg39_reg_n_0_[4] ),
        .I1(\slv_reg38_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_14 
       (.I0(\slv_reg43_reg_n_0_[4] ),
        .I1(\slv_reg42_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_15 
       (.I0(\slv_reg47_reg_n_0_[4] ),
        .I1(\slv_reg46_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_16 
       (.I0(\slv_reg19_reg_n_0_[4] ),
        .I1(\slv_reg18_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_17 
       (.I0(\slv_reg23_reg_n_0_[4] ),
        .I1(\slv_reg22_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_18 
       (.I0(\slv_reg27_reg_n_0_[4] ),
        .I1(\slv_reg26_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_19 
       (.I0(\slv_reg31_reg_n_0_[4] ),
        .I1(\slv_reg30_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[4]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[4] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[4] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_20 
       (.I0(\slv_reg3_reg_n_0_[4] ),
        .I1(\slv_reg2_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_21 
       (.I0(\slv_reg7_reg_n_0_[4] ),
        .I1(\slv_reg6_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_22 
       (.I0(\slv_reg11_reg_n_0_[4] ),
        .I1(\slv_reg10_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_23 
       (.I0(\slv_reg15_reg_n_0_[4] ),
        .I1(\slv_reg14_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[5]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[5]_i_5_n_0 ),
        .O(reg_data_out__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_12 
       (.I0(\slv_reg35_reg_n_0_[5] ),
        .I1(\slv_reg34_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_13 
       (.I0(\slv_reg39_reg_n_0_[5] ),
        .I1(\slv_reg38_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_14 
       (.I0(\slv_reg43_reg_n_0_[5] ),
        .I1(\slv_reg42_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_15 
       (.I0(\slv_reg47_reg_n_0_[5] ),
        .I1(\slv_reg46_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_16 
       (.I0(\slv_reg19_reg_n_0_[5] ),
        .I1(\slv_reg18_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_17 
       (.I0(\slv_reg23_reg_n_0_[5] ),
        .I1(\slv_reg22_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_18 
       (.I0(\slv_reg27_reg_n_0_[5] ),
        .I1(\slv_reg26_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_19 
       (.I0(\slv_reg31_reg_n_0_[5] ),
        .I1(\slv_reg30_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[5]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[5] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_20 
       (.I0(\slv_reg3_reg_n_0_[5] ),
        .I1(\slv_reg2_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_21 
       (.I0(\slv_reg7_reg_n_0_[5] ),
        .I1(\slv_reg6_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_22 
       (.I0(\slv_reg11_reg_n_0_[5] ),
        .I1(\slv_reg10_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_23 
       (.I0(\slv_reg15_reg_n_0_[5] ),
        .I1(\slv_reg14_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[6]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[6]_i_5_n_0 ),
        .O(reg_data_out__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_12 
       (.I0(\slv_reg35_reg_n_0_[6] ),
        .I1(\slv_reg34_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_13 
       (.I0(\slv_reg39_reg_n_0_[6] ),
        .I1(\slv_reg38_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_14 
       (.I0(\slv_reg43_reg_n_0_[6] ),
        .I1(\slv_reg42_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_15 
       (.I0(\slv_reg47_reg_n_0_[6] ),
        .I1(\slv_reg46_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_16 
       (.I0(\slv_reg19_reg_n_0_[6] ),
        .I1(\slv_reg18_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_17 
       (.I0(\slv_reg23_reg_n_0_[6] ),
        .I1(\slv_reg22_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_18 
       (.I0(\slv_reg27_reg_n_0_[6] ),
        .I1(\slv_reg26_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_19 
       (.I0(\slv_reg31_reg_n_0_[6] ),
        .I1(\slv_reg30_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[6]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[6] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_20 
       (.I0(\slv_reg3_reg_n_0_[6] ),
        .I1(\slv_reg2_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_21 
       (.I0(\slv_reg7_reg_n_0_[6] ),
        .I1(\slv_reg6_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_22 
       (.I0(\slv_reg11_reg_n_0_[6] ),
        .I1(\slv_reg10_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_23 
       (.I0(\slv_reg15_reg_n_0_[6] ),
        .I1(\slv_reg14_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[7]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[7]_i_5_n_0 ),
        .O(reg_data_out__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_12 
       (.I0(\slv_reg35_reg_n_0_[7] ),
        .I1(\slv_reg34_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_13 
       (.I0(\slv_reg39_reg_n_0_[7] ),
        .I1(\slv_reg38_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_14 
       (.I0(\slv_reg43_reg_n_0_[7] ),
        .I1(\slv_reg42_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_15 
       (.I0(\slv_reg47_reg_n_0_[7] ),
        .I1(\slv_reg46_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_16 
       (.I0(\slv_reg19_reg_n_0_[7] ),
        .I1(\slv_reg18_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_17 
       (.I0(\slv_reg23_reg_n_0_[7] ),
        .I1(\slv_reg22_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_18 
       (.I0(\slv_reg27_reg_n_0_[7] ),
        .I1(\slv_reg26_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_19 
       (.I0(\slv_reg31_reg_n_0_[7] ),
        .I1(\slv_reg30_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[7]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[7] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_20 
       (.I0(\slv_reg3_reg_n_0_[7] ),
        .I1(\slv_reg2_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_21 
       (.I0(\slv_reg7_reg_n_0_[7] ),
        .I1(\slv_reg6_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_22 
       (.I0(\slv_reg11_reg_n_0_[7] ),
        .I1(\slv_reg10_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_23 
       (.I0(\slv_reg15_reg_n_0_[7] ),
        .I1(\slv_reg14_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata_reg[8]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[8]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[8]_i_5_n_0 ),
        .O(reg_data_out__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_12 
       (.I0(\slv_reg35_reg_n_0_[8] ),
        .I1(\slv_reg34_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_13 
       (.I0(\slv_reg39_reg_n_0_[8] ),
        .I1(\slv_reg38_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_14 
       (.I0(\slv_reg43_reg_n_0_[8] ),
        .I1(\slv_reg42_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_15 
       (.I0(\slv_reg47_reg_n_0_[8] ),
        .I1(\slv_reg46_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_16 
       (.I0(\slv_reg19_reg_n_0_[8] ),
        .I1(\slv_reg18_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_17 
       (.I0(\slv_reg23_reg_n_0_[8] ),
        .I1(\slv_reg22_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_18 
       (.I0(\slv_reg27_reg_n_0_[8] ),
        .I1(\slv_reg26_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_19 
       (.I0(\slv_reg31_reg_n_0_[8] ),
        .I1(\slv_reg30_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[8]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[8] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_20 
       (.I0(\slv_reg3_reg_n_0_[8] ),
        .I1(\slv_reg2_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_21 
       (.I0(\slv_reg7_reg_n_0_[8] ),
        .I1(\slv_reg6_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_22 
       (.I0(\slv_reg11_reg_n_0_[8] ),
        .I1(\slv_reg10_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_23 
       (.I0(\slv_reg15_reg_n_0_[8] ),
        .I1(\slv_reg14_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[9]_i_3_n_0 ),
        .I2(axi_araddr[7]),
        .I3(\axi_rdata_reg[9]_i_4_n_0 ),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata_reg[9]_i_5_n_0 ),
        .O(reg_data_out__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_12 
       (.I0(\slv_reg35_reg_n_0_[9] ),
        .I1(\slv_reg34_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg33_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg32_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_13 
       (.I0(\slv_reg39_reg_n_0_[9] ),
        .I1(\slv_reg38_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg37_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg36_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_14 
       (.I0(\slv_reg43_reg_n_0_[9] ),
        .I1(\slv_reg42_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg41_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg40_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_15 
       (.I0(\slv_reg47_reg_n_0_[9] ),
        .I1(\slv_reg46_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg45_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg44_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_16 
       (.I0(\slv_reg19_reg_n_0_[9] ),
        .I1(\slv_reg18_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg17_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg16_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_17 
       (.I0(\slv_reg23_reg_n_0_[9] ),
        .I1(\slv_reg22_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg21_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg20_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_18 
       (.I0(\slv_reg27_reg_n_0_[9] ),
        .I1(\slv_reg26_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg25_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg24_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_19 
       (.I0(\slv_reg31_reg_n_0_[9] ),
        .I1(\slv_reg30_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg29_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg28_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \axi_rdata[9]_i_2 
       (.I0(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I1(axi_araddr[4]),
        .I2(\slv_reg49_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg48_reg_n_0_[9] ),
        .I5(axi_araddr[5]),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_20 
       (.I0(\slv_reg3_reg_n_0_[9] ),
        .I1(\slv_reg2_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg1_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_21 
       (.I0(\slv_reg7_reg_n_0_[9] ),
        .I1(\slv_reg6_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg5_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg4_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_22 
       (.I0(\slv_reg11_reg_n_0_[9] ),
        .I1(\slv_reg10_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg9_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg8_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_23 
       (.I0(\slv_reg15_reg_n_0_[9] ),
        .I1(\slv_reg14_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg13_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\slv_reg12_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_23_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[0]),
        .Q(s00_axi_rdata[0]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[0]_i_10 
       (.I0(\axi_rdata[0]_i_20_n_0 ),
        .I1(\axi_rdata[0]_i_21_n_0 ),
        .O(\axi_rdata_reg[0]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_11 
       (.I0(\axi_rdata[0]_i_22_n_0 ),
        .I1(\axi_rdata[0]_i_23_n_0 ),
        .O(\axi_rdata_reg[0]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[0]_i_3 
       (.I0(\axi_rdata_reg[0]_i_6_n_0 ),
        .I1(\axi_rdata_reg[0]_i_7_n_0 ),
        .O(\axi_rdata_reg[0]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[0]_i_4 
       (.I0(\axi_rdata_reg[0]_i_8_n_0 ),
        .I1(\axi_rdata_reg[0]_i_9_n_0 ),
        .O(\axi_rdata_reg[0]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[0]_i_5 
       (.I0(\axi_rdata_reg[0]_i_10_n_0 ),
        .I1(\axi_rdata_reg[0]_i_11_n_0 ),
        .O(\axi_rdata_reg[0]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[0]_i_6 
       (.I0(\axi_rdata[0]_i_12_n_0 ),
        .I1(\axi_rdata[0]_i_13_n_0 ),
        .O(\axi_rdata_reg[0]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_7 
       (.I0(\axi_rdata[0]_i_14_n_0 ),
        .I1(\axi_rdata[0]_i_15_n_0 ),
        .O(\axi_rdata_reg[0]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_8 
       (.I0(\axi_rdata[0]_i_16_n_0 ),
        .I1(\axi_rdata[0]_i_17_n_0 ),
        .O(\axi_rdata_reg[0]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_9 
       (.I0(\axi_rdata[0]_i_18_n_0 ),
        .I1(\axi_rdata[0]_i_19_n_0 ),
        .O(\axi_rdata_reg[0]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[10]),
        .Q(s00_axi_rdata[10]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[10]_i_10 
       (.I0(\axi_rdata[10]_i_20_n_0 ),
        .I1(\axi_rdata[10]_i_21_n_0 ),
        .O(\axi_rdata_reg[10]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_11 
       (.I0(\axi_rdata[10]_i_22_n_0 ),
        .I1(\axi_rdata[10]_i_23_n_0 ),
        .O(\axi_rdata_reg[10]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[10]_i_3 
       (.I0(\axi_rdata_reg[10]_i_6_n_0 ),
        .I1(\axi_rdata_reg[10]_i_7_n_0 ),
        .O(\axi_rdata_reg[10]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[10]_i_4 
       (.I0(\axi_rdata_reg[10]_i_8_n_0 ),
        .I1(\axi_rdata_reg[10]_i_9_n_0 ),
        .O(\axi_rdata_reg[10]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[10]_i_5 
       (.I0(\axi_rdata_reg[10]_i_10_n_0 ),
        .I1(\axi_rdata_reg[10]_i_11_n_0 ),
        .O(\axi_rdata_reg[10]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[10]_i_6 
       (.I0(\axi_rdata[10]_i_12_n_0 ),
        .I1(\axi_rdata[10]_i_13_n_0 ),
        .O(\axi_rdata_reg[10]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_7 
       (.I0(\axi_rdata[10]_i_14_n_0 ),
        .I1(\axi_rdata[10]_i_15_n_0 ),
        .O(\axi_rdata_reg[10]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_8 
       (.I0(\axi_rdata[10]_i_16_n_0 ),
        .I1(\axi_rdata[10]_i_17_n_0 ),
        .O(\axi_rdata_reg[10]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[10]_i_9 
       (.I0(\axi_rdata[10]_i_18_n_0 ),
        .I1(\axi_rdata[10]_i_19_n_0 ),
        .O(\axi_rdata_reg[10]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[11]),
        .Q(s00_axi_rdata[11]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[11]_i_10 
       (.I0(\axi_rdata[11]_i_20_n_0 ),
        .I1(\axi_rdata[11]_i_21_n_0 ),
        .O(\axi_rdata_reg[11]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_11 
       (.I0(\axi_rdata[11]_i_22_n_0 ),
        .I1(\axi_rdata[11]_i_23_n_0 ),
        .O(\axi_rdata_reg[11]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[11]_i_3 
       (.I0(\axi_rdata_reg[11]_i_6_n_0 ),
        .I1(\axi_rdata_reg[11]_i_7_n_0 ),
        .O(\axi_rdata_reg[11]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[11]_i_4 
       (.I0(\axi_rdata_reg[11]_i_8_n_0 ),
        .I1(\axi_rdata_reg[11]_i_9_n_0 ),
        .O(\axi_rdata_reg[11]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[11]_i_5 
       (.I0(\axi_rdata_reg[11]_i_10_n_0 ),
        .I1(\axi_rdata_reg[11]_i_11_n_0 ),
        .O(\axi_rdata_reg[11]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[11]_i_6 
       (.I0(\axi_rdata[11]_i_12_n_0 ),
        .I1(\axi_rdata[11]_i_13_n_0 ),
        .O(\axi_rdata_reg[11]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_7 
       (.I0(\axi_rdata[11]_i_14_n_0 ),
        .I1(\axi_rdata[11]_i_15_n_0 ),
        .O(\axi_rdata_reg[11]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_8 
       (.I0(\axi_rdata[11]_i_16_n_0 ),
        .I1(\axi_rdata[11]_i_17_n_0 ),
        .O(\axi_rdata_reg[11]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[11]_i_9 
       (.I0(\axi_rdata[11]_i_18_n_0 ),
        .I1(\axi_rdata[11]_i_19_n_0 ),
        .O(\axi_rdata_reg[11]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[12]),
        .Q(s00_axi_rdata[12]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[12]_i_10 
       (.I0(\axi_rdata[12]_i_20_n_0 ),
        .I1(\axi_rdata[12]_i_21_n_0 ),
        .O(\axi_rdata_reg[12]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_11 
       (.I0(\axi_rdata[12]_i_22_n_0 ),
        .I1(\axi_rdata[12]_i_23_n_0 ),
        .O(\axi_rdata_reg[12]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[12]_i_3 
       (.I0(\axi_rdata_reg[12]_i_6_n_0 ),
        .I1(\axi_rdata_reg[12]_i_7_n_0 ),
        .O(\axi_rdata_reg[12]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[12]_i_4 
       (.I0(\axi_rdata_reg[12]_i_8_n_0 ),
        .I1(\axi_rdata_reg[12]_i_9_n_0 ),
        .O(\axi_rdata_reg[12]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[12]_i_5 
       (.I0(\axi_rdata_reg[12]_i_10_n_0 ),
        .I1(\axi_rdata_reg[12]_i_11_n_0 ),
        .O(\axi_rdata_reg[12]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[12]_i_6 
       (.I0(\axi_rdata[12]_i_12_n_0 ),
        .I1(\axi_rdata[12]_i_13_n_0 ),
        .O(\axi_rdata_reg[12]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_7 
       (.I0(\axi_rdata[12]_i_14_n_0 ),
        .I1(\axi_rdata[12]_i_15_n_0 ),
        .O(\axi_rdata_reg[12]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_8 
       (.I0(\axi_rdata[12]_i_16_n_0 ),
        .I1(\axi_rdata[12]_i_17_n_0 ),
        .O(\axi_rdata_reg[12]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[12]_i_9 
       (.I0(\axi_rdata[12]_i_18_n_0 ),
        .I1(\axi_rdata[12]_i_19_n_0 ),
        .O(\axi_rdata_reg[12]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[13]),
        .Q(s00_axi_rdata[13]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[13]_i_10 
       (.I0(\axi_rdata[13]_i_20_n_0 ),
        .I1(\axi_rdata[13]_i_21_n_0 ),
        .O(\axi_rdata_reg[13]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_11 
       (.I0(\axi_rdata[13]_i_22_n_0 ),
        .I1(\axi_rdata[13]_i_23_n_0 ),
        .O(\axi_rdata_reg[13]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[13]_i_3 
       (.I0(\axi_rdata_reg[13]_i_6_n_0 ),
        .I1(\axi_rdata_reg[13]_i_7_n_0 ),
        .O(\axi_rdata_reg[13]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[13]_i_4 
       (.I0(\axi_rdata_reg[13]_i_8_n_0 ),
        .I1(\axi_rdata_reg[13]_i_9_n_0 ),
        .O(\axi_rdata_reg[13]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[13]_i_5 
       (.I0(\axi_rdata_reg[13]_i_10_n_0 ),
        .I1(\axi_rdata_reg[13]_i_11_n_0 ),
        .O(\axi_rdata_reg[13]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[13]_i_6 
       (.I0(\axi_rdata[13]_i_12_n_0 ),
        .I1(\axi_rdata[13]_i_13_n_0 ),
        .O(\axi_rdata_reg[13]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_7 
       (.I0(\axi_rdata[13]_i_14_n_0 ),
        .I1(\axi_rdata[13]_i_15_n_0 ),
        .O(\axi_rdata_reg[13]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_8 
       (.I0(\axi_rdata[13]_i_16_n_0 ),
        .I1(\axi_rdata[13]_i_17_n_0 ),
        .O(\axi_rdata_reg[13]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[13]_i_9 
       (.I0(\axi_rdata[13]_i_18_n_0 ),
        .I1(\axi_rdata[13]_i_19_n_0 ),
        .O(\axi_rdata_reg[13]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[14]),
        .Q(s00_axi_rdata[14]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[14]_i_10 
       (.I0(\axi_rdata[14]_i_20_n_0 ),
        .I1(\axi_rdata[14]_i_21_n_0 ),
        .O(\axi_rdata_reg[14]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_11 
       (.I0(\axi_rdata[14]_i_22_n_0 ),
        .I1(\axi_rdata[14]_i_23_n_0 ),
        .O(\axi_rdata_reg[14]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[14]_i_3 
       (.I0(\axi_rdata_reg[14]_i_6_n_0 ),
        .I1(\axi_rdata_reg[14]_i_7_n_0 ),
        .O(\axi_rdata_reg[14]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[14]_i_4 
       (.I0(\axi_rdata_reg[14]_i_8_n_0 ),
        .I1(\axi_rdata_reg[14]_i_9_n_0 ),
        .O(\axi_rdata_reg[14]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[14]_i_5 
       (.I0(\axi_rdata_reg[14]_i_10_n_0 ),
        .I1(\axi_rdata_reg[14]_i_11_n_0 ),
        .O(\axi_rdata_reg[14]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[14]_i_6 
       (.I0(\axi_rdata[14]_i_12_n_0 ),
        .I1(\axi_rdata[14]_i_13_n_0 ),
        .O(\axi_rdata_reg[14]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_7 
       (.I0(\axi_rdata[14]_i_14_n_0 ),
        .I1(\axi_rdata[14]_i_15_n_0 ),
        .O(\axi_rdata_reg[14]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_8 
       (.I0(\axi_rdata[14]_i_16_n_0 ),
        .I1(\axi_rdata[14]_i_17_n_0 ),
        .O(\axi_rdata_reg[14]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[14]_i_9 
       (.I0(\axi_rdata[14]_i_18_n_0 ),
        .I1(\axi_rdata[14]_i_19_n_0 ),
        .O(\axi_rdata_reg[14]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[15]),
        .Q(s00_axi_rdata[15]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[15]_i_10 
       (.I0(\axi_rdata[15]_i_20_n_0 ),
        .I1(\axi_rdata[15]_i_21_n_0 ),
        .O(\axi_rdata_reg[15]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_11 
       (.I0(\axi_rdata[15]_i_22_n_0 ),
        .I1(\axi_rdata[15]_i_23_n_0 ),
        .O(\axi_rdata_reg[15]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[15]_i_3 
       (.I0(\axi_rdata_reg[15]_i_6_n_0 ),
        .I1(\axi_rdata_reg[15]_i_7_n_0 ),
        .O(\axi_rdata_reg[15]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[15]_i_4 
       (.I0(\axi_rdata_reg[15]_i_8_n_0 ),
        .I1(\axi_rdata_reg[15]_i_9_n_0 ),
        .O(\axi_rdata_reg[15]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[15]_i_5 
       (.I0(\axi_rdata_reg[15]_i_10_n_0 ),
        .I1(\axi_rdata_reg[15]_i_11_n_0 ),
        .O(\axi_rdata_reg[15]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[15]_i_6 
       (.I0(\axi_rdata[15]_i_12_n_0 ),
        .I1(\axi_rdata[15]_i_13_n_0 ),
        .O(\axi_rdata_reg[15]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_7 
       (.I0(\axi_rdata[15]_i_14_n_0 ),
        .I1(\axi_rdata[15]_i_15_n_0 ),
        .O(\axi_rdata_reg[15]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_8 
       (.I0(\axi_rdata[15]_i_16_n_0 ),
        .I1(\axi_rdata[15]_i_17_n_0 ),
        .O(\axi_rdata_reg[15]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[15]_i_9 
       (.I0(\axi_rdata[15]_i_18_n_0 ),
        .I1(\axi_rdata[15]_i_19_n_0 ),
        .O(\axi_rdata_reg[15]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[16]),
        .Q(s00_axi_rdata[16]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[16]_i_10 
       (.I0(\axi_rdata[16]_i_20_n_0 ),
        .I1(\axi_rdata[16]_i_21_n_0 ),
        .O(\axi_rdata_reg[16]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_11 
       (.I0(\axi_rdata[16]_i_22_n_0 ),
        .I1(\axi_rdata[16]_i_23_n_0 ),
        .O(\axi_rdata_reg[16]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[16]_i_3 
       (.I0(\axi_rdata_reg[16]_i_6_n_0 ),
        .I1(\axi_rdata_reg[16]_i_7_n_0 ),
        .O(\axi_rdata_reg[16]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[16]_i_4 
       (.I0(\axi_rdata_reg[16]_i_8_n_0 ),
        .I1(\axi_rdata_reg[16]_i_9_n_0 ),
        .O(\axi_rdata_reg[16]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[16]_i_5 
       (.I0(\axi_rdata_reg[16]_i_10_n_0 ),
        .I1(\axi_rdata_reg[16]_i_11_n_0 ),
        .O(\axi_rdata_reg[16]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[16]_i_6 
       (.I0(\axi_rdata[16]_i_12_n_0 ),
        .I1(\axi_rdata[16]_i_13_n_0 ),
        .O(\axi_rdata_reg[16]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_7 
       (.I0(\axi_rdata[16]_i_14_n_0 ),
        .I1(\axi_rdata[16]_i_15_n_0 ),
        .O(\axi_rdata_reg[16]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_8 
       (.I0(\axi_rdata[16]_i_16_n_0 ),
        .I1(\axi_rdata[16]_i_17_n_0 ),
        .O(\axi_rdata_reg[16]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[16]_i_9 
       (.I0(\axi_rdata[16]_i_18_n_0 ),
        .I1(\axi_rdata[16]_i_19_n_0 ),
        .O(\axi_rdata_reg[16]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[17]),
        .Q(s00_axi_rdata[17]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[17]_i_10 
       (.I0(\axi_rdata[17]_i_20_n_0 ),
        .I1(\axi_rdata[17]_i_21_n_0 ),
        .O(\axi_rdata_reg[17]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_11 
       (.I0(\axi_rdata[17]_i_22_n_0 ),
        .I1(\axi_rdata[17]_i_23_n_0 ),
        .O(\axi_rdata_reg[17]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[17]_i_3 
       (.I0(\axi_rdata_reg[17]_i_6_n_0 ),
        .I1(\axi_rdata_reg[17]_i_7_n_0 ),
        .O(\axi_rdata_reg[17]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[17]_i_4 
       (.I0(\axi_rdata_reg[17]_i_8_n_0 ),
        .I1(\axi_rdata_reg[17]_i_9_n_0 ),
        .O(\axi_rdata_reg[17]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[17]_i_5 
       (.I0(\axi_rdata_reg[17]_i_10_n_0 ),
        .I1(\axi_rdata_reg[17]_i_11_n_0 ),
        .O(\axi_rdata_reg[17]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[17]_i_6 
       (.I0(\axi_rdata[17]_i_12_n_0 ),
        .I1(\axi_rdata[17]_i_13_n_0 ),
        .O(\axi_rdata_reg[17]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_7 
       (.I0(\axi_rdata[17]_i_14_n_0 ),
        .I1(\axi_rdata[17]_i_15_n_0 ),
        .O(\axi_rdata_reg[17]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_8 
       (.I0(\axi_rdata[17]_i_16_n_0 ),
        .I1(\axi_rdata[17]_i_17_n_0 ),
        .O(\axi_rdata_reg[17]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[17]_i_9 
       (.I0(\axi_rdata[17]_i_18_n_0 ),
        .I1(\axi_rdata[17]_i_19_n_0 ),
        .O(\axi_rdata_reg[17]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[18]),
        .Q(s00_axi_rdata[18]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[18]_i_10 
       (.I0(\axi_rdata[18]_i_20_n_0 ),
        .I1(\axi_rdata[18]_i_21_n_0 ),
        .O(\axi_rdata_reg[18]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_11 
       (.I0(\axi_rdata[18]_i_22_n_0 ),
        .I1(\axi_rdata[18]_i_23_n_0 ),
        .O(\axi_rdata_reg[18]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[18]_i_3 
       (.I0(\axi_rdata_reg[18]_i_6_n_0 ),
        .I1(\axi_rdata_reg[18]_i_7_n_0 ),
        .O(\axi_rdata_reg[18]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[18]_i_4 
       (.I0(\axi_rdata_reg[18]_i_8_n_0 ),
        .I1(\axi_rdata_reg[18]_i_9_n_0 ),
        .O(\axi_rdata_reg[18]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[18]_i_5 
       (.I0(\axi_rdata_reg[18]_i_10_n_0 ),
        .I1(\axi_rdata_reg[18]_i_11_n_0 ),
        .O(\axi_rdata_reg[18]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[18]_i_6 
       (.I0(\axi_rdata[18]_i_12_n_0 ),
        .I1(\axi_rdata[18]_i_13_n_0 ),
        .O(\axi_rdata_reg[18]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_7 
       (.I0(\axi_rdata[18]_i_14_n_0 ),
        .I1(\axi_rdata[18]_i_15_n_0 ),
        .O(\axi_rdata_reg[18]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_8 
       (.I0(\axi_rdata[18]_i_16_n_0 ),
        .I1(\axi_rdata[18]_i_17_n_0 ),
        .O(\axi_rdata_reg[18]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[18]_i_9 
       (.I0(\axi_rdata[18]_i_18_n_0 ),
        .I1(\axi_rdata[18]_i_19_n_0 ),
        .O(\axi_rdata_reg[18]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[19]),
        .Q(s00_axi_rdata[19]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[19]_i_10 
       (.I0(\axi_rdata[19]_i_20_n_0 ),
        .I1(\axi_rdata[19]_i_21_n_0 ),
        .O(\axi_rdata_reg[19]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_11 
       (.I0(\axi_rdata[19]_i_22_n_0 ),
        .I1(\axi_rdata[19]_i_23_n_0 ),
        .O(\axi_rdata_reg[19]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[19]_i_3 
       (.I0(\axi_rdata_reg[19]_i_6_n_0 ),
        .I1(\axi_rdata_reg[19]_i_7_n_0 ),
        .O(\axi_rdata_reg[19]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[19]_i_4 
       (.I0(\axi_rdata_reg[19]_i_8_n_0 ),
        .I1(\axi_rdata_reg[19]_i_9_n_0 ),
        .O(\axi_rdata_reg[19]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[19]_i_5 
       (.I0(\axi_rdata_reg[19]_i_10_n_0 ),
        .I1(\axi_rdata_reg[19]_i_11_n_0 ),
        .O(\axi_rdata_reg[19]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[19]_i_6 
       (.I0(\axi_rdata[19]_i_12_n_0 ),
        .I1(\axi_rdata[19]_i_13_n_0 ),
        .O(\axi_rdata_reg[19]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_7 
       (.I0(\axi_rdata[19]_i_14_n_0 ),
        .I1(\axi_rdata[19]_i_15_n_0 ),
        .O(\axi_rdata_reg[19]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_8 
       (.I0(\axi_rdata[19]_i_16_n_0 ),
        .I1(\axi_rdata[19]_i_17_n_0 ),
        .O(\axi_rdata_reg[19]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[19]_i_9 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_rdata[19]_i_19_n_0 ),
        .O(\axi_rdata_reg[19]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[1]),
        .Q(s00_axi_rdata[1]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[1]_i_10 
       (.I0(\axi_rdata[1]_i_20_n_0 ),
        .I1(\axi_rdata[1]_i_21_n_0 ),
        .O(\axi_rdata_reg[1]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_11 
       (.I0(\axi_rdata[1]_i_22_n_0 ),
        .I1(\axi_rdata[1]_i_23_n_0 ),
        .O(\axi_rdata_reg[1]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata_reg[1]_i_6_n_0 ),
        .I1(\axi_rdata_reg[1]_i_7_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[1]_i_4 
       (.I0(\axi_rdata_reg[1]_i_8_n_0 ),
        .I1(\axi_rdata_reg[1]_i_9_n_0 ),
        .O(\axi_rdata_reg[1]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[1]_i_5 
       (.I0(\axi_rdata_reg[1]_i_10_n_0 ),
        .I1(\axi_rdata_reg[1]_i_11_n_0 ),
        .O(\axi_rdata_reg[1]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[1]_i_6 
       (.I0(\axi_rdata[1]_i_12_n_0 ),
        .I1(\axi_rdata[1]_i_13_n_0 ),
        .O(\axi_rdata_reg[1]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_7 
       (.I0(\axi_rdata[1]_i_14_n_0 ),
        .I1(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata_reg[1]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_8 
       (.I0(\axi_rdata[1]_i_16_n_0 ),
        .I1(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata_reg[1]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[1]_i_9 
       (.I0(\axi_rdata[1]_i_18_n_0 ),
        .I1(\axi_rdata[1]_i_19_n_0 ),
        .O(\axi_rdata_reg[1]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[20]),
        .Q(s00_axi_rdata[20]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[20]_i_10 
       (.I0(\axi_rdata[20]_i_20_n_0 ),
        .I1(\axi_rdata[20]_i_21_n_0 ),
        .O(\axi_rdata_reg[20]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_11 
       (.I0(\axi_rdata[20]_i_22_n_0 ),
        .I1(\axi_rdata[20]_i_23_n_0 ),
        .O(\axi_rdata_reg[20]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[20]_i_3 
       (.I0(\axi_rdata_reg[20]_i_6_n_0 ),
        .I1(\axi_rdata_reg[20]_i_7_n_0 ),
        .O(\axi_rdata_reg[20]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[20]_i_4 
       (.I0(\axi_rdata_reg[20]_i_8_n_0 ),
        .I1(\axi_rdata_reg[20]_i_9_n_0 ),
        .O(\axi_rdata_reg[20]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[20]_i_5 
       (.I0(\axi_rdata_reg[20]_i_10_n_0 ),
        .I1(\axi_rdata_reg[20]_i_11_n_0 ),
        .O(\axi_rdata_reg[20]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[20]_i_6 
       (.I0(\axi_rdata[20]_i_12_n_0 ),
        .I1(\axi_rdata[20]_i_13_n_0 ),
        .O(\axi_rdata_reg[20]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_7 
       (.I0(\axi_rdata[20]_i_14_n_0 ),
        .I1(\axi_rdata[20]_i_15_n_0 ),
        .O(\axi_rdata_reg[20]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_8 
       (.I0(\axi_rdata[20]_i_16_n_0 ),
        .I1(\axi_rdata[20]_i_17_n_0 ),
        .O(\axi_rdata_reg[20]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[20]_i_9 
       (.I0(\axi_rdata[20]_i_18_n_0 ),
        .I1(\axi_rdata[20]_i_19_n_0 ),
        .O(\axi_rdata_reg[20]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[21]),
        .Q(s00_axi_rdata[21]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[21]_i_10 
       (.I0(\axi_rdata[21]_i_20_n_0 ),
        .I1(\axi_rdata[21]_i_21_n_0 ),
        .O(\axi_rdata_reg[21]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_11 
       (.I0(\axi_rdata[21]_i_22_n_0 ),
        .I1(\axi_rdata[21]_i_23_n_0 ),
        .O(\axi_rdata_reg[21]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[21]_i_3 
       (.I0(\axi_rdata_reg[21]_i_6_n_0 ),
        .I1(\axi_rdata_reg[21]_i_7_n_0 ),
        .O(\axi_rdata_reg[21]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[21]_i_4 
       (.I0(\axi_rdata_reg[21]_i_8_n_0 ),
        .I1(\axi_rdata_reg[21]_i_9_n_0 ),
        .O(\axi_rdata_reg[21]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[21]_i_5 
       (.I0(\axi_rdata_reg[21]_i_10_n_0 ),
        .I1(\axi_rdata_reg[21]_i_11_n_0 ),
        .O(\axi_rdata_reg[21]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[21]_i_6 
       (.I0(\axi_rdata[21]_i_12_n_0 ),
        .I1(\axi_rdata[21]_i_13_n_0 ),
        .O(\axi_rdata_reg[21]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_7 
       (.I0(\axi_rdata[21]_i_14_n_0 ),
        .I1(\axi_rdata[21]_i_15_n_0 ),
        .O(\axi_rdata_reg[21]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_8 
       (.I0(\axi_rdata[21]_i_16_n_0 ),
        .I1(\axi_rdata[21]_i_17_n_0 ),
        .O(\axi_rdata_reg[21]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[21]_i_9 
       (.I0(\axi_rdata[21]_i_18_n_0 ),
        .I1(\axi_rdata[21]_i_19_n_0 ),
        .O(\axi_rdata_reg[21]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[22]),
        .Q(s00_axi_rdata[22]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[22]_i_10 
       (.I0(\axi_rdata[22]_i_20_n_0 ),
        .I1(\axi_rdata[22]_i_21_n_0 ),
        .O(\axi_rdata_reg[22]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_11 
       (.I0(\axi_rdata[22]_i_22_n_0 ),
        .I1(\axi_rdata[22]_i_23_n_0 ),
        .O(\axi_rdata_reg[22]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[22]_i_3 
       (.I0(\axi_rdata_reg[22]_i_6_n_0 ),
        .I1(\axi_rdata_reg[22]_i_7_n_0 ),
        .O(\axi_rdata_reg[22]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[22]_i_4 
       (.I0(\axi_rdata_reg[22]_i_8_n_0 ),
        .I1(\axi_rdata_reg[22]_i_9_n_0 ),
        .O(\axi_rdata_reg[22]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[22]_i_5 
       (.I0(\axi_rdata_reg[22]_i_10_n_0 ),
        .I1(\axi_rdata_reg[22]_i_11_n_0 ),
        .O(\axi_rdata_reg[22]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[22]_i_6 
       (.I0(\axi_rdata[22]_i_12_n_0 ),
        .I1(\axi_rdata[22]_i_13_n_0 ),
        .O(\axi_rdata_reg[22]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_7 
       (.I0(\axi_rdata[22]_i_14_n_0 ),
        .I1(\axi_rdata[22]_i_15_n_0 ),
        .O(\axi_rdata_reg[22]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_8 
       (.I0(\axi_rdata[22]_i_16_n_0 ),
        .I1(\axi_rdata[22]_i_17_n_0 ),
        .O(\axi_rdata_reg[22]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[22]_i_9 
       (.I0(\axi_rdata[22]_i_18_n_0 ),
        .I1(\axi_rdata[22]_i_19_n_0 ),
        .O(\axi_rdata_reg[22]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[23]),
        .Q(s00_axi_rdata[23]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[23]_i_10 
       (.I0(\axi_rdata[23]_i_20_n_0 ),
        .I1(\axi_rdata[23]_i_21_n_0 ),
        .O(\axi_rdata_reg[23]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_11 
       (.I0(\axi_rdata[23]_i_22_n_0 ),
        .I1(\axi_rdata[23]_i_23_n_0 ),
        .O(\axi_rdata_reg[23]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[23]_i_3 
       (.I0(\axi_rdata_reg[23]_i_6_n_0 ),
        .I1(\axi_rdata_reg[23]_i_7_n_0 ),
        .O(\axi_rdata_reg[23]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[23]_i_4 
       (.I0(\axi_rdata_reg[23]_i_8_n_0 ),
        .I1(\axi_rdata_reg[23]_i_9_n_0 ),
        .O(\axi_rdata_reg[23]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[23]_i_5 
       (.I0(\axi_rdata_reg[23]_i_10_n_0 ),
        .I1(\axi_rdata_reg[23]_i_11_n_0 ),
        .O(\axi_rdata_reg[23]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[23]_i_6 
       (.I0(\axi_rdata[23]_i_12_n_0 ),
        .I1(\axi_rdata[23]_i_13_n_0 ),
        .O(\axi_rdata_reg[23]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_7 
       (.I0(\axi_rdata[23]_i_14_n_0 ),
        .I1(\axi_rdata[23]_i_15_n_0 ),
        .O(\axi_rdata_reg[23]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_8 
       (.I0(\axi_rdata[23]_i_16_n_0 ),
        .I1(\axi_rdata[23]_i_17_n_0 ),
        .O(\axi_rdata_reg[23]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[23]_i_9 
       (.I0(\axi_rdata[23]_i_18_n_0 ),
        .I1(\axi_rdata[23]_i_19_n_0 ),
        .O(\axi_rdata_reg[23]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[24]),
        .Q(s00_axi_rdata[24]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[24]_i_10 
       (.I0(\axi_rdata[24]_i_20_n_0 ),
        .I1(\axi_rdata[24]_i_21_n_0 ),
        .O(\axi_rdata_reg[24]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_11 
       (.I0(\axi_rdata[24]_i_22_n_0 ),
        .I1(\axi_rdata[24]_i_23_n_0 ),
        .O(\axi_rdata_reg[24]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[24]_i_3 
       (.I0(\axi_rdata_reg[24]_i_6_n_0 ),
        .I1(\axi_rdata_reg[24]_i_7_n_0 ),
        .O(\axi_rdata_reg[24]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[24]_i_4 
       (.I0(\axi_rdata_reg[24]_i_8_n_0 ),
        .I1(\axi_rdata_reg[24]_i_9_n_0 ),
        .O(\axi_rdata_reg[24]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[24]_i_5 
       (.I0(\axi_rdata_reg[24]_i_10_n_0 ),
        .I1(\axi_rdata_reg[24]_i_11_n_0 ),
        .O(\axi_rdata_reg[24]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[24]_i_6 
       (.I0(\axi_rdata[24]_i_12_n_0 ),
        .I1(\axi_rdata[24]_i_13_n_0 ),
        .O(\axi_rdata_reg[24]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_7 
       (.I0(\axi_rdata[24]_i_14_n_0 ),
        .I1(\axi_rdata[24]_i_15_n_0 ),
        .O(\axi_rdata_reg[24]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_8 
       (.I0(\axi_rdata[24]_i_16_n_0 ),
        .I1(\axi_rdata[24]_i_17_n_0 ),
        .O(\axi_rdata_reg[24]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[24]_i_9 
       (.I0(\axi_rdata[24]_i_18_n_0 ),
        .I1(\axi_rdata[24]_i_19_n_0 ),
        .O(\axi_rdata_reg[24]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[25]),
        .Q(s00_axi_rdata[25]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[25]_i_10 
       (.I0(\axi_rdata[25]_i_20_n_0 ),
        .I1(\axi_rdata[25]_i_21_n_0 ),
        .O(\axi_rdata_reg[25]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_11 
       (.I0(\axi_rdata[25]_i_22_n_0 ),
        .I1(\axi_rdata[25]_i_23_n_0 ),
        .O(\axi_rdata_reg[25]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[25]_i_3 
       (.I0(\axi_rdata_reg[25]_i_6_n_0 ),
        .I1(\axi_rdata_reg[25]_i_7_n_0 ),
        .O(\axi_rdata_reg[25]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[25]_i_4 
       (.I0(\axi_rdata_reg[25]_i_8_n_0 ),
        .I1(\axi_rdata_reg[25]_i_9_n_0 ),
        .O(\axi_rdata_reg[25]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[25]_i_5 
       (.I0(\axi_rdata_reg[25]_i_10_n_0 ),
        .I1(\axi_rdata_reg[25]_i_11_n_0 ),
        .O(\axi_rdata_reg[25]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[25]_i_6 
       (.I0(\axi_rdata[25]_i_12_n_0 ),
        .I1(\axi_rdata[25]_i_13_n_0 ),
        .O(\axi_rdata_reg[25]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_7 
       (.I0(\axi_rdata[25]_i_14_n_0 ),
        .I1(\axi_rdata[25]_i_15_n_0 ),
        .O(\axi_rdata_reg[25]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_8 
       (.I0(\axi_rdata[25]_i_16_n_0 ),
        .I1(\axi_rdata[25]_i_17_n_0 ),
        .O(\axi_rdata_reg[25]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[25]_i_9 
       (.I0(\axi_rdata[25]_i_18_n_0 ),
        .I1(\axi_rdata[25]_i_19_n_0 ),
        .O(\axi_rdata_reg[25]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[26]),
        .Q(s00_axi_rdata[26]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[26]_i_10 
       (.I0(\axi_rdata[26]_i_20_n_0 ),
        .I1(\axi_rdata[26]_i_21_n_0 ),
        .O(\axi_rdata_reg[26]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_11 
       (.I0(\axi_rdata[26]_i_22_n_0 ),
        .I1(\axi_rdata[26]_i_23_n_0 ),
        .O(\axi_rdata_reg[26]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[26]_i_3 
       (.I0(\axi_rdata_reg[26]_i_6_n_0 ),
        .I1(\axi_rdata_reg[26]_i_7_n_0 ),
        .O(\axi_rdata_reg[26]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[26]_i_4 
       (.I0(\axi_rdata_reg[26]_i_8_n_0 ),
        .I1(\axi_rdata_reg[26]_i_9_n_0 ),
        .O(\axi_rdata_reg[26]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[26]_i_5 
       (.I0(\axi_rdata_reg[26]_i_10_n_0 ),
        .I1(\axi_rdata_reg[26]_i_11_n_0 ),
        .O(\axi_rdata_reg[26]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[26]_i_6 
       (.I0(\axi_rdata[26]_i_12_n_0 ),
        .I1(\axi_rdata[26]_i_13_n_0 ),
        .O(\axi_rdata_reg[26]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_7 
       (.I0(\axi_rdata[26]_i_14_n_0 ),
        .I1(\axi_rdata[26]_i_15_n_0 ),
        .O(\axi_rdata_reg[26]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_8 
       (.I0(\axi_rdata[26]_i_16_n_0 ),
        .I1(\axi_rdata[26]_i_17_n_0 ),
        .O(\axi_rdata_reg[26]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[26]_i_9 
       (.I0(\axi_rdata[26]_i_18_n_0 ),
        .I1(\axi_rdata[26]_i_19_n_0 ),
        .O(\axi_rdata_reg[26]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[27]),
        .Q(s00_axi_rdata[27]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[27]_i_10 
       (.I0(\axi_rdata[27]_i_20_n_0 ),
        .I1(\axi_rdata[27]_i_21_n_0 ),
        .O(\axi_rdata_reg[27]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_11 
       (.I0(\axi_rdata[27]_i_22_n_0 ),
        .I1(\axi_rdata[27]_i_23_n_0 ),
        .O(\axi_rdata_reg[27]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[27]_i_3 
       (.I0(\axi_rdata_reg[27]_i_6_n_0 ),
        .I1(\axi_rdata_reg[27]_i_7_n_0 ),
        .O(\axi_rdata_reg[27]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[27]_i_4 
       (.I0(\axi_rdata_reg[27]_i_8_n_0 ),
        .I1(\axi_rdata_reg[27]_i_9_n_0 ),
        .O(\axi_rdata_reg[27]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[27]_i_5 
       (.I0(\axi_rdata_reg[27]_i_10_n_0 ),
        .I1(\axi_rdata_reg[27]_i_11_n_0 ),
        .O(\axi_rdata_reg[27]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[27]_i_6 
       (.I0(\axi_rdata[27]_i_12_n_0 ),
        .I1(\axi_rdata[27]_i_13_n_0 ),
        .O(\axi_rdata_reg[27]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_7 
       (.I0(\axi_rdata[27]_i_14_n_0 ),
        .I1(\axi_rdata[27]_i_15_n_0 ),
        .O(\axi_rdata_reg[27]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_8 
       (.I0(\axi_rdata[27]_i_16_n_0 ),
        .I1(\axi_rdata[27]_i_17_n_0 ),
        .O(\axi_rdata_reg[27]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[27]_i_9 
       (.I0(\axi_rdata[27]_i_18_n_0 ),
        .I1(\axi_rdata[27]_i_19_n_0 ),
        .O(\axi_rdata_reg[27]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[28]),
        .Q(s00_axi_rdata[28]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[28]_i_10 
       (.I0(\axi_rdata[28]_i_20_n_0 ),
        .I1(\axi_rdata[28]_i_21_n_0 ),
        .O(\axi_rdata_reg[28]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_11 
       (.I0(\axi_rdata[28]_i_22_n_0 ),
        .I1(\axi_rdata[28]_i_23_n_0 ),
        .O(\axi_rdata_reg[28]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[28]_i_3 
       (.I0(\axi_rdata_reg[28]_i_6_n_0 ),
        .I1(\axi_rdata_reg[28]_i_7_n_0 ),
        .O(\axi_rdata_reg[28]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[28]_i_4 
       (.I0(\axi_rdata_reg[28]_i_8_n_0 ),
        .I1(\axi_rdata_reg[28]_i_9_n_0 ),
        .O(\axi_rdata_reg[28]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[28]_i_5 
       (.I0(\axi_rdata_reg[28]_i_10_n_0 ),
        .I1(\axi_rdata_reg[28]_i_11_n_0 ),
        .O(\axi_rdata_reg[28]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[28]_i_6 
       (.I0(\axi_rdata[28]_i_12_n_0 ),
        .I1(\axi_rdata[28]_i_13_n_0 ),
        .O(\axi_rdata_reg[28]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_7 
       (.I0(\axi_rdata[28]_i_14_n_0 ),
        .I1(\axi_rdata[28]_i_15_n_0 ),
        .O(\axi_rdata_reg[28]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_8 
       (.I0(\axi_rdata[28]_i_16_n_0 ),
        .I1(\axi_rdata[28]_i_17_n_0 ),
        .O(\axi_rdata_reg[28]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[28]_i_9 
       (.I0(\axi_rdata[28]_i_18_n_0 ),
        .I1(\axi_rdata[28]_i_19_n_0 ),
        .O(\axi_rdata_reg[28]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[29]),
        .Q(s00_axi_rdata[29]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[29]_i_10 
       (.I0(\axi_rdata[29]_i_20_n_0 ),
        .I1(\axi_rdata[29]_i_21_n_0 ),
        .O(\axi_rdata_reg[29]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_11 
       (.I0(\axi_rdata[29]_i_22_n_0 ),
        .I1(\axi_rdata[29]_i_23_n_0 ),
        .O(\axi_rdata_reg[29]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[29]_i_3 
       (.I0(\axi_rdata_reg[29]_i_6_n_0 ),
        .I1(\axi_rdata_reg[29]_i_7_n_0 ),
        .O(\axi_rdata_reg[29]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[29]_i_4 
       (.I0(\axi_rdata_reg[29]_i_8_n_0 ),
        .I1(\axi_rdata_reg[29]_i_9_n_0 ),
        .O(\axi_rdata_reg[29]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[29]_i_5 
       (.I0(\axi_rdata_reg[29]_i_10_n_0 ),
        .I1(\axi_rdata_reg[29]_i_11_n_0 ),
        .O(\axi_rdata_reg[29]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[29]_i_6 
       (.I0(\axi_rdata[29]_i_12_n_0 ),
        .I1(\axi_rdata[29]_i_13_n_0 ),
        .O(\axi_rdata_reg[29]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_7 
       (.I0(\axi_rdata[29]_i_14_n_0 ),
        .I1(\axi_rdata[29]_i_15_n_0 ),
        .O(\axi_rdata_reg[29]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_8 
       (.I0(\axi_rdata[29]_i_16_n_0 ),
        .I1(\axi_rdata[29]_i_17_n_0 ),
        .O(\axi_rdata_reg[29]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[29]_i_9 
       (.I0(\axi_rdata[29]_i_18_n_0 ),
        .I1(\axi_rdata[29]_i_19_n_0 ),
        .O(\axi_rdata_reg[29]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[2]),
        .Q(s00_axi_rdata[2]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[2]_i_10 
       (.I0(\axi_rdata[2]_i_20_n_0 ),
        .I1(\axi_rdata[2]_i_21_n_0 ),
        .O(\axi_rdata_reg[2]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_11 
       (.I0(\axi_rdata[2]_i_22_n_0 ),
        .I1(\axi_rdata[2]_i_23_n_0 ),
        .O(\axi_rdata_reg[2]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata_reg[2]_i_6_n_0 ),
        .I1(\axi_rdata_reg[2]_i_7_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[2]_i_4 
       (.I0(\axi_rdata_reg[2]_i_8_n_0 ),
        .I1(\axi_rdata_reg[2]_i_9_n_0 ),
        .O(\axi_rdata_reg[2]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[2]_i_5 
       (.I0(\axi_rdata_reg[2]_i_10_n_0 ),
        .I1(\axi_rdata_reg[2]_i_11_n_0 ),
        .O(\axi_rdata_reg[2]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[2]_i_6 
       (.I0(\axi_rdata[2]_i_12_n_0 ),
        .I1(\axi_rdata[2]_i_13_n_0 ),
        .O(\axi_rdata_reg[2]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_7 
       (.I0(\axi_rdata[2]_i_14_n_0 ),
        .I1(\axi_rdata[2]_i_15_n_0 ),
        .O(\axi_rdata_reg[2]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_8 
       (.I0(\axi_rdata[2]_i_16_n_0 ),
        .I1(\axi_rdata[2]_i_17_n_0 ),
        .O(\axi_rdata_reg[2]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[2]_i_9 
       (.I0(\axi_rdata[2]_i_18_n_0 ),
        .I1(\axi_rdata[2]_i_19_n_0 ),
        .O(\axi_rdata_reg[2]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[30]),
        .Q(s00_axi_rdata[30]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[30]_i_10 
       (.I0(\axi_rdata[30]_i_20_n_0 ),
        .I1(\axi_rdata[30]_i_21_n_0 ),
        .O(\axi_rdata_reg[30]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_11 
       (.I0(\axi_rdata[30]_i_22_n_0 ),
        .I1(\axi_rdata[30]_i_23_n_0 ),
        .O(\axi_rdata_reg[30]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[30]_i_3 
       (.I0(\axi_rdata_reg[30]_i_6_n_0 ),
        .I1(\axi_rdata_reg[30]_i_7_n_0 ),
        .O(\axi_rdata_reg[30]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[30]_i_4 
       (.I0(\axi_rdata_reg[30]_i_8_n_0 ),
        .I1(\axi_rdata_reg[30]_i_9_n_0 ),
        .O(\axi_rdata_reg[30]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[30]_i_5 
       (.I0(\axi_rdata_reg[30]_i_10_n_0 ),
        .I1(\axi_rdata_reg[30]_i_11_n_0 ),
        .O(\axi_rdata_reg[30]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[30]_i_6 
       (.I0(\axi_rdata[30]_i_12_n_0 ),
        .I1(\axi_rdata[30]_i_13_n_0 ),
        .O(\axi_rdata_reg[30]_i_6_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_7 
       (.I0(\axi_rdata[30]_i_14_n_0 ),
        .I1(\axi_rdata[30]_i_15_n_0 ),
        .O(\axi_rdata_reg[30]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_8 
       (.I0(\axi_rdata[30]_i_16_n_0 ),
        .I1(\axi_rdata[30]_i_17_n_0 ),
        .O(\axi_rdata_reg[30]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_9 
       (.I0(\axi_rdata[30]_i_18_n_0 ),
        .I1(\axi_rdata[30]_i_19_n_0 ),
        .O(\axi_rdata_reg[30]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[31]),
        .Q(s00_axi_rdata[31]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[31]_i_10 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata_reg[31]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_11 
       (.I0(\axi_rdata[31]_i_21_n_0 ),
        .I1(\axi_rdata[31]_i_22_n_0 ),
        .O(\axi_rdata_reg[31]_i_11_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_12 
       (.I0(\axi_rdata[31]_i_23_n_0 ),
        .I1(\axi_rdata[31]_i_24_n_0 ),
        .O(\axi_rdata_reg[31]_i_12_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[31]_i_4 
       (.I0(\axi_rdata_reg[31]_i_7_n_0 ),
        .I1(\axi_rdata_reg[31]_i_8_n_0 ),
        .O(\axi_rdata_reg[31]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[31]_i_5 
       (.I0(\axi_rdata_reg[31]_i_9_n_0 ),
        .I1(\axi_rdata_reg[31]_i_10_n_0 ),
        .O(\axi_rdata_reg[31]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[31]_i_6 
       (.I0(\axi_rdata_reg[31]_i_11_n_0 ),
        .I1(\axi_rdata_reg[31]_i_12_n_0 ),
        .O(\axi_rdata_reg[31]_i_6_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[31]_i_7 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\axi_rdata[31]_i_14_n_0 ),
        .O(\axi_rdata_reg[31]_i_7_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_8 
       (.I0(\axi_rdata[31]_i_15_n_0 ),
        .I1(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata_reg[31]_i_8_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_9 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\axi_rdata[31]_i_18_n_0 ),
        .O(\axi_rdata_reg[31]_i_9_n_0 ),
        .S(\axi_araddr_reg[4]_rep_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[3]),
        .Q(s00_axi_rdata[3]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[3]_i_10 
       (.I0(\axi_rdata[3]_i_20_n_0 ),
        .I1(\axi_rdata[3]_i_21_n_0 ),
        .O(\axi_rdata_reg[3]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_11 
       (.I0(\axi_rdata[3]_i_22_n_0 ),
        .I1(\axi_rdata[3]_i_23_n_0 ),
        .O(\axi_rdata_reg[3]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[3]_i_3 
       (.I0(\axi_rdata_reg[3]_i_6_n_0 ),
        .I1(\axi_rdata_reg[3]_i_7_n_0 ),
        .O(\axi_rdata_reg[3]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[3]_i_4 
       (.I0(\axi_rdata_reg[3]_i_8_n_0 ),
        .I1(\axi_rdata_reg[3]_i_9_n_0 ),
        .O(\axi_rdata_reg[3]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[3]_i_5 
       (.I0(\axi_rdata_reg[3]_i_10_n_0 ),
        .I1(\axi_rdata_reg[3]_i_11_n_0 ),
        .O(\axi_rdata_reg[3]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[3]_i_6 
       (.I0(\axi_rdata[3]_i_12_n_0 ),
        .I1(\axi_rdata[3]_i_13_n_0 ),
        .O(\axi_rdata_reg[3]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_7 
       (.I0(\axi_rdata[3]_i_14_n_0 ),
        .I1(\axi_rdata[3]_i_15_n_0 ),
        .O(\axi_rdata_reg[3]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_8 
       (.I0(\axi_rdata[3]_i_16_n_0 ),
        .I1(\axi_rdata[3]_i_17_n_0 ),
        .O(\axi_rdata_reg[3]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[3]_i_9 
       (.I0(\axi_rdata[3]_i_18_n_0 ),
        .I1(\axi_rdata[3]_i_19_n_0 ),
        .O(\axi_rdata_reg[3]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[4]),
        .Q(s00_axi_rdata[4]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[4]_i_10 
       (.I0(\axi_rdata[4]_i_20_n_0 ),
        .I1(\axi_rdata[4]_i_21_n_0 ),
        .O(\axi_rdata_reg[4]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_11 
       (.I0(\axi_rdata[4]_i_22_n_0 ),
        .I1(\axi_rdata[4]_i_23_n_0 ),
        .O(\axi_rdata_reg[4]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[4]_i_3 
       (.I0(\axi_rdata_reg[4]_i_6_n_0 ),
        .I1(\axi_rdata_reg[4]_i_7_n_0 ),
        .O(\axi_rdata_reg[4]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[4]_i_4 
       (.I0(\axi_rdata_reg[4]_i_8_n_0 ),
        .I1(\axi_rdata_reg[4]_i_9_n_0 ),
        .O(\axi_rdata_reg[4]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[4]_i_5 
       (.I0(\axi_rdata_reg[4]_i_10_n_0 ),
        .I1(\axi_rdata_reg[4]_i_11_n_0 ),
        .O(\axi_rdata_reg[4]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[4]_i_6 
       (.I0(\axi_rdata[4]_i_12_n_0 ),
        .I1(\axi_rdata[4]_i_13_n_0 ),
        .O(\axi_rdata_reg[4]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_7 
       (.I0(\axi_rdata[4]_i_14_n_0 ),
        .I1(\axi_rdata[4]_i_15_n_0 ),
        .O(\axi_rdata_reg[4]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_8 
       (.I0(\axi_rdata[4]_i_16_n_0 ),
        .I1(\axi_rdata[4]_i_17_n_0 ),
        .O(\axi_rdata_reg[4]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[4]_i_9 
       (.I0(\axi_rdata[4]_i_18_n_0 ),
        .I1(\axi_rdata[4]_i_19_n_0 ),
        .O(\axi_rdata_reg[4]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[5]),
        .Q(s00_axi_rdata[5]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[5]_i_10 
       (.I0(\axi_rdata[5]_i_20_n_0 ),
        .I1(\axi_rdata[5]_i_21_n_0 ),
        .O(\axi_rdata_reg[5]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_11 
       (.I0(\axi_rdata[5]_i_22_n_0 ),
        .I1(\axi_rdata[5]_i_23_n_0 ),
        .O(\axi_rdata_reg[5]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[5]_i_3 
       (.I0(\axi_rdata_reg[5]_i_6_n_0 ),
        .I1(\axi_rdata_reg[5]_i_7_n_0 ),
        .O(\axi_rdata_reg[5]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[5]_i_4 
       (.I0(\axi_rdata_reg[5]_i_8_n_0 ),
        .I1(\axi_rdata_reg[5]_i_9_n_0 ),
        .O(\axi_rdata_reg[5]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[5]_i_5 
       (.I0(\axi_rdata_reg[5]_i_10_n_0 ),
        .I1(\axi_rdata_reg[5]_i_11_n_0 ),
        .O(\axi_rdata_reg[5]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[5]_i_6 
       (.I0(\axi_rdata[5]_i_12_n_0 ),
        .I1(\axi_rdata[5]_i_13_n_0 ),
        .O(\axi_rdata_reg[5]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_7 
       (.I0(\axi_rdata[5]_i_14_n_0 ),
        .I1(\axi_rdata[5]_i_15_n_0 ),
        .O(\axi_rdata_reg[5]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_8 
       (.I0(\axi_rdata[5]_i_16_n_0 ),
        .I1(\axi_rdata[5]_i_17_n_0 ),
        .O(\axi_rdata_reg[5]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[5]_i_9 
       (.I0(\axi_rdata[5]_i_18_n_0 ),
        .I1(\axi_rdata[5]_i_19_n_0 ),
        .O(\axi_rdata_reg[5]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[6]),
        .Q(s00_axi_rdata[6]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[6]_i_10 
       (.I0(\axi_rdata[6]_i_20_n_0 ),
        .I1(\axi_rdata[6]_i_21_n_0 ),
        .O(\axi_rdata_reg[6]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_11 
       (.I0(\axi_rdata[6]_i_22_n_0 ),
        .I1(\axi_rdata[6]_i_23_n_0 ),
        .O(\axi_rdata_reg[6]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[6]_i_3 
       (.I0(\axi_rdata_reg[6]_i_6_n_0 ),
        .I1(\axi_rdata_reg[6]_i_7_n_0 ),
        .O(\axi_rdata_reg[6]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[6]_i_4 
       (.I0(\axi_rdata_reg[6]_i_8_n_0 ),
        .I1(\axi_rdata_reg[6]_i_9_n_0 ),
        .O(\axi_rdata_reg[6]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[6]_i_5 
       (.I0(\axi_rdata_reg[6]_i_10_n_0 ),
        .I1(\axi_rdata_reg[6]_i_11_n_0 ),
        .O(\axi_rdata_reg[6]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[6]_i_6 
       (.I0(\axi_rdata[6]_i_12_n_0 ),
        .I1(\axi_rdata[6]_i_13_n_0 ),
        .O(\axi_rdata_reg[6]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_7 
       (.I0(\axi_rdata[6]_i_14_n_0 ),
        .I1(\axi_rdata[6]_i_15_n_0 ),
        .O(\axi_rdata_reg[6]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_8 
       (.I0(\axi_rdata[6]_i_16_n_0 ),
        .I1(\axi_rdata[6]_i_17_n_0 ),
        .O(\axi_rdata_reg[6]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[6]_i_9 
       (.I0(\axi_rdata[6]_i_18_n_0 ),
        .I1(\axi_rdata[6]_i_19_n_0 ),
        .O(\axi_rdata_reg[6]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[7]),
        .Q(s00_axi_rdata[7]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[7]_i_10 
       (.I0(\axi_rdata[7]_i_20_n_0 ),
        .I1(\axi_rdata[7]_i_21_n_0 ),
        .O(\axi_rdata_reg[7]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_11 
       (.I0(\axi_rdata[7]_i_22_n_0 ),
        .I1(\axi_rdata[7]_i_23_n_0 ),
        .O(\axi_rdata_reg[7]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[7]_i_3 
       (.I0(\axi_rdata_reg[7]_i_6_n_0 ),
        .I1(\axi_rdata_reg[7]_i_7_n_0 ),
        .O(\axi_rdata_reg[7]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[7]_i_4 
       (.I0(\axi_rdata_reg[7]_i_8_n_0 ),
        .I1(\axi_rdata_reg[7]_i_9_n_0 ),
        .O(\axi_rdata_reg[7]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[7]_i_5 
       (.I0(\axi_rdata_reg[7]_i_10_n_0 ),
        .I1(\axi_rdata_reg[7]_i_11_n_0 ),
        .O(\axi_rdata_reg[7]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[7]_i_6 
       (.I0(\axi_rdata[7]_i_12_n_0 ),
        .I1(\axi_rdata[7]_i_13_n_0 ),
        .O(\axi_rdata_reg[7]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_7 
       (.I0(\axi_rdata[7]_i_14_n_0 ),
        .I1(\axi_rdata[7]_i_15_n_0 ),
        .O(\axi_rdata_reg[7]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_8 
       (.I0(\axi_rdata[7]_i_16_n_0 ),
        .I1(\axi_rdata[7]_i_17_n_0 ),
        .O(\axi_rdata_reg[7]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[7]_i_9 
       (.I0(\axi_rdata[7]_i_18_n_0 ),
        .I1(\axi_rdata[7]_i_19_n_0 ),
        .O(\axi_rdata_reg[7]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[8]),
        .Q(s00_axi_rdata[8]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[8]_i_10 
       (.I0(\axi_rdata[8]_i_20_n_0 ),
        .I1(\axi_rdata[8]_i_21_n_0 ),
        .O(\axi_rdata_reg[8]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_11 
       (.I0(\axi_rdata[8]_i_22_n_0 ),
        .I1(\axi_rdata[8]_i_23_n_0 ),
        .O(\axi_rdata_reg[8]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[8]_i_3 
       (.I0(\axi_rdata_reg[8]_i_6_n_0 ),
        .I1(\axi_rdata_reg[8]_i_7_n_0 ),
        .O(\axi_rdata_reg[8]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[8]_i_4 
       (.I0(\axi_rdata_reg[8]_i_8_n_0 ),
        .I1(\axi_rdata_reg[8]_i_9_n_0 ),
        .O(\axi_rdata_reg[8]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[8]_i_5 
       (.I0(\axi_rdata_reg[8]_i_10_n_0 ),
        .I1(\axi_rdata_reg[8]_i_11_n_0 ),
        .O(\axi_rdata_reg[8]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[8]_i_6 
       (.I0(\axi_rdata[8]_i_12_n_0 ),
        .I1(\axi_rdata[8]_i_13_n_0 ),
        .O(\axi_rdata_reg[8]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_7 
       (.I0(\axi_rdata[8]_i_14_n_0 ),
        .I1(\axi_rdata[8]_i_15_n_0 ),
        .O(\axi_rdata_reg[8]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_8 
       (.I0(\axi_rdata[8]_i_16_n_0 ),
        .I1(\axi_rdata[8]_i_17_n_0 ),
        .O(\axi_rdata_reg[8]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[8]_i_9 
       (.I0(\axi_rdata[8]_i_18_n_0 ),
        .I1(\axi_rdata[8]_i_19_n_0 ),
        .O(\axi_rdata_reg[8]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(E),
        .D(reg_data_out__0[9]),
        .Q(s00_axi_rdata[9]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[9]_i_10 
       (.I0(\axi_rdata[9]_i_20_n_0 ),
        .I1(\axi_rdata[9]_i_21_n_0 ),
        .O(\axi_rdata_reg[9]_i_10_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_11 
       (.I0(\axi_rdata[9]_i_22_n_0 ),
        .I1(\axi_rdata[9]_i_23_n_0 ),
        .O(\axi_rdata_reg[9]_i_11_n_0 ),
        .S(axi_araddr[4]));
  MUXF8 \axi_rdata_reg[9]_i_3 
       (.I0(\axi_rdata_reg[9]_i_6_n_0 ),
        .I1(\axi_rdata_reg[9]_i_7_n_0 ),
        .O(\axi_rdata_reg[9]_i_3_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[9]_i_4 
       (.I0(\axi_rdata_reg[9]_i_8_n_0 ),
        .I1(\axi_rdata_reg[9]_i_9_n_0 ),
        .O(\axi_rdata_reg[9]_i_4_n_0 ),
        .S(axi_araddr[5]));
  MUXF8 \axi_rdata_reg[9]_i_5 
       (.I0(\axi_rdata_reg[9]_i_10_n_0 ),
        .I1(\axi_rdata_reg[9]_i_11_n_0 ),
        .O(\axi_rdata_reg[9]_i_5_n_0 ),
        .S(axi_araddr[5]));
  MUXF7 \axi_rdata_reg[9]_i_6 
       (.I0(\axi_rdata[9]_i_12_n_0 ),
        .I1(\axi_rdata[9]_i_13_n_0 ),
        .O(\axi_rdata_reg[9]_i_6_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_7 
       (.I0(\axi_rdata[9]_i_14_n_0 ),
        .I1(\axi_rdata[9]_i_15_n_0 ),
        .O(\axi_rdata_reg[9]_i_7_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_8 
       (.I0(\axi_rdata[9]_i_16_n_0 ),
        .I1(\axi_rdata[9]_i_17_n_0 ),
        .O(\axi_rdata_reg[9]_i_8_n_0 ),
        .S(axi_araddr[4]));
  MUXF7 \axi_rdata_reg[9]_i_9 
       (.I0(\axi_rdata[9]_i_18_n_0 ),
        .I1(\axi_rdata[9]_i_19_n_0 ),
        .O(\axi_rdata_reg[9]_i_9_n_0 ),
        .S(axi_araddr[4]));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_reg_0),
        .Q(s00_axi_rvalid),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_wready),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(s00_axi_wready),
        .R(p_0_in));
  FDCE buffer_clk_d_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_d_1_i_reg_0),
        .Q(buffer_clk_d));
  FDCE buffer_clk_dac_d_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_dac_d_1_i_reg_0),
        .Q(buffer_clk_dac_d));
  FDCE buffer_clk_dac_p_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_dac_p_1_i_reg_0),
        .Q(buffer_clk_dac_p));
  FDCE buffer_clk_dac_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_dac_1_i_reg_0),
        .Q(buffer_clk_dac));
  FDCE buffer_clk_p_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_p_1_i_reg_0),
        .Q(buffer_clk_p));
  FDCE buffer_clk_short_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_short_1_i_reg_0),
        .Q(buffer_clk_short));
  FDCE buffer_dd0_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd0_1_i_reg_0),
        .Q(buffer_dd0));
  FDCE buffer_dd1_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd1_1_i_reg_0),
        .Q(buffer_dd1));
  FDCE buffer_dd2_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd2_1_i_reg_0),
        .Q(buffer_dd2));
  FDCE buffer_dd3_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd3_1_i_reg_0),
        .Q(buffer_dd3));
  FDCE buffer_sample_c_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(sample_c_1_i_reg_0),
        .Q(buffer_sample_c));
  FDCE buffer_sample_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(sample_1_i_reg_0),
        .Q(buffer_sample));
  FDCE buffer_sample_tr_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(sample_tr_1_i_reg_0),
        .Q(buffer_sample_tr));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_10
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_all_slow[24]),
        .I2(counter_1ns_buffer_sample[25]),
        .I3(count_upto_all_slow[25]),
        .O(clear_large_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_12
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_all_slow[22]),
        .I2(count_upto_all_slow[23]),
        .I3(counter_1ns_buffer_sample[23]),
        .O(clear_large_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_13
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_all_slow[20]),
        .I2(count_upto_all_slow[21]),
        .I3(counter_1ns_buffer_sample[21]),
        .O(clear_large_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_14
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_all_slow[18]),
        .I2(count_upto_all_slow[19]),
        .I3(counter_1ns_buffer_sample[19]),
        .O(clear_large_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_15
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_all_slow[16]),
        .I2(count_upto_all_slow[17]),
        .I3(counter_1ns_buffer_sample[17]),
        .O(clear_large_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_16
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_all_slow[22]),
        .I2(counter_1ns_buffer_sample[23]),
        .I3(count_upto_all_slow[23]),
        .O(clear_large_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_17
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_all_slow[20]),
        .I2(counter_1ns_buffer_sample[21]),
        .I3(count_upto_all_slow[21]),
        .O(clear_large_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_18
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_all_slow[18]),
        .I2(counter_1ns_buffer_sample[19]),
        .I3(count_upto_all_slow[19]),
        .O(clear_large_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_19
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_all_slow[16]),
        .I2(counter_1ns_buffer_sample[17]),
        .I3(count_upto_all_slow[17]),
        .O(clear_large_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_21
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(count_upto_all_slow[14]),
        .I2(count_upto_all_slow[15]),
        .I3(counter_1ns_buffer_sample[15]),
        .O(clear_large_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_22
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(count_upto_all_slow[12]),
        .I2(count_upto_all_slow[13]),
        .I3(counter_1ns_buffer_sample[13]),
        .O(clear_large_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_23
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(count_upto_all_slow[10]),
        .I2(count_upto_all_slow[11]),
        .I3(counter_1ns_buffer_sample[11]),
        .O(clear_large_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_24
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(count_upto_all_slow[8]),
        .I2(count_upto_all_slow[9]),
        .I3(counter_1ns_buffer_sample[9]),
        .O(clear_large_i_24_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_25
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(count_upto_all_slow[14]),
        .I2(counter_1ns_buffer_sample[15]),
        .I3(count_upto_all_slow[15]),
        .O(clear_large_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_26
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(count_upto_all_slow[12]),
        .I2(counter_1ns_buffer_sample[13]),
        .I3(count_upto_all_slow[13]),
        .O(clear_large_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_27
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(count_upto_all_slow[10]),
        .I2(counter_1ns_buffer_sample[11]),
        .I3(count_upto_all_slow[11]),
        .O(clear_large_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_28
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(count_upto_all_slow[8]),
        .I2(counter_1ns_buffer_sample[9]),
        .I3(count_upto_all_slow[9]),
        .O(clear_large_i_28_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_29
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(count_upto_all_slow[6]),
        .I2(count_upto_all_slow[7]),
        .I3(counter_1ns_buffer_sample[7]),
        .O(clear_large_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_3
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_all_slow[30]),
        .I2(count_upto_all_slow[31]),
        .I3(counter_1ns_buffer_sample[31]),
        .O(clear_large_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_30
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(count_upto_all_slow[4]),
        .I2(count_upto_all_slow[5]),
        .I3(counter_1ns_buffer_sample[5]),
        .O(clear_large_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_31
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(count_upto_all_slow[2]),
        .I2(count_upto_all_slow[3]),
        .I3(counter_1ns_buffer_sample[3]),
        .O(clear_large_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_32
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(count_upto_all_slow[0]),
        .I2(count_upto_all_slow[1]),
        .I3(counter_1ns_buffer_sample[1]),
        .O(clear_large_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_33
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(count_upto_all_slow[6]),
        .I2(counter_1ns_buffer_sample[7]),
        .I3(count_upto_all_slow[7]),
        .O(clear_large_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_34
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(count_upto_all_slow[4]),
        .I2(counter_1ns_buffer_sample[5]),
        .I3(count_upto_all_slow[5]),
        .O(clear_large_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_35
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(count_upto_all_slow[2]),
        .I2(counter_1ns_buffer_sample[3]),
        .I3(count_upto_all_slow[3]),
        .O(clear_large_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_36
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(count_upto_all_slow[0]),
        .I2(counter_1ns_buffer_sample[1]),
        .I3(count_upto_all_slow[1]),
        .O(clear_large_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_4
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_all_slow[28]),
        .I2(count_upto_all_slow[29]),
        .I3(counter_1ns_buffer_sample[29]),
        .O(clear_large_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_5
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_all_slow[26]),
        .I2(count_upto_all_slow[27]),
        .I3(counter_1ns_buffer_sample[27]),
        .O(clear_large_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_large_i_6
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_all_slow[24]),
        .I2(count_upto_all_slow[25]),
        .I3(counter_1ns_buffer_sample[25]),
        .O(clear_large_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_7
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_all_slow[30]),
        .I2(counter_1ns_buffer_sample[31]),
        .I3(count_upto_all_slow[31]),
        .O(clear_large_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_8
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_all_slow[28]),
        .I2(counter_1ns_buffer_sample[29]),
        .I3(count_upto_all_slow[29]),
        .O(clear_large_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_large_i_9
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_all_slow[26]),
        .I2(counter_1ns_buffer_sample[27]),
        .I3(count_upto_all_slow[27]),
        .O(clear_large_i_9_n_0));
  FDPE clear_large_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(clear_small1),
        .PRE(reset),
        .Q(clear_large));
  CARRY4 clear_large_reg_i_1
       (.CI(clear_large_reg_i_2_n_0),
        .CO({clear_small1,clear_large_reg_i_1_n_1,clear_large_reg_i_1_n_2,clear_large_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({clear_large_i_3_n_0,clear_large_i_4_n_0,clear_large_i_5_n_0,clear_large_i_6_n_0}),
        .O(NLW_clear_large_reg_i_1_O_UNCONNECTED[3:0]),
        .S({clear_large_i_7_n_0,clear_large_i_8_n_0,clear_large_i_9_n_0,clear_large_i_10_n_0}));
  CARRY4 clear_large_reg_i_11
       (.CI(clear_large_reg_i_20_n_0),
        .CO({clear_large_reg_i_11_n_0,clear_large_reg_i_11_n_1,clear_large_reg_i_11_n_2,clear_large_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({clear_large_i_21_n_0,clear_large_i_22_n_0,clear_large_i_23_n_0,clear_large_i_24_n_0}),
        .O(NLW_clear_large_reg_i_11_O_UNCONNECTED[3:0]),
        .S({clear_large_i_25_n_0,clear_large_i_26_n_0,clear_large_i_27_n_0,clear_large_i_28_n_0}));
  CARRY4 clear_large_reg_i_2
       (.CI(clear_large_reg_i_11_n_0),
        .CO({clear_large_reg_i_2_n_0,clear_large_reg_i_2_n_1,clear_large_reg_i_2_n_2,clear_large_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clear_large_i_12_n_0,clear_large_i_13_n_0,clear_large_i_14_n_0,clear_large_i_15_n_0}),
        .O(NLW_clear_large_reg_i_2_O_UNCONNECTED[3:0]),
        .S({clear_large_i_16_n_0,clear_large_i_17_n_0,clear_large_i_18_n_0,clear_large_i_19_n_0}));
  CARRY4 clear_large_reg_i_20
       (.CI(1'b0),
        .CO({clear_large_reg_i_20_n_0,clear_large_reg_i_20_n_1,clear_large_reg_i_20_n_2,clear_large_reg_i_20_n_3}),
        .CYINIT(1'b1),
        .DI({clear_large_i_29_n_0,clear_large_i_30_n_0,clear_large_i_31_n_0,clear_large_i_32_n_0}),
        .O(NLW_clear_large_reg_i_20_O_UNCONNECTED[3:0]),
        .S({clear_large_i_33_n_0,clear_large_i_34_n_0,clear_large_i_35_n_0,clear_large_i_36_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    clear_small_i_1
       (.I0(clear_small10_in),
        .I1(clear_small1),
        .O(clear_small0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_10
       (.I0(counter_1_ns[26]),
        .I1(count_upto_all[26]),
        .I2(counter_1_ns[27]),
        .I3(count_upto_all[27]),
        .O(clear_small_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_11
       (.I0(counter_1_ns[24]),
        .I1(count_upto_all[24]),
        .I2(counter_1_ns[25]),
        .I3(count_upto_all[25]),
        .O(clear_small_i_11_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_13
       (.I0(counter_1_ns[22]),
        .I1(count_upto_all[22]),
        .I2(count_upto_all[23]),
        .I3(counter_1_ns[23]),
        .O(clear_small_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_14
       (.I0(counter_1_ns[20]),
        .I1(count_upto_all[20]),
        .I2(count_upto_all[21]),
        .I3(counter_1_ns[21]),
        .O(clear_small_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_15
       (.I0(counter_1_ns[18]),
        .I1(count_upto_all[18]),
        .I2(count_upto_all[19]),
        .I3(counter_1_ns[19]),
        .O(clear_small_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_16
       (.I0(counter_1_ns[16]),
        .I1(count_upto_all[16]),
        .I2(count_upto_all[17]),
        .I3(counter_1_ns[17]),
        .O(clear_small_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_17
       (.I0(counter_1_ns[22]),
        .I1(count_upto_all[22]),
        .I2(counter_1_ns[23]),
        .I3(count_upto_all[23]),
        .O(clear_small_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_18
       (.I0(counter_1_ns[20]),
        .I1(count_upto_all[20]),
        .I2(counter_1_ns[21]),
        .I3(count_upto_all[21]),
        .O(clear_small_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_19
       (.I0(counter_1_ns[18]),
        .I1(count_upto_all[18]),
        .I2(counter_1_ns[19]),
        .I3(count_upto_all[19]),
        .O(clear_small_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_20
       (.I0(counter_1_ns[16]),
        .I1(count_upto_all[16]),
        .I2(counter_1_ns[17]),
        .I3(count_upto_all[17]),
        .O(clear_small_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_22
       (.I0(counter_1_ns[14]),
        .I1(count_upto_all[14]),
        .I2(count_upto_all[15]),
        .I3(counter_1_ns[15]),
        .O(clear_small_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_23
       (.I0(counter_1_ns[12]),
        .I1(count_upto_all[12]),
        .I2(count_upto_all[13]),
        .I3(counter_1_ns[13]),
        .O(clear_small_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_24
       (.I0(counter_1_ns[10]),
        .I1(count_upto_all[10]),
        .I2(count_upto_all[11]),
        .I3(counter_1_ns[11]),
        .O(clear_small_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_25
       (.I0(counter_1_ns[8]),
        .I1(count_upto_all[8]),
        .I2(count_upto_all[9]),
        .I3(counter_1_ns[9]),
        .O(clear_small_i_25_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_26
       (.I0(counter_1_ns[14]),
        .I1(count_upto_all[14]),
        .I2(counter_1_ns[15]),
        .I3(count_upto_all[15]),
        .O(clear_small_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_27
       (.I0(counter_1_ns[12]),
        .I1(count_upto_all[12]),
        .I2(counter_1_ns[13]),
        .I3(count_upto_all[13]),
        .O(clear_small_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_28
       (.I0(counter_1_ns[10]),
        .I1(count_upto_all[10]),
        .I2(counter_1_ns[11]),
        .I3(count_upto_all[11]),
        .O(clear_small_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_29
       (.I0(counter_1_ns[8]),
        .I1(count_upto_all[8]),
        .I2(counter_1_ns[9]),
        .I3(count_upto_all[9]),
        .O(clear_small_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_30
       (.I0(counter_1_ns[6]),
        .I1(count_upto_all[6]),
        .I2(count_upto_all[7]),
        .I3(counter_1_ns[7]),
        .O(clear_small_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_31
       (.I0(counter_1_ns[4]),
        .I1(count_upto_all[4]),
        .I2(count_upto_all[5]),
        .I3(counter_1_ns[5]),
        .O(clear_small_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_32
       (.I0(counter_1_ns[2]),
        .I1(count_upto_all[2]),
        .I2(count_upto_all[3]),
        .I3(counter_1_ns[3]),
        .O(clear_small_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_33
       (.I0(counter_1_ns[0]),
        .I1(count_upto_all[0]),
        .I2(count_upto_all[1]),
        .I3(counter_1_ns[1]),
        .O(clear_small_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_34
       (.I0(counter_1_ns[6]),
        .I1(count_upto_all[6]),
        .I2(counter_1_ns[7]),
        .I3(count_upto_all[7]),
        .O(clear_small_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_35
       (.I0(counter_1_ns[4]),
        .I1(count_upto_all[4]),
        .I2(counter_1_ns[5]),
        .I3(count_upto_all[5]),
        .O(clear_small_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_36
       (.I0(counter_1_ns[2]),
        .I1(count_upto_all[2]),
        .I2(counter_1_ns[3]),
        .I3(count_upto_all[3]),
        .O(clear_small_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_37
       (.I0(counter_1_ns[0]),
        .I1(count_upto_all[0]),
        .I2(counter_1_ns[1]),
        .I3(count_upto_all[1]),
        .O(clear_small_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_4
       (.I0(counter_1_ns[30]),
        .I1(count_upto_all[30]),
        .I2(count_upto_all[31]),
        .I3(counter_1_ns[31]),
        .O(clear_small_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_5
       (.I0(counter_1_ns[28]),
        .I1(count_upto_all[28]),
        .I2(count_upto_all[29]),
        .I3(counter_1_ns[29]),
        .O(clear_small_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_6
       (.I0(counter_1_ns[26]),
        .I1(count_upto_all[26]),
        .I2(count_upto_all[27]),
        .I3(counter_1_ns[27]),
        .O(clear_small_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clear_small_i_7
       (.I0(counter_1_ns[24]),
        .I1(count_upto_all[24]),
        .I2(count_upto_all[25]),
        .I3(counter_1_ns[25]),
        .O(clear_small_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_8
       (.I0(counter_1_ns[30]),
        .I1(count_upto_all[30]),
        .I2(counter_1_ns[31]),
        .I3(count_upto_all[31]),
        .O(clear_small_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clear_small_i_9
       (.I0(counter_1_ns[28]),
        .I1(count_upto_all[28]),
        .I2(counter_1_ns[29]),
        .I3(count_upto_all[29]),
        .O(clear_small_i_9_n_0));
  FDPE clear_small_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(clear_small0),
        .PRE(reset),
        .Q(clear_small));
  CARRY4 clear_small_reg_i_12
       (.CI(clear_small_reg_i_21_n_0),
        .CO({clear_small_reg_i_12_n_0,clear_small_reg_i_12_n_1,clear_small_reg_i_12_n_2,clear_small_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({clear_small_i_22_n_0,clear_small_i_23_n_0,clear_small_i_24_n_0,clear_small_i_25_n_0}),
        .O(NLW_clear_small_reg_i_12_O_UNCONNECTED[3:0]),
        .S({clear_small_i_26_n_0,clear_small_i_27_n_0,clear_small_i_28_n_0,clear_small_i_29_n_0}));
  CARRY4 clear_small_reg_i_2
       (.CI(clear_small_reg_i_3_n_0),
        .CO({clear_small10_in,clear_small_reg_i_2_n_1,clear_small_reg_i_2_n_2,clear_small_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clear_small_i_4_n_0,clear_small_i_5_n_0,clear_small_i_6_n_0,clear_small_i_7_n_0}),
        .O(NLW_clear_small_reg_i_2_O_UNCONNECTED[3:0]),
        .S({clear_small_i_8_n_0,clear_small_i_9_n_0,clear_small_i_10_n_0,clear_small_i_11_n_0}));
  CARRY4 clear_small_reg_i_21
       (.CI(1'b0),
        .CO({clear_small_reg_i_21_n_0,clear_small_reg_i_21_n_1,clear_small_reg_i_21_n_2,clear_small_reg_i_21_n_3}),
        .CYINIT(1'b1),
        .DI({clear_small_i_30_n_0,clear_small_i_31_n_0,clear_small_i_32_n_0,clear_small_i_33_n_0}),
        .O(NLW_clear_small_reg_i_21_O_UNCONNECTED[3:0]),
        .S({clear_small_i_34_n_0,clear_small_i_35_n_0,clear_small_i_36_n_0,clear_small_i_37_n_0}));
  CARRY4 clear_small_reg_i_3
       (.CI(clear_small_reg_i_12_n_0),
        .CO({clear_small_reg_i_3_n_0,clear_small_reg_i_3_n_1,clear_small_reg_i_3_n_2,clear_small_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clear_small_i_13_n_0,clear_small_i_14_n_0,clear_small_i_15_n_0,clear_small_i_16_n_0}),
        .O(NLW_clear_small_reg_i_3_O_UNCONNECTED[3:0]),
        .S({clear_small_i_17_n_0,clear_small_i_18_n_0,clear_small_i_19_n_0,clear_small_i_20_n_0}));
  FDRE clk_buffer1_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(clk_out_500MHz),
        .Q(clk_buffer1_reg__0),
        .R(1'b0));
  FDCE clk_d_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_d_1_reg_inv_n_0),
        .Q(clk_d_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    clk_d_1_inv_i_1
       (.I0(clk_d_11),
        .I1(clk_d_1112_in),
        .O(clk_d_10));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_3_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_3_1_reg[29]),
        .O(clk_d_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_3_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_3_1_reg[27]),
        .O(clk_d_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_3_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_3_1_reg[25]),
        .O(clk_d_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_14
       (.I0(condition_3_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_3_1[31]),
        .O(clk_d_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_15
       (.I0(condition_3_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_3_1[29]),
        .O(clk_d_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_16
       (.I0(condition_3_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_3_1[27]),
        .O(clk_d_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_17
       (.I0(condition_3_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_3_1[25]),
        .O(clk_d_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_18
       (.I0(condition_3_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_3_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_d_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_19
       (.I0(condition_3_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_3_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_d_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_20
       (.I0(condition_3_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_3_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_d_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_21
       (.I0(condition_3_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_3_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_d_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_3_1_reg[22]),
        .I2(count_upto_3_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_d_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_3_1_reg[20]),
        .I2(count_upto_3_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_d_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_3_1_reg[18]),
        .I2(count_upto_3_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_d_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_3_1_reg[16]),
        .I2(count_upto_3_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_d_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_3_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_3_1_reg[23]),
        .O(clk_d_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_3_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_3_1_reg[21]),
        .O(clk_d_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_3_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_3_1_reg[19]),
        .O(clk_d_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_3_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_3_1_reg[17]),
        .O(clk_d_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_32
       (.I0(condition_3_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_3_1[23]),
        .O(clk_d_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_33
       (.I0(condition_3_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_3_1[21]),
        .O(clk_d_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_34
       (.I0(condition_3_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_3_1[19]),
        .O(clk_d_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_35
       (.I0(condition_3_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_3_1[17]),
        .O(clk_d_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_36
       (.I0(condition_3_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_3_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_d_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_37
       (.I0(condition_3_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_3_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_d_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_38
       (.I0(condition_3_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_3_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_d_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_39
       (.I0(condition_3_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_3_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_d_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_3_1_reg[14]__1_n_0 ),
        .I2(\count_upto_3_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_d_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_3_1_reg[12]__1_n_0 ),
        .I2(\count_upto_3_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_d_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_3_1_reg[10]__1_n_0 ),
        .I2(\count_upto_3_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_d_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_3_1_reg[8]__1_n_0 ),
        .I2(\count_upto_3_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_d_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_3_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_3_1_reg[15]__1_n_0 ),
        .O(clk_d_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_3_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_3_1_reg[13]__1_n_0 ),
        .O(clk_d_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_3_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_3_1_reg[11]__1_n_0 ),
        .O(clk_d_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_3_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_3_1_reg[9]__1_n_0 ),
        .O(clk_d_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_3_1_reg[30]),
        .I2(count_upto_3_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_d_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_50
       (.I0(condition_3_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_3_1[15]),
        .O(clk_d_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_51
       (.I0(condition_3_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_3_1[13]),
        .O(clk_d_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_52
       (.I0(condition_3_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_3_1[11]),
        .O(clk_d_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_53
       (.I0(condition_3_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_3_1[9]),
        .O(clk_d_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_54
       (.I0(condition_3_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_3_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_d_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_55
       (.I0(condition_3_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_3_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_d_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_56
       (.I0(condition_3_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_3_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_d_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_57
       (.I0(condition_3_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_3_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_d_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_3_1_reg[6]__1_n_0 ),
        .I2(\count_upto_3_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_d_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_3_1_reg[4]__1_n_0 ),
        .I2(\count_upto_3_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_d_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_3_1_reg[28]),
        .I2(count_upto_3_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_d_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_3_1_reg[2]__1_n_0 ),
        .I2(\count_upto_3_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_d_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_3_1_reg[0]__1_n_0 ),
        .I2(\count_upto_3_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_d_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_3_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_3_1_reg[7]__1_n_0 ),
        .O(clk_d_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_3_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_3_1_reg[5]__1_n_0 ),
        .O(clk_d_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_3_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_3_1_reg[3]__1_n_0 ),
        .O(clk_d_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_3_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_3_1_reg[1]__1_n_0 ),
        .O(clk_d_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_66
       (.I0(condition_3_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_3_1[7]),
        .O(clk_d_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_67
       (.I0(condition_3_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_3_1[5]),
        .O(clk_d_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_68
       (.I0(condition_3_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_3_1[3]),
        .O(clk_d_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_69
       (.I0(condition_3_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_3_1[1]),
        .O(clk_d_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_3_1_reg[26]),
        .I2(count_upto_3_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_d_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_70
       (.I0(condition_3_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_3_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_d_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_71
       (.I0(condition_3_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_3_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_d_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_72
       (.I0(condition_3_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_3_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_d_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_73
       (.I0(condition_3_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_3_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_d_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_d_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_3_1_reg[24]),
        .I2(count_upto_3_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_d_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_d_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_3_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_3_1_reg[31]),
        .O(clk_d_1_inv_i_9_n_0));
  FDPE clk_d_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(clk_d_10),
        .PRE(reset1),
        .Q(clk_d_1_reg_inv_n_0));
  CARRY4 clk_d_1_reg_inv_i_13
       (.CI(clk_d_1_reg_inv_i_31_n_0),
        .CO({clk_d_1_reg_inv_i_13_n_0,clk_d_1_reg_inv_i_13_n_1,clk_d_1_reg_inv_i_13_n_2,clk_d_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({clk_d_1_inv_i_32_n_0,clk_d_1_inv_i_33_n_0,clk_d_1_inv_i_34_n_0,clk_d_1_inv_i_35_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_36_n_0,clk_d_1_inv_i_37_n_0,clk_d_1_inv_i_38_n_0,clk_d_1_inv_i_39_n_0}));
  CARRY4 clk_d_1_reg_inv_i_2
       (.CI(clk_d_1_reg_inv_i_4_n_0),
        .CO({clk_d_11,clk_d_1_reg_inv_i_2_n_1,clk_d_1_reg_inv_i_2_n_2,clk_d_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clk_d_1_inv_i_5_n_0,clk_d_1_inv_i_6_n_0,clk_d_1_inv_i_7_n_0,clk_d_1_inv_i_8_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_9_n_0,clk_d_1_inv_i_10_n_0,clk_d_1_inv_i_11_n_0,clk_d_1_inv_i_12_n_0}));
  CARRY4 clk_d_1_reg_inv_i_22
       (.CI(clk_d_1_reg_inv_i_40_n_0),
        .CO({clk_d_1_reg_inv_i_22_n_0,clk_d_1_reg_inv_i_22_n_1,clk_d_1_reg_inv_i_22_n_2,clk_d_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({clk_d_1_inv_i_41_n_0,clk_d_1_inv_i_42_n_0,clk_d_1_inv_i_43_n_0,clk_d_1_inv_i_44_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_45_n_0,clk_d_1_inv_i_46_n_0,clk_d_1_inv_i_47_n_0,clk_d_1_inv_i_48_n_0}));
  CARRY4 clk_d_1_reg_inv_i_3
       (.CI(clk_d_1_reg_inv_i_13_n_0),
        .CO({clk_d_1112_in,clk_d_1_reg_inv_i_3_n_1,clk_d_1_reg_inv_i_3_n_2,clk_d_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clk_d_1_inv_i_14_n_0,clk_d_1_inv_i_15_n_0,clk_d_1_inv_i_16_n_0,clk_d_1_inv_i_17_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_18_n_0,clk_d_1_inv_i_19_n_0,clk_d_1_inv_i_20_n_0,clk_d_1_inv_i_21_n_0}));
  CARRY4 clk_d_1_reg_inv_i_31
       (.CI(clk_d_1_reg_inv_i_49_n_0),
        .CO({clk_d_1_reg_inv_i_31_n_0,clk_d_1_reg_inv_i_31_n_1,clk_d_1_reg_inv_i_31_n_2,clk_d_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({clk_d_1_inv_i_50_n_0,clk_d_1_inv_i_51_n_0,clk_d_1_inv_i_52_n_0,clk_d_1_inv_i_53_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_54_n_0,clk_d_1_inv_i_55_n_0,clk_d_1_inv_i_56_n_0,clk_d_1_inv_i_57_n_0}));
  CARRY4 clk_d_1_reg_inv_i_4
       (.CI(clk_d_1_reg_inv_i_22_n_0),
        .CO({clk_d_1_reg_inv_i_4_n_0,clk_d_1_reg_inv_i_4_n_1,clk_d_1_reg_inv_i_4_n_2,clk_d_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({clk_d_1_inv_i_23_n_0,clk_d_1_inv_i_24_n_0,clk_d_1_inv_i_25_n_0,clk_d_1_inv_i_26_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_27_n_0,clk_d_1_inv_i_28_n_0,clk_d_1_inv_i_29_n_0,clk_d_1_inv_i_30_n_0}));
  CARRY4 clk_d_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({clk_d_1_reg_inv_i_40_n_0,clk_d_1_reg_inv_i_40_n_1,clk_d_1_reg_inv_i_40_n_2,clk_d_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({clk_d_1_inv_i_58_n_0,clk_d_1_inv_i_59_n_0,clk_d_1_inv_i_60_n_0,clk_d_1_inv_i_61_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_62_n_0,clk_d_1_inv_i_63_n_0,clk_d_1_inv_i_64_n_0,clk_d_1_inv_i_65_n_0}));
  CARRY4 clk_d_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({clk_d_1_reg_inv_i_49_n_0,clk_d_1_reg_inv_i_49_n_1,clk_d_1_reg_inv_i_49_n_2,clk_d_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({clk_d_1_inv_i_66_n_0,clk_d_1_inv_i_67_n_0,clk_d_1_inv_i_68_n_0,clk_d_1_inv_i_69_n_0}),
        .O(NLW_clk_d_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({clk_d_1_inv_i_70_n_0,clk_d_1_inv_i_71_n_0,clk_d_1_inv_i_72_n_0,clk_d_1_inv_i_73_n_0}));
  FDCE clk_d_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_clk_d),
        .Q(clk_d));
  FDCE clk_dac_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_dac_1_reg_inv_n_0),
        .Q(clk_dac_1_i));
  LUT2 #(
    .INIT(4'h8)) 
    clk_dac_1_inv_i_1
       (.I0(clk_dac_12),
        .I1(clk_dac_1211_in),
        .O(clk_dac_1_inv_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_4_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_4_1_reg[29]),
        .O(clk_dac_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_4_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_4_1_reg[27]),
        .O(clk_dac_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_4_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_4_1_reg[25]),
        .O(clk_dac_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_14
       (.I0(condition_4_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_4_1[31]),
        .O(clk_dac_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_15
       (.I0(condition_4_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_4_1[29]),
        .O(clk_dac_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_16
       (.I0(condition_4_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_4_1[27]),
        .O(clk_dac_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_17
       (.I0(condition_4_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_4_1[25]),
        .O(clk_dac_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_18
       (.I0(condition_4_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_4_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_dac_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_19
       (.I0(condition_4_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_4_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_dac_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_20
       (.I0(condition_4_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_4_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_dac_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_21
       (.I0(condition_4_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_4_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_dac_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_4_1_reg[22]),
        .I2(count_upto_4_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_dac_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_4_1_reg[20]),
        .I2(count_upto_4_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_dac_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_4_1_reg[18]),
        .I2(count_upto_4_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_dac_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_4_1_reg[16]),
        .I2(count_upto_4_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_dac_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_4_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_4_1_reg[23]),
        .O(clk_dac_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_4_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_4_1_reg[21]),
        .O(clk_dac_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_4_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_4_1_reg[19]),
        .O(clk_dac_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_4_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_4_1_reg[17]),
        .O(clk_dac_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_32
       (.I0(condition_4_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_4_1[23]),
        .O(clk_dac_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_33
       (.I0(condition_4_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_4_1[21]),
        .O(clk_dac_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_34
       (.I0(condition_4_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_4_1[19]),
        .O(clk_dac_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_35
       (.I0(condition_4_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_4_1[17]),
        .O(clk_dac_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_36
       (.I0(condition_4_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_4_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_dac_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_37
       (.I0(condition_4_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_4_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_dac_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_38
       (.I0(condition_4_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_4_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_dac_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_39
       (.I0(condition_4_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_4_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_dac_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_4_1_reg[14]__1_n_0 ),
        .I2(\count_upto_4_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_dac_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_4_1_reg[12]__1_n_0 ),
        .I2(\count_upto_4_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_dac_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_4_1_reg[10]__1_n_0 ),
        .I2(\count_upto_4_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_dac_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_4_1_reg[8]__1_n_0 ),
        .I2(\count_upto_4_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_dac_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_4_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_4_1_reg[15]__1_n_0 ),
        .O(clk_dac_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_4_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_4_1_reg[13]__1_n_0 ),
        .O(clk_dac_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_4_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_4_1_reg[11]__1_n_0 ),
        .O(clk_dac_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_4_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_4_1_reg[9]__1_n_0 ),
        .O(clk_dac_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_4_1_reg[30]),
        .I2(count_upto_4_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_dac_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_50
       (.I0(condition_4_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_4_1[15]),
        .O(clk_dac_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_51
       (.I0(condition_4_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_4_1[13]),
        .O(clk_dac_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_52
       (.I0(condition_4_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_4_1[11]),
        .O(clk_dac_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_53
       (.I0(condition_4_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_4_1[9]),
        .O(clk_dac_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_54
       (.I0(condition_4_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_4_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_dac_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_55
       (.I0(condition_4_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_4_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_dac_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_56
       (.I0(condition_4_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_4_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_dac_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_57
       (.I0(condition_4_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_4_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_dac_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_4_1_reg[6]__1_n_0 ),
        .I2(\count_upto_4_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_dac_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_4_1_reg[4]__1_n_0 ),
        .I2(\count_upto_4_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_dac_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_4_1_reg[28]),
        .I2(count_upto_4_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_dac_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_4_1_reg[2]__1_n_0 ),
        .I2(\count_upto_4_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_dac_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_4_1_reg[0]__1_n_0 ),
        .I2(\count_upto_4_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_dac_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_4_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_4_1_reg[7]__1_n_0 ),
        .O(clk_dac_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_4_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_4_1_reg[5]__1_n_0 ),
        .O(clk_dac_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_4_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_4_1_reg[3]__1_n_0 ),
        .O(clk_dac_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_4_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_4_1_reg[1]__1_n_0 ),
        .O(clk_dac_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_66
       (.I0(condition_4_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_4_1[7]),
        .O(clk_dac_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_67
       (.I0(condition_4_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_4_1[5]),
        .O(clk_dac_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_68
       (.I0(condition_4_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_4_1[3]),
        .O(clk_dac_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_69
       (.I0(condition_4_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_4_1[1]),
        .O(clk_dac_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_4_1_reg[26]),
        .I2(count_upto_4_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_dac_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_70
       (.I0(condition_4_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_4_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_dac_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_71
       (.I0(condition_4_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_4_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_dac_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_72
       (.I0(condition_4_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_4_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_dac_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_73
       (.I0(condition_4_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_4_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_dac_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_4_1_reg[24]),
        .I2(count_upto_4_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_dac_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_4_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_4_1_reg[31]),
        .O(clk_dac_1_inv_i_9_n_0));
  FDCE clk_dac_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset1),
        .D(clk_dac_1_inv_i_1_n_0),
        .Q(clk_dac_1_reg_inv_n_0));
  CARRY4 clk_dac_1_reg_inv_i_13
       (.CI(clk_dac_1_reg_inv_i_31_n_0),
        .CO({clk_dac_1_reg_inv_i_13_n_0,clk_dac_1_reg_inv_i_13_n_1,clk_dac_1_reg_inv_i_13_n_2,clk_dac_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_1_inv_i_32_n_0,clk_dac_1_inv_i_33_n_0,clk_dac_1_inv_i_34_n_0,clk_dac_1_inv_i_35_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_36_n_0,clk_dac_1_inv_i_37_n_0,clk_dac_1_inv_i_38_n_0,clk_dac_1_inv_i_39_n_0}));
  CARRY4 clk_dac_1_reg_inv_i_2
       (.CI(clk_dac_1_reg_inv_i_4_n_0),
        .CO({clk_dac_12,clk_dac_1_reg_inv_i_2_n_1,clk_dac_1_reg_inv_i_2_n_2,clk_dac_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_1_inv_i_5_n_0,clk_dac_1_inv_i_6_n_0,clk_dac_1_inv_i_7_n_0,clk_dac_1_inv_i_8_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_9_n_0,clk_dac_1_inv_i_10_n_0,clk_dac_1_inv_i_11_n_0,clk_dac_1_inv_i_12_n_0}));
  CARRY4 clk_dac_1_reg_inv_i_22
       (.CI(clk_dac_1_reg_inv_i_40_n_0),
        .CO({clk_dac_1_reg_inv_i_22_n_0,clk_dac_1_reg_inv_i_22_n_1,clk_dac_1_reg_inv_i_22_n_2,clk_dac_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_1_inv_i_41_n_0,clk_dac_1_inv_i_42_n_0,clk_dac_1_inv_i_43_n_0,clk_dac_1_inv_i_44_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_45_n_0,clk_dac_1_inv_i_46_n_0,clk_dac_1_inv_i_47_n_0,clk_dac_1_inv_i_48_n_0}));
  CARRY4 clk_dac_1_reg_inv_i_3
       (.CI(clk_dac_1_reg_inv_i_13_n_0),
        .CO({clk_dac_1211_in,clk_dac_1_reg_inv_i_3_n_1,clk_dac_1_reg_inv_i_3_n_2,clk_dac_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_1_inv_i_14_n_0,clk_dac_1_inv_i_15_n_0,clk_dac_1_inv_i_16_n_0,clk_dac_1_inv_i_17_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_18_n_0,clk_dac_1_inv_i_19_n_0,clk_dac_1_inv_i_20_n_0,clk_dac_1_inv_i_21_n_0}));
  CARRY4 clk_dac_1_reg_inv_i_31
       (.CI(clk_dac_1_reg_inv_i_49_n_0),
        .CO({clk_dac_1_reg_inv_i_31_n_0,clk_dac_1_reg_inv_i_31_n_1,clk_dac_1_reg_inv_i_31_n_2,clk_dac_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_1_inv_i_50_n_0,clk_dac_1_inv_i_51_n_0,clk_dac_1_inv_i_52_n_0,clk_dac_1_inv_i_53_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_54_n_0,clk_dac_1_inv_i_55_n_0,clk_dac_1_inv_i_56_n_0,clk_dac_1_inv_i_57_n_0}));
  CARRY4 clk_dac_1_reg_inv_i_4
       (.CI(clk_dac_1_reg_inv_i_22_n_0),
        .CO({clk_dac_1_reg_inv_i_4_n_0,clk_dac_1_reg_inv_i_4_n_1,clk_dac_1_reg_inv_i_4_n_2,clk_dac_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_1_inv_i_23_n_0,clk_dac_1_inv_i_24_n_0,clk_dac_1_inv_i_25_n_0,clk_dac_1_inv_i_26_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_27_n_0,clk_dac_1_inv_i_28_n_0,clk_dac_1_inv_i_29_n_0,clk_dac_1_inv_i_30_n_0}));
  CARRY4 clk_dac_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({clk_dac_1_reg_inv_i_40_n_0,clk_dac_1_reg_inv_i_40_n_1,clk_dac_1_reg_inv_i_40_n_2,clk_dac_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({clk_dac_1_inv_i_58_n_0,clk_dac_1_inv_i_59_n_0,clk_dac_1_inv_i_60_n_0,clk_dac_1_inv_i_61_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_62_n_0,clk_dac_1_inv_i_63_n_0,clk_dac_1_inv_i_64_n_0,clk_dac_1_inv_i_65_n_0}));
  CARRY4 clk_dac_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({clk_dac_1_reg_inv_i_49_n_0,clk_dac_1_reg_inv_i_49_n_1,clk_dac_1_reg_inv_i_49_n_2,clk_dac_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_1_inv_i_66_n_0,clk_dac_1_inv_i_67_n_0,clk_dac_1_inv_i_68_n_0,clk_dac_1_inv_i_69_n_0}),
        .O(NLW_clk_dac_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({clk_dac_1_inv_i_70_n_0,clk_dac_1_inv_i_71_n_0,clk_dac_1_inv_i_72_n_0,clk_dac_1_inv_i_73_n_0}));
  FDCE clk_dac_d_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_dac_d_1_reg_inv_n_0),
        .Q(clk_dac_d_1_i));
  LUT2 #(
    .INIT(4'h8)) 
    clk_dac_d_1_inv_i_1
       (.I0(clk_dac_d_12),
        .I1(clk_dac_d_129_in),
        .O(clk_dac_d_1_inv_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_6_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_6_1_reg[29]),
        .O(clk_dac_d_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_6_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_6_1_reg[27]),
        .O(clk_dac_d_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_6_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_6_1_reg[25]),
        .O(clk_dac_d_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_14
       (.I0(condition_6_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_6_1[31]),
        .O(clk_dac_d_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_15
       (.I0(condition_6_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_6_1[29]),
        .O(clk_dac_d_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_16
       (.I0(condition_6_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_6_1[27]),
        .O(clk_dac_d_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_17
       (.I0(condition_6_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_6_1[25]),
        .O(clk_dac_d_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_18
       (.I0(condition_6_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_6_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_dac_d_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_19
       (.I0(condition_6_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_6_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_dac_d_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_20
       (.I0(condition_6_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_6_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_dac_d_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_21
       (.I0(condition_6_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_6_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_dac_d_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_6_1_reg[22]),
        .I2(count_upto_6_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_dac_d_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_6_1_reg[20]),
        .I2(count_upto_6_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_dac_d_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_6_1_reg[18]),
        .I2(count_upto_6_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_dac_d_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_6_1_reg[16]),
        .I2(count_upto_6_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_dac_d_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_6_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_6_1_reg[23]),
        .O(clk_dac_d_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_6_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_6_1_reg[21]),
        .O(clk_dac_d_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_6_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_6_1_reg[19]),
        .O(clk_dac_d_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_6_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_6_1_reg[17]),
        .O(clk_dac_d_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_32
       (.I0(condition_6_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_6_1[23]),
        .O(clk_dac_d_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_33
       (.I0(condition_6_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_6_1[21]),
        .O(clk_dac_d_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_34
       (.I0(condition_6_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_6_1[19]),
        .O(clk_dac_d_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_35
       (.I0(condition_6_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_6_1[17]),
        .O(clk_dac_d_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_36
       (.I0(condition_6_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_6_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_dac_d_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_37
       (.I0(condition_6_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_6_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_dac_d_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_38
       (.I0(condition_6_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_6_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_dac_d_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_39
       (.I0(condition_6_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_6_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_dac_d_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_6_1_reg[14]__1_n_0 ),
        .I2(\count_upto_6_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_dac_d_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_6_1_reg[12]__1_n_0 ),
        .I2(\count_upto_6_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_dac_d_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_6_1_reg[10]__1_n_0 ),
        .I2(\count_upto_6_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_dac_d_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_6_1_reg[8]__1_n_0 ),
        .I2(\count_upto_6_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_dac_d_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_6_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_6_1_reg[15]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_6_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_6_1_reg[13]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_6_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_6_1_reg[11]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_6_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_6_1_reg[9]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_6_1_reg[30]),
        .I2(count_upto_6_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_dac_d_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_50
       (.I0(condition_6_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_6_1[15]),
        .O(clk_dac_d_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_51
       (.I0(condition_6_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_6_1[13]),
        .O(clk_dac_d_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_52
       (.I0(condition_6_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_6_1[11]),
        .O(clk_dac_d_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_53
       (.I0(condition_6_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_6_1[9]),
        .O(clk_dac_d_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_54
       (.I0(condition_6_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_6_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_dac_d_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_55
       (.I0(condition_6_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_6_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_dac_d_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_56
       (.I0(condition_6_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_6_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_dac_d_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_57
       (.I0(condition_6_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_6_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_dac_d_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_6_1_reg[6]__1_n_0 ),
        .I2(\count_upto_6_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_dac_d_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_6_1_reg[4]__1_n_0 ),
        .I2(\count_upto_6_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_dac_d_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_6_1_reg[28]),
        .I2(count_upto_6_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_dac_d_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_6_1_reg[2]__1_n_0 ),
        .I2(\count_upto_6_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_dac_d_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_6_1_reg[0]__1_n_0 ),
        .I2(\count_upto_6_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_dac_d_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_6_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_6_1_reg[7]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_6_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_6_1_reg[5]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_6_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_6_1_reg[3]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_6_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_6_1_reg[1]__1_n_0 ),
        .O(clk_dac_d_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_66
       (.I0(condition_6_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_6_1[7]),
        .O(clk_dac_d_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_67
       (.I0(condition_6_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_6_1[5]),
        .O(clk_dac_d_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_68
       (.I0(condition_6_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_6_1[3]),
        .O(clk_dac_d_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_69
       (.I0(condition_6_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_6_1[1]),
        .O(clk_dac_d_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_6_1_reg[26]),
        .I2(count_upto_6_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_dac_d_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_70
       (.I0(condition_6_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_6_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_dac_d_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_71
       (.I0(condition_6_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_6_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_dac_d_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_72
       (.I0(condition_6_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_6_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_dac_d_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_73
       (.I0(condition_6_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_6_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_dac_d_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_d_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_6_1_reg[24]),
        .I2(count_upto_6_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_dac_d_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_d_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_6_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_6_1_reg[31]),
        .O(clk_dac_d_1_inv_i_9_n_0));
  FDCE clk_dac_d_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset1),
        .D(clk_dac_d_1_inv_i_1_n_0),
        .Q(clk_dac_d_1_reg_inv_n_0));
  CARRY4 clk_dac_d_1_reg_inv_i_13
       (.CI(clk_dac_d_1_reg_inv_i_31_n_0),
        .CO({clk_dac_d_1_reg_inv_i_13_n_0,clk_dac_d_1_reg_inv_i_13_n_1,clk_dac_d_1_reg_inv_i_13_n_2,clk_dac_d_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_d_1_inv_i_32_n_0,clk_dac_d_1_inv_i_33_n_0,clk_dac_d_1_inv_i_34_n_0,clk_dac_d_1_inv_i_35_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_36_n_0,clk_dac_d_1_inv_i_37_n_0,clk_dac_d_1_inv_i_38_n_0,clk_dac_d_1_inv_i_39_n_0}));
  CARRY4 clk_dac_d_1_reg_inv_i_2
       (.CI(clk_dac_d_1_reg_inv_i_4_n_0),
        .CO({clk_dac_d_12,clk_dac_d_1_reg_inv_i_2_n_1,clk_dac_d_1_reg_inv_i_2_n_2,clk_dac_d_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_d_1_inv_i_5_n_0,clk_dac_d_1_inv_i_6_n_0,clk_dac_d_1_inv_i_7_n_0,clk_dac_d_1_inv_i_8_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_9_n_0,clk_dac_d_1_inv_i_10_n_0,clk_dac_d_1_inv_i_11_n_0,clk_dac_d_1_inv_i_12_n_0}));
  CARRY4 clk_dac_d_1_reg_inv_i_22
       (.CI(clk_dac_d_1_reg_inv_i_40_n_0),
        .CO({clk_dac_d_1_reg_inv_i_22_n_0,clk_dac_d_1_reg_inv_i_22_n_1,clk_dac_d_1_reg_inv_i_22_n_2,clk_dac_d_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_d_1_inv_i_41_n_0,clk_dac_d_1_inv_i_42_n_0,clk_dac_d_1_inv_i_43_n_0,clk_dac_d_1_inv_i_44_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_45_n_0,clk_dac_d_1_inv_i_46_n_0,clk_dac_d_1_inv_i_47_n_0,clk_dac_d_1_inv_i_48_n_0}));
  CARRY4 clk_dac_d_1_reg_inv_i_3
       (.CI(clk_dac_d_1_reg_inv_i_13_n_0),
        .CO({clk_dac_d_129_in,clk_dac_d_1_reg_inv_i_3_n_1,clk_dac_d_1_reg_inv_i_3_n_2,clk_dac_d_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_d_1_inv_i_14_n_0,clk_dac_d_1_inv_i_15_n_0,clk_dac_d_1_inv_i_16_n_0,clk_dac_d_1_inv_i_17_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_18_n_0,clk_dac_d_1_inv_i_19_n_0,clk_dac_d_1_inv_i_20_n_0,clk_dac_d_1_inv_i_21_n_0}));
  CARRY4 clk_dac_d_1_reg_inv_i_31
       (.CI(clk_dac_d_1_reg_inv_i_49_n_0),
        .CO({clk_dac_d_1_reg_inv_i_31_n_0,clk_dac_d_1_reg_inv_i_31_n_1,clk_dac_d_1_reg_inv_i_31_n_2,clk_dac_d_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_d_1_inv_i_50_n_0,clk_dac_d_1_inv_i_51_n_0,clk_dac_d_1_inv_i_52_n_0,clk_dac_d_1_inv_i_53_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_54_n_0,clk_dac_d_1_inv_i_55_n_0,clk_dac_d_1_inv_i_56_n_0,clk_dac_d_1_inv_i_57_n_0}));
  CARRY4 clk_dac_d_1_reg_inv_i_4
       (.CI(clk_dac_d_1_reg_inv_i_22_n_0),
        .CO({clk_dac_d_1_reg_inv_i_4_n_0,clk_dac_d_1_reg_inv_i_4_n_1,clk_dac_d_1_reg_inv_i_4_n_2,clk_dac_d_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_d_1_inv_i_23_n_0,clk_dac_d_1_inv_i_24_n_0,clk_dac_d_1_inv_i_25_n_0,clk_dac_d_1_inv_i_26_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_27_n_0,clk_dac_d_1_inv_i_28_n_0,clk_dac_d_1_inv_i_29_n_0,clk_dac_d_1_inv_i_30_n_0}));
  CARRY4 clk_dac_d_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({clk_dac_d_1_reg_inv_i_40_n_0,clk_dac_d_1_reg_inv_i_40_n_1,clk_dac_d_1_reg_inv_i_40_n_2,clk_dac_d_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({clk_dac_d_1_inv_i_58_n_0,clk_dac_d_1_inv_i_59_n_0,clk_dac_d_1_inv_i_60_n_0,clk_dac_d_1_inv_i_61_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_62_n_0,clk_dac_d_1_inv_i_63_n_0,clk_dac_d_1_inv_i_64_n_0,clk_dac_d_1_inv_i_65_n_0}));
  CARRY4 clk_dac_d_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({clk_dac_d_1_reg_inv_i_49_n_0,clk_dac_d_1_reg_inv_i_49_n_1,clk_dac_d_1_reg_inv_i_49_n_2,clk_dac_d_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_d_1_inv_i_66_n_0,clk_dac_d_1_inv_i_67_n_0,clk_dac_d_1_inv_i_68_n_0,clk_dac_d_1_inv_i_69_n_0}),
        .O(NLW_clk_dac_d_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({clk_dac_d_1_inv_i_70_n_0,clk_dac_d_1_inv_i_71_n_0,clk_dac_d_1_inv_i_72_n_0,clk_dac_d_1_inv_i_73_n_0}));
  FDCE clk_dac_d_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_clk_dac_d),
        .Q(clk_dac_d));
  FDCE clk_dac_p_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_dac_p_1_reg_inv_n_0),
        .Q(clk_dac_p_1_i));
  LUT2 #(
    .INIT(4'h8)) 
    clk_dac_p_1_inv_i_1
       (.I0(clk_dac_p_12),
        .I1(clk_dac_p_1210_in),
        .O(clk_dac_p_1_inv_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_5_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_5_1_reg[29]),
        .O(clk_dac_p_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_5_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_5_1_reg[27]),
        .O(clk_dac_p_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_5_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_5_1_reg[25]),
        .O(clk_dac_p_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_14
       (.I0(condition_5_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_5_1[31]),
        .O(clk_dac_p_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_15
       (.I0(condition_5_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_5_1[29]),
        .O(clk_dac_p_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_16
       (.I0(condition_5_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_5_1[27]),
        .O(clk_dac_p_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_17
       (.I0(condition_5_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_5_1[25]),
        .O(clk_dac_p_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_18
       (.I0(condition_5_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_5_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_dac_p_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_19
       (.I0(condition_5_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_5_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_dac_p_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_20
       (.I0(condition_5_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_5_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_dac_p_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_21
       (.I0(condition_5_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_5_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_dac_p_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_5_1_reg[22]),
        .I2(count_upto_5_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_dac_p_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_5_1_reg[20]),
        .I2(count_upto_5_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_dac_p_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_5_1_reg[18]),
        .I2(count_upto_5_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_dac_p_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_5_1_reg[16]),
        .I2(count_upto_5_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_dac_p_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_5_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_5_1_reg[23]),
        .O(clk_dac_p_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_5_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_5_1_reg[21]),
        .O(clk_dac_p_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_5_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_5_1_reg[19]),
        .O(clk_dac_p_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_5_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_5_1_reg[17]),
        .O(clk_dac_p_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_32
       (.I0(condition_5_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_5_1[23]),
        .O(clk_dac_p_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_33
       (.I0(condition_5_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_5_1[21]),
        .O(clk_dac_p_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_34
       (.I0(condition_5_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_5_1[19]),
        .O(clk_dac_p_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_35
       (.I0(condition_5_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_5_1[17]),
        .O(clk_dac_p_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_36
       (.I0(condition_5_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_5_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_dac_p_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_37
       (.I0(condition_5_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_5_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_dac_p_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_38
       (.I0(condition_5_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_5_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_dac_p_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_39
       (.I0(condition_5_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_5_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_dac_p_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_5_1_reg[14]__1_n_0 ),
        .I2(\count_upto_5_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_dac_p_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_5_1_reg[12]__1_n_0 ),
        .I2(\count_upto_5_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_dac_p_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_5_1_reg[10]__1_n_0 ),
        .I2(\count_upto_5_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_dac_p_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_5_1_reg[8]__1_n_0 ),
        .I2(\count_upto_5_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_dac_p_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_5_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_5_1_reg[15]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_5_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_5_1_reg[13]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_5_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_5_1_reg[11]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_5_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_5_1_reg[9]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_5_1_reg[30]),
        .I2(count_upto_5_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_dac_p_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_50
       (.I0(condition_5_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_5_1[15]),
        .O(clk_dac_p_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_51
       (.I0(condition_5_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_5_1[13]),
        .O(clk_dac_p_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_52
       (.I0(condition_5_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_5_1[11]),
        .O(clk_dac_p_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_53
       (.I0(condition_5_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_5_1[9]),
        .O(clk_dac_p_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_54
       (.I0(condition_5_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_5_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_dac_p_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_55
       (.I0(condition_5_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_5_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_dac_p_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_56
       (.I0(condition_5_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_5_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_dac_p_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_57
       (.I0(condition_5_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_5_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_dac_p_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_5_1_reg[6]__1_n_0 ),
        .I2(\count_upto_5_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_dac_p_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_5_1_reg[4]__1_n_0 ),
        .I2(\count_upto_5_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_dac_p_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_5_1_reg[28]),
        .I2(count_upto_5_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_dac_p_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_5_1_reg[2]__1_n_0 ),
        .I2(\count_upto_5_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_dac_p_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_5_1_reg[0]__1_n_0 ),
        .I2(\count_upto_5_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_dac_p_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_5_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_5_1_reg[7]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_5_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_5_1_reg[5]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_5_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_5_1_reg[3]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_5_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_5_1_reg[1]__1_n_0 ),
        .O(clk_dac_p_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_66
       (.I0(condition_5_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_5_1[7]),
        .O(clk_dac_p_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_67
       (.I0(condition_5_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_5_1[5]),
        .O(clk_dac_p_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_68
       (.I0(condition_5_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_5_1[3]),
        .O(clk_dac_p_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_69
       (.I0(condition_5_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_5_1[1]),
        .O(clk_dac_p_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_5_1_reg[26]),
        .I2(count_upto_5_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_dac_p_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_70
       (.I0(condition_5_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_5_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_dac_p_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_71
       (.I0(condition_5_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_5_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_dac_p_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_72
       (.I0(condition_5_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_5_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_dac_p_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_73
       (.I0(condition_5_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_5_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_dac_p_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_dac_p_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_5_1_reg[24]),
        .I2(count_upto_5_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_dac_p_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_dac_p_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_5_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_5_1_reg[31]),
        .O(clk_dac_p_1_inv_i_9_n_0));
  FDCE clk_dac_p_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset1),
        .D(clk_dac_p_1_inv_i_1_n_0),
        .Q(clk_dac_p_1_reg_inv_n_0));
  CARRY4 clk_dac_p_1_reg_inv_i_13
       (.CI(clk_dac_p_1_reg_inv_i_31_n_0),
        .CO({clk_dac_p_1_reg_inv_i_13_n_0,clk_dac_p_1_reg_inv_i_13_n_1,clk_dac_p_1_reg_inv_i_13_n_2,clk_dac_p_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_p_1_inv_i_32_n_0,clk_dac_p_1_inv_i_33_n_0,clk_dac_p_1_inv_i_34_n_0,clk_dac_p_1_inv_i_35_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_36_n_0,clk_dac_p_1_inv_i_37_n_0,clk_dac_p_1_inv_i_38_n_0,clk_dac_p_1_inv_i_39_n_0}));
  CARRY4 clk_dac_p_1_reg_inv_i_2
       (.CI(clk_dac_p_1_reg_inv_i_4_n_0),
        .CO({clk_dac_p_12,clk_dac_p_1_reg_inv_i_2_n_1,clk_dac_p_1_reg_inv_i_2_n_2,clk_dac_p_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_p_1_inv_i_5_n_0,clk_dac_p_1_inv_i_6_n_0,clk_dac_p_1_inv_i_7_n_0,clk_dac_p_1_inv_i_8_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_9_n_0,clk_dac_p_1_inv_i_10_n_0,clk_dac_p_1_inv_i_11_n_0,clk_dac_p_1_inv_i_12_n_0}));
  CARRY4 clk_dac_p_1_reg_inv_i_22
       (.CI(clk_dac_p_1_reg_inv_i_40_n_0),
        .CO({clk_dac_p_1_reg_inv_i_22_n_0,clk_dac_p_1_reg_inv_i_22_n_1,clk_dac_p_1_reg_inv_i_22_n_2,clk_dac_p_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_p_1_inv_i_41_n_0,clk_dac_p_1_inv_i_42_n_0,clk_dac_p_1_inv_i_43_n_0,clk_dac_p_1_inv_i_44_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_45_n_0,clk_dac_p_1_inv_i_46_n_0,clk_dac_p_1_inv_i_47_n_0,clk_dac_p_1_inv_i_48_n_0}));
  CARRY4 clk_dac_p_1_reg_inv_i_3
       (.CI(clk_dac_p_1_reg_inv_i_13_n_0),
        .CO({clk_dac_p_1210_in,clk_dac_p_1_reg_inv_i_3_n_1,clk_dac_p_1_reg_inv_i_3_n_2,clk_dac_p_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_p_1_inv_i_14_n_0,clk_dac_p_1_inv_i_15_n_0,clk_dac_p_1_inv_i_16_n_0,clk_dac_p_1_inv_i_17_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_18_n_0,clk_dac_p_1_inv_i_19_n_0,clk_dac_p_1_inv_i_20_n_0,clk_dac_p_1_inv_i_21_n_0}));
  CARRY4 clk_dac_p_1_reg_inv_i_31
       (.CI(clk_dac_p_1_reg_inv_i_49_n_0),
        .CO({clk_dac_p_1_reg_inv_i_31_n_0,clk_dac_p_1_reg_inv_i_31_n_1,clk_dac_p_1_reg_inv_i_31_n_2,clk_dac_p_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_p_1_inv_i_50_n_0,clk_dac_p_1_inv_i_51_n_0,clk_dac_p_1_inv_i_52_n_0,clk_dac_p_1_inv_i_53_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_54_n_0,clk_dac_p_1_inv_i_55_n_0,clk_dac_p_1_inv_i_56_n_0,clk_dac_p_1_inv_i_57_n_0}));
  CARRY4 clk_dac_p_1_reg_inv_i_4
       (.CI(clk_dac_p_1_reg_inv_i_22_n_0),
        .CO({clk_dac_p_1_reg_inv_i_4_n_0,clk_dac_p_1_reg_inv_i_4_n_1,clk_dac_p_1_reg_inv_i_4_n_2,clk_dac_p_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_p_1_inv_i_23_n_0,clk_dac_p_1_inv_i_24_n_0,clk_dac_p_1_inv_i_25_n_0,clk_dac_p_1_inv_i_26_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_27_n_0,clk_dac_p_1_inv_i_28_n_0,clk_dac_p_1_inv_i_29_n_0,clk_dac_p_1_inv_i_30_n_0}));
  CARRY4 clk_dac_p_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({clk_dac_p_1_reg_inv_i_40_n_0,clk_dac_p_1_reg_inv_i_40_n_1,clk_dac_p_1_reg_inv_i_40_n_2,clk_dac_p_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({clk_dac_p_1_inv_i_58_n_0,clk_dac_p_1_inv_i_59_n_0,clk_dac_p_1_inv_i_60_n_0,clk_dac_p_1_inv_i_61_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_62_n_0,clk_dac_p_1_inv_i_63_n_0,clk_dac_p_1_inv_i_64_n_0,clk_dac_p_1_inv_i_65_n_0}));
  CARRY4 clk_dac_p_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({clk_dac_p_1_reg_inv_i_49_n_0,clk_dac_p_1_reg_inv_i_49_n_1,clk_dac_p_1_reg_inv_i_49_n_2,clk_dac_p_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({clk_dac_p_1_inv_i_66_n_0,clk_dac_p_1_inv_i_67_n_0,clk_dac_p_1_inv_i_68_n_0,clk_dac_p_1_inv_i_69_n_0}),
        .O(NLW_clk_dac_p_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({clk_dac_p_1_inv_i_70_n_0,clk_dac_p_1_inv_i_71_n_0,clk_dac_p_1_inv_i_72_n_0,clk_dac_p_1_inv_i_73_n_0}));
  FDCE clk_dac_p_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_clk_dac_p),
        .Q(clk_dac_p));
  FDCE clk_dac_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_clk_dac),
        .Q(clk_dac));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_10
       (.I0(clk_out_10MHz1[24]),
        .I1(counter_1_ns[24]),
        .I2(clk_out_10MHz1[25]),
        .I3(counter_1_ns[25]),
        .O(clk_out_10MHz_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_12
       (.I0(clk_out_10MHz1[22]),
        .I1(counter_1_ns[22]),
        .I2(counter_1_ns[23]),
        .I3(clk_out_10MHz1[23]),
        .O(clk_out_10MHz_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_13
       (.I0(clk_out_10MHz1[20]),
        .I1(counter_1_ns[20]),
        .I2(counter_1_ns[21]),
        .I3(clk_out_10MHz1[21]),
        .O(clk_out_10MHz_i_13_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_14
       (.I0(clk_out_10MHz1[18]),
        .I1(counter_1_ns[18]),
        .I2(counter_1_ns[19]),
        .I3(clk_out_10MHz1[19]),
        .O(clk_out_10MHz_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_15
       (.I0(clk_out_10MHz1[16]),
        .I1(counter_1_ns[16]),
        .I2(counter_1_ns[17]),
        .I3(clk_out_10MHz1[17]),
        .O(clk_out_10MHz_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_16
       (.I0(clk_out_10MHz1[22]),
        .I1(counter_1_ns[22]),
        .I2(clk_out_10MHz1[23]),
        .I3(counter_1_ns[23]),
        .O(clk_out_10MHz_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_17
       (.I0(clk_out_10MHz1[20]),
        .I1(counter_1_ns[20]),
        .I2(clk_out_10MHz1[21]),
        .I3(counter_1_ns[21]),
        .O(clk_out_10MHz_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_18
       (.I0(clk_out_10MHz1[18]),
        .I1(counter_1_ns[18]),
        .I2(clk_out_10MHz1[19]),
        .I3(counter_1_ns[19]),
        .O(clk_out_10MHz_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_19
       (.I0(clk_out_10MHz1[16]),
        .I1(counter_1_ns[16]),
        .I2(clk_out_10MHz1[17]),
        .I3(counter_1_ns[17]),
        .O(clk_out_10MHz_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_24
       (.I0(clk_out_10MHz1[14]),
        .I1(counter_1_ns[14]),
        .I2(counter_1_ns[15]),
        .I3(clk_out_10MHz1[15]),
        .O(clk_out_10MHz_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_25
       (.I0(clk_out_10MHz1[12]),
        .I1(counter_1_ns[12]),
        .I2(counter_1_ns[13]),
        .I3(clk_out_10MHz1[13]),
        .O(clk_out_10MHz_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_26
       (.I0(clk_out_10MHz1[10]),
        .I1(counter_1_ns[10]),
        .I2(counter_1_ns[11]),
        .I3(clk_out_10MHz1[11]),
        .O(clk_out_10MHz_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_27
       (.I0(clk_out_10MHz1[8]),
        .I1(counter_1_ns[8]),
        .I2(counter_1_ns[9]),
        .I3(clk_out_10MHz1[9]),
        .O(clk_out_10MHz_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_28
       (.I0(clk_out_10MHz1[14]),
        .I1(counter_1_ns[14]),
        .I2(clk_out_10MHz1[15]),
        .I3(counter_1_ns[15]),
        .O(clk_out_10MHz_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_29
       (.I0(clk_out_10MHz1[12]),
        .I1(counter_1_ns[12]),
        .I2(clk_out_10MHz1[13]),
        .I3(counter_1_ns[13]),
        .O(clk_out_10MHz_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_3
       (.I0(clk_out_10MHz1[30]),
        .I1(counter_1_ns[30]),
        .I2(counter_1_ns[31]),
        .I3(clk_out_10MHz1[31]),
        .O(clk_out_10MHz_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_30
       (.I0(clk_out_10MHz1[10]),
        .I1(counter_1_ns[10]),
        .I2(clk_out_10MHz1[11]),
        .I3(counter_1_ns[11]),
        .O(clk_out_10MHz_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_31
       (.I0(clk_out_10MHz1[8]),
        .I1(counter_1_ns[8]),
        .I2(clk_out_10MHz1[9]),
        .I3(counter_1_ns[9]),
        .O(clk_out_10MHz_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_34
       (.I0(count_all_half[31]),
        .O(clk_out_10MHz_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_35
       (.I0(count_all_half[30]),
        .O(clk_out_10MHz_i_35_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_36
       (.I0(count_all_half[29]),
        .O(clk_out_10MHz_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_37
       (.I0(count_all_half[28]),
        .O(clk_out_10MHz_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_38
       (.I0(count_all_half[27]),
        .O(clk_out_10MHz_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_39
       (.I0(count_all_half[26]),
        .O(clk_out_10MHz_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_4
       (.I0(clk_out_10MHz1[28]),
        .I1(counter_1_ns[28]),
        .I2(counter_1_ns[29]),
        .I3(clk_out_10MHz1[29]),
        .O(clk_out_10MHz_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_40
       (.I0(count_all_half[25]),
        .O(clk_out_10MHz_i_40_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_41
       (.I0(count_all_half[24]),
        .O(clk_out_10MHz_i_41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_42
       (.I0(count_all_half[23]),
        .O(clk_out_10MHz_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_43
       (.I0(count_all_half[22]),
        .O(clk_out_10MHz_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_44
       (.I0(count_all_half[21]),
        .O(clk_out_10MHz_i_44_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_45
       (.I0(clk_out_10MHz1[6]),
        .I1(counter_1_ns[6]),
        .I2(counter_1_ns[7]),
        .I3(clk_out_10MHz1[7]),
        .O(clk_out_10MHz_i_45_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_46
       (.I0(clk_out_10MHz1[4]),
        .I1(counter_1_ns[4]),
        .I2(counter_1_ns[5]),
        .I3(clk_out_10MHz1[5]),
        .O(clk_out_10MHz_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_47
       (.I0(clk_out_10MHz1[2]),
        .I1(counter_1_ns[2]),
        .I2(counter_1_ns[3]),
        .I3(clk_out_10MHz1[3]),
        .O(clk_out_10MHz_i_47_n_0));
  LUT4 #(
    .INIT(16'h1F01)) 
    clk_out_10MHz_i_48
       (.I0(counter_1_ns[0]),
        .I1(count_all_half[0]),
        .I2(counter_1_ns[1]),
        .I3(clk_out_10MHz1[1]),
        .O(clk_out_10MHz_i_48_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_49
       (.I0(clk_out_10MHz1[6]),
        .I1(counter_1_ns[6]),
        .I2(clk_out_10MHz1[7]),
        .I3(counter_1_ns[7]),
        .O(clk_out_10MHz_i_49_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_5
       (.I0(clk_out_10MHz1[26]),
        .I1(counter_1_ns[26]),
        .I2(counter_1_ns[27]),
        .I3(clk_out_10MHz1[27]),
        .O(clk_out_10MHz_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_50
       (.I0(clk_out_10MHz1[4]),
        .I1(counter_1_ns[4]),
        .I2(clk_out_10MHz1[5]),
        .I3(counter_1_ns[5]),
        .O(clk_out_10MHz_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_51
       (.I0(clk_out_10MHz1[2]),
        .I1(counter_1_ns[2]),
        .I2(clk_out_10MHz1[3]),
        .I3(counter_1_ns[3]),
        .O(clk_out_10MHz_i_51_n_0));
  LUT4 #(
    .INIT(16'h6006)) 
    clk_out_10MHz_i_52
       (.I0(count_all_half[0]),
        .I1(counter_1_ns[0]),
        .I2(clk_out_10MHz1[1]),
        .I3(counter_1_ns[1]),
        .O(clk_out_10MHz_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_55
       (.I0(count_all_half[20]),
        .O(clk_out_10MHz_i_55_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_56
       (.I0(count_all_half[19]),
        .O(clk_out_10MHz_i_56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_57
       (.I0(count_all_half[18]),
        .O(clk_out_10MHz_i_57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_58
       (.I0(count_all_half[17]),
        .O(clk_out_10MHz_i_58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_59
       (.I0(count_all_half[16]),
        .O(clk_out_10MHz_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_out_10MHz_i_6
       (.I0(clk_out_10MHz1[24]),
        .I1(counter_1_ns[24]),
        .I2(counter_1_ns[25]),
        .I3(clk_out_10MHz1[25]),
        .O(clk_out_10MHz_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_60
       (.I0(count_all_half[15]),
        .O(clk_out_10MHz_i_60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_61
       (.I0(count_all_half[14]),
        .O(clk_out_10MHz_i_61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_62
       (.I0(count_all_half[13]),
        .O(clk_out_10MHz_i_62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_64
       (.I0(count_all_half[12]),
        .O(clk_out_10MHz_i_64_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_65
       (.I0(count_all_half[11]),
        .O(clk_out_10MHz_i_65_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_66
       (.I0(count_all_half[10]),
        .O(clk_out_10MHz_i_66_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_67
       (.I0(count_all_half[9]),
        .O(clk_out_10MHz_i_67_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_68
       (.I0(count_all_half[8]),
        .O(clk_out_10MHz_i_68_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_69
       (.I0(count_all_half[7]),
        .O(clk_out_10MHz_i_69_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_7
       (.I0(clk_out_10MHz1[30]),
        .I1(counter_1_ns[30]),
        .I2(clk_out_10MHz1[31]),
        .I3(counter_1_ns[31]),
        .O(clk_out_10MHz_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_70
       (.I0(count_all_half[6]),
        .O(clk_out_10MHz_i_70_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_71
       (.I0(count_all_half[5]),
        .O(clk_out_10MHz_i_71_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_72
       (.I0(count_all_half[4]),
        .O(clk_out_10MHz_i_72_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_73
       (.I0(count_all_half[3]),
        .O(clk_out_10MHz_i_73_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_74
       (.I0(count_all_half[2]),
        .O(clk_out_10MHz_i_74_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_out_10MHz_i_75
       (.I0(count_all_half[1]),
        .O(clk_out_10MHz_i_75_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_8
       (.I0(clk_out_10MHz1[28]),
        .I1(counter_1_ns[28]),
        .I2(clk_out_10MHz1[29]),
        .I3(counter_1_ns[29]),
        .O(clk_out_10MHz_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_out_10MHz_i_9
       (.I0(clk_out_10MHz1[26]),
        .I1(counter_1_ns[26]),
        .I2(clk_out_10MHz1[27]),
        .I3(counter_1_ns[27]),
        .O(clk_out_10MHz_i_9_n_0));
  FDCE clk_out_10MHz_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_out_10MHz_reg_i_1_n_0),
        .Q(clk_out_10MHz));
  CARRY4 clk_out_10MHz_reg_i_1
       (.CI(clk_out_10MHz_reg_i_2_n_0),
        .CO({clk_out_10MHz_reg_i_1_n_0,clk_out_10MHz_reg_i_1_n_1,clk_out_10MHz_reg_i_1_n_2,clk_out_10MHz_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({clk_out_10MHz_i_3_n_0,clk_out_10MHz_i_4_n_0,clk_out_10MHz_i_5_n_0,clk_out_10MHz_i_6_n_0}),
        .O(NLW_clk_out_10MHz_reg_i_1_O_UNCONNECTED[3:0]),
        .S({clk_out_10MHz_i_7_n_0,clk_out_10MHz_i_8_n_0,clk_out_10MHz_i_9_n_0,clk_out_10MHz_i_10_n_0}));
  CARRY4 clk_out_10MHz_reg_i_11
       (.CI(clk_out_10MHz_reg_i_23_n_0),
        .CO({clk_out_10MHz_reg_i_11_n_0,clk_out_10MHz_reg_i_11_n_1,clk_out_10MHz_reg_i_11_n_2,clk_out_10MHz_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({clk_out_10MHz_i_24_n_0,clk_out_10MHz_i_25_n_0,clk_out_10MHz_i_26_n_0,clk_out_10MHz_i_27_n_0}),
        .O(NLW_clk_out_10MHz_reg_i_11_O_UNCONNECTED[3:0]),
        .S({clk_out_10MHz_i_28_n_0,clk_out_10MHz_i_29_n_0,clk_out_10MHz_i_30_n_0,clk_out_10MHz_i_31_n_0}));
  CARRY4 clk_out_10MHz_reg_i_2
       (.CI(clk_out_10MHz_reg_i_11_n_0),
        .CO({clk_out_10MHz_reg_i_2_n_0,clk_out_10MHz_reg_i_2_n_1,clk_out_10MHz_reg_i_2_n_2,clk_out_10MHz_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clk_out_10MHz_i_12_n_0,clk_out_10MHz_i_13_n_0,clk_out_10MHz_i_14_n_0,clk_out_10MHz_i_15_n_0}),
        .O(NLW_clk_out_10MHz_reg_i_2_O_UNCONNECTED[3:0]),
        .S({clk_out_10MHz_i_16_n_0,clk_out_10MHz_i_17_n_0,clk_out_10MHz_i_18_n_0,clk_out_10MHz_i_19_n_0}));
  CARRY4 clk_out_10MHz_reg_i_20
       (.CI(clk_out_10MHz_reg_i_21_n_0),
        .CO({NLW_clk_out_10MHz_reg_i_20_CO_UNCONNECTED[3:2],clk_out_10MHz_reg_i_20_n_2,clk_out_10MHz_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,count_all_half[30:29]}),
        .O({NLW_clk_out_10MHz_reg_i_20_O_UNCONNECTED[3],clk_out_10MHz1[31:29]}),
        .S({1'b0,clk_out_10MHz_i_34_n_0,clk_out_10MHz_i_35_n_0,clk_out_10MHz_i_36_n_0}));
  CARRY4 clk_out_10MHz_reg_i_21
       (.CI(clk_out_10MHz_reg_i_22_n_0),
        .CO({clk_out_10MHz_reg_i_21_n_0,clk_out_10MHz_reg_i_21_n_1,clk_out_10MHz_reg_i_21_n_2,clk_out_10MHz_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI(count_all_half[28:25]),
        .O(clk_out_10MHz1[28:25]),
        .S({clk_out_10MHz_i_37_n_0,clk_out_10MHz_i_38_n_0,clk_out_10MHz_i_39_n_0,clk_out_10MHz_i_40_n_0}));
  CARRY4 clk_out_10MHz_reg_i_22
       (.CI(clk_out_10MHz_reg_i_32_n_0),
        .CO({clk_out_10MHz_reg_i_22_n_0,clk_out_10MHz_reg_i_22_n_1,clk_out_10MHz_reg_i_22_n_2,clk_out_10MHz_reg_i_22_n_3}),
        .CYINIT(1'b0),
        .DI(count_all_half[24:21]),
        .O(clk_out_10MHz1[24:21]),
        .S({clk_out_10MHz_i_41_n_0,clk_out_10MHz_i_42_n_0,clk_out_10MHz_i_43_n_0,clk_out_10MHz_i_44_n_0}));
  CARRY4 clk_out_10MHz_reg_i_23
       (.CI(1'b0),
        .CO({clk_out_10MHz_reg_i_23_n_0,clk_out_10MHz_reg_i_23_n_1,clk_out_10MHz_reg_i_23_n_2,clk_out_10MHz_reg_i_23_n_3}),
        .CYINIT(1'b1),
        .DI({clk_out_10MHz_i_45_n_0,clk_out_10MHz_i_46_n_0,clk_out_10MHz_i_47_n_0,clk_out_10MHz_i_48_n_0}),
        .O(NLW_clk_out_10MHz_reg_i_23_O_UNCONNECTED[3:0]),
        .S({clk_out_10MHz_i_49_n_0,clk_out_10MHz_i_50_n_0,clk_out_10MHz_i_51_n_0,clk_out_10MHz_i_52_n_0}));
  CARRY4 clk_out_10MHz_reg_i_32
       (.CI(clk_out_10MHz_reg_i_33_n_0),
        .CO({clk_out_10MHz_reg_i_32_n_0,clk_out_10MHz_reg_i_32_n_1,clk_out_10MHz_reg_i_32_n_2,clk_out_10MHz_reg_i_32_n_3}),
        .CYINIT(1'b0),
        .DI(count_all_half[20:17]),
        .O(clk_out_10MHz1[20:17]),
        .S({clk_out_10MHz_i_55_n_0,clk_out_10MHz_i_56_n_0,clk_out_10MHz_i_57_n_0,clk_out_10MHz_i_58_n_0}));
  CARRY4 clk_out_10MHz_reg_i_33
       (.CI(clk_out_10MHz_reg_i_53_n_0),
        .CO({clk_out_10MHz_reg_i_33_n_0,clk_out_10MHz_reg_i_33_n_1,clk_out_10MHz_reg_i_33_n_2,clk_out_10MHz_reg_i_33_n_3}),
        .CYINIT(1'b0),
        .DI(count_all_half[16:13]),
        .O(clk_out_10MHz1[16:13]),
        .S({clk_out_10MHz_i_59_n_0,clk_out_10MHz_i_60_n_0,clk_out_10MHz_i_61_n_0,clk_out_10MHz_i_62_n_0}));
  CARRY4 clk_out_10MHz_reg_i_53
       (.CI(clk_out_10MHz_reg_i_54_n_0),
        .CO({clk_out_10MHz_reg_i_53_n_0,clk_out_10MHz_reg_i_53_n_1,clk_out_10MHz_reg_i_53_n_2,clk_out_10MHz_reg_i_53_n_3}),
        .CYINIT(1'b0),
        .DI(count_all_half[12:9]),
        .O(clk_out_10MHz1[12:9]),
        .S({clk_out_10MHz_i_64_n_0,clk_out_10MHz_i_65_n_0,clk_out_10MHz_i_66_n_0,clk_out_10MHz_i_67_n_0}));
  CARRY4 clk_out_10MHz_reg_i_54
       (.CI(clk_out_10MHz_reg_i_63_n_0),
        .CO({clk_out_10MHz_reg_i_54_n_0,clk_out_10MHz_reg_i_54_n_1,clk_out_10MHz_reg_i_54_n_2,clk_out_10MHz_reg_i_54_n_3}),
        .CYINIT(1'b0),
        .DI(count_all_half[8:5]),
        .O(clk_out_10MHz1[8:5]),
        .S({clk_out_10MHz_i_68_n_0,clk_out_10MHz_i_69_n_0,clk_out_10MHz_i_70_n_0,clk_out_10MHz_i_71_n_0}));
  CARRY4 clk_out_10MHz_reg_i_63
       (.CI(1'b0),
        .CO({clk_out_10MHz_reg_i_63_n_0,clk_out_10MHz_reg_i_63_n_1,clk_out_10MHz_reg_i_63_n_2,clk_out_10MHz_reg_i_63_n_3}),
        .CYINIT(count_all_half[0]),
        .DI(count_all_half[4:1]),
        .O(clk_out_10MHz1[4:1]),
        .S({clk_out_10MHz_i_72_n_0,clk_out_10MHz_i_73_n_0,clk_out_10MHz_i_74_n_0,clk_out_10MHz_i_75_n_0}));
  FDCE clk_p_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_p_1_reg_inv_n_0),
        .Q(clk_p_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    clk_p_1_inv_i_1
       (.I0(clk_p_11),
        .I1(clk_p_1114_in),
        .O(clk_p_10));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_10
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_1_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_1_1_reg[31]),
        .O(clk_p_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_100
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_1_1_reg[0]__1_n_0 ),
        .I2(\count_upto_1_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_p_1_inv_i_100_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_101
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_1_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_1_1_reg[7]__1_n_0 ),
        .O(clk_p_1_inv_i_101_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_102
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_1_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_1_1_reg[5]__1_n_0 ),
        .O(clk_p_1_inv_i_102_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_103
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_1_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_1_1_reg[3]__1_n_0 ),
        .O(clk_p_1_inv_i_103_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_104
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_1_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_1_1_reg[1]__1_n_0 ),
        .O(clk_p_1_inv_i_104_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_105
       (.I0(count_upto_1_10__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_105_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_106
       (.I0(count_upto_1_10__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_106_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_107
       (.I0(count_upto_1_10__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_107_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_108
       (.I0(count_upto_1_10__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_108_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_109
       (.I0(count_upto_1_10__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_99),
        .O(clk_p_1_inv_i_109_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_11
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_1_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_1_1_reg[29]),
        .O(clk_p_1_inv_i_11_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_110
       (.I0(count_upto_1_10__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_100),
        .O(clk_p_1_inv_i_110_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_111
       (.I0(count_upto_1_10__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_101),
        .O(clk_p_1_inv_i_111_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_112
       (.I0(count_upto_1_10__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_102),
        .O(clk_p_1_inv_i_112_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_113
       (.I0(count_upto_1_10__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_113_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_114
       (.I0(count_upto_1_10__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_114_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_115
       (.I0(count_upto_1_10__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_115_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_116
       (.I0(count_upto_1_10__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_103),
        .O(clk_p_1_inv_i_116_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_117
       (.I0(count_upto_1_10__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_104),
        .O(clk_p_1_inv_i_117_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_118
       (.I0(count_upto_1_10__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_105),
        .O(clk_p_1_inv_i_118_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_119
       (.I0(\count_upto_1_reg[6]__1_n_0 ),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_1_reg[7]__1_n_0 ),
        .O(clk_p_1_inv_i_119_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_12
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_1_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_1_1_reg[27]),
        .O(clk_p_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_120
       (.I0(\count_upto_1_reg[4]__1_n_0 ),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_1_reg[5]__1_n_0 ),
        .O(clk_p_1_inv_i_120_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_121
       (.I0(\count_upto_1_reg[2]__1_n_0 ),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_1_reg[3]__1_n_0 ),
        .O(clk_p_1_inv_i_121_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_122
       (.I0(\count_upto_1_reg[0]__1_n_0 ),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_1_reg[1]__1_n_0 ),
        .O(clk_p_1_inv_i_122_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_123
       (.I0(\count_upto_1_reg[6]__1_n_0 ),
        .I1(counter_1ns_buffer1[6]),
        .I2(\count_upto_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_p_1_inv_i_123_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_124
       (.I0(\count_upto_1_reg[4]__1_n_0 ),
        .I1(counter_1ns_buffer1[4]),
        .I2(\count_upto_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_p_1_inv_i_124_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_125
       (.I0(\count_upto_1_reg[2]__1_n_0 ),
        .I1(counter_1ns_buffer1[2]),
        .I2(\count_upto_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_p_1_inv_i_125_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_126
       (.I0(\count_upto_1_reg[0]__1_n_0 ),
        .I1(counter_1ns_buffer1[0]),
        .I2(\count_upto_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_p_1_inv_i_126_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_127
       (.I0(count_upto_10__1_n_99),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_127_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_128
       (.I0(count_upto_10__1_n_100),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_128_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_129
       (.I0(count_upto_10__1_n_101),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_129_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_13
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_1_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_1_1_reg[25]),
        .O(clk_p_1_inv_i_13_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_130
       (.I0(count_upto_10__1_n_102),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_130_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_131
       (.I0(count_upto_10__1_n_99),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_99),
        .O(clk_p_1_inv_i_131_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_132
       (.I0(count_upto_10__1_n_100),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_100),
        .O(clk_p_1_inv_i_132_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_133
       (.I0(count_upto_10__1_n_101),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_101),
        .O(clk_p_1_inv_i_133_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_134
       (.I0(count_upto_10__1_n_102),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_102),
        .O(clk_p_1_inv_i_134_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_135
       (.I0(count_upto_10__1_n_103),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_135_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_136
       (.I0(count_upto_10__1_n_104),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_136_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_137
       (.I0(count_upto_10__1_n_105),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_137_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_138
       (.I0(count_upto_10__1_n_103),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_103),
        .O(clk_p_1_inv_i_138_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_139
       (.I0(count_upto_10__1_n_104),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_104),
        .O(clk_p_1_inv_i_139_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_140
       (.I0(count_upto_10__1_n_105),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_105),
        .O(clk_p_1_inv_i_140_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_15
       (.I0(count_upto_1_reg[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_1_reg[31]),
        .O(clk_p_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_16
       (.I0(count_upto_1_reg[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_1_reg[29]),
        .O(clk_p_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_17
       (.I0(count_upto_1_reg[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_1_reg[27]),
        .O(clk_p_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_18
       (.I0(count_upto_1_reg[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_1_reg[25]),
        .O(clk_p_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_19
       (.I0(count_upto_1_reg[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(count_upto_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_p_1_inv_i_19_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    clk_p_1_inv_i_2
       (.I0(reset),
        .I1(reset_buffer),
        .O(reset1));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_20
       (.I0(count_upto_1_reg[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(count_upto_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_p_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_21
       (.I0(count_upto_1_reg[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(count_upto_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_p_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_22
       (.I0(count_upto_1_reg[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(count_upto_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_p_1_inv_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_24
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_1_1_reg[22]),
        .I2(count_upto_1_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_p_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_25
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_1_1_reg[20]),
        .I2(count_upto_1_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_p_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_26
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_1_1_reg[18]),
        .I2(count_upto_1_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_p_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_27
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_1_1_reg[16]),
        .I2(count_upto_1_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_p_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_28
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_1_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_1_1_reg[23]),
        .O(clk_p_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_29
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_1_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_1_1_reg[21]),
        .O(clk_p_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_30
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_1_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_1_1_reg[19]),
        .O(clk_p_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_31
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_1_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_1_1_reg[17]),
        .O(clk_p_1_inv_i_31_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_35
       (.I0(count_upto_1_reg[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_1_reg[23]),
        .O(clk_p_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_36
       (.I0(count_upto_1_reg[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_1_reg[21]),
        .O(clk_p_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_37
       (.I0(count_upto_1_reg[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_1_reg[19]),
        .O(clk_p_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_38
       (.I0(count_upto_1_reg[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_1_reg[17]),
        .O(clk_p_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_39
       (.I0(count_upto_1_reg[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(count_upto_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_p_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_40
       (.I0(count_upto_1_reg[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(count_upto_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_p_1_inv_i_40_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_41
       (.I0(count_upto_1_reg[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(count_upto_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_p_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_42
       (.I0(count_upto_1_reg[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(count_upto_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_p_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_46
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_1_1_reg[14]__1_n_0 ),
        .I2(\count_upto_1_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_p_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_47
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_1_1_reg[12]__1_n_0 ),
        .I2(\count_upto_1_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_p_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_48
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_1_1_reg[10]__1_n_0 ),
        .I2(\count_upto_1_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_p_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_49
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_1_1_reg[8]__1_n_0 ),
        .I2(\count_upto_1_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_p_1_inv_i_49_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_50
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_1_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_1_1_reg[15]__1_n_0 ),
        .O(clk_p_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_51
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_1_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_1_1_reg[13]__1_n_0 ),
        .O(clk_p_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_52
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_1_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_1_1_reg[11]__1_n_0 ),
        .O(clk_p_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_53
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_1_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_1_1_reg[9]__1_n_0 ),
        .O(clk_p_1_inv_i_53_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_56
       (.I0(count_upto_1_10__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_56_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_57
       (.I0(count_upto_1_10__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_57_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_58
       (.I0(count_upto_1_10__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_58_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_59
       (.I0(count_upto_1_10__1_n_91),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_91),
        .O(clk_p_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_6
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_1_1_reg[30]),
        .I2(count_upto_1_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_p_1_inv_i_6_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_60
       (.I0(count_upto_1_10__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_92),
        .O(clk_p_1_inv_i_60_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_61
       (.I0(count_upto_1_10__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_93),
        .O(clk_p_1_inv_i_61_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_62
       (.I0(count_upto_1_10__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_94),
        .O(clk_p_1_inv_i_62_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_63
       (.I0(count_upto_1_10__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_63_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_64
       (.I0(count_upto_1_10__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_64_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_65
       (.I0(count_upto_1_10__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_65_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_66
       (.I0(count_upto_1_10__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_66_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_67
       (.I0(count_upto_1_10__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_95),
        .O(clk_p_1_inv_i_67_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_68
       (.I0(count_upto_1_10__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_96),
        .O(clk_p_1_inv_i_68_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_69
       (.I0(count_upto_1_10__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_97),
        .O(clk_p_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_7
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_1_1_reg[28]),
        .I2(count_upto_1_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_p_1_inv_i_7_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_70
       (.I0(count_upto_1_10__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_1_10_n_98),
        .O(clk_p_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_72
       (.I0(\count_upto_1_reg[14]__1_n_0 ),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_1_reg[15]__1_n_0 ),
        .O(clk_p_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_73
       (.I0(\count_upto_1_reg[12]__1_n_0 ),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_1_reg[13]__1_n_0 ),
        .O(clk_p_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_74
       (.I0(\count_upto_1_reg[10]__1_n_0 ),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_1_reg[11]__1_n_0 ),
        .O(clk_p_1_inv_i_74_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_75
       (.I0(\count_upto_1_reg[8]__1_n_0 ),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_1_reg[9]__1_n_0 ),
        .O(clk_p_1_inv_i_75_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_76
       (.I0(\count_upto_1_reg[14]__1_n_0 ),
        .I1(counter_1ns_buffer1[14]),
        .I2(\count_upto_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_p_1_inv_i_76_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_77
       (.I0(\count_upto_1_reg[12]__1_n_0 ),
        .I1(counter_1ns_buffer1[12]),
        .I2(\count_upto_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_p_1_inv_i_77_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_78
       (.I0(\count_upto_1_reg[10]__1_n_0 ),
        .I1(counter_1ns_buffer1[10]),
        .I2(\count_upto_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_p_1_inv_i_78_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_p_1_inv_i_79
       (.I0(\count_upto_1_reg[8]__1_n_0 ),
        .I1(counter_1ns_buffer1[8]),
        .I2(\count_upto_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_p_1_inv_i_79_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_8
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_1_1_reg[26]),
        .I2(count_upto_1_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_p_1_inv_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_82
       (.I0(count_upto_10__1_n_92),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_82_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_83
       (.I0(count_upto_10__1_n_93),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_83_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_84
       (.I0(count_upto_10__1_n_94),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_84_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_85
       (.I0(count_upto_10__1_n_91),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_91),
        .O(clk_p_1_inv_i_85_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_86
       (.I0(count_upto_10__1_n_92),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_92),
        .O(clk_p_1_inv_i_86_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_87
       (.I0(count_upto_10__1_n_93),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_93),
        .O(clk_p_1_inv_i_87_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_88
       (.I0(count_upto_10__1_n_94),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_94),
        .O(clk_p_1_inv_i_88_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_89
       (.I0(count_upto_10__1_n_95),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_89_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_9
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_1_1_reg[24]),
        .I2(count_upto_1_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_p_1_inv_i_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_90
       (.I0(count_upto_10__1_n_96),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_90_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_91
       (.I0(count_upto_10__1_n_97),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_91_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    clk_p_1_inv_i_92
       (.I0(count_upto_10__1_n_98),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(clk_p_1_inv_i_92_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_93
       (.I0(count_upto_10__1_n_95),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_95),
        .O(clk_p_1_inv_i_93_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_94
       (.I0(count_upto_10__1_n_96),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_96),
        .O(clk_p_1_inv_i_94_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_95
       (.I0(count_upto_10__1_n_97),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_97),
        .O(clk_p_1_inv_i_95_n_0));
  LUT3 #(
    .INIT(8'h48)) 
    clk_p_1_inv_i_96
       (.I0(count_upto_10__1_n_98),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_n_98),
        .O(clk_p_1_inv_i_96_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_97
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_1_1_reg[6]__1_n_0 ),
        .I2(\count_upto_1_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_p_1_inv_i_97_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_98
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_1_1_reg[4]__1_n_0 ),
        .I2(\count_upto_1_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_p_1_inv_i_98_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_p_1_inv_i_99
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_1_1_reg[2]__1_n_0 ),
        .I2(\count_upto_1_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_p_1_inv_i_99_n_0));
  FDPE clk_p_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(clk_p_10),
        .PRE(reset1),
        .Q(clk_p_1_reg_inv_n_0));
  CARRY4 clk_p_1_reg_inv_i_14
       (.CI(clk_p_1_reg_inv_i_34_n_0),
        .CO({clk_p_1_reg_inv_i_14_n_0,clk_p_1_reg_inv_i_14_n_1,clk_p_1_reg_inv_i_14_n_2,clk_p_1_reg_inv_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_35_n_0,clk_p_1_inv_i_36_n_0,clk_p_1_inv_i_37_n_0,clk_p_1_inv_i_38_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_14_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_39_n_0,clk_p_1_inv_i_40_n_0,clk_p_1_inv_i_41_n_0,clk_p_1_inv_i_42_n_0}));
  CARRY4 clk_p_1_reg_inv_i_23
       (.CI(clk_p_1_reg_inv_i_45_n_0),
        .CO({clk_p_1_reg_inv_i_23_n_0,clk_p_1_reg_inv_i_23_n_1,clk_p_1_reg_inv_i_23_n_2,clk_p_1_reg_inv_i_23_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_46_n_0,clk_p_1_inv_i_47_n_0,clk_p_1_inv_i_48_n_0,clk_p_1_inv_i_49_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_23_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_50_n_0,clk_p_1_inv_i_51_n_0,clk_p_1_inv_i_52_n_0,clk_p_1_inv_i_53_n_0}));
  CARRY4 clk_p_1_reg_inv_i_3
       (.CI(clk_p_1_reg_inv_i_5_n_0),
        .CO({clk_p_11,clk_p_1_reg_inv_i_3_n_1,clk_p_1_reg_inv_i_3_n_2,clk_p_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_6_n_0,clk_p_1_inv_i_7_n_0,clk_p_1_inv_i_8_n_0,clk_p_1_inv_i_9_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_10_n_0,clk_p_1_inv_i_11_n_0,clk_p_1_inv_i_12_n_0,clk_p_1_inv_i_13_n_0}));
  CARRY4 clk_p_1_reg_inv_i_32
       (.CI(clk_p_1_reg_inv_i_33_n_0),
        .CO({NLW_clk_p_1_reg_inv_i_32_CO_UNCONNECTED[3],clk_p_1_reg_inv_i_32_n_1,clk_p_1_reg_inv_i_32_n_2,clk_p_1_reg_inv_i_32_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,clk_p_1_inv_i_56_n_0,clk_p_1_inv_i_57_n_0,clk_p_1_inv_i_58_n_0}),
        .O(count_upto_1_1_reg[31:28]),
        .S({clk_p_1_inv_i_59_n_0,clk_p_1_inv_i_60_n_0,clk_p_1_inv_i_61_n_0,clk_p_1_inv_i_62_n_0}));
  CARRY4 clk_p_1_reg_inv_i_33
       (.CI(clk_p_1_reg_inv_i_54_n_0),
        .CO({clk_p_1_reg_inv_i_33_n_0,clk_p_1_reg_inv_i_33_n_1,clk_p_1_reg_inv_i_33_n_2,clk_p_1_reg_inv_i_33_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_63_n_0,clk_p_1_inv_i_64_n_0,clk_p_1_inv_i_65_n_0,clk_p_1_inv_i_66_n_0}),
        .O(count_upto_1_1_reg[27:24]),
        .S({clk_p_1_inv_i_67_n_0,clk_p_1_inv_i_68_n_0,clk_p_1_inv_i_69_n_0,clk_p_1_inv_i_70_n_0}));
  CARRY4 clk_p_1_reg_inv_i_34
       (.CI(clk_p_1_reg_inv_i_71_n_0),
        .CO({clk_p_1_reg_inv_i_34_n_0,clk_p_1_reg_inv_i_34_n_1,clk_p_1_reg_inv_i_34_n_2,clk_p_1_reg_inv_i_34_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_72_n_0,clk_p_1_inv_i_73_n_0,clk_p_1_inv_i_74_n_0,clk_p_1_inv_i_75_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_34_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_76_n_0,clk_p_1_inv_i_77_n_0,clk_p_1_inv_i_78_n_0,clk_p_1_inv_i_79_n_0}));
  CARRY4 clk_p_1_reg_inv_i_4
       (.CI(clk_p_1_reg_inv_i_14_n_0),
        .CO({clk_p_1114_in,clk_p_1_reg_inv_i_4_n_1,clk_p_1_reg_inv_i_4_n_2,clk_p_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_15_n_0,clk_p_1_inv_i_16_n_0,clk_p_1_inv_i_17_n_0,clk_p_1_inv_i_18_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_19_n_0,clk_p_1_inv_i_20_n_0,clk_p_1_inv_i_21_n_0,clk_p_1_inv_i_22_n_0}));
  CARRY4 clk_p_1_reg_inv_i_43
       (.CI(clk_p_1_reg_inv_i_44_n_0),
        .CO({NLW_clk_p_1_reg_inv_i_43_CO_UNCONNECTED[3],clk_p_1_reg_inv_i_43_n_1,clk_p_1_reg_inv_i_43_n_2,clk_p_1_reg_inv_i_43_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,clk_p_1_inv_i_82_n_0,clk_p_1_inv_i_83_n_0,clk_p_1_inv_i_84_n_0}),
        .O(count_upto_1_reg[31:28]),
        .S({clk_p_1_inv_i_85_n_0,clk_p_1_inv_i_86_n_0,clk_p_1_inv_i_87_n_0,clk_p_1_inv_i_88_n_0}));
  CARRY4 clk_p_1_reg_inv_i_44
       (.CI(clk_p_1_reg_inv_i_80_n_0),
        .CO({clk_p_1_reg_inv_i_44_n_0,clk_p_1_reg_inv_i_44_n_1,clk_p_1_reg_inv_i_44_n_2,clk_p_1_reg_inv_i_44_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_89_n_0,clk_p_1_inv_i_90_n_0,clk_p_1_inv_i_91_n_0,clk_p_1_inv_i_92_n_0}),
        .O(count_upto_1_reg[27:24]),
        .S({clk_p_1_inv_i_93_n_0,clk_p_1_inv_i_94_n_0,clk_p_1_inv_i_95_n_0,clk_p_1_inv_i_96_n_0}));
  CARRY4 clk_p_1_reg_inv_i_45
       (.CI(1'b0),
        .CO({clk_p_1_reg_inv_i_45_n_0,clk_p_1_reg_inv_i_45_n_1,clk_p_1_reg_inv_i_45_n_2,clk_p_1_reg_inv_i_45_n_3}),
        .CYINIT(1'b1),
        .DI({clk_p_1_inv_i_97_n_0,clk_p_1_inv_i_98_n_0,clk_p_1_inv_i_99_n_0,clk_p_1_inv_i_100_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_45_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_101_n_0,clk_p_1_inv_i_102_n_0,clk_p_1_inv_i_103_n_0,clk_p_1_inv_i_104_n_0}));
  CARRY4 clk_p_1_reg_inv_i_5
       (.CI(clk_p_1_reg_inv_i_23_n_0),
        .CO({clk_p_1_reg_inv_i_5_n_0,clk_p_1_reg_inv_i_5_n_1,clk_p_1_reg_inv_i_5_n_2,clk_p_1_reg_inv_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_24_n_0,clk_p_1_inv_i_25_n_0,clk_p_1_inv_i_26_n_0,clk_p_1_inv_i_27_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_5_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_28_n_0,clk_p_1_inv_i_29_n_0,clk_p_1_inv_i_30_n_0,clk_p_1_inv_i_31_n_0}));
  CARRY4 clk_p_1_reg_inv_i_54
       (.CI(clk_p_1_reg_inv_i_55_n_0),
        .CO({clk_p_1_reg_inv_i_54_n_0,clk_p_1_reg_inv_i_54_n_1,clk_p_1_reg_inv_i_54_n_2,clk_p_1_reg_inv_i_54_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_105_n_0,clk_p_1_inv_i_106_n_0,clk_p_1_inv_i_107_n_0,clk_p_1_inv_i_108_n_0}),
        .O(count_upto_1_1_reg[23:20]),
        .S({clk_p_1_inv_i_109_n_0,clk_p_1_inv_i_110_n_0,clk_p_1_inv_i_111_n_0,clk_p_1_inv_i_112_n_0}));
  CARRY4 clk_p_1_reg_inv_i_55
       (.CI(1'b0),
        .CO({clk_p_1_reg_inv_i_55_n_0,clk_p_1_reg_inv_i_55_n_1,clk_p_1_reg_inv_i_55_n_2,clk_p_1_reg_inv_i_55_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_113_n_0,clk_p_1_inv_i_114_n_0,clk_p_1_inv_i_115_n_0,1'b0}),
        .O(count_upto_1_1_reg[19:16]),
        .S({clk_p_1_inv_i_116_n_0,clk_p_1_inv_i_117_n_0,clk_p_1_inv_i_118_n_0,\count_upto_1_1_reg[16]__1_n_0 }));
  CARRY4 clk_p_1_reg_inv_i_71
       (.CI(1'b0),
        .CO({clk_p_1_reg_inv_i_71_n_0,clk_p_1_reg_inv_i_71_n_1,clk_p_1_reg_inv_i_71_n_2,clk_p_1_reg_inv_i_71_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_119_n_0,clk_p_1_inv_i_120_n_0,clk_p_1_inv_i_121_n_0,clk_p_1_inv_i_122_n_0}),
        .O(NLW_clk_p_1_reg_inv_i_71_O_UNCONNECTED[3:0]),
        .S({clk_p_1_inv_i_123_n_0,clk_p_1_inv_i_124_n_0,clk_p_1_inv_i_125_n_0,clk_p_1_inv_i_126_n_0}));
  CARRY4 clk_p_1_reg_inv_i_80
       (.CI(clk_p_1_reg_inv_i_81_n_0),
        .CO({clk_p_1_reg_inv_i_80_n_0,clk_p_1_reg_inv_i_80_n_1,clk_p_1_reg_inv_i_80_n_2,clk_p_1_reg_inv_i_80_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_127_n_0,clk_p_1_inv_i_128_n_0,clk_p_1_inv_i_129_n_0,clk_p_1_inv_i_130_n_0}),
        .O(count_upto_1_reg[23:20]),
        .S({clk_p_1_inv_i_131_n_0,clk_p_1_inv_i_132_n_0,clk_p_1_inv_i_133_n_0,clk_p_1_inv_i_134_n_0}));
  CARRY4 clk_p_1_reg_inv_i_81
       (.CI(1'b0),
        .CO({clk_p_1_reg_inv_i_81_n_0,clk_p_1_reg_inv_i_81_n_1,clk_p_1_reg_inv_i_81_n_2,clk_p_1_reg_inv_i_81_n_3}),
        .CYINIT(1'b0),
        .DI({clk_p_1_inv_i_135_n_0,clk_p_1_inv_i_136_n_0,clk_p_1_inv_i_137_n_0,1'b0}),
        .O(count_upto_1_reg[19:16]),
        .S({clk_p_1_inv_i_138_n_0,clk_p_1_inv_i_139_n_0,clk_p_1_inv_i_140_n_0,\count_upto_1_reg[16]__1_n_0 }));
  FDCE clk_p_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_clk_p),
        .Q(clk_p));
  FDCE clk_short_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(clk_short_1_reg_inv_n_0),
        .Q(clk_short_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    clk_short_1_inv_i_1
       (.I0(clk_short_11),
        .I1(clk_short_1113_in),
        .O(clk_short_10));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_2_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_2_1_reg[29]),
        .O(clk_short_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_2_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_2_1_reg[27]),
        .O(clk_short_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_2_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_2_1_reg[25]),
        .O(clk_short_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_14
       (.I0(condition_2_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_2_1[31]),
        .O(clk_short_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_15
       (.I0(condition_2_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_2_1[29]),
        .O(clk_short_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_16
       (.I0(condition_2_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_2_1[27]),
        .O(clk_short_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_17
       (.I0(condition_2_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_2_1[25]),
        .O(clk_short_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_18
       (.I0(condition_2_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_2_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_short_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_19
       (.I0(condition_2_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_2_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_short_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_20
       (.I0(condition_2_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_2_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_short_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_21
       (.I0(condition_2_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_2_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_short_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_2_1_reg[22]),
        .I2(count_upto_2_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_short_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_2_1_reg[20]),
        .I2(count_upto_2_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_short_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_2_1_reg[18]),
        .I2(count_upto_2_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_short_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_2_1_reg[16]),
        .I2(count_upto_2_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_short_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_2_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_2_1_reg[23]),
        .O(clk_short_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_2_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_2_1_reg[21]),
        .O(clk_short_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_2_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_2_1_reg[19]),
        .O(clk_short_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_2_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_2_1_reg[17]),
        .O(clk_short_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_32
       (.I0(condition_2_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_2_1[23]),
        .O(clk_short_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_33
       (.I0(condition_2_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_2_1[21]),
        .O(clk_short_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_34
       (.I0(condition_2_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_2_1[19]),
        .O(clk_short_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_35
       (.I0(condition_2_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_2_1[17]),
        .O(clk_short_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_36
       (.I0(condition_2_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_2_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(clk_short_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_37
       (.I0(condition_2_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_2_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(clk_short_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_38
       (.I0(condition_2_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_2_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(clk_short_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_39
       (.I0(condition_2_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_2_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(clk_short_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_2_1_reg[14]__1_n_0 ),
        .I2(\count_upto_2_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_short_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_2_1_reg[12]__1_n_0 ),
        .I2(\count_upto_2_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_short_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_2_1_reg[10]__1_n_0 ),
        .I2(\count_upto_2_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_short_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_2_1_reg[8]__1_n_0 ),
        .I2(\count_upto_2_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_short_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_2_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_2_1_reg[15]__1_n_0 ),
        .O(clk_short_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_2_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_2_1_reg[13]__1_n_0 ),
        .O(clk_short_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_2_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_2_1_reg[11]__1_n_0 ),
        .O(clk_short_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_2_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_2_1_reg[9]__1_n_0 ),
        .O(clk_short_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_2_1_reg[30]),
        .I2(count_upto_2_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(clk_short_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_50
       (.I0(condition_2_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_2_1[15]),
        .O(clk_short_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_51
       (.I0(condition_2_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_2_1[13]),
        .O(clk_short_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_52
       (.I0(condition_2_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_2_1[11]),
        .O(clk_short_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_53
       (.I0(condition_2_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_2_1[9]),
        .O(clk_short_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_54
       (.I0(condition_2_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_2_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(clk_short_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_55
       (.I0(condition_2_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_2_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(clk_short_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_56
       (.I0(condition_2_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_2_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(clk_short_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_57
       (.I0(condition_2_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_2_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(clk_short_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_2_1_reg[6]__1_n_0 ),
        .I2(\count_upto_2_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_short_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_2_1_reg[4]__1_n_0 ),
        .I2(\count_upto_2_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_short_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_2_1_reg[28]),
        .I2(count_upto_2_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(clk_short_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_2_1_reg[2]__1_n_0 ),
        .I2(\count_upto_2_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_short_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_2_1_reg[0]__1_n_0 ),
        .I2(\count_upto_2_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_short_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_2_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_2_1_reg[7]__1_n_0 ),
        .O(clk_short_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_2_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_2_1_reg[5]__1_n_0 ),
        .O(clk_short_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_2_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_2_1_reg[3]__1_n_0 ),
        .O(clk_short_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_2_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_2_1_reg[1]__1_n_0 ),
        .O(clk_short_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_66
       (.I0(condition_2_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_2_1[7]),
        .O(clk_short_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_67
       (.I0(condition_2_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_2_1[5]),
        .O(clk_short_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_68
       (.I0(condition_2_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_2_1[3]),
        .O(clk_short_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_69
       (.I0(condition_2_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_2_1[1]),
        .O(clk_short_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_2_1_reg[26]),
        .I2(count_upto_2_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(clk_short_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_70
       (.I0(condition_2_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_2_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(clk_short_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_71
       (.I0(condition_2_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_2_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(clk_short_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_72
       (.I0(condition_2_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_2_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(clk_short_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_73
       (.I0(condition_2_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_2_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(clk_short_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_short_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_2_1_reg[24]),
        .I2(count_upto_2_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(clk_short_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_short_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_2_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_2_1_reg[31]),
        .O(clk_short_1_inv_i_9_n_0));
  FDPE clk_short_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(clk_short_10),
        .PRE(reset1),
        .Q(clk_short_1_reg_inv_n_0));
  CARRY4 clk_short_1_reg_inv_i_13
       (.CI(clk_short_1_reg_inv_i_31_n_0),
        .CO({clk_short_1_reg_inv_i_13_n_0,clk_short_1_reg_inv_i_13_n_1,clk_short_1_reg_inv_i_13_n_2,clk_short_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({clk_short_1_inv_i_32_n_0,clk_short_1_inv_i_33_n_0,clk_short_1_inv_i_34_n_0,clk_short_1_inv_i_35_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_36_n_0,clk_short_1_inv_i_37_n_0,clk_short_1_inv_i_38_n_0,clk_short_1_inv_i_39_n_0}));
  CARRY4 clk_short_1_reg_inv_i_2
       (.CI(clk_short_1_reg_inv_i_4_n_0),
        .CO({clk_short_11,clk_short_1_reg_inv_i_2_n_1,clk_short_1_reg_inv_i_2_n_2,clk_short_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({clk_short_1_inv_i_5_n_0,clk_short_1_inv_i_6_n_0,clk_short_1_inv_i_7_n_0,clk_short_1_inv_i_8_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_9_n_0,clk_short_1_inv_i_10_n_0,clk_short_1_inv_i_11_n_0,clk_short_1_inv_i_12_n_0}));
  CARRY4 clk_short_1_reg_inv_i_22
       (.CI(clk_short_1_reg_inv_i_40_n_0),
        .CO({clk_short_1_reg_inv_i_22_n_0,clk_short_1_reg_inv_i_22_n_1,clk_short_1_reg_inv_i_22_n_2,clk_short_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({clk_short_1_inv_i_41_n_0,clk_short_1_inv_i_42_n_0,clk_short_1_inv_i_43_n_0,clk_short_1_inv_i_44_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_45_n_0,clk_short_1_inv_i_46_n_0,clk_short_1_inv_i_47_n_0,clk_short_1_inv_i_48_n_0}));
  CARRY4 clk_short_1_reg_inv_i_3
       (.CI(clk_short_1_reg_inv_i_13_n_0),
        .CO({clk_short_1113_in,clk_short_1_reg_inv_i_3_n_1,clk_short_1_reg_inv_i_3_n_2,clk_short_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({clk_short_1_inv_i_14_n_0,clk_short_1_inv_i_15_n_0,clk_short_1_inv_i_16_n_0,clk_short_1_inv_i_17_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_18_n_0,clk_short_1_inv_i_19_n_0,clk_short_1_inv_i_20_n_0,clk_short_1_inv_i_21_n_0}));
  CARRY4 clk_short_1_reg_inv_i_31
       (.CI(clk_short_1_reg_inv_i_49_n_0),
        .CO({clk_short_1_reg_inv_i_31_n_0,clk_short_1_reg_inv_i_31_n_1,clk_short_1_reg_inv_i_31_n_2,clk_short_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({clk_short_1_inv_i_50_n_0,clk_short_1_inv_i_51_n_0,clk_short_1_inv_i_52_n_0,clk_short_1_inv_i_53_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_54_n_0,clk_short_1_inv_i_55_n_0,clk_short_1_inv_i_56_n_0,clk_short_1_inv_i_57_n_0}));
  CARRY4 clk_short_1_reg_inv_i_4
       (.CI(clk_short_1_reg_inv_i_22_n_0),
        .CO({clk_short_1_reg_inv_i_4_n_0,clk_short_1_reg_inv_i_4_n_1,clk_short_1_reg_inv_i_4_n_2,clk_short_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({clk_short_1_inv_i_23_n_0,clk_short_1_inv_i_24_n_0,clk_short_1_inv_i_25_n_0,clk_short_1_inv_i_26_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_27_n_0,clk_short_1_inv_i_28_n_0,clk_short_1_inv_i_29_n_0,clk_short_1_inv_i_30_n_0}));
  CARRY4 clk_short_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({clk_short_1_reg_inv_i_40_n_0,clk_short_1_reg_inv_i_40_n_1,clk_short_1_reg_inv_i_40_n_2,clk_short_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({clk_short_1_inv_i_58_n_0,clk_short_1_inv_i_59_n_0,clk_short_1_inv_i_60_n_0,clk_short_1_inv_i_61_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_62_n_0,clk_short_1_inv_i_63_n_0,clk_short_1_inv_i_64_n_0,clk_short_1_inv_i_65_n_0}));
  CARRY4 clk_short_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({clk_short_1_reg_inv_i_49_n_0,clk_short_1_reg_inv_i_49_n_1,clk_short_1_reg_inv_i_49_n_2,clk_short_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({clk_short_1_inv_i_66_n_0,clk_short_1_inv_i_67_n_0,clk_short_1_inv_i_68_n_0,clk_short_1_inv_i_69_n_0}),
        .O(NLW_clk_short_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({clk_short_1_inv_i_70_n_0,clk_short_1_inv_i_71_n_0,clk_short_1_inv_i_72_n_0,clk_short_1_inv_i_73_n_0}));
  FDCE clk_short_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_clk_short),
        .Q(clk_short));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[11]_i_2 
       (.I0(\count_upto_10_1_reg[11]__1_n_0 ),
        .I1(\count_upto_10_reg[11]__1_n_0 ),
        .O(\condition_10_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[11]_i_3 
       (.I0(\count_upto_10_1_reg[10]__1_n_0 ),
        .I1(\count_upto_10_reg[10]__1_n_0 ),
        .O(\condition_10_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[11]_i_4 
       (.I0(\count_upto_10_1_reg[9]__1_n_0 ),
        .I1(\count_upto_10_reg[9]__1_n_0 ),
        .O(\condition_10_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[11]_i_5 
       (.I0(\count_upto_10_1_reg[8]__1_n_0 ),
        .I1(\count_upto_10_reg[8]__1_n_0 ),
        .O(\condition_10_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[15]_i_2 
       (.I0(\count_upto_10_1_reg[15]__1_n_0 ),
        .I1(\count_upto_10_reg[15]__1_n_0 ),
        .O(\condition_10_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[15]_i_3 
       (.I0(\count_upto_10_1_reg[14]__1_n_0 ),
        .I1(\count_upto_10_reg[14]__1_n_0 ),
        .O(\condition_10_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[15]_i_4 
       (.I0(\count_upto_10_1_reg[13]__1_n_0 ),
        .I1(\count_upto_10_reg[13]__1_n_0 ),
        .O(\condition_10_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[15]_i_5 
       (.I0(\count_upto_10_1_reg[12]__1_n_0 ),
        .I1(\count_upto_10_reg[12]__1_n_0 ),
        .O(\condition_10_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[19]_i_10 
       (.I0(count_upto_10_10__1_n_103),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_103),
        .O(\condition_10_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[19]_i_11 
       (.I0(count_upto_10_10__1_n_104),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_104),
        .O(\condition_10_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[19]_i_12 
       (.I0(count_upto_10_10__1_n_105),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_105),
        .O(\condition_10_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[19]_i_14 
       (.I0(count_upto_100__1_n_103),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[19]_i_15 
       (.I0(count_upto_100__1_n_104),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[19]_i_16 
       (.I0(count_upto_100__1_n_105),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[19]_i_17 
       (.I0(count_upto_100__1_n_103),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_103),
        .O(\condition_10_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[19]_i_18 
       (.I0(count_upto_100__1_n_104),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_104),
        .O(\condition_10_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[19]_i_19 
       (.I0(count_upto_100__1_n_105),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_105),
        .O(\condition_10_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[19]_i_3 
       (.I0(count_upto_10_1_reg[19]),
        .I1(count_upto_10_reg[19]),
        .O(\condition_10_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[19]_i_4 
       (.I0(count_upto_10_1_reg[18]),
        .I1(count_upto_10_reg[18]),
        .O(\condition_10_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[19]_i_5 
       (.I0(count_upto_10_1_reg[17]),
        .I1(count_upto_10_reg[17]),
        .O(\condition_10_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[19]_i_6 
       (.I0(count_upto_10_1_reg[16]),
        .I1(count_upto_10_reg[16]),
        .O(\condition_10_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[19]_i_7 
       (.I0(count_upto_10_10__1_n_103),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[19]_i_8 
       (.I0(count_upto_10_10__1_n_104),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[19]_i_9 
       (.I0(count_upto_10_10__1_n_105),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_10 
       (.I0(count_upto_10_10__1_n_102),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_11 
       (.I0(count_upto_10_10__1_n_99),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_99),
        .O(\condition_10_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_12 
       (.I0(count_upto_10_10__1_n_100),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_100),
        .O(\condition_10_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_13 
       (.I0(count_upto_10_10__1_n_101),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_101),
        .O(\condition_10_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_14 
       (.I0(count_upto_10_10__1_n_102),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_102),
        .O(\condition_10_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_16 
       (.I0(count_upto_100__1_n_99),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_17 
       (.I0(count_upto_100__1_n_100),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_18 
       (.I0(count_upto_100__1_n_101),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_19 
       (.I0(count_upto_100__1_n_102),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_20 
       (.I0(count_upto_100__1_n_99),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_99),
        .O(\condition_10_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_21 
       (.I0(count_upto_100__1_n_100),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_100),
        .O(\condition_10_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_22 
       (.I0(count_upto_100__1_n_101),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_101),
        .O(\condition_10_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[23]_i_23 
       (.I0(count_upto_100__1_n_102),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_102),
        .O(\condition_10_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[23]_i_3 
       (.I0(count_upto_10_1_reg[23]),
        .I1(count_upto_10_reg[23]),
        .O(\condition_10_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[23]_i_4 
       (.I0(count_upto_10_1_reg[22]),
        .I1(count_upto_10_reg[22]),
        .O(\condition_10_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[23]_i_5 
       (.I0(count_upto_10_1_reg[21]),
        .I1(count_upto_10_reg[21]),
        .O(\condition_10_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[23]_i_6 
       (.I0(count_upto_10_1_reg[20]),
        .I1(count_upto_10_reg[20]),
        .O(\condition_10_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_7 
       (.I0(count_upto_10_10__1_n_99),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_8 
       (.I0(count_upto_10_10__1_n_100),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[23]_i_9 
       (.I0(count_upto_10_10__1_n_101),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_10 
       (.I0(count_upto_10_10__1_n_98),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_11 
       (.I0(count_upto_10_10__1_n_95),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_95),
        .O(\condition_10_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_12 
       (.I0(count_upto_10_10__1_n_96),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_96),
        .O(\condition_10_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_13 
       (.I0(count_upto_10_10__1_n_97),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_97),
        .O(\condition_10_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_14 
       (.I0(count_upto_10_10__1_n_98),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_98),
        .O(\condition_10_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_16 
       (.I0(count_upto_100__1_n_95),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_17 
       (.I0(count_upto_100__1_n_96),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_18 
       (.I0(count_upto_100__1_n_97),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_19 
       (.I0(count_upto_100__1_n_98),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_20 
       (.I0(count_upto_100__1_n_95),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_95),
        .O(\condition_10_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_21 
       (.I0(count_upto_100__1_n_96),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_96),
        .O(\condition_10_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_22 
       (.I0(count_upto_100__1_n_97),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_97),
        .O(\condition_10_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[27]_i_23 
       (.I0(count_upto_100__1_n_98),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_98),
        .O(\condition_10_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[27]_i_3 
       (.I0(count_upto_10_1_reg[27]),
        .I1(count_upto_10_reg[27]),
        .O(\condition_10_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[27]_i_4 
       (.I0(count_upto_10_1_reg[26]),
        .I1(count_upto_10_reg[26]),
        .O(\condition_10_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[27]_i_5 
       (.I0(count_upto_10_1_reg[25]),
        .I1(count_upto_10_reg[25]),
        .O(\condition_10_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[27]_i_6 
       (.I0(count_upto_10_1_reg[24]),
        .I1(count_upto_10_reg[24]),
        .O(\condition_10_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_7 
       (.I0(count_upto_10_10__1_n_95),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_8 
       (.I0(count_upto_10_10__1_n_96),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[27]_i_9 
       (.I0(count_upto_10_10__1_n_97),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_10 
       (.I0(count_upto_10_10__1_n_91),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_91),
        .O(\condition_10_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_11 
       (.I0(count_upto_10_10__1_n_92),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_92),
        .O(\condition_10_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_12 
       (.I0(count_upto_10_10__1_n_93),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_93),
        .O(\condition_10_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_13 
       (.I0(count_upto_10_10__1_n_94),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_10_10_n_94),
        .O(\condition_10_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[31]_i_16 
       (.I0(count_upto_100__1_n_92),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[31]_i_17 
       (.I0(count_upto_100__1_n_93),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[31]_i_18 
       (.I0(count_upto_100__1_n_94),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_19 
       (.I0(count_upto_100__1_n_91),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_91),
        .O(\condition_10_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_20 
       (.I0(count_upto_100__1_n_92),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_92),
        .O(\condition_10_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_21 
       (.I0(count_upto_100__1_n_93),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_93),
        .O(\condition_10_1[31]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_10_1[31]_i_22 
       (.I0(count_upto_100__1_n_94),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .I2(count_upto_100_n_94),
        .O(\condition_10_1[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[31]_i_3 
       (.I0(count_upto_10_1_reg[31]),
        .I1(count_upto_10_reg[31]),
        .O(\condition_10_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[31]_i_4 
       (.I0(count_upto_10_1_reg[30]),
        .I1(count_upto_10_reg[30]),
        .O(\condition_10_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[31]_i_5 
       (.I0(count_upto_10_1_reg[29]),
        .I1(count_upto_10_reg[29]),
        .O(\condition_10_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[31]_i_6 
       (.I0(count_upto_10_1_reg[28]),
        .I1(count_upto_10_reg[28]),
        .O(\condition_10_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[31]_i_7 
       (.I0(count_upto_10_10__1_n_92),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[31]_i_8 
       (.I0(count_upto_10_10__1_n_93),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_10_1[31]_i_9 
       (.I0(count_upto_10_10__1_n_94),
        .I1(\condition_10_1_reg[31]_i_15 ),
        .O(\condition_10_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[3]_i_2 
       (.I0(\count_upto_10_1_reg[3]__1_n_0 ),
        .I1(\count_upto_10_reg[3]__1_n_0 ),
        .O(\condition_10_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[3]_i_3 
       (.I0(\count_upto_10_1_reg[2]__1_n_0 ),
        .I1(\count_upto_10_reg[2]__1_n_0 ),
        .O(\condition_10_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[3]_i_4 
       (.I0(\count_upto_10_1_reg[1]__1_n_0 ),
        .I1(\count_upto_10_reg[1]__1_n_0 ),
        .O(\condition_10_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[3]_i_5 
       (.I0(\count_upto_10_1_reg[0]__1_n_0 ),
        .I1(\count_upto_10_reg[0]__1_n_0 ),
        .O(\condition_10_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[7]_i_2 
       (.I0(\count_upto_10_1_reg[7]__1_n_0 ),
        .I1(\count_upto_10_reg[7]__1_n_0 ),
        .O(\condition_10_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[7]_i_3 
       (.I0(\count_upto_10_1_reg[6]__1_n_0 ),
        .I1(\count_upto_10_reg[6]__1_n_0 ),
        .O(\condition_10_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[7]_i_4 
       (.I0(\count_upto_10_1_reg[5]__1_n_0 ),
        .I1(\count_upto_10_reg[5]__1_n_0 ),
        .O(\condition_10_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_10_1[7]_i_5 
       (.I0(\count_upto_10_1_reg[4]__1_n_0 ),
        .I1(\count_upto_10_reg[4]__1_n_0 ),
        .O(\condition_10_1[7]_i_5_n_0 ));
  FDCE \condition_10_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[0]),
        .Q(condition_10_1[0]));
  FDCE \condition_10_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[10]),
        .Q(condition_10_1[10]));
  FDCE \condition_10_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[11]),
        .Q(condition_10_1[11]));
  CARRY4 \condition_10_1_reg[11]_i_1 
       (.CI(\condition_10_1_reg[7]_i_1_n_0 ),
        .CO({\condition_10_1_reg[11]_i_1_n_0 ,\condition_10_1_reg[11]_i_1_n_1 ,\condition_10_1_reg[11]_i_1_n_2 ,\condition_10_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_10_1_reg[11]__1_n_0 ,\count_upto_10_1_reg[10]__1_n_0 ,\count_upto_10_1_reg[9]__1_n_0 ,\count_upto_10_1_reg[8]__1_n_0 }),
        .O(condition_10_10[11:8]),
        .S({\condition_10_1[11]_i_2_n_0 ,\condition_10_1[11]_i_3_n_0 ,\condition_10_1[11]_i_4_n_0 ,\condition_10_1[11]_i_5_n_0 }));
  FDCE \condition_10_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[12]),
        .Q(condition_10_1[12]));
  FDCE \condition_10_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[13]),
        .Q(condition_10_1[13]));
  FDCE \condition_10_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[14]),
        .Q(condition_10_1[14]));
  FDCE \condition_10_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[15]),
        .Q(condition_10_1[15]));
  CARRY4 \condition_10_1_reg[15]_i_1 
       (.CI(\condition_10_1_reg[11]_i_1_n_0 ),
        .CO({\condition_10_1_reg[15]_i_1_n_0 ,\condition_10_1_reg[15]_i_1_n_1 ,\condition_10_1_reg[15]_i_1_n_2 ,\condition_10_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_10_1_reg[15]__1_n_0 ,\count_upto_10_1_reg[14]__1_n_0 ,\count_upto_10_1_reg[13]__1_n_0 ,\count_upto_10_1_reg[12]__1_n_0 }),
        .O(condition_10_10[15:12]),
        .S({\condition_10_1[15]_i_2_n_0 ,\condition_10_1[15]_i_3_n_0 ,\condition_10_1[15]_i_4_n_0 ,\condition_10_1[15]_i_5_n_0 }));
  FDCE \condition_10_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[16]),
        .Q(condition_10_1[16]));
  FDCE \condition_10_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[17]),
        .Q(condition_10_1[17]));
  FDCE \condition_10_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[18]),
        .Q(condition_10_1[18]));
  FDCE \condition_10_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[19]),
        .Q(condition_10_1[19]));
  CARRY4 \condition_10_1_reg[19]_i_1 
       (.CI(\condition_10_1_reg[15]_i_1_n_0 ),
        .CO({\condition_10_1_reg[19]_i_1_n_0 ,\condition_10_1_reg[19]_i_1_n_1 ,\condition_10_1_reg[19]_i_1_n_2 ,\condition_10_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_10_1_reg[19:16]),
        .O(condition_10_10[19:16]),
        .S({\condition_10_1[19]_i_3_n_0 ,\condition_10_1[19]_i_4_n_0 ,\condition_10_1[19]_i_5_n_0 ,\condition_10_1[19]_i_6_n_0 }));
  CARRY4 \condition_10_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_10_1_reg[19]_i_13_n_0 ,\condition_10_1_reg[19]_i_13_n_1 ,\condition_10_1_reg[19]_i_13_n_2 ,\condition_10_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_10_1[19]_i_14_n_0 ,\condition_10_1[19]_i_15_n_0 ,\condition_10_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_10_reg[19:16]),
        .S({\condition_10_1[19]_i_17_n_0 ,\condition_10_1[19]_i_18_n_0 ,\condition_10_1[19]_i_19_n_0 ,\count_upto_10_reg[16]__1_n_0 }));
  CARRY4 \condition_10_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_10_1_reg[19]_i_2_n_0 ,\condition_10_1_reg[19]_i_2_n_1 ,\condition_10_1_reg[19]_i_2_n_2 ,\condition_10_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_10_1[19]_i_7_n_0 ,\condition_10_1[19]_i_8_n_0 ,\condition_10_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_10_1_reg[19:16]),
        .S({\condition_10_1[19]_i_10_n_0 ,\condition_10_1[19]_i_11_n_0 ,\condition_10_1[19]_i_12_n_0 ,\count_upto_10_1_reg[16]__1_n_0 }));
  FDCE \condition_10_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[1]),
        .Q(condition_10_1[1]));
  FDCE \condition_10_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[20]),
        .Q(condition_10_1[20]));
  FDCE \condition_10_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[21]),
        .Q(condition_10_1[21]));
  FDCE \condition_10_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[22]),
        .Q(condition_10_1[22]));
  FDCE \condition_10_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[23]),
        .Q(condition_10_1[23]));
  CARRY4 \condition_10_1_reg[23]_i_1 
       (.CI(\condition_10_1_reg[19]_i_1_n_0 ),
        .CO({\condition_10_1_reg[23]_i_1_n_0 ,\condition_10_1_reg[23]_i_1_n_1 ,\condition_10_1_reg[23]_i_1_n_2 ,\condition_10_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_10_1_reg[23:20]),
        .O(condition_10_10[23:20]),
        .S({\condition_10_1[23]_i_3_n_0 ,\condition_10_1[23]_i_4_n_0 ,\condition_10_1[23]_i_5_n_0 ,\condition_10_1[23]_i_6_n_0 }));
  CARRY4 \condition_10_1_reg[23]_i_15 
       (.CI(\condition_10_1_reg[19]_i_13_n_0 ),
        .CO({\condition_10_1_reg[23]_i_15_n_0 ,\condition_10_1_reg[23]_i_15_n_1 ,\condition_10_1_reg[23]_i_15_n_2 ,\condition_10_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_10_1[23]_i_16_n_0 ,\condition_10_1[23]_i_17_n_0 ,\condition_10_1[23]_i_18_n_0 ,\condition_10_1[23]_i_19_n_0 }),
        .O(count_upto_10_reg[23:20]),
        .S({\condition_10_1[23]_i_20_n_0 ,\condition_10_1[23]_i_21_n_0 ,\condition_10_1[23]_i_22_n_0 ,\condition_10_1[23]_i_23_n_0 }));
  CARRY4 \condition_10_1_reg[23]_i_2 
       (.CI(\condition_10_1_reg[19]_i_2_n_0 ),
        .CO({\condition_10_1_reg[23]_i_2_n_0 ,\condition_10_1_reg[23]_i_2_n_1 ,\condition_10_1_reg[23]_i_2_n_2 ,\condition_10_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_10_1[23]_i_7_n_0 ,\condition_10_1[23]_i_8_n_0 ,\condition_10_1[23]_i_9_n_0 ,\condition_10_1[23]_i_10_n_0 }),
        .O(count_upto_10_1_reg[23:20]),
        .S({\condition_10_1[23]_i_11_n_0 ,\condition_10_1[23]_i_12_n_0 ,\condition_10_1[23]_i_13_n_0 ,\condition_10_1[23]_i_14_n_0 }));
  FDCE \condition_10_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[24]),
        .Q(condition_10_1[24]));
  FDCE \condition_10_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[25]),
        .Q(condition_10_1[25]));
  FDCE \condition_10_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[26]),
        .Q(condition_10_1[26]));
  FDCE \condition_10_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[27]),
        .Q(condition_10_1[27]));
  CARRY4 \condition_10_1_reg[27]_i_1 
       (.CI(\condition_10_1_reg[23]_i_1_n_0 ),
        .CO({\condition_10_1_reg[27]_i_1_n_0 ,\condition_10_1_reg[27]_i_1_n_1 ,\condition_10_1_reg[27]_i_1_n_2 ,\condition_10_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_10_1_reg[27:24]),
        .O(condition_10_10[27:24]),
        .S({\condition_10_1[27]_i_3_n_0 ,\condition_10_1[27]_i_4_n_0 ,\condition_10_1[27]_i_5_n_0 ,\condition_10_1[27]_i_6_n_0 }));
  CARRY4 \condition_10_1_reg[27]_i_15 
       (.CI(\condition_10_1_reg[23]_i_15_n_0 ),
        .CO({\condition_10_1_reg[27]_i_15_n_0 ,\condition_10_1_reg[27]_i_15_n_1 ,\condition_10_1_reg[27]_i_15_n_2 ,\condition_10_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_10_1[27]_i_16_n_0 ,\condition_10_1[27]_i_17_n_0 ,\condition_10_1[27]_i_18_n_0 ,\condition_10_1[27]_i_19_n_0 }),
        .O(count_upto_10_reg[27:24]),
        .S({\condition_10_1[27]_i_20_n_0 ,\condition_10_1[27]_i_21_n_0 ,\condition_10_1[27]_i_22_n_0 ,\condition_10_1[27]_i_23_n_0 }));
  CARRY4 \condition_10_1_reg[27]_i_2 
       (.CI(\condition_10_1_reg[23]_i_2_n_0 ),
        .CO({\condition_10_1_reg[27]_i_2_n_0 ,\condition_10_1_reg[27]_i_2_n_1 ,\condition_10_1_reg[27]_i_2_n_2 ,\condition_10_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_10_1[27]_i_7_n_0 ,\condition_10_1[27]_i_8_n_0 ,\condition_10_1[27]_i_9_n_0 ,\condition_10_1[27]_i_10_n_0 }),
        .O(count_upto_10_1_reg[27:24]),
        .S({\condition_10_1[27]_i_11_n_0 ,\condition_10_1[27]_i_12_n_0 ,\condition_10_1[27]_i_13_n_0 ,\condition_10_1[27]_i_14_n_0 }));
  FDCE \condition_10_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[28]),
        .Q(condition_10_1[28]));
  FDCE \condition_10_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[29]),
        .Q(condition_10_1[29]));
  FDCE \condition_10_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[2]),
        .Q(condition_10_1[2]));
  FDCE \condition_10_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[30]),
        .Q(condition_10_1[30]));
  FDCE \condition_10_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[31]),
        .Q(condition_10_1[31]));
  CARRY4 \condition_10_1_reg[31]_i_1 
       (.CI(\condition_10_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_10_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_10_1_reg[31]_i_1_n_1 ,\condition_10_1_reg[31]_i_1_n_2 ,\condition_10_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_10_1_reg[30:28]}),
        .O(condition_10_10[31:28]),
        .S({\condition_10_1[31]_i_3_n_0 ,\condition_10_1[31]_i_4_n_0 ,\condition_10_1[31]_i_5_n_0 ,\condition_10_1[31]_i_6_n_0 }));
  CARRY4 \condition_10_1_reg[31]_i_14 
       (.CI(\condition_10_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_10_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_10_1_reg[31]_i_14_n_1 ,\condition_10_1_reg[31]_i_14_n_2 ,\condition_10_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_10_1[31]_i_16_n_0 ,\condition_10_1[31]_i_17_n_0 ,\condition_10_1[31]_i_18_n_0 }),
        .O(count_upto_10_reg[31:28]),
        .S({\condition_10_1[31]_i_19_n_0 ,\condition_10_1[31]_i_20_n_0 ,\condition_10_1[31]_i_21_n_0 ,\condition_10_1[31]_i_22_n_0 }));
  CARRY4 \condition_10_1_reg[31]_i_2 
       (.CI(\condition_10_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_10_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_10_1_reg[31]_i_2_n_1 ,\condition_10_1_reg[31]_i_2_n_2 ,\condition_10_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_10_1[31]_i_7_n_0 ,\condition_10_1[31]_i_8_n_0 ,\condition_10_1[31]_i_9_n_0 }),
        .O(count_upto_10_1_reg[31:28]),
        .S({\condition_10_1[31]_i_10_n_0 ,\condition_10_1[31]_i_11_n_0 ,\condition_10_1[31]_i_12_n_0 ,\condition_10_1[31]_i_13_n_0 }));
  FDCE \condition_10_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[3]),
        .Q(condition_10_1[3]));
  CARRY4 \condition_10_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_10_1_reg[3]_i_1_n_0 ,\condition_10_1_reg[3]_i_1_n_1 ,\condition_10_1_reg[3]_i_1_n_2 ,\condition_10_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_10_1_reg[3]__1_n_0 ,\count_upto_10_1_reg[2]__1_n_0 ,\count_upto_10_1_reg[1]__1_n_0 ,\count_upto_10_1_reg[0]__1_n_0 }),
        .O(condition_10_10[3:0]),
        .S({\condition_10_1[3]_i_2_n_0 ,\condition_10_1[3]_i_3_n_0 ,\condition_10_1[3]_i_4_n_0 ,\condition_10_1[3]_i_5_n_0 }));
  FDCE \condition_10_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[4]),
        .Q(condition_10_1[4]));
  FDCE \condition_10_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[5]),
        .Q(condition_10_1[5]));
  FDCE \condition_10_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[6]),
        .Q(condition_10_1[6]));
  FDCE \condition_10_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[7]),
        .Q(condition_10_1[7]));
  CARRY4 \condition_10_1_reg[7]_i_1 
       (.CI(\condition_10_1_reg[3]_i_1_n_0 ),
        .CO({\condition_10_1_reg[7]_i_1_n_0 ,\condition_10_1_reg[7]_i_1_n_1 ,\condition_10_1_reg[7]_i_1_n_2 ,\condition_10_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_10_1_reg[7]__1_n_0 ,\count_upto_10_1_reg[6]__1_n_0 ,\count_upto_10_1_reg[5]__1_n_0 ,\count_upto_10_1_reg[4]__1_n_0 }),
        .O(condition_10_10[7:4]),
        .S({\condition_10_1[7]_i_2_n_0 ,\condition_10_1[7]_i_3_n_0 ,\condition_10_1[7]_i_4_n_0 ,\condition_10_1[7]_i_5_n_0 }));
  FDCE \condition_10_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[8]),
        .Q(condition_10_1[8]));
  FDCE \condition_10_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_10_10[9]),
        .Q(condition_10_1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \condition_11_1[0]_i_1 
       (.I0(condition_10_10[0]),
        .O(\condition_11_1[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \condition_11_1[4]_i_2 
       (.I0(condition_10_10[2]),
        .O(\condition_11_1[4]_i_2_n_0 ));
  FDCE \condition_11_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1[0]_i_1_n_0 ),
        .Q(condition_11_1[0]));
  FDCE \condition_11_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[12]_i_1_n_6 ),
        .Q(condition_11_1[10]));
  FDCE \condition_11_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[12]_i_1_n_5 ),
        .Q(condition_11_1[11]));
  FDCE \condition_11_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[12]_i_1_n_4 ),
        .Q(condition_11_1[12]));
  CARRY4 \condition_11_1_reg[12]_i_1 
       (.CI(\condition_11_1_reg[8]_i_1_n_0 ),
        .CO({\condition_11_1_reg[12]_i_1_n_0 ,\condition_11_1_reg[12]_i_1_n_1 ,\condition_11_1_reg[12]_i_1_n_2 ,\condition_11_1_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_1_reg[12]_i_1_n_4 ,\condition_11_1_reg[12]_i_1_n_5 ,\condition_11_1_reg[12]_i_1_n_6 ,\condition_11_1_reg[12]_i_1_n_7 }),
        .S(condition_10_10[12:9]));
  FDCE \condition_11_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[16]_i_1_n_7 ),
        .Q(condition_11_1[13]));
  FDCE \condition_11_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[16]_i_1_n_6 ),
        .Q(condition_11_1[14]));
  FDCE \condition_11_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[16]_i_1_n_5 ),
        .Q(condition_11_1[15]));
  FDCE \condition_11_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[16]_i_1_n_4 ),
        .Q(condition_11_1[16]));
  CARRY4 \condition_11_1_reg[16]_i_1 
       (.CI(\condition_11_1_reg[12]_i_1_n_0 ),
        .CO({\condition_11_1_reg[16]_i_1_n_0 ,\condition_11_1_reg[16]_i_1_n_1 ,\condition_11_1_reg[16]_i_1_n_2 ,\condition_11_1_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_1_reg[16]_i_1_n_4 ,\condition_11_1_reg[16]_i_1_n_5 ,\condition_11_1_reg[16]_i_1_n_6 ,\condition_11_1_reg[16]_i_1_n_7 }),
        .S(condition_10_10[16:13]));
  FDCE \condition_11_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[20]_i_1_n_7 ),
        .Q(condition_11_1[17]));
  FDCE \condition_11_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[20]_i_1_n_6 ),
        .Q(condition_11_1[18]));
  FDCE \condition_11_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[20]_i_1_n_5 ),
        .Q(condition_11_1[19]));
  FDCE \condition_11_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[4]_i_1_n_7 ),
        .Q(condition_11_1[1]));
  FDCE \condition_11_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[20]_i_1_n_4 ),
        .Q(condition_11_1[20]));
  CARRY4 \condition_11_1_reg[20]_i_1 
       (.CI(\condition_11_1_reg[16]_i_1_n_0 ),
        .CO({\condition_11_1_reg[20]_i_1_n_0 ,\condition_11_1_reg[20]_i_1_n_1 ,\condition_11_1_reg[20]_i_1_n_2 ,\condition_11_1_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_1_reg[20]_i_1_n_4 ,\condition_11_1_reg[20]_i_1_n_5 ,\condition_11_1_reg[20]_i_1_n_6 ,\condition_11_1_reg[20]_i_1_n_7 }),
        .S(condition_10_10[20:17]));
  FDCE \condition_11_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[24]_i_1_n_7 ),
        .Q(condition_11_1[21]));
  FDCE \condition_11_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[24]_i_1_n_6 ),
        .Q(condition_11_1[22]));
  FDCE \condition_11_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[24]_i_1_n_5 ),
        .Q(condition_11_1[23]));
  FDCE \condition_11_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[24]_i_1_n_4 ),
        .Q(condition_11_1[24]));
  CARRY4 \condition_11_1_reg[24]_i_1 
       (.CI(\condition_11_1_reg[20]_i_1_n_0 ),
        .CO({\condition_11_1_reg[24]_i_1_n_0 ,\condition_11_1_reg[24]_i_1_n_1 ,\condition_11_1_reg[24]_i_1_n_2 ,\condition_11_1_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_1_reg[24]_i_1_n_4 ,\condition_11_1_reg[24]_i_1_n_5 ,\condition_11_1_reg[24]_i_1_n_6 ,\condition_11_1_reg[24]_i_1_n_7 }),
        .S(condition_10_10[24:21]));
  FDCE \condition_11_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[28]_i_1_n_7 ),
        .Q(condition_11_1[25]));
  FDCE \condition_11_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[28]_i_1_n_6 ),
        .Q(condition_11_1[26]));
  FDCE \condition_11_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[28]_i_1_n_5 ),
        .Q(condition_11_1[27]));
  FDCE \condition_11_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[28]_i_1_n_4 ),
        .Q(condition_11_1[28]));
  CARRY4 \condition_11_1_reg[28]_i_1 
       (.CI(\condition_11_1_reg[24]_i_1_n_0 ),
        .CO({\condition_11_1_reg[28]_i_1_n_0 ,\condition_11_1_reg[28]_i_1_n_1 ,\condition_11_1_reg[28]_i_1_n_2 ,\condition_11_1_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_1_reg[28]_i_1_n_4 ,\condition_11_1_reg[28]_i_1_n_5 ,\condition_11_1_reg[28]_i_1_n_6 ,\condition_11_1_reg[28]_i_1_n_7 }),
        .S(condition_10_10[28:25]));
  FDCE \condition_11_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[31]_i_1_n_7 ),
        .Q(condition_11_1[29]));
  FDCE \condition_11_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[4]_i_1_n_6 ),
        .Q(condition_11_1[2]));
  FDCE \condition_11_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[31]_i_1_n_6 ),
        .Q(condition_11_1[30]));
  FDCE \condition_11_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[31]_i_1_n_5 ),
        .Q(condition_11_1[31]));
  CARRY4 \condition_11_1_reg[31]_i_1 
       (.CI(\condition_11_1_reg[28]_i_1_n_0 ),
        .CO({\NLW_condition_11_1_reg[31]_i_1_CO_UNCONNECTED [3:2],\condition_11_1_reg[31]_i_1_n_2 ,\condition_11_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_condition_11_1_reg[31]_i_1_O_UNCONNECTED [3],\condition_11_1_reg[31]_i_1_n_5 ,\condition_11_1_reg[31]_i_1_n_6 ,\condition_11_1_reg[31]_i_1_n_7 }),
        .S({1'b0,condition_10_10[31:29]}));
  FDCE \condition_11_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[4]_i_1_n_5 ),
        .Q(condition_11_1[3]));
  FDCE \condition_11_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[4]_i_1_n_4 ),
        .Q(condition_11_1[4]));
  CARRY4 \condition_11_1_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\condition_11_1_reg[4]_i_1_n_0 ,\condition_11_1_reg[4]_i_1_n_1 ,\condition_11_1_reg[4]_i_1_n_2 ,\condition_11_1_reg[4]_i_1_n_3 }),
        .CYINIT(condition_10_10[0]),
        .DI({1'b0,1'b0,condition_10_10[2],1'b0}),
        .O({\condition_11_1_reg[4]_i_1_n_4 ,\condition_11_1_reg[4]_i_1_n_5 ,\condition_11_1_reg[4]_i_1_n_6 ,\condition_11_1_reg[4]_i_1_n_7 }),
        .S({condition_10_10[4:3],\condition_11_1[4]_i_2_n_0 ,condition_10_10[1]}));
  FDCE \condition_11_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[8]_i_1_n_7 ),
        .Q(condition_11_1[5]));
  FDCE \condition_11_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[8]_i_1_n_6 ),
        .Q(condition_11_1[6]));
  FDCE \condition_11_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[8]_i_1_n_5 ),
        .Q(condition_11_1[7]));
  FDCE \condition_11_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[8]_i_1_n_4 ),
        .Q(condition_11_1[8]));
  CARRY4 \condition_11_1_reg[8]_i_1 
       (.CI(\condition_11_1_reg[4]_i_1_n_0 ),
        .CO({\condition_11_1_reg[8]_i_1_n_0 ,\condition_11_1_reg[8]_i_1_n_1 ,\condition_11_1_reg[8]_i_1_n_2 ,\condition_11_1_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_1_reg[8]_i_1_n_4 ,\condition_11_1_reg[8]_i_1_n_5 ,\condition_11_1_reg[8]_i_1_n_6 ,\condition_11_1_reg[8]_i_1_n_7 }),
        .S(condition_10_10[8:5]));
  FDCE \condition_11_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_1_reg[12]_i_1_n_7 ),
        .Q(condition_11_1[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \condition_11_2[3]_i_2 
       (.I0(condition_10_10[2]),
        .O(\condition_11_2[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \condition_11_2[3]_i_3 
       (.I0(condition_10_10[1]),
        .O(\condition_11_2[3]_i_3_n_0 ));
  FDCE \condition_11_2_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[3]_i_1_n_7 ),
        .Q(condition_11_2[0]));
  FDCE \condition_11_2_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[11]_i_1_n_5 ),
        .Q(condition_11_2[10]));
  FDCE \condition_11_2_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[11]_i_1_n_4 ),
        .Q(condition_11_2[11]));
  CARRY4 \condition_11_2_reg[11]_i_1 
       (.CI(\condition_11_2_reg[7]_i_1_n_0 ),
        .CO({\condition_11_2_reg[11]_i_1_n_0 ,\condition_11_2_reg[11]_i_1_n_1 ,\condition_11_2_reg[11]_i_1_n_2 ,\condition_11_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_2_reg[11]_i_1_n_4 ,\condition_11_2_reg[11]_i_1_n_5 ,\condition_11_2_reg[11]_i_1_n_6 ,\condition_11_2_reg[11]_i_1_n_7 }),
        .S(condition_10_10[11:8]));
  FDCE \condition_11_2_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[15]_i_1_n_7 ),
        .Q(condition_11_2[12]));
  FDCE \condition_11_2_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[15]_i_1_n_6 ),
        .Q(condition_11_2[13]));
  FDCE \condition_11_2_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[15]_i_1_n_5 ),
        .Q(condition_11_2[14]));
  FDCE \condition_11_2_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[15]_i_1_n_4 ),
        .Q(condition_11_2[15]));
  CARRY4 \condition_11_2_reg[15]_i_1 
       (.CI(\condition_11_2_reg[11]_i_1_n_0 ),
        .CO({\condition_11_2_reg[15]_i_1_n_0 ,\condition_11_2_reg[15]_i_1_n_1 ,\condition_11_2_reg[15]_i_1_n_2 ,\condition_11_2_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_2_reg[15]_i_1_n_4 ,\condition_11_2_reg[15]_i_1_n_5 ,\condition_11_2_reg[15]_i_1_n_6 ,\condition_11_2_reg[15]_i_1_n_7 }),
        .S(condition_10_10[15:12]));
  FDCE \condition_11_2_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[19]_i_1_n_7 ),
        .Q(condition_11_2[16]));
  FDCE \condition_11_2_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[19]_i_1_n_6 ),
        .Q(condition_11_2[17]));
  FDCE \condition_11_2_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[19]_i_1_n_5 ),
        .Q(condition_11_2[18]));
  FDCE \condition_11_2_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[19]_i_1_n_4 ),
        .Q(condition_11_2[19]));
  CARRY4 \condition_11_2_reg[19]_i_1 
       (.CI(\condition_11_2_reg[15]_i_1_n_0 ),
        .CO({\condition_11_2_reg[19]_i_1_n_0 ,\condition_11_2_reg[19]_i_1_n_1 ,\condition_11_2_reg[19]_i_1_n_2 ,\condition_11_2_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_2_reg[19]_i_1_n_4 ,\condition_11_2_reg[19]_i_1_n_5 ,\condition_11_2_reg[19]_i_1_n_6 ,\condition_11_2_reg[19]_i_1_n_7 }),
        .S(condition_10_10[19:16]));
  FDCE \condition_11_2_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[3]_i_1_n_6 ),
        .Q(condition_11_2[1]));
  FDCE \condition_11_2_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[23]_i_1_n_7 ),
        .Q(condition_11_2[20]));
  FDCE \condition_11_2_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[23]_i_1_n_6 ),
        .Q(condition_11_2[21]));
  FDCE \condition_11_2_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[23]_i_1_n_5 ),
        .Q(condition_11_2[22]));
  FDCE \condition_11_2_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[23]_i_1_n_4 ),
        .Q(condition_11_2[23]));
  CARRY4 \condition_11_2_reg[23]_i_1 
       (.CI(\condition_11_2_reg[19]_i_1_n_0 ),
        .CO({\condition_11_2_reg[23]_i_1_n_0 ,\condition_11_2_reg[23]_i_1_n_1 ,\condition_11_2_reg[23]_i_1_n_2 ,\condition_11_2_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_2_reg[23]_i_1_n_4 ,\condition_11_2_reg[23]_i_1_n_5 ,\condition_11_2_reg[23]_i_1_n_6 ,\condition_11_2_reg[23]_i_1_n_7 }),
        .S(condition_10_10[23:20]));
  FDCE \condition_11_2_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[27]_i_1_n_7 ),
        .Q(condition_11_2[24]));
  FDCE \condition_11_2_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[27]_i_1_n_6 ),
        .Q(condition_11_2[25]));
  FDCE \condition_11_2_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[27]_i_1_n_5 ),
        .Q(condition_11_2[26]));
  FDCE \condition_11_2_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[27]_i_1_n_4 ),
        .Q(condition_11_2[27]));
  CARRY4 \condition_11_2_reg[27]_i_1 
       (.CI(\condition_11_2_reg[23]_i_1_n_0 ),
        .CO({\condition_11_2_reg[27]_i_1_n_0 ,\condition_11_2_reg[27]_i_1_n_1 ,\condition_11_2_reg[27]_i_1_n_2 ,\condition_11_2_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_2_reg[27]_i_1_n_4 ,\condition_11_2_reg[27]_i_1_n_5 ,\condition_11_2_reg[27]_i_1_n_6 ,\condition_11_2_reg[27]_i_1_n_7 }),
        .S(condition_10_10[27:24]));
  FDCE \condition_11_2_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[31]_i_1_n_7 ),
        .Q(condition_11_2[28]));
  FDCE \condition_11_2_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[31]_i_1_n_6 ),
        .Q(condition_11_2[29]));
  FDCE \condition_11_2_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[3]_i_1_n_5 ),
        .Q(condition_11_2[2]));
  FDCE \condition_11_2_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[31]_i_1_n_5 ),
        .Q(condition_11_2[30]));
  FDCE \condition_11_2_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[31]_i_1_n_4 ),
        .Q(condition_11_2[31]));
  CARRY4 \condition_11_2_reg[31]_i_1 
       (.CI(\condition_11_2_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_11_2_reg[31]_i_1_CO_UNCONNECTED [3],\condition_11_2_reg[31]_i_1_n_1 ,\condition_11_2_reg[31]_i_1_n_2 ,\condition_11_2_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_2_reg[31]_i_1_n_4 ,\condition_11_2_reg[31]_i_1_n_5 ,\condition_11_2_reg[31]_i_1_n_6 ,\condition_11_2_reg[31]_i_1_n_7 }),
        .S(condition_10_10[31:28]));
  FDCE \condition_11_2_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[3]_i_1_n_4 ),
        .Q(condition_11_2[3]));
  CARRY4 \condition_11_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_11_2_reg[3]_i_1_n_0 ,\condition_11_2_reg[3]_i_1_n_1 ,\condition_11_2_reg[3]_i_1_n_2 ,\condition_11_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,condition_10_10[2:1],1'b0}),
        .O({\condition_11_2_reg[3]_i_1_n_4 ,\condition_11_2_reg[3]_i_1_n_5 ,\condition_11_2_reg[3]_i_1_n_6 ,\condition_11_2_reg[3]_i_1_n_7 }),
        .S({condition_10_10[3],\condition_11_2[3]_i_2_n_0 ,\condition_11_2[3]_i_3_n_0 ,condition_10_10[0]}));
  FDCE \condition_11_2_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[7]_i_1_n_7 ),
        .Q(condition_11_2[4]));
  FDCE \condition_11_2_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[7]_i_1_n_6 ),
        .Q(condition_11_2[5]));
  FDCE \condition_11_2_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[7]_i_1_n_5 ),
        .Q(condition_11_2[6]));
  FDCE \condition_11_2_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[7]_i_1_n_4 ),
        .Q(condition_11_2[7]));
  CARRY4 \condition_11_2_reg[7]_i_1 
       (.CI(\condition_11_2_reg[3]_i_1_n_0 ),
        .CO({\condition_11_2_reg[7]_i_1_n_0 ,\condition_11_2_reg[7]_i_1_n_1 ,\condition_11_2_reg[7]_i_1_n_2 ,\condition_11_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\condition_11_2_reg[7]_i_1_n_4 ,\condition_11_2_reg[7]_i_1_n_5 ,\condition_11_2_reg[7]_i_1_n_6 ,\condition_11_2_reg[7]_i_1_n_7 }),
        .S(condition_10_10[7:4]));
  FDCE \condition_11_2_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[11]_i_1_n_7 ),
        .Q(condition_11_2[8]));
  FDCE \condition_11_2_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\condition_11_2_reg[11]_i_1_n_6 ),
        .Q(condition_11_2[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[11]_i_2 
       (.I0(\count_upto_2_1_reg[11]__1_n_0 ),
        .I1(\count_upto_2_reg[11]__1_n_0 ),
        .O(\condition_2_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[11]_i_3 
       (.I0(\count_upto_2_1_reg[10]__1_n_0 ),
        .I1(\count_upto_2_reg[10]__1_n_0 ),
        .O(\condition_2_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[11]_i_4 
       (.I0(\count_upto_2_1_reg[9]__1_n_0 ),
        .I1(\count_upto_2_reg[9]__1_n_0 ),
        .O(\condition_2_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[11]_i_5 
       (.I0(\count_upto_2_1_reg[8]__1_n_0 ),
        .I1(\count_upto_2_reg[8]__1_n_0 ),
        .O(\condition_2_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[15]_i_2 
       (.I0(\count_upto_2_1_reg[15]__1_n_0 ),
        .I1(\count_upto_2_reg[15]__1_n_0 ),
        .O(\condition_2_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[15]_i_3 
       (.I0(\count_upto_2_1_reg[14]__1_n_0 ),
        .I1(\count_upto_2_reg[14]__1_n_0 ),
        .O(\condition_2_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[15]_i_4 
       (.I0(\count_upto_2_1_reg[13]__1_n_0 ),
        .I1(\count_upto_2_reg[13]__1_n_0 ),
        .O(\condition_2_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[15]_i_5 
       (.I0(\count_upto_2_1_reg[12]__1_n_0 ),
        .I1(\count_upto_2_reg[12]__1_n_0 ),
        .O(\condition_2_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[19]_i_10 
       (.I0(count_upto_2_10__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_103),
        .O(\condition_2_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[19]_i_11 
       (.I0(count_upto_2_10__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_104),
        .O(\condition_2_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[19]_i_12 
       (.I0(count_upto_2_10__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_105),
        .O(\condition_2_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[19]_i_14 
       (.I0(count_upto_20__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[19]_i_15 
       (.I0(count_upto_20__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[19]_i_16 
       (.I0(count_upto_20__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[19]_i_17 
       (.I0(count_upto_20__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_103),
        .O(\condition_2_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[19]_i_18 
       (.I0(count_upto_20__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_104),
        .O(\condition_2_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[19]_i_19 
       (.I0(count_upto_20__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_105),
        .O(\condition_2_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[19]_i_3 
       (.I0(count_upto_2_1_reg[19]),
        .I1(count_upto_2_reg[19]),
        .O(\condition_2_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[19]_i_4 
       (.I0(count_upto_2_1_reg[18]),
        .I1(count_upto_2_reg[18]),
        .O(\condition_2_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[19]_i_5 
       (.I0(count_upto_2_1_reg[17]),
        .I1(count_upto_2_reg[17]),
        .O(\condition_2_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[19]_i_6 
       (.I0(count_upto_2_1_reg[16]),
        .I1(count_upto_2_reg[16]),
        .O(\condition_2_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[19]_i_7 
       (.I0(count_upto_2_10__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[19]_i_8 
       (.I0(count_upto_2_10__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[19]_i_9 
       (.I0(count_upto_2_10__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_10 
       (.I0(count_upto_2_10__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_11 
       (.I0(count_upto_2_10__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_99),
        .O(\condition_2_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_12 
       (.I0(count_upto_2_10__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_100),
        .O(\condition_2_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_13 
       (.I0(count_upto_2_10__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_101),
        .O(\condition_2_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_14 
       (.I0(count_upto_2_10__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_102),
        .O(\condition_2_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_16 
       (.I0(count_upto_20__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_17 
       (.I0(count_upto_20__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_18 
       (.I0(count_upto_20__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_19 
       (.I0(count_upto_20__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_20 
       (.I0(count_upto_20__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_99),
        .O(\condition_2_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_21 
       (.I0(count_upto_20__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_100),
        .O(\condition_2_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_22 
       (.I0(count_upto_20__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_101),
        .O(\condition_2_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[23]_i_23 
       (.I0(count_upto_20__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_102),
        .O(\condition_2_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[23]_i_3 
       (.I0(count_upto_2_1_reg[23]),
        .I1(count_upto_2_reg[23]),
        .O(\condition_2_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[23]_i_4 
       (.I0(count_upto_2_1_reg[22]),
        .I1(count_upto_2_reg[22]),
        .O(\condition_2_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[23]_i_5 
       (.I0(count_upto_2_1_reg[21]),
        .I1(count_upto_2_reg[21]),
        .O(\condition_2_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[23]_i_6 
       (.I0(count_upto_2_1_reg[20]),
        .I1(count_upto_2_reg[20]),
        .O(\condition_2_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_7 
       (.I0(count_upto_2_10__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_8 
       (.I0(count_upto_2_10__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[23]_i_9 
       (.I0(count_upto_2_10__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_10 
       (.I0(count_upto_2_10__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_11 
       (.I0(count_upto_2_10__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_95),
        .O(\condition_2_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_12 
       (.I0(count_upto_2_10__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_96),
        .O(\condition_2_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_13 
       (.I0(count_upto_2_10__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_97),
        .O(\condition_2_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_14 
       (.I0(count_upto_2_10__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_98),
        .O(\condition_2_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_16 
       (.I0(count_upto_20__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_17 
       (.I0(count_upto_20__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_18 
       (.I0(count_upto_20__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_19 
       (.I0(count_upto_20__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_20 
       (.I0(count_upto_20__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_95),
        .O(\condition_2_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_21 
       (.I0(count_upto_20__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_96),
        .O(\condition_2_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_22 
       (.I0(count_upto_20__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_97),
        .O(\condition_2_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[27]_i_23 
       (.I0(count_upto_20__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_98),
        .O(\condition_2_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[27]_i_3 
       (.I0(count_upto_2_1_reg[27]),
        .I1(count_upto_2_reg[27]),
        .O(\condition_2_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[27]_i_4 
       (.I0(count_upto_2_1_reg[26]),
        .I1(count_upto_2_reg[26]),
        .O(\condition_2_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[27]_i_5 
       (.I0(count_upto_2_1_reg[25]),
        .I1(count_upto_2_reg[25]),
        .O(\condition_2_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[27]_i_6 
       (.I0(count_upto_2_1_reg[24]),
        .I1(count_upto_2_reg[24]),
        .O(\condition_2_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_7 
       (.I0(count_upto_2_10__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_8 
       (.I0(count_upto_2_10__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[27]_i_9 
       (.I0(count_upto_2_10__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_10 
       (.I0(count_upto_2_10__1_n_91),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_91),
        .O(\condition_2_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_11 
       (.I0(count_upto_2_10__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_92),
        .O(\condition_2_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_12 
       (.I0(count_upto_2_10__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_93),
        .O(\condition_2_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_13 
       (.I0(count_upto_2_10__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_2_10_n_94),
        .O(\condition_2_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[31]_i_16 
       (.I0(count_upto_20__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[31]_i_17 
       (.I0(count_upto_20__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[31]_i_18 
       (.I0(count_upto_20__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_19 
       (.I0(count_upto_20__1_n_91),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_91),
        .O(\condition_2_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_20 
       (.I0(count_upto_20__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_92),
        .O(\condition_2_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_21 
       (.I0(count_upto_20__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_93),
        .O(\condition_2_1[31]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_2_1[31]_i_22 
       (.I0(count_upto_20__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_20_n_94),
        .O(\condition_2_1[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[31]_i_3 
       (.I0(count_upto_2_1_reg[31]),
        .I1(count_upto_2_reg[31]),
        .O(\condition_2_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[31]_i_4 
       (.I0(count_upto_2_1_reg[30]),
        .I1(count_upto_2_reg[30]),
        .O(\condition_2_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[31]_i_5 
       (.I0(count_upto_2_1_reg[29]),
        .I1(count_upto_2_reg[29]),
        .O(\condition_2_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[31]_i_6 
       (.I0(count_upto_2_1_reg[28]),
        .I1(count_upto_2_reg[28]),
        .O(\condition_2_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[31]_i_7 
       (.I0(count_upto_2_10__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[31]_i_8 
       (.I0(count_upto_2_10__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_2_1[31]_i_9 
       (.I0(count_upto_2_10__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_2_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[3]_i_2 
       (.I0(\count_upto_2_1_reg[3]__1_n_0 ),
        .I1(\count_upto_2_reg[3]__1_n_0 ),
        .O(\condition_2_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[3]_i_3 
       (.I0(\count_upto_2_1_reg[2]__1_n_0 ),
        .I1(\count_upto_2_reg[2]__1_n_0 ),
        .O(\condition_2_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[3]_i_4 
       (.I0(\count_upto_2_1_reg[1]__1_n_0 ),
        .I1(\count_upto_2_reg[1]__1_n_0 ),
        .O(\condition_2_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[3]_i_5 
       (.I0(\count_upto_2_1_reg[0]__1_n_0 ),
        .I1(\count_upto_2_reg[0]__1_n_0 ),
        .O(\condition_2_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[7]_i_2 
       (.I0(\count_upto_2_1_reg[7]__1_n_0 ),
        .I1(\count_upto_2_reg[7]__1_n_0 ),
        .O(\condition_2_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[7]_i_3 
       (.I0(\count_upto_2_1_reg[6]__1_n_0 ),
        .I1(\count_upto_2_reg[6]__1_n_0 ),
        .O(\condition_2_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[7]_i_4 
       (.I0(\count_upto_2_1_reg[5]__1_n_0 ),
        .I1(\count_upto_2_reg[5]__1_n_0 ),
        .O(\condition_2_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_2_1[7]_i_5 
       (.I0(\count_upto_2_1_reg[4]__1_n_0 ),
        .I1(\count_upto_2_reg[4]__1_n_0 ),
        .O(\condition_2_1[7]_i_5_n_0 ));
  FDCE \condition_2_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[0]),
        .Q(condition_2_1[0]));
  FDCE \condition_2_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[10]),
        .Q(condition_2_1[10]));
  FDCE \condition_2_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[11]),
        .Q(condition_2_1[11]));
  CARRY4 \condition_2_1_reg[11]_i_1 
       (.CI(\condition_2_1_reg[7]_i_1_n_0 ),
        .CO({\condition_2_1_reg[11]_i_1_n_0 ,\condition_2_1_reg[11]_i_1_n_1 ,\condition_2_1_reg[11]_i_1_n_2 ,\condition_2_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_2_1_reg[11]__1_n_0 ,\count_upto_2_1_reg[10]__1_n_0 ,\count_upto_2_1_reg[9]__1_n_0 ,\count_upto_2_1_reg[8]__1_n_0 }),
        .O(condition_2_10[11:8]),
        .S({\condition_2_1[11]_i_2_n_0 ,\condition_2_1[11]_i_3_n_0 ,\condition_2_1[11]_i_4_n_0 ,\condition_2_1[11]_i_5_n_0 }));
  FDCE \condition_2_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[12]),
        .Q(condition_2_1[12]));
  FDCE \condition_2_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[13]),
        .Q(condition_2_1[13]));
  FDCE \condition_2_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[14]),
        .Q(condition_2_1[14]));
  FDCE \condition_2_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[15]),
        .Q(condition_2_1[15]));
  CARRY4 \condition_2_1_reg[15]_i_1 
       (.CI(\condition_2_1_reg[11]_i_1_n_0 ),
        .CO({\condition_2_1_reg[15]_i_1_n_0 ,\condition_2_1_reg[15]_i_1_n_1 ,\condition_2_1_reg[15]_i_1_n_2 ,\condition_2_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_2_1_reg[15]__1_n_0 ,\count_upto_2_1_reg[14]__1_n_0 ,\count_upto_2_1_reg[13]__1_n_0 ,\count_upto_2_1_reg[12]__1_n_0 }),
        .O(condition_2_10[15:12]),
        .S({\condition_2_1[15]_i_2_n_0 ,\condition_2_1[15]_i_3_n_0 ,\condition_2_1[15]_i_4_n_0 ,\condition_2_1[15]_i_5_n_0 }));
  FDCE \condition_2_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[16]),
        .Q(condition_2_1[16]));
  FDCE \condition_2_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[17]),
        .Q(condition_2_1[17]));
  FDCE \condition_2_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[18]),
        .Q(condition_2_1[18]));
  FDCE \condition_2_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[19]),
        .Q(condition_2_1[19]));
  CARRY4 \condition_2_1_reg[19]_i_1 
       (.CI(\condition_2_1_reg[15]_i_1_n_0 ),
        .CO({\condition_2_1_reg[19]_i_1_n_0 ,\condition_2_1_reg[19]_i_1_n_1 ,\condition_2_1_reg[19]_i_1_n_2 ,\condition_2_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_2_1_reg[19:16]),
        .O(condition_2_10[19:16]),
        .S({\condition_2_1[19]_i_3_n_0 ,\condition_2_1[19]_i_4_n_0 ,\condition_2_1[19]_i_5_n_0 ,\condition_2_1[19]_i_6_n_0 }));
  CARRY4 \condition_2_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_2_1_reg[19]_i_13_n_0 ,\condition_2_1_reg[19]_i_13_n_1 ,\condition_2_1_reg[19]_i_13_n_2 ,\condition_2_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_2_1[19]_i_14_n_0 ,\condition_2_1[19]_i_15_n_0 ,\condition_2_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_2_reg[19:16]),
        .S({\condition_2_1[19]_i_17_n_0 ,\condition_2_1[19]_i_18_n_0 ,\condition_2_1[19]_i_19_n_0 ,\count_upto_2_reg[16]__1_n_0 }));
  CARRY4 \condition_2_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_2_1_reg[19]_i_2_n_0 ,\condition_2_1_reg[19]_i_2_n_1 ,\condition_2_1_reg[19]_i_2_n_2 ,\condition_2_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_2_1[19]_i_7_n_0 ,\condition_2_1[19]_i_8_n_0 ,\condition_2_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_2_1_reg[19:16]),
        .S({\condition_2_1[19]_i_10_n_0 ,\condition_2_1[19]_i_11_n_0 ,\condition_2_1[19]_i_12_n_0 ,\count_upto_2_1_reg[16]__1_n_0 }));
  FDCE \condition_2_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[1]),
        .Q(condition_2_1[1]));
  FDCE \condition_2_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[20]),
        .Q(condition_2_1[20]));
  FDCE \condition_2_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[21]),
        .Q(condition_2_1[21]));
  FDCE \condition_2_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[22]),
        .Q(condition_2_1[22]));
  FDCE \condition_2_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[23]),
        .Q(condition_2_1[23]));
  CARRY4 \condition_2_1_reg[23]_i_1 
       (.CI(\condition_2_1_reg[19]_i_1_n_0 ),
        .CO({\condition_2_1_reg[23]_i_1_n_0 ,\condition_2_1_reg[23]_i_1_n_1 ,\condition_2_1_reg[23]_i_1_n_2 ,\condition_2_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_2_1_reg[23:20]),
        .O(condition_2_10[23:20]),
        .S({\condition_2_1[23]_i_3_n_0 ,\condition_2_1[23]_i_4_n_0 ,\condition_2_1[23]_i_5_n_0 ,\condition_2_1[23]_i_6_n_0 }));
  CARRY4 \condition_2_1_reg[23]_i_15 
       (.CI(\condition_2_1_reg[19]_i_13_n_0 ),
        .CO({\condition_2_1_reg[23]_i_15_n_0 ,\condition_2_1_reg[23]_i_15_n_1 ,\condition_2_1_reg[23]_i_15_n_2 ,\condition_2_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_2_1[23]_i_16_n_0 ,\condition_2_1[23]_i_17_n_0 ,\condition_2_1[23]_i_18_n_0 ,\condition_2_1[23]_i_19_n_0 }),
        .O(count_upto_2_reg[23:20]),
        .S({\condition_2_1[23]_i_20_n_0 ,\condition_2_1[23]_i_21_n_0 ,\condition_2_1[23]_i_22_n_0 ,\condition_2_1[23]_i_23_n_0 }));
  CARRY4 \condition_2_1_reg[23]_i_2 
       (.CI(\condition_2_1_reg[19]_i_2_n_0 ),
        .CO({\condition_2_1_reg[23]_i_2_n_0 ,\condition_2_1_reg[23]_i_2_n_1 ,\condition_2_1_reg[23]_i_2_n_2 ,\condition_2_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_2_1[23]_i_7_n_0 ,\condition_2_1[23]_i_8_n_0 ,\condition_2_1[23]_i_9_n_0 ,\condition_2_1[23]_i_10_n_0 }),
        .O(count_upto_2_1_reg[23:20]),
        .S({\condition_2_1[23]_i_11_n_0 ,\condition_2_1[23]_i_12_n_0 ,\condition_2_1[23]_i_13_n_0 ,\condition_2_1[23]_i_14_n_0 }));
  FDCE \condition_2_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[24]),
        .Q(condition_2_1[24]));
  FDCE \condition_2_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[25]),
        .Q(condition_2_1[25]));
  FDCE \condition_2_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[26]),
        .Q(condition_2_1[26]));
  FDCE \condition_2_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[27]),
        .Q(condition_2_1[27]));
  CARRY4 \condition_2_1_reg[27]_i_1 
       (.CI(\condition_2_1_reg[23]_i_1_n_0 ),
        .CO({\condition_2_1_reg[27]_i_1_n_0 ,\condition_2_1_reg[27]_i_1_n_1 ,\condition_2_1_reg[27]_i_1_n_2 ,\condition_2_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_2_1_reg[27:24]),
        .O(condition_2_10[27:24]),
        .S({\condition_2_1[27]_i_3_n_0 ,\condition_2_1[27]_i_4_n_0 ,\condition_2_1[27]_i_5_n_0 ,\condition_2_1[27]_i_6_n_0 }));
  CARRY4 \condition_2_1_reg[27]_i_15 
       (.CI(\condition_2_1_reg[23]_i_15_n_0 ),
        .CO({\condition_2_1_reg[27]_i_15_n_0 ,\condition_2_1_reg[27]_i_15_n_1 ,\condition_2_1_reg[27]_i_15_n_2 ,\condition_2_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_2_1[27]_i_16_n_0 ,\condition_2_1[27]_i_17_n_0 ,\condition_2_1[27]_i_18_n_0 ,\condition_2_1[27]_i_19_n_0 }),
        .O(count_upto_2_reg[27:24]),
        .S({\condition_2_1[27]_i_20_n_0 ,\condition_2_1[27]_i_21_n_0 ,\condition_2_1[27]_i_22_n_0 ,\condition_2_1[27]_i_23_n_0 }));
  CARRY4 \condition_2_1_reg[27]_i_2 
       (.CI(\condition_2_1_reg[23]_i_2_n_0 ),
        .CO({\condition_2_1_reg[27]_i_2_n_0 ,\condition_2_1_reg[27]_i_2_n_1 ,\condition_2_1_reg[27]_i_2_n_2 ,\condition_2_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_2_1[27]_i_7_n_0 ,\condition_2_1[27]_i_8_n_0 ,\condition_2_1[27]_i_9_n_0 ,\condition_2_1[27]_i_10_n_0 }),
        .O(count_upto_2_1_reg[27:24]),
        .S({\condition_2_1[27]_i_11_n_0 ,\condition_2_1[27]_i_12_n_0 ,\condition_2_1[27]_i_13_n_0 ,\condition_2_1[27]_i_14_n_0 }));
  FDCE \condition_2_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[28]),
        .Q(condition_2_1[28]));
  FDCE \condition_2_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[29]),
        .Q(condition_2_1[29]));
  FDCE \condition_2_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[2]),
        .Q(condition_2_1[2]));
  FDCE \condition_2_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[30]),
        .Q(condition_2_1[30]));
  FDCE \condition_2_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[31]),
        .Q(condition_2_1[31]));
  CARRY4 \condition_2_1_reg[31]_i_1 
       (.CI(\condition_2_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_2_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_2_1_reg[31]_i_1_n_1 ,\condition_2_1_reg[31]_i_1_n_2 ,\condition_2_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_2_1_reg[30:28]}),
        .O(condition_2_10[31:28]),
        .S({\condition_2_1[31]_i_3_n_0 ,\condition_2_1[31]_i_4_n_0 ,\condition_2_1[31]_i_5_n_0 ,\condition_2_1[31]_i_6_n_0 }));
  CARRY4 \condition_2_1_reg[31]_i_14 
       (.CI(\condition_2_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_2_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_2_1_reg[31]_i_14_n_1 ,\condition_2_1_reg[31]_i_14_n_2 ,\condition_2_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_2_1[31]_i_16_n_0 ,\condition_2_1[31]_i_17_n_0 ,\condition_2_1[31]_i_18_n_0 }),
        .O(count_upto_2_reg[31:28]),
        .S({\condition_2_1[31]_i_19_n_0 ,\condition_2_1[31]_i_20_n_0 ,\condition_2_1[31]_i_21_n_0 ,\condition_2_1[31]_i_22_n_0 }));
  CARRY4 \condition_2_1_reg[31]_i_2 
       (.CI(\condition_2_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_2_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_2_1_reg[31]_i_2_n_1 ,\condition_2_1_reg[31]_i_2_n_2 ,\condition_2_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_2_1[31]_i_7_n_0 ,\condition_2_1[31]_i_8_n_0 ,\condition_2_1[31]_i_9_n_0 }),
        .O(count_upto_2_1_reg[31:28]),
        .S({\condition_2_1[31]_i_10_n_0 ,\condition_2_1[31]_i_11_n_0 ,\condition_2_1[31]_i_12_n_0 ,\condition_2_1[31]_i_13_n_0 }));
  FDCE \condition_2_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[3]),
        .Q(condition_2_1[3]));
  CARRY4 \condition_2_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_2_1_reg[3]_i_1_n_0 ,\condition_2_1_reg[3]_i_1_n_1 ,\condition_2_1_reg[3]_i_1_n_2 ,\condition_2_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_2_1_reg[3]__1_n_0 ,\count_upto_2_1_reg[2]__1_n_0 ,\count_upto_2_1_reg[1]__1_n_0 ,\count_upto_2_1_reg[0]__1_n_0 }),
        .O(condition_2_10[3:0]),
        .S({\condition_2_1[3]_i_2_n_0 ,\condition_2_1[3]_i_3_n_0 ,\condition_2_1[3]_i_4_n_0 ,\condition_2_1[3]_i_5_n_0 }));
  FDCE \condition_2_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[4]),
        .Q(condition_2_1[4]));
  FDCE \condition_2_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[5]),
        .Q(condition_2_1[5]));
  FDCE \condition_2_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[6]),
        .Q(condition_2_1[6]));
  FDCE \condition_2_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[7]),
        .Q(condition_2_1[7]));
  CARRY4 \condition_2_1_reg[7]_i_1 
       (.CI(\condition_2_1_reg[3]_i_1_n_0 ),
        .CO({\condition_2_1_reg[7]_i_1_n_0 ,\condition_2_1_reg[7]_i_1_n_1 ,\condition_2_1_reg[7]_i_1_n_2 ,\condition_2_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_2_1_reg[7]__1_n_0 ,\count_upto_2_1_reg[6]__1_n_0 ,\count_upto_2_1_reg[5]__1_n_0 ,\count_upto_2_1_reg[4]__1_n_0 }),
        .O(condition_2_10[7:4]),
        .S({\condition_2_1[7]_i_2_n_0 ,\condition_2_1[7]_i_3_n_0 ,\condition_2_1[7]_i_4_n_0 ,\condition_2_1[7]_i_5_n_0 }));
  FDCE \condition_2_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[8]),
        .Q(condition_2_1[8]));
  FDCE \condition_2_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_2_10[9]),
        .Q(condition_2_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[11]_i_2 
       (.I0(\count_upto_3_1_reg[11]__1_n_0 ),
        .I1(\count_upto_3_reg[11]__1_n_0 ),
        .O(\condition_3_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[11]_i_3 
       (.I0(\count_upto_3_1_reg[10]__1_n_0 ),
        .I1(\count_upto_3_reg[10]__1_n_0 ),
        .O(\condition_3_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[11]_i_4 
       (.I0(\count_upto_3_1_reg[9]__1_n_0 ),
        .I1(\count_upto_3_reg[9]__1_n_0 ),
        .O(\condition_3_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[11]_i_5 
       (.I0(\count_upto_3_1_reg[8]__1_n_0 ),
        .I1(\count_upto_3_reg[8]__1_n_0 ),
        .O(\condition_3_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[15]_i_2 
       (.I0(\count_upto_3_1_reg[15]__1_n_0 ),
        .I1(\count_upto_3_reg[15]__1_n_0 ),
        .O(\condition_3_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[15]_i_3 
       (.I0(\count_upto_3_1_reg[14]__1_n_0 ),
        .I1(\count_upto_3_reg[14]__1_n_0 ),
        .O(\condition_3_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[15]_i_4 
       (.I0(\count_upto_3_1_reg[13]__1_n_0 ),
        .I1(\count_upto_3_reg[13]__1_n_0 ),
        .O(\condition_3_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[15]_i_5 
       (.I0(\count_upto_3_1_reg[12]__1_n_0 ),
        .I1(\count_upto_3_reg[12]__1_n_0 ),
        .O(\condition_3_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[19]_i_10 
       (.I0(count_upto_3_10__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_103),
        .O(\condition_3_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[19]_i_11 
       (.I0(count_upto_3_10__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_104),
        .O(\condition_3_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[19]_i_12 
       (.I0(count_upto_3_10__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_105),
        .O(\condition_3_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[19]_i_14 
       (.I0(count_upto_30__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[19]_i_15 
       (.I0(count_upto_30__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[19]_i_16 
       (.I0(count_upto_30__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[19]_i_17 
       (.I0(count_upto_30__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_103),
        .O(\condition_3_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[19]_i_18 
       (.I0(count_upto_30__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_104),
        .O(\condition_3_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[19]_i_19 
       (.I0(count_upto_30__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_105),
        .O(\condition_3_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[19]_i_3 
       (.I0(count_upto_3_1_reg[19]),
        .I1(count_upto_3_reg[19]),
        .O(\condition_3_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[19]_i_4 
       (.I0(count_upto_3_1_reg[18]),
        .I1(count_upto_3_reg[18]),
        .O(\condition_3_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[19]_i_5 
       (.I0(count_upto_3_1_reg[17]),
        .I1(count_upto_3_reg[17]),
        .O(\condition_3_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[19]_i_6 
       (.I0(count_upto_3_1_reg[16]),
        .I1(count_upto_3_reg[16]),
        .O(\condition_3_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[19]_i_7 
       (.I0(count_upto_3_10__1_n_103),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[19]_i_8 
       (.I0(count_upto_3_10__1_n_104),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[19]_i_9 
       (.I0(count_upto_3_10__1_n_105),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_10 
       (.I0(count_upto_3_10__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_11 
       (.I0(count_upto_3_10__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_99),
        .O(\condition_3_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_12 
       (.I0(count_upto_3_10__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_100),
        .O(\condition_3_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_13 
       (.I0(count_upto_3_10__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_101),
        .O(\condition_3_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_14 
       (.I0(count_upto_3_10__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_102),
        .O(\condition_3_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_16 
       (.I0(count_upto_30__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_17 
       (.I0(count_upto_30__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_18 
       (.I0(count_upto_30__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_19 
       (.I0(count_upto_30__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_20 
       (.I0(count_upto_30__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_99),
        .O(\condition_3_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_21 
       (.I0(count_upto_30__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_100),
        .O(\condition_3_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_22 
       (.I0(count_upto_30__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_101),
        .O(\condition_3_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[23]_i_23 
       (.I0(count_upto_30__1_n_102),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_102),
        .O(\condition_3_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[23]_i_3 
       (.I0(count_upto_3_1_reg[23]),
        .I1(count_upto_3_reg[23]),
        .O(\condition_3_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[23]_i_4 
       (.I0(count_upto_3_1_reg[22]),
        .I1(count_upto_3_reg[22]),
        .O(\condition_3_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[23]_i_5 
       (.I0(count_upto_3_1_reg[21]),
        .I1(count_upto_3_reg[21]),
        .O(\condition_3_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[23]_i_6 
       (.I0(count_upto_3_1_reg[20]),
        .I1(count_upto_3_reg[20]),
        .O(\condition_3_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_7 
       (.I0(count_upto_3_10__1_n_99),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_8 
       (.I0(count_upto_3_10__1_n_100),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[23]_i_9 
       (.I0(count_upto_3_10__1_n_101),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_10 
       (.I0(count_upto_3_10__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_11 
       (.I0(count_upto_3_10__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_95),
        .O(\condition_3_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_12 
       (.I0(count_upto_3_10__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_96),
        .O(\condition_3_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_13 
       (.I0(count_upto_3_10__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_97),
        .O(\condition_3_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_14 
       (.I0(count_upto_3_10__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_98),
        .O(\condition_3_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_16 
       (.I0(count_upto_30__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_17 
       (.I0(count_upto_30__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_18 
       (.I0(count_upto_30__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_19 
       (.I0(count_upto_30__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_20 
       (.I0(count_upto_30__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_95),
        .O(\condition_3_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_21 
       (.I0(count_upto_30__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_96),
        .O(\condition_3_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_22 
       (.I0(count_upto_30__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_97),
        .O(\condition_3_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[27]_i_23 
       (.I0(count_upto_30__1_n_98),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_98),
        .O(\condition_3_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[27]_i_3 
       (.I0(count_upto_3_1_reg[27]),
        .I1(count_upto_3_reg[27]),
        .O(\condition_3_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[27]_i_4 
       (.I0(count_upto_3_1_reg[26]),
        .I1(count_upto_3_reg[26]),
        .O(\condition_3_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[27]_i_5 
       (.I0(count_upto_3_1_reg[25]),
        .I1(count_upto_3_reg[25]),
        .O(\condition_3_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[27]_i_6 
       (.I0(count_upto_3_1_reg[24]),
        .I1(count_upto_3_reg[24]),
        .O(\condition_3_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_7 
       (.I0(count_upto_3_10__1_n_95),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_8 
       (.I0(count_upto_3_10__1_n_96),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[27]_i_9 
       (.I0(count_upto_3_10__1_n_97),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_10 
       (.I0(count_upto_3_10__1_n_91),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_91),
        .O(\condition_3_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_11 
       (.I0(count_upto_3_10__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_92),
        .O(\condition_3_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_12 
       (.I0(count_upto_3_10__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_93),
        .O(\condition_3_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_13 
       (.I0(count_upto_3_10__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_3_10_n_94),
        .O(\condition_3_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[31]_i_15 
       (.I0(count_upto_30__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[31]_i_16 
       (.I0(count_upto_30__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[31]_i_17 
       (.I0(count_upto_30__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_18 
       (.I0(count_upto_30__1_n_91),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_91),
        .O(\condition_3_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_19 
       (.I0(count_upto_30__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_92),
        .O(\condition_3_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_20 
       (.I0(count_upto_30__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_93),
        .O(\condition_3_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_3_1[31]_i_21 
       (.I0(count_upto_30__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .I2(count_upto_30_n_94),
        .O(\condition_3_1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[31]_i_3 
       (.I0(count_upto_3_1_reg[31]),
        .I1(count_upto_3_reg[31]),
        .O(\condition_3_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[31]_i_4 
       (.I0(count_upto_3_1_reg[30]),
        .I1(count_upto_3_reg[30]),
        .O(\condition_3_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[31]_i_5 
       (.I0(count_upto_3_1_reg[29]),
        .I1(count_upto_3_reg[29]),
        .O(\condition_3_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[31]_i_6 
       (.I0(count_upto_3_1_reg[28]),
        .I1(count_upto_3_reg[28]),
        .O(\condition_3_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[31]_i_7 
       (.I0(count_upto_3_10__1_n_92),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[31]_i_8 
       (.I0(count_upto_3_10__1_n_93),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_3_1[31]_i_9 
       (.I0(count_upto_3_10__1_n_94),
        .I1(\condition_2_1_reg[31]_i_15 ),
        .O(\condition_3_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[3]_i_2 
       (.I0(\count_upto_3_1_reg[3]__1_n_0 ),
        .I1(\count_upto_3_reg[3]__1_n_0 ),
        .O(\condition_3_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[3]_i_3 
       (.I0(\count_upto_3_1_reg[2]__1_n_0 ),
        .I1(\count_upto_3_reg[2]__1_n_0 ),
        .O(\condition_3_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[3]_i_4 
       (.I0(\count_upto_3_1_reg[1]__1_n_0 ),
        .I1(\count_upto_3_reg[1]__1_n_0 ),
        .O(\condition_3_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[3]_i_5 
       (.I0(\count_upto_3_1_reg[0]__1_n_0 ),
        .I1(\count_upto_3_reg[0]__1_n_0 ),
        .O(\condition_3_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[7]_i_2 
       (.I0(\count_upto_3_1_reg[7]__1_n_0 ),
        .I1(\count_upto_3_reg[7]__1_n_0 ),
        .O(\condition_3_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[7]_i_3 
       (.I0(\count_upto_3_1_reg[6]__1_n_0 ),
        .I1(\count_upto_3_reg[6]__1_n_0 ),
        .O(\condition_3_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[7]_i_4 
       (.I0(\count_upto_3_1_reg[5]__1_n_0 ),
        .I1(\count_upto_3_reg[5]__1_n_0 ),
        .O(\condition_3_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_3_1[7]_i_5 
       (.I0(\count_upto_3_1_reg[4]__1_n_0 ),
        .I1(\count_upto_3_reg[4]__1_n_0 ),
        .O(\condition_3_1[7]_i_5_n_0 ));
  FDCE \condition_3_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[0]),
        .Q(condition_3_1[0]));
  FDCE \condition_3_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[10]),
        .Q(condition_3_1[10]));
  FDCE \condition_3_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[11]),
        .Q(condition_3_1[11]));
  CARRY4 \condition_3_1_reg[11]_i_1 
       (.CI(\condition_3_1_reg[7]_i_1_n_0 ),
        .CO({\condition_3_1_reg[11]_i_1_n_0 ,\condition_3_1_reg[11]_i_1_n_1 ,\condition_3_1_reg[11]_i_1_n_2 ,\condition_3_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_3_1_reg[11]__1_n_0 ,\count_upto_3_1_reg[10]__1_n_0 ,\count_upto_3_1_reg[9]__1_n_0 ,\count_upto_3_1_reg[8]__1_n_0 }),
        .O(condition_3_10[11:8]),
        .S({\condition_3_1[11]_i_2_n_0 ,\condition_3_1[11]_i_3_n_0 ,\condition_3_1[11]_i_4_n_0 ,\condition_3_1[11]_i_5_n_0 }));
  FDCE \condition_3_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[12]),
        .Q(condition_3_1[12]));
  FDCE \condition_3_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[13]),
        .Q(condition_3_1[13]));
  FDCE \condition_3_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[14]),
        .Q(condition_3_1[14]));
  FDCE \condition_3_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[15]),
        .Q(condition_3_1[15]));
  CARRY4 \condition_3_1_reg[15]_i_1 
       (.CI(\condition_3_1_reg[11]_i_1_n_0 ),
        .CO({\condition_3_1_reg[15]_i_1_n_0 ,\condition_3_1_reg[15]_i_1_n_1 ,\condition_3_1_reg[15]_i_1_n_2 ,\condition_3_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_3_1_reg[15]__1_n_0 ,\count_upto_3_1_reg[14]__1_n_0 ,\count_upto_3_1_reg[13]__1_n_0 ,\count_upto_3_1_reg[12]__1_n_0 }),
        .O(condition_3_10[15:12]),
        .S({\condition_3_1[15]_i_2_n_0 ,\condition_3_1[15]_i_3_n_0 ,\condition_3_1[15]_i_4_n_0 ,\condition_3_1[15]_i_5_n_0 }));
  FDCE \condition_3_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[16]),
        .Q(condition_3_1[16]));
  FDCE \condition_3_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[17]),
        .Q(condition_3_1[17]));
  FDCE \condition_3_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[18]),
        .Q(condition_3_1[18]));
  FDCE \condition_3_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[19]),
        .Q(condition_3_1[19]));
  CARRY4 \condition_3_1_reg[19]_i_1 
       (.CI(\condition_3_1_reg[15]_i_1_n_0 ),
        .CO({\condition_3_1_reg[19]_i_1_n_0 ,\condition_3_1_reg[19]_i_1_n_1 ,\condition_3_1_reg[19]_i_1_n_2 ,\condition_3_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_3_1_reg[19:16]),
        .O(condition_3_10[19:16]),
        .S({\condition_3_1[19]_i_3_n_0 ,\condition_3_1[19]_i_4_n_0 ,\condition_3_1[19]_i_5_n_0 ,\condition_3_1[19]_i_6_n_0 }));
  CARRY4 \condition_3_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_3_1_reg[19]_i_13_n_0 ,\condition_3_1_reg[19]_i_13_n_1 ,\condition_3_1_reg[19]_i_13_n_2 ,\condition_3_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_3_1[19]_i_14_n_0 ,\condition_3_1[19]_i_15_n_0 ,\condition_3_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_3_reg[19:16]),
        .S({\condition_3_1[19]_i_17_n_0 ,\condition_3_1[19]_i_18_n_0 ,\condition_3_1[19]_i_19_n_0 ,\count_upto_3_reg[16]__1_n_0 }));
  CARRY4 \condition_3_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_3_1_reg[19]_i_2_n_0 ,\condition_3_1_reg[19]_i_2_n_1 ,\condition_3_1_reg[19]_i_2_n_2 ,\condition_3_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_3_1[19]_i_7_n_0 ,\condition_3_1[19]_i_8_n_0 ,\condition_3_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_3_1_reg[19:16]),
        .S({\condition_3_1[19]_i_10_n_0 ,\condition_3_1[19]_i_11_n_0 ,\condition_3_1[19]_i_12_n_0 ,\count_upto_3_1_reg[16]__1_n_0 }));
  FDCE \condition_3_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[1]),
        .Q(condition_3_1[1]));
  FDCE \condition_3_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[20]),
        .Q(condition_3_1[20]));
  FDCE \condition_3_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[21]),
        .Q(condition_3_1[21]));
  FDCE \condition_3_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[22]),
        .Q(condition_3_1[22]));
  FDCE \condition_3_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[23]),
        .Q(condition_3_1[23]));
  CARRY4 \condition_3_1_reg[23]_i_1 
       (.CI(\condition_3_1_reg[19]_i_1_n_0 ),
        .CO({\condition_3_1_reg[23]_i_1_n_0 ,\condition_3_1_reg[23]_i_1_n_1 ,\condition_3_1_reg[23]_i_1_n_2 ,\condition_3_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_3_1_reg[23:20]),
        .O(condition_3_10[23:20]),
        .S({\condition_3_1[23]_i_3_n_0 ,\condition_3_1[23]_i_4_n_0 ,\condition_3_1[23]_i_5_n_0 ,\condition_3_1[23]_i_6_n_0 }));
  CARRY4 \condition_3_1_reg[23]_i_15 
       (.CI(\condition_3_1_reg[19]_i_13_n_0 ),
        .CO({\condition_3_1_reg[23]_i_15_n_0 ,\condition_3_1_reg[23]_i_15_n_1 ,\condition_3_1_reg[23]_i_15_n_2 ,\condition_3_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_3_1[23]_i_16_n_0 ,\condition_3_1[23]_i_17_n_0 ,\condition_3_1[23]_i_18_n_0 ,\condition_3_1[23]_i_19_n_0 }),
        .O(count_upto_3_reg[23:20]),
        .S({\condition_3_1[23]_i_20_n_0 ,\condition_3_1[23]_i_21_n_0 ,\condition_3_1[23]_i_22_n_0 ,\condition_3_1[23]_i_23_n_0 }));
  CARRY4 \condition_3_1_reg[23]_i_2 
       (.CI(\condition_3_1_reg[19]_i_2_n_0 ),
        .CO({\condition_3_1_reg[23]_i_2_n_0 ,\condition_3_1_reg[23]_i_2_n_1 ,\condition_3_1_reg[23]_i_2_n_2 ,\condition_3_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_3_1[23]_i_7_n_0 ,\condition_3_1[23]_i_8_n_0 ,\condition_3_1[23]_i_9_n_0 ,\condition_3_1[23]_i_10_n_0 }),
        .O(count_upto_3_1_reg[23:20]),
        .S({\condition_3_1[23]_i_11_n_0 ,\condition_3_1[23]_i_12_n_0 ,\condition_3_1[23]_i_13_n_0 ,\condition_3_1[23]_i_14_n_0 }));
  FDCE \condition_3_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[24]),
        .Q(condition_3_1[24]));
  FDCE \condition_3_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[25]),
        .Q(condition_3_1[25]));
  FDCE \condition_3_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[26]),
        .Q(condition_3_1[26]));
  FDCE \condition_3_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[27]),
        .Q(condition_3_1[27]));
  CARRY4 \condition_3_1_reg[27]_i_1 
       (.CI(\condition_3_1_reg[23]_i_1_n_0 ),
        .CO({\condition_3_1_reg[27]_i_1_n_0 ,\condition_3_1_reg[27]_i_1_n_1 ,\condition_3_1_reg[27]_i_1_n_2 ,\condition_3_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_3_1_reg[27:24]),
        .O(condition_3_10[27:24]),
        .S({\condition_3_1[27]_i_3_n_0 ,\condition_3_1[27]_i_4_n_0 ,\condition_3_1[27]_i_5_n_0 ,\condition_3_1[27]_i_6_n_0 }));
  CARRY4 \condition_3_1_reg[27]_i_15 
       (.CI(\condition_3_1_reg[23]_i_15_n_0 ),
        .CO({\condition_3_1_reg[27]_i_15_n_0 ,\condition_3_1_reg[27]_i_15_n_1 ,\condition_3_1_reg[27]_i_15_n_2 ,\condition_3_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_3_1[27]_i_16_n_0 ,\condition_3_1[27]_i_17_n_0 ,\condition_3_1[27]_i_18_n_0 ,\condition_3_1[27]_i_19_n_0 }),
        .O(count_upto_3_reg[27:24]),
        .S({\condition_3_1[27]_i_20_n_0 ,\condition_3_1[27]_i_21_n_0 ,\condition_3_1[27]_i_22_n_0 ,\condition_3_1[27]_i_23_n_0 }));
  CARRY4 \condition_3_1_reg[27]_i_2 
       (.CI(\condition_3_1_reg[23]_i_2_n_0 ),
        .CO({\condition_3_1_reg[27]_i_2_n_0 ,\condition_3_1_reg[27]_i_2_n_1 ,\condition_3_1_reg[27]_i_2_n_2 ,\condition_3_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_3_1[27]_i_7_n_0 ,\condition_3_1[27]_i_8_n_0 ,\condition_3_1[27]_i_9_n_0 ,\condition_3_1[27]_i_10_n_0 }),
        .O(count_upto_3_1_reg[27:24]),
        .S({\condition_3_1[27]_i_11_n_0 ,\condition_3_1[27]_i_12_n_0 ,\condition_3_1[27]_i_13_n_0 ,\condition_3_1[27]_i_14_n_0 }));
  FDCE \condition_3_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[28]),
        .Q(condition_3_1[28]));
  FDCE \condition_3_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[29]),
        .Q(condition_3_1[29]));
  FDCE \condition_3_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[2]),
        .Q(condition_3_1[2]));
  FDCE \condition_3_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[30]),
        .Q(condition_3_1[30]));
  FDCE \condition_3_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[31]),
        .Q(condition_3_1[31]));
  CARRY4 \condition_3_1_reg[31]_i_1 
       (.CI(\condition_3_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_3_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_3_1_reg[31]_i_1_n_1 ,\condition_3_1_reg[31]_i_1_n_2 ,\condition_3_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_3_1_reg[30:28]}),
        .O(condition_3_10[31:28]),
        .S({\condition_3_1[31]_i_3_n_0 ,\condition_3_1[31]_i_4_n_0 ,\condition_3_1[31]_i_5_n_0 ,\condition_3_1[31]_i_6_n_0 }));
  CARRY4 \condition_3_1_reg[31]_i_14 
       (.CI(\condition_3_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_3_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_3_1_reg[31]_i_14_n_1 ,\condition_3_1_reg[31]_i_14_n_2 ,\condition_3_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_3_1[31]_i_15_n_0 ,\condition_3_1[31]_i_16_n_0 ,\condition_3_1[31]_i_17_n_0 }),
        .O(count_upto_3_reg[31:28]),
        .S({\condition_3_1[31]_i_18_n_0 ,\condition_3_1[31]_i_19_n_0 ,\condition_3_1[31]_i_20_n_0 ,\condition_3_1[31]_i_21_n_0 }));
  CARRY4 \condition_3_1_reg[31]_i_2 
       (.CI(\condition_3_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_3_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_3_1_reg[31]_i_2_n_1 ,\condition_3_1_reg[31]_i_2_n_2 ,\condition_3_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_3_1[31]_i_7_n_0 ,\condition_3_1[31]_i_8_n_0 ,\condition_3_1[31]_i_9_n_0 }),
        .O(count_upto_3_1_reg[31:28]),
        .S({\condition_3_1[31]_i_10_n_0 ,\condition_3_1[31]_i_11_n_0 ,\condition_3_1[31]_i_12_n_0 ,\condition_3_1[31]_i_13_n_0 }));
  FDCE \condition_3_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[3]),
        .Q(condition_3_1[3]));
  CARRY4 \condition_3_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_3_1_reg[3]_i_1_n_0 ,\condition_3_1_reg[3]_i_1_n_1 ,\condition_3_1_reg[3]_i_1_n_2 ,\condition_3_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_3_1_reg[3]__1_n_0 ,\count_upto_3_1_reg[2]__1_n_0 ,\count_upto_3_1_reg[1]__1_n_0 ,\count_upto_3_1_reg[0]__1_n_0 }),
        .O(condition_3_10[3:0]),
        .S({\condition_3_1[3]_i_2_n_0 ,\condition_3_1[3]_i_3_n_0 ,\condition_3_1[3]_i_4_n_0 ,\condition_3_1[3]_i_5_n_0 }));
  FDCE \condition_3_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[4]),
        .Q(condition_3_1[4]));
  FDCE \condition_3_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[5]),
        .Q(condition_3_1[5]));
  FDCE \condition_3_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[6]),
        .Q(condition_3_1[6]));
  FDCE \condition_3_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[7]),
        .Q(condition_3_1[7]));
  CARRY4 \condition_3_1_reg[7]_i_1 
       (.CI(\condition_3_1_reg[3]_i_1_n_0 ),
        .CO({\condition_3_1_reg[7]_i_1_n_0 ,\condition_3_1_reg[7]_i_1_n_1 ,\condition_3_1_reg[7]_i_1_n_2 ,\condition_3_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_3_1_reg[7]__1_n_0 ,\count_upto_3_1_reg[6]__1_n_0 ,\count_upto_3_1_reg[5]__1_n_0 ,\count_upto_3_1_reg[4]__1_n_0 }),
        .O(condition_3_10[7:4]),
        .S({\condition_3_1[7]_i_2_n_0 ,\condition_3_1[7]_i_3_n_0 ,\condition_3_1[7]_i_4_n_0 ,\condition_3_1[7]_i_5_n_0 }));
  FDCE \condition_3_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[8]),
        .Q(condition_3_1[8]));
  FDCE \condition_3_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_3_10[9]),
        .Q(condition_3_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[11]_i_2 
       (.I0(\count_upto_4_1_reg[11]__1_n_0 ),
        .I1(\count_upto_4_reg[11]__1_n_0 ),
        .O(\condition_4_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[11]_i_3 
       (.I0(\count_upto_4_1_reg[10]__1_n_0 ),
        .I1(\count_upto_4_reg[10]__1_n_0 ),
        .O(\condition_4_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[11]_i_4 
       (.I0(\count_upto_4_1_reg[9]__1_n_0 ),
        .I1(\count_upto_4_reg[9]__1_n_0 ),
        .O(\condition_4_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[11]_i_5 
       (.I0(\count_upto_4_1_reg[8]__1_n_0 ),
        .I1(\count_upto_4_reg[8]__1_n_0 ),
        .O(\condition_4_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[15]_i_2 
       (.I0(\count_upto_4_1_reg[15]__1_n_0 ),
        .I1(\count_upto_4_reg[15]__1_n_0 ),
        .O(\condition_4_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[15]_i_3 
       (.I0(\count_upto_4_1_reg[14]__1_n_0 ),
        .I1(\count_upto_4_reg[14]__1_n_0 ),
        .O(\condition_4_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[15]_i_4 
       (.I0(\count_upto_4_1_reg[13]__1_n_0 ),
        .I1(\count_upto_4_reg[13]__1_n_0 ),
        .O(\condition_4_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[15]_i_5 
       (.I0(\count_upto_4_1_reg[12]__1_n_0 ),
        .I1(\count_upto_4_reg[12]__1_n_0 ),
        .O(\condition_4_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[19]_i_10 
       (.I0(count_upto_4_10__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_103),
        .O(\condition_4_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[19]_i_11 
       (.I0(count_upto_4_10__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_104),
        .O(\condition_4_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[19]_i_12 
       (.I0(count_upto_4_10__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_105),
        .O(\condition_4_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[19]_i_14 
       (.I0(count_upto_40__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[19]_i_15 
       (.I0(count_upto_40__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[19]_i_16 
       (.I0(count_upto_40__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[19]_i_17 
       (.I0(count_upto_40__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_103),
        .O(\condition_4_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[19]_i_18 
       (.I0(count_upto_40__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_104),
        .O(\condition_4_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[19]_i_19 
       (.I0(count_upto_40__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_105),
        .O(\condition_4_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[19]_i_3 
       (.I0(count_upto_4_1_reg[19]),
        .I1(count_upto_4_reg[19]),
        .O(\condition_4_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[19]_i_4 
       (.I0(count_upto_4_1_reg[18]),
        .I1(count_upto_4_reg[18]),
        .O(\condition_4_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[19]_i_5 
       (.I0(count_upto_4_1_reg[17]),
        .I1(count_upto_4_reg[17]),
        .O(\condition_4_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[19]_i_6 
       (.I0(count_upto_4_1_reg[16]),
        .I1(count_upto_4_reg[16]),
        .O(\condition_4_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[19]_i_7 
       (.I0(count_upto_4_10__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[19]_i_8 
       (.I0(count_upto_4_10__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[19]_i_9 
       (.I0(count_upto_4_10__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_10 
       (.I0(count_upto_4_10__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_11 
       (.I0(count_upto_4_10__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_99),
        .O(\condition_4_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_12 
       (.I0(count_upto_4_10__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_100),
        .O(\condition_4_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_13 
       (.I0(count_upto_4_10__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_101),
        .O(\condition_4_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_14 
       (.I0(count_upto_4_10__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_102),
        .O(\condition_4_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_16 
       (.I0(count_upto_40__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_17 
       (.I0(count_upto_40__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_18 
       (.I0(count_upto_40__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_19 
       (.I0(count_upto_40__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_20 
       (.I0(count_upto_40__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_99),
        .O(\condition_4_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_21 
       (.I0(count_upto_40__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_100),
        .O(\condition_4_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_22 
       (.I0(count_upto_40__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_101),
        .O(\condition_4_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[23]_i_23 
       (.I0(count_upto_40__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_102),
        .O(\condition_4_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[23]_i_3 
       (.I0(count_upto_4_1_reg[23]),
        .I1(count_upto_4_reg[23]),
        .O(\condition_4_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[23]_i_4 
       (.I0(count_upto_4_1_reg[22]),
        .I1(count_upto_4_reg[22]),
        .O(\condition_4_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[23]_i_5 
       (.I0(count_upto_4_1_reg[21]),
        .I1(count_upto_4_reg[21]),
        .O(\condition_4_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[23]_i_6 
       (.I0(count_upto_4_1_reg[20]),
        .I1(count_upto_4_reg[20]),
        .O(\condition_4_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_7 
       (.I0(count_upto_4_10__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_8 
       (.I0(count_upto_4_10__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[23]_i_9 
       (.I0(count_upto_4_10__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_10 
       (.I0(count_upto_4_10__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_11 
       (.I0(count_upto_4_10__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_95),
        .O(\condition_4_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_12 
       (.I0(count_upto_4_10__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_96),
        .O(\condition_4_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_13 
       (.I0(count_upto_4_10__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_97),
        .O(\condition_4_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_14 
       (.I0(count_upto_4_10__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_98),
        .O(\condition_4_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_16 
       (.I0(count_upto_40__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_17 
       (.I0(count_upto_40__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_18 
       (.I0(count_upto_40__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_19 
       (.I0(count_upto_40__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_20 
       (.I0(count_upto_40__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_95),
        .O(\condition_4_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_21 
       (.I0(count_upto_40__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_96),
        .O(\condition_4_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_22 
       (.I0(count_upto_40__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_97),
        .O(\condition_4_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[27]_i_23 
       (.I0(count_upto_40__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_98),
        .O(\condition_4_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[27]_i_3 
       (.I0(count_upto_4_1_reg[27]),
        .I1(count_upto_4_reg[27]),
        .O(\condition_4_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[27]_i_4 
       (.I0(count_upto_4_1_reg[26]),
        .I1(count_upto_4_reg[26]),
        .O(\condition_4_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[27]_i_5 
       (.I0(count_upto_4_1_reg[25]),
        .I1(count_upto_4_reg[25]),
        .O(\condition_4_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[27]_i_6 
       (.I0(count_upto_4_1_reg[24]),
        .I1(count_upto_4_reg[24]),
        .O(\condition_4_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_7 
       (.I0(count_upto_4_10__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_8 
       (.I0(count_upto_4_10__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[27]_i_9 
       (.I0(count_upto_4_10__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_10 
       (.I0(count_upto_4_10__1_n_91),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_91),
        .O(\condition_4_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_11 
       (.I0(count_upto_4_10__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_92),
        .O(\condition_4_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_12 
       (.I0(count_upto_4_10__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_93),
        .O(\condition_4_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_13 
       (.I0(count_upto_4_10__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_4_10_n_94),
        .O(\condition_4_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[31]_i_16 
       (.I0(count_upto_40__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[31]_i_17 
       (.I0(count_upto_40__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[31]_i_18 
       (.I0(count_upto_40__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_19 
       (.I0(count_upto_40__1_n_91),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_91),
        .O(\condition_4_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_20 
       (.I0(count_upto_40__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_92),
        .O(\condition_4_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_21 
       (.I0(count_upto_40__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_93),
        .O(\condition_4_1[31]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_4_1[31]_i_22 
       (.I0(count_upto_40__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_40_n_94),
        .O(\condition_4_1[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[31]_i_3 
       (.I0(count_upto_4_1_reg[31]),
        .I1(count_upto_4_reg[31]),
        .O(\condition_4_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[31]_i_4 
       (.I0(count_upto_4_1_reg[30]),
        .I1(count_upto_4_reg[30]),
        .O(\condition_4_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[31]_i_5 
       (.I0(count_upto_4_1_reg[29]),
        .I1(count_upto_4_reg[29]),
        .O(\condition_4_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[31]_i_6 
       (.I0(count_upto_4_1_reg[28]),
        .I1(count_upto_4_reg[28]),
        .O(\condition_4_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[31]_i_7 
       (.I0(count_upto_4_10__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[31]_i_8 
       (.I0(count_upto_4_10__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_4_1[31]_i_9 
       (.I0(count_upto_4_10__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_4_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[3]_i_2 
       (.I0(\count_upto_4_1_reg[3]__1_n_0 ),
        .I1(\count_upto_4_reg[3]__1_n_0 ),
        .O(\condition_4_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[3]_i_3 
       (.I0(\count_upto_4_1_reg[2]__1_n_0 ),
        .I1(\count_upto_4_reg[2]__1_n_0 ),
        .O(\condition_4_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[3]_i_4 
       (.I0(\count_upto_4_1_reg[1]__1_n_0 ),
        .I1(\count_upto_4_reg[1]__1_n_0 ),
        .O(\condition_4_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[3]_i_5 
       (.I0(\count_upto_4_1_reg[0]__1_n_0 ),
        .I1(\count_upto_4_reg[0]__1_n_0 ),
        .O(\condition_4_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[7]_i_2 
       (.I0(\count_upto_4_1_reg[7]__1_n_0 ),
        .I1(\count_upto_4_reg[7]__1_n_0 ),
        .O(\condition_4_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[7]_i_3 
       (.I0(\count_upto_4_1_reg[6]__1_n_0 ),
        .I1(\count_upto_4_reg[6]__1_n_0 ),
        .O(\condition_4_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[7]_i_4 
       (.I0(\count_upto_4_1_reg[5]__1_n_0 ),
        .I1(\count_upto_4_reg[5]__1_n_0 ),
        .O(\condition_4_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_4_1[7]_i_5 
       (.I0(\count_upto_4_1_reg[4]__1_n_0 ),
        .I1(\count_upto_4_reg[4]__1_n_0 ),
        .O(\condition_4_1[7]_i_5_n_0 ));
  FDCE \condition_4_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[0]),
        .Q(condition_4_1[0]));
  FDCE \condition_4_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[10]),
        .Q(condition_4_1[10]));
  FDCE \condition_4_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[11]),
        .Q(condition_4_1[11]));
  CARRY4 \condition_4_1_reg[11]_i_1 
       (.CI(\condition_4_1_reg[7]_i_1_n_0 ),
        .CO({\condition_4_1_reg[11]_i_1_n_0 ,\condition_4_1_reg[11]_i_1_n_1 ,\condition_4_1_reg[11]_i_1_n_2 ,\condition_4_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_4_1_reg[11]__1_n_0 ,\count_upto_4_1_reg[10]__1_n_0 ,\count_upto_4_1_reg[9]__1_n_0 ,\count_upto_4_1_reg[8]__1_n_0 }),
        .O(condition_4_10[11:8]),
        .S({\condition_4_1[11]_i_2_n_0 ,\condition_4_1[11]_i_3_n_0 ,\condition_4_1[11]_i_4_n_0 ,\condition_4_1[11]_i_5_n_0 }));
  FDCE \condition_4_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[12]),
        .Q(condition_4_1[12]));
  FDCE \condition_4_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[13]),
        .Q(condition_4_1[13]));
  FDCE \condition_4_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[14]),
        .Q(condition_4_1[14]));
  FDCE \condition_4_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[15]),
        .Q(condition_4_1[15]));
  CARRY4 \condition_4_1_reg[15]_i_1 
       (.CI(\condition_4_1_reg[11]_i_1_n_0 ),
        .CO({\condition_4_1_reg[15]_i_1_n_0 ,\condition_4_1_reg[15]_i_1_n_1 ,\condition_4_1_reg[15]_i_1_n_2 ,\condition_4_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_4_1_reg[15]__1_n_0 ,\count_upto_4_1_reg[14]__1_n_0 ,\count_upto_4_1_reg[13]__1_n_0 ,\count_upto_4_1_reg[12]__1_n_0 }),
        .O(condition_4_10[15:12]),
        .S({\condition_4_1[15]_i_2_n_0 ,\condition_4_1[15]_i_3_n_0 ,\condition_4_1[15]_i_4_n_0 ,\condition_4_1[15]_i_5_n_0 }));
  FDCE \condition_4_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[16]),
        .Q(condition_4_1[16]));
  FDCE \condition_4_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[17]),
        .Q(condition_4_1[17]));
  FDCE \condition_4_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[18]),
        .Q(condition_4_1[18]));
  FDCE \condition_4_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[19]),
        .Q(condition_4_1[19]));
  CARRY4 \condition_4_1_reg[19]_i_1 
       (.CI(\condition_4_1_reg[15]_i_1_n_0 ),
        .CO({\condition_4_1_reg[19]_i_1_n_0 ,\condition_4_1_reg[19]_i_1_n_1 ,\condition_4_1_reg[19]_i_1_n_2 ,\condition_4_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_4_1_reg[19:16]),
        .O(condition_4_10[19:16]),
        .S({\condition_4_1[19]_i_3_n_0 ,\condition_4_1[19]_i_4_n_0 ,\condition_4_1[19]_i_5_n_0 ,\condition_4_1[19]_i_6_n_0 }));
  CARRY4 \condition_4_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_4_1_reg[19]_i_13_n_0 ,\condition_4_1_reg[19]_i_13_n_1 ,\condition_4_1_reg[19]_i_13_n_2 ,\condition_4_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_4_1[19]_i_14_n_0 ,\condition_4_1[19]_i_15_n_0 ,\condition_4_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_4_reg[19:16]),
        .S({\condition_4_1[19]_i_17_n_0 ,\condition_4_1[19]_i_18_n_0 ,\condition_4_1[19]_i_19_n_0 ,\count_upto_4_reg[16]__1_n_0 }));
  CARRY4 \condition_4_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_4_1_reg[19]_i_2_n_0 ,\condition_4_1_reg[19]_i_2_n_1 ,\condition_4_1_reg[19]_i_2_n_2 ,\condition_4_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_4_1[19]_i_7_n_0 ,\condition_4_1[19]_i_8_n_0 ,\condition_4_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_4_1_reg[19:16]),
        .S({\condition_4_1[19]_i_10_n_0 ,\condition_4_1[19]_i_11_n_0 ,\condition_4_1[19]_i_12_n_0 ,\count_upto_4_1_reg[16]__1_n_0 }));
  FDCE \condition_4_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[1]),
        .Q(condition_4_1[1]));
  FDCE \condition_4_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[20]),
        .Q(condition_4_1[20]));
  FDCE \condition_4_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[21]),
        .Q(condition_4_1[21]));
  FDCE \condition_4_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[22]),
        .Q(condition_4_1[22]));
  FDCE \condition_4_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[23]),
        .Q(condition_4_1[23]));
  CARRY4 \condition_4_1_reg[23]_i_1 
       (.CI(\condition_4_1_reg[19]_i_1_n_0 ),
        .CO({\condition_4_1_reg[23]_i_1_n_0 ,\condition_4_1_reg[23]_i_1_n_1 ,\condition_4_1_reg[23]_i_1_n_2 ,\condition_4_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_4_1_reg[23:20]),
        .O(condition_4_10[23:20]),
        .S({\condition_4_1[23]_i_3_n_0 ,\condition_4_1[23]_i_4_n_0 ,\condition_4_1[23]_i_5_n_0 ,\condition_4_1[23]_i_6_n_0 }));
  CARRY4 \condition_4_1_reg[23]_i_15 
       (.CI(\condition_4_1_reg[19]_i_13_n_0 ),
        .CO({\condition_4_1_reg[23]_i_15_n_0 ,\condition_4_1_reg[23]_i_15_n_1 ,\condition_4_1_reg[23]_i_15_n_2 ,\condition_4_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_4_1[23]_i_16_n_0 ,\condition_4_1[23]_i_17_n_0 ,\condition_4_1[23]_i_18_n_0 ,\condition_4_1[23]_i_19_n_0 }),
        .O(count_upto_4_reg[23:20]),
        .S({\condition_4_1[23]_i_20_n_0 ,\condition_4_1[23]_i_21_n_0 ,\condition_4_1[23]_i_22_n_0 ,\condition_4_1[23]_i_23_n_0 }));
  CARRY4 \condition_4_1_reg[23]_i_2 
       (.CI(\condition_4_1_reg[19]_i_2_n_0 ),
        .CO({\condition_4_1_reg[23]_i_2_n_0 ,\condition_4_1_reg[23]_i_2_n_1 ,\condition_4_1_reg[23]_i_2_n_2 ,\condition_4_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_4_1[23]_i_7_n_0 ,\condition_4_1[23]_i_8_n_0 ,\condition_4_1[23]_i_9_n_0 ,\condition_4_1[23]_i_10_n_0 }),
        .O(count_upto_4_1_reg[23:20]),
        .S({\condition_4_1[23]_i_11_n_0 ,\condition_4_1[23]_i_12_n_0 ,\condition_4_1[23]_i_13_n_0 ,\condition_4_1[23]_i_14_n_0 }));
  FDCE \condition_4_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[24]),
        .Q(condition_4_1[24]));
  FDCE \condition_4_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[25]),
        .Q(condition_4_1[25]));
  FDCE \condition_4_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[26]),
        .Q(condition_4_1[26]));
  FDCE \condition_4_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[27]),
        .Q(condition_4_1[27]));
  CARRY4 \condition_4_1_reg[27]_i_1 
       (.CI(\condition_4_1_reg[23]_i_1_n_0 ),
        .CO({\condition_4_1_reg[27]_i_1_n_0 ,\condition_4_1_reg[27]_i_1_n_1 ,\condition_4_1_reg[27]_i_1_n_2 ,\condition_4_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_4_1_reg[27:24]),
        .O(condition_4_10[27:24]),
        .S({\condition_4_1[27]_i_3_n_0 ,\condition_4_1[27]_i_4_n_0 ,\condition_4_1[27]_i_5_n_0 ,\condition_4_1[27]_i_6_n_0 }));
  CARRY4 \condition_4_1_reg[27]_i_15 
       (.CI(\condition_4_1_reg[23]_i_15_n_0 ),
        .CO({\condition_4_1_reg[27]_i_15_n_0 ,\condition_4_1_reg[27]_i_15_n_1 ,\condition_4_1_reg[27]_i_15_n_2 ,\condition_4_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_4_1[27]_i_16_n_0 ,\condition_4_1[27]_i_17_n_0 ,\condition_4_1[27]_i_18_n_0 ,\condition_4_1[27]_i_19_n_0 }),
        .O(count_upto_4_reg[27:24]),
        .S({\condition_4_1[27]_i_20_n_0 ,\condition_4_1[27]_i_21_n_0 ,\condition_4_1[27]_i_22_n_0 ,\condition_4_1[27]_i_23_n_0 }));
  CARRY4 \condition_4_1_reg[27]_i_2 
       (.CI(\condition_4_1_reg[23]_i_2_n_0 ),
        .CO({\condition_4_1_reg[27]_i_2_n_0 ,\condition_4_1_reg[27]_i_2_n_1 ,\condition_4_1_reg[27]_i_2_n_2 ,\condition_4_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_4_1[27]_i_7_n_0 ,\condition_4_1[27]_i_8_n_0 ,\condition_4_1[27]_i_9_n_0 ,\condition_4_1[27]_i_10_n_0 }),
        .O(count_upto_4_1_reg[27:24]),
        .S({\condition_4_1[27]_i_11_n_0 ,\condition_4_1[27]_i_12_n_0 ,\condition_4_1[27]_i_13_n_0 ,\condition_4_1[27]_i_14_n_0 }));
  FDCE \condition_4_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[28]),
        .Q(condition_4_1[28]));
  FDCE \condition_4_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[29]),
        .Q(condition_4_1[29]));
  FDCE \condition_4_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[2]),
        .Q(condition_4_1[2]));
  FDCE \condition_4_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[30]),
        .Q(condition_4_1[30]));
  FDCE \condition_4_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[31]),
        .Q(condition_4_1[31]));
  CARRY4 \condition_4_1_reg[31]_i_1 
       (.CI(\condition_4_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_4_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_4_1_reg[31]_i_1_n_1 ,\condition_4_1_reg[31]_i_1_n_2 ,\condition_4_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_4_1_reg[30:28]}),
        .O(condition_4_10[31:28]),
        .S({\condition_4_1[31]_i_3_n_0 ,\condition_4_1[31]_i_4_n_0 ,\condition_4_1[31]_i_5_n_0 ,\condition_4_1[31]_i_6_n_0 }));
  CARRY4 \condition_4_1_reg[31]_i_14 
       (.CI(\condition_4_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_4_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_4_1_reg[31]_i_14_n_1 ,\condition_4_1_reg[31]_i_14_n_2 ,\condition_4_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_4_1[31]_i_16_n_0 ,\condition_4_1[31]_i_17_n_0 ,\condition_4_1[31]_i_18_n_0 }),
        .O(count_upto_4_reg[31:28]),
        .S({\condition_4_1[31]_i_19_n_0 ,\condition_4_1[31]_i_20_n_0 ,\condition_4_1[31]_i_21_n_0 ,\condition_4_1[31]_i_22_n_0 }));
  CARRY4 \condition_4_1_reg[31]_i_2 
       (.CI(\condition_4_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_4_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_4_1_reg[31]_i_2_n_1 ,\condition_4_1_reg[31]_i_2_n_2 ,\condition_4_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_4_1[31]_i_7_n_0 ,\condition_4_1[31]_i_8_n_0 ,\condition_4_1[31]_i_9_n_0 }),
        .O(count_upto_4_1_reg[31:28]),
        .S({\condition_4_1[31]_i_10_n_0 ,\condition_4_1[31]_i_11_n_0 ,\condition_4_1[31]_i_12_n_0 ,\condition_4_1[31]_i_13_n_0 }));
  FDCE \condition_4_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[3]),
        .Q(condition_4_1[3]));
  CARRY4 \condition_4_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_4_1_reg[3]_i_1_n_0 ,\condition_4_1_reg[3]_i_1_n_1 ,\condition_4_1_reg[3]_i_1_n_2 ,\condition_4_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_4_1_reg[3]__1_n_0 ,\count_upto_4_1_reg[2]__1_n_0 ,\count_upto_4_1_reg[1]__1_n_0 ,\count_upto_4_1_reg[0]__1_n_0 }),
        .O(condition_4_10[3:0]),
        .S({\condition_4_1[3]_i_2_n_0 ,\condition_4_1[3]_i_3_n_0 ,\condition_4_1[3]_i_4_n_0 ,\condition_4_1[3]_i_5_n_0 }));
  FDCE \condition_4_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[4]),
        .Q(condition_4_1[4]));
  FDCE \condition_4_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[5]),
        .Q(condition_4_1[5]));
  FDCE \condition_4_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[6]),
        .Q(condition_4_1[6]));
  FDCE \condition_4_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[7]),
        .Q(condition_4_1[7]));
  CARRY4 \condition_4_1_reg[7]_i_1 
       (.CI(\condition_4_1_reg[3]_i_1_n_0 ),
        .CO({\condition_4_1_reg[7]_i_1_n_0 ,\condition_4_1_reg[7]_i_1_n_1 ,\condition_4_1_reg[7]_i_1_n_2 ,\condition_4_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_4_1_reg[7]__1_n_0 ,\count_upto_4_1_reg[6]__1_n_0 ,\count_upto_4_1_reg[5]__1_n_0 ,\count_upto_4_1_reg[4]__1_n_0 }),
        .O(condition_4_10[7:4]),
        .S({\condition_4_1[7]_i_2_n_0 ,\condition_4_1[7]_i_3_n_0 ,\condition_4_1[7]_i_4_n_0 ,\condition_4_1[7]_i_5_n_0 }));
  FDCE \condition_4_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[8]),
        .Q(condition_4_1[8]));
  FDCE \condition_4_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_4_10[9]),
        .Q(condition_4_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[11]_i_2 
       (.I0(\count_upto_5_1_reg[11]__1_n_0 ),
        .I1(\count_upto_5_reg[11]__1_n_0 ),
        .O(\condition_5_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[11]_i_3 
       (.I0(\count_upto_5_1_reg[10]__1_n_0 ),
        .I1(\count_upto_5_reg[10]__1_n_0 ),
        .O(\condition_5_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[11]_i_4 
       (.I0(\count_upto_5_1_reg[9]__1_n_0 ),
        .I1(\count_upto_5_reg[9]__1_n_0 ),
        .O(\condition_5_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[11]_i_5 
       (.I0(\count_upto_5_1_reg[8]__1_n_0 ),
        .I1(\count_upto_5_reg[8]__1_n_0 ),
        .O(\condition_5_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[15]_i_2 
       (.I0(\count_upto_5_1_reg[15]__1_n_0 ),
        .I1(\count_upto_5_reg[15]__1_n_0 ),
        .O(\condition_5_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[15]_i_3 
       (.I0(\count_upto_5_1_reg[14]__1_n_0 ),
        .I1(\count_upto_5_reg[14]__1_n_0 ),
        .O(\condition_5_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[15]_i_4 
       (.I0(\count_upto_5_1_reg[13]__1_n_0 ),
        .I1(\count_upto_5_reg[13]__1_n_0 ),
        .O(\condition_5_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[15]_i_5 
       (.I0(\count_upto_5_1_reg[12]__1_n_0 ),
        .I1(\count_upto_5_reg[12]__1_n_0 ),
        .O(\condition_5_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[19]_i_10 
       (.I0(count_upto_5_10__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_103),
        .O(\condition_5_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[19]_i_11 
       (.I0(count_upto_5_10__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_104),
        .O(\condition_5_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[19]_i_12 
       (.I0(count_upto_5_10__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_105),
        .O(\condition_5_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[19]_i_14 
       (.I0(count_upto_50__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[19]_i_15 
       (.I0(count_upto_50__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[19]_i_16 
       (.I0(count_upto_50__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[19]_i_17 
       (.I0(count_upto_50__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_103),
        .O(\condition_5_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[19]_i_18 
       (.I0(count_upto_50__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_104),
        .O(\condition_5_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[19]_i_19 
       (.I0(count_upto_50__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_105),
        .O(\condition_5_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[19]_i_3 
       (.I0(count_upto_5_1_reg[19]),
        .I1(count_upto_5_reg[19]),
        .O(\condition_5_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[19]_i_4 
       (.I0(count_upto_5_1_reg[18]),
        .I1(count_upto_5_reg[18]),
        .O(\condition_5_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[19]_i_5 
       (.I0(count_upto_5_1_reg[17]),
        .I1(count_upto_5_reg[17]),
        .O(\condition_5_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[19]_i_6 
       (.I0(count_upto_5_1_reg[16]),
        .I1(count_upto_5_reg[16]),
        .O(\condition_5_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[19]_i_7 
       (.I0(count_upto_5_10__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[19]_i_8 
       (.I0(count_upto_5_10__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[19]_i_9 
       (.I0(count_upto_5_10__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_10 
       (.I0(count_upto_5_10__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_11 
       (.I0(count_upto_5_10__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_99),
        .O(\condition_5_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_12 
       (.I0(count_upto_5_10__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_100),
        .O(\condition_5_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_13 
       (.I0(count_upto_5_10__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_101),
        .O(\condition_5_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_14 
       (.I0(count_upto_5_10__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_102),
        .O(\condition_5_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_16 
       (.I0(count_upto_50__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_17 
       (.I0(count_upto_50__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_18 
       (.I0(count_upto_50__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_19 
       (.I0(count_upto_50__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_20 
       (.I0(count_upto_50__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_99),
        .O(\condition_5_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_21 
       (.I0(count_upto_50__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_100),
        .O(\condition_5_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_22 
       (.I0(count_upto_50__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_101),
        .O(\condition_5_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[23]_i_23 
       (.I0(count_upto_50__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_102),
        .O(\condition_5_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[23]_i_3 
       (.I0(count_upto_5_1_reg[23]),
        .I1(count_upto_5_reg[23]),
        .O(\condition_5_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[23]_i_4 
       (.I0(count_upto_5_1_reg[22]),
        .I1(count_upto_5_reg[22]),
        .O(\condition_5_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[23]_i_5 
       (.I0(count_upto_5_1_reg[21]),
        .I1(count_upto_5_reg[21]),
        .O(\condition_5_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[23]_i_6 
       (.I0(count_upto_5_1_reg[20]),
        .I1(count_upto_5_reg[20]),
        .O(\condition_5_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_7 
       (.I0(count_upto_5_10__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_8 
       (.I0(count_upto_5_10__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[23]_i_9 
       (.I0(count_upto_5_10__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_10 
       (.I0(count_upto_5_10__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_11 
       (.I0(count_upto_5_10__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_95),
        .O(\condition_5_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_12 
       (.I0(count_upto_5_10__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_96),
        .O(\condition_5_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_13 
       (.I0(count_upto_5_10__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_97),
        .O(\condition_5_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_14 
       (.I0(count_upto_5_10__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_98),
        .O(\condition_5_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_16 
       (.I0(count_upto_50__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_17 
       (.I0(count_upto_50__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_18 
       (.I0(count_upto_50__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_19 
       (.I0(count_upto_50__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_20 
       (.I0(count_upto_50__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_95),
        .O(\condition_5_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_21 
       (.I0(count_upto_50__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_96),
        .O(\condition_5_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_22 
       (.I0(count_upto_50__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_97),
        .O(\condition_5_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[27]_i_23 
       (.I0(count_upto_50__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_98),
        .O(\condition_5_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[27]_i_3 
       (.I0(count_upto_5_1_reg[27]),
        .I1(count_upto_5_reg[27]),
        .O(\condition_5_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[27]_i_4 
       (.I0(count_upto_5_1_reg[26]),
        .I1(count_upto_5_reg[26]),
        .O(\condition_5_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[27]_i_5 
       (.I0(count_upto_5_1_reg[25]),
        .I1(count_upto_5_reg[25]),
        .O(\condition_5_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[27]_i_6 
       (.I0(count_upto_5_1_reg[24]),
        .I1(count_upto_5_reg[24]),
        .O(\condition_5_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_7 
       (.I0(count_upto_5_10__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_8 
       (.I0(count_upto_5_10__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[27]_i_9 
       (.I0(count_upto_5_10__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_10 
       (.I0(count_upto_5_10__1_n_91),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_91),
        .O(\condition_5_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_11 
       (.I0(count_upto_5_10__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_92),
        .O(\condition_5_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_12 
       (.I0(count_upto_5_10__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_93),
        .O(\condition_5_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_13 
       (.I0(count_upto_5_10__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_5_10_n_94),
        .O(\condition_5_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[31]_i_15 
       (.I0(count_upto_50__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[31]_i_16 
       (.I0(count_upto_50__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[31]_i_17 
       (.I0(count_upto_50__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_18 
       (.I0(count_upto_50__1_n_91),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_91),
        .O(\condition_5_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_19 
       (.I0(count_upto_50__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_92),
        .O(\condition_5_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_20 
       (.I0(count_upto_50__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_93),
        .O(\condition_5_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_5_1[31]_i_21 
       (.I0(count_upto_50__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_50_n_94),
        .O(\condition_5_1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[31]_i_3 
       (.I0(count_upto_5_1_reg[31]),
        .I1(count_upto_5_reg[31]),
        .O(\condition_5_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[31]_i_4 
       (.I0(count_upto_5_1_reg[30]),
        .I1(count_upto_5_reg[30]),
        .O(\condition_5_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[31]_i_5 
       (.I0(count_upto_5_1_reg[29]),
        .I1(count_upto_5_reg[29]),
        .O(\condition_5_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[31]_i_6 
       (.I0(count_upto_5_1_reg[28]),
        .I1(count_upto_5_reg[28]),
        .O(\condition_5_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[31]_i_7 
       (.I0(count_upto_5_10__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[31]_i_8 
       (.I0(count_upto_5_10__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_5_1[31]_i_9 
       (.I0(count_upto_5_10__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_5_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[3]_i_2 
       (.I0(\count_upto_5_1_reg[3]__1_n_0 ),
        .I1(\count_upto_5_reg[3]__1_n_0 ),
        .O(\condition_5_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[3]_i_3 
       (.I0(\count_upto_5_1_reg[2]__1_n_0 ),
        .I1(\count_upto_5_reg[2]__1_n_0 ),
        .O(\condition_5_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[3]_i_4 
       (.I0(\count_upto_5_1_reg[1]__1_n_0 ),
        .I1(\count_upto_5_reg[1]__1_n_0 ),
        .O(\condition_5_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[3]_i_5 
       (.I0(\count_upto_5_1_reg[0]__1_n_0 ),
        .I1(\count_upto_5_reg[0]__1_n_0 ),
        .O(\condition_5_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[7]_i_2 
       (.I0(\count_upto_5_1_reg[7]__1_n_0 ),
        .I1(\count_upto_5_reg[7]__1_n_0 ),
        .O(\condition_5_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[7]_i_3 
       (.I0(\count_upto_5_1_reg[6]__1_n_0 ),
        .I1(\count_upto_5_reg[6]__1_n_0 ),
        .O(\condition_5_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[7]_i_4 
       (.I0(\count_upto_5_1_reg[5]__1_n_0 ),
        .I1(\count_upto_5_reg[5]__1_n_0 ),
        .O(\condition_5_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_5_1[7]_i_5 
       (.I0(\count_upto_5_1_reg[4]__1_n_0 ),
        .I1(\count_upto_5_reg[4]__1_n_0 ),
        .O(\condition_5_1[7]_i_5_n_0 ));
  FDCE \condition_5_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[0]),
        .Q(condition_5_1[0]));
  FDCE \condition_5_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[10]),
        .Q(condition_5_1[10]));
  FDCE \condition_5_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[11]),
        .Q(condition_5_1[11]));
  CARRY4 \condition_5_1_reg[11]_i_1 
       (.CI(\condition_5_1_reg[7]_i_1_n_0 ),
        .CO({\condition_5_1_reg[11]_i_1_n_0 ,\condition_5_1_reg[11]_i_1_n_1 ,\condition_5_1_reg[11]_i_1_n_2 ,\condition_5_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_5_1_reg[11]__1_n_0 ,\count_upto_5_1_reg[10]__1_n_0 ,\count_upto_5_1_reg[9]__1_n_0 ,\count_upto_5_1_reg[8]__1_n_0 }),
        .O(condition_5_10[11:8]),
        .S({\condition_5_1[11]_i_2_n_0 ,\condition_5_1[11]_i_3_n_0 ,\condition_5_1[11]_i_4_n_0 ,\condition_5_1[11]_i_5_n_0 }));
  FDCE \condition_5_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[12]),
        .Q(condition_5_1[12]));
  FDCE \condition_5_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[13]),
        .Q(condition_5_1[13]));
  FDCE \condition_5_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[14]),
        .Q(condition_5_1[14]));
  FDCE \condition_5_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[15]),
        .Q(condition_5_1[15]));
  CARRY4 \condition_5_1_reg[15]_i_1 
       (.CI(\condition_5_1_reg[11]_i_1_n_0 ),
        .CO({\condition_5_1_reg[15]_i_1_n_0 ,\condition_5_1_reg[15]_i_1_n_1 ,\condition_5_1_reg[15]_i_1_n_2 ,\condition_5_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_5_1_reg[15]__1_n_0 ,\count_upto_5_1_reg[14]__1_n_0 ,\count_upto_5_1_reg[13]__1_n_0 ,\count_upto_5_1_reg[12]__1_n_0 }),
        .O(condition_5_10[15:12]),
        .S({\condition_5_1[15]_i_2_n_0 ,\condition_5_1[15]_i_3_n_0 ,\condition_5_1[15]_i_4_n_0 ,\condition_5_1[15]_i_5_n_0 }));
  FDCE \condition_5_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[16]),
        .Q(condition_5_1[16]));
  FDCE \condition_5_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[17]),
        .Q(condition_5_1[17]));
  FDCE \condition_5_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[18]),
        .Q(condition_5_1[18]));
  FDCE \condition_5_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[19]),
        .Q(condition_5_1[19]));
  CARRY4 \condition_5_1_reg[19]_i_1 
       (.CI(\condition_5_1_reg[15]_i_1_n_0 ),
        .CO({\condition_5_1_reg[19]_i_1_n_0 ,\condition_5_1_reg[19]_i_1_n_1 ,\condition_5_1_reg[19]_i_1_n_2 ,\condition_5_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_5_1_reg[19:16]),
        .O(condition_5_10[19:16]),
        .S({\condition_5_1[19]_i_3_n_0 ,\condition_5_1[19]_i_4_n_0 ,\condition_5_1[19]_i_5_n_0 ,\condition_5_1[19]_i_6_n_0 }));
  CARRY4 \condition_5_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_5_1_reg[19]_i_13_n_0 ,\condition_5_1_reg[19]_i_13_n_1 ,\condition_5_1_reg[19]_i_13_n_2 ,\condition_5_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_5_1[19]_i_14_n_0 ,\condition_5_1[19]_i_15_n_0 ,\condition_5_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_5_reg[19:16]),
        .S({\condition_5_1[19]_i_17_n_0 ,\condition_5_1[19]_i_18_n_0 ,\condition_5_1[19]_i_19_n_0 ,\count_upto_5_reg[16]__1_n_0 }));
  CARRY4 \condition_5_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_5_1_reg[19]_i_2_n_0 ,\condition_5_1_reg[19]_i_2_n_1 ,\condition_5_1_reg[19]_i_2_n_2 ,\condition_5_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_5_1[19]_i_7_n_0 ,\condition_5_1[19]_i_8_n_0 ,\condition_5_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_5_1_reg[19:16]),
        .S({\condition_5_1[19]_i_10_n_0 ,\condition_5_1[19]_i_11_n_0 ,\condition_5_1[19]_i_12_n_0 ,\count_upto_5_1_reg[16]__1_n_0 }));
  FDCE \condition_5_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[1]),
        .Q(condition_5_1[1]));
  FDCE \condition_5_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[20]),
        .Q(condition_5_1[20]));
  FDCE \condition_5_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[21]),
        .Q(condition_5_1[21]));
  FDCE \condition_5_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[22]),
        .Q(condition_5_1[22]));
  FDCE \condition_5_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[23]),
        .Q(condition_5_1[23]));
  CARRY4 \condition_5_1_reg[23]_i_1 
       (.CI(\condition_5_1_reg[19]_i_1_n_0 ),
        .CO({\condition_5_1_reg[23]_i_1_n_0 ,\condition_5_1_reg[23]_i_1_n_1 ,\condition_5_1_reg[23]_i_1_n_2 ,\condition_5_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_5_1_reg[23:20]),
        .O(condition_5_10[23:20]),
        .S({\condition_5_1[23]_i_3_n_0 ,\condition_5_1[23]_i_4_n_0 ,\condition_5_1[23]_i_5_n_0 ,\condition_5_1[23]_i_6_n_0 }));
  CARRY4 \condition_5_1_reg[23]_i_15 
       (.CI(\condition_5_1_reg[19]_i_13_n_0 ),
        .CO({\condition_5_1_reg[23]_i_15_n_0 ,\condition_5_1_reg[23]_i_15_n_1 ,\condition_5_1_reg[23]_i_15_n_2 ,\condition_5_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_5_1[23]_i_16_n_0 ,\condition_5_1[23]_i_17_n_0 ,\condition_5_1[23]_i_18_n_0 ,\condition_5_1[23]_i_19_n_0 }),
        .O(count_upto_5_reg[23:20]),
        .S({\condition_5_1[23]_i_20_n_0 ,\condition_5_1[23]_i_21_n_0 ,\condition_5_1[23]_i_22_n_0 ,\condition_5_1[23]_i_23_n_0 }));
  CARRY4 \condition_5_1_reg[23]_i_2 
       (.CI(\condition_5_1_reg[19]_i_2_n_0 ),
        .CO({\condition_5_1_reg[23]_i_2_n_0 ,\condition_5_1_reg[23]_i_2_n_1 ,\condition_5_1_reg[23]_i_2_n_2 ,\condition_5_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_5_1[23]_i_7_n_0 ,\condition_5_1[23]_i_8_n_0 ,\condition_5_1[23]_i_9_n_0 ,\condition_5_1[23]_i_10_n_0 }),
        .O(count_upto_5_1_reg[23:20]),
        .S({\condition_5_1[23]_i_11_n_0 ,\condition_5_1[23]_i_12_n_0 ,\condition_5_1[23]_i_13_n_0 ,\condition_5_1[23]_i_14_n_0 }));
  FDCE \condition_5_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[24]),
        .Q(condition_5_1[24]));
  FDCE \condition_5_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[25]),
        .Q(condition_5_1[25]));
  FDCE \condition_5_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[26]),
        .Q(condition_5_1[26]));
  FDCE \condition_5_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[27]),
        .Q(condition_5_1[27]));
  CARRY4 \condition_5_1_reg[27]_i_1 
       (.CI(\condition_5_1_reg[23]_i_1_n_0 ),
        .CO({\condition_5_1_reg[27]_i_1_n_0 ,\condition_5_1_reg[27]_i_1_n_1 ,\condition_5_1_reg[27]_i_1_n_2 ,\condition_5_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_5_1_reg[27:24]),
        .O(condition_5_10[27:24]),
        .S({\condition_5_1[27]_i_3_n_0 ,\condition_5_1[27]_i_4_n_0 ,\condition_5_1[27]_i_5_n_0 ,\condition_5_1[27]_i_6_n_0 }));
  CARRY4 \condition_5_1_reg[27]_i_15 
       (.CI(\condition_5_1_reg[23]_i_15_n_0 ),
        .CO({\condition_5_1_reg[27]_i_15_n_0 ,\condition_5_1_reg[27]_i_15_n_1 ,\condition_5_1_reg[27]_i_15_n_2 ,\condition_5_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_5_1[27]_i_16_n_0 ,\condition_5_1[27]_i_17_n_0 ,\condition_5_1[27]_i_18_n_0 ,\condition_5_1[27]_i_19_n_0 }),
        .O(count_upto_5_reg[27:24]),
        .S({\condition_5_1[27]_i_20_n_0 ,\condition_5_1[27]_i_21_n_0 ,\condition_5_1[27]_i_22_n_0 ,\condition_5_1[27]_i_23_n_0 }));
  CARRY4 \condition_5_1_reg[27]_i_2 
       (.CI(\condition_5_1_reg[23]_i_2_n_0 ),
        .CO({\condition_5_1_reg[27]_i_2_n_0 ,\condition_5_1_reg[27]_i_2_n_1 ,\condition_5_1_reg[27]_i_2_n_2 ,\condition_5_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_5_1[27]_i_7_n_0 ,\condition_5_1[27]_i_8_n_0 ,\condition_5_1[27]_i_9_n_0 ,\condition_5_1[27]_i_10_n_0 }),
        .O(count_upto_5_1_reg[27:24]),
        .S({\condition_5_1[27]_i_11_n_0 ,\condition_5_1[27]_i_12_n_0 ,\condition_5_1[27]_i_13_n_0 ,\condition_5_1[27]_i_14_n_0 }));
  FDCE \condition_5_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[28]),
        .Q(condition_5_1[28]));
  FDCE \condition_5_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[29]),
        .Q(condition_5_1[29]));
  FDCE \condition_5_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[2]),
        .Q(condition_5_1[2]));
  FDCE \condition_5_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[30]),
        .Q(condition_5_1[30]));
  FDCE \condition_5_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[31]),
        .Q(condition_5_1[31]));
  CARRY4 \condition_5_1_reg[31]_i_1 
       (.CI(\condition_5_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_5_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_5_1_reg[31]_i_1_n_1 ,\condition_5_1_reg[31]_i_1_n_2 ,\condition_5_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_5_1_reg[30:28]}),
        .O(condition_5_10[31:28]),
        .S({\condition_5_1[31]_i_3_n_0 ,\condition_5_1[31]_i_4_n_0 ,\condition_5_1[31]_i_5_n_0 ,\condition_5_1[31]_i_6_n_0 }));
  CARRY4 \condition_5_1_reg[31]_i_14 
       (.CI(\condition_5_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_5_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_5_1_reg[31]_i_14_n_1 ,\condition_5_1_reg[31]_i_14_n_2 ,\condition_5_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_5_1[31]_i_15_n_0 ,\condition_5_1[31]_i_16_n_0 ,\condition_5_1[31]_i_17_n_0 }),
        .O(count_upto_5_reg[31:28]),
        .S({\condition_5_1[31]_i_18_n_0 ,\condition_5_1[31]_i_19_n_0 ,\condition_5_1[31]_i_20_n_0 ,\condition_5_1[31]_i_21_n_0 }));
  CARRY4 \condition_5_1_reg[31]_i_2 
       (.CI(\condition_5_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_5_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_5_1_reg[31]_i_2_n_1 ,\condition_5_1_reg[31]_i_2_n_2 ,\condition_5_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_5_1[31]_i_7_n_0 ,\condition_5_1[31]_i_8_n_0 ,\condition_5_1[31]_i_9_n_0 }),
        .O(count_upto_5_1_reg[31:28]),
        .S({\condition_5_1[31]_i_10_n_0 ,\condition_5_1[31]_i_11_n_0 ,\condition_5_1[31]_i_12_n_0 ,\condition_5_1[31]_i_13_n_0 }));
  FDCE \condition_5_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[3]),
        .Q(condition_5_1[3]));
  CARRY4 \condition_5_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_5_1_reg[3]_i_1_n_0 ,\condition_5_1_reg[3]_i_1_n_1 ,\condition_5_1_reg[3]_i_1_n_2 ,\condition_5_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_5_1_reg[3]__1_n_0 ,\count_upto_5_1_reg[2]__1_n_0 ,\count_upto_5_1_reg[1]__1_n_0 ,\count_upto_5_1_reg[0]__1_n_0 }),
        .O(condition_5_10[3:0]),
        .S({\condition_5_1[3]_i_2_n_0 ,\condition_5_1[3]_i_3_n_0 ,\condition_5_1[3]_i_4_n_0 ,\condition_5_1[3]_i_5_n_0 }));
  FDCE \condition_5_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[4]),
        .Q(condition_5_1[4]));
  FDCE \condition_5_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[5]),
        .Q(condition_5_1[5]));
  FDCE \condition_5_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[6]),
        .Q(condition_5_1[6]));
  FDCE \condition_5_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[7]),
        .Q(condition_5_1[7]));
  CARRY4 \condition_5_1_reg[7]_i_1 
       (.CI(\condition_5_1_reg[3]_i_1_n_0 ),
        .CO({\condition_5_1_reg[7]_i_1_n_0 ,\condition_5_1_reg[7]_i_1_n_1 ,\condition_5_1_reg[7]_i_1_n_2 ,\condition_5_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_5_1_reg[7]__1_n_0 ,\count_upto_5_1_reg[6]__1_n_0 ,\count_upto_5_1_reg[5]__1_n_0 ,\count_upto_5_1_reg[4]__1_n_0 }),
        .O(condition_5_10[7:4]),
        .S({\condition_5_1[7]_i_2_n_0 ,\condition_5_1[7]_i_3_n_0 ,\condition_5_1[7]_i_4_n_0 ,\condition_5_1[7]_i_5_n_0 }));
  FDCE \condition_5_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[8]),
        .Q(condition_5_1[8]));
  FDCE \condition_5_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_5_10[9]),
        .Q(condition_5_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[11]_i_2 
       (.I0(\count_upto_6_1_reg[11]__1_n_0 ),
        .I1(\count_upto_6_reg[11]__1_n_0 ),
        .O(\condition_6_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[11]_i_3 
       (.I0(\count_upto_6_1_reg[10]__1_n_0 ),
        .I1(\count_upto_6_reg[10]__1_n_0 ),
        .O(\condition_6_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[11]_i_4 
       (.I0(\count_upto_6_1_reg[9]__1_n_0 ),
        .I1(\count_upto_6_reg[9]__1_n_0 ),
        .O(\condition_6_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[11]_i_5 
       (.I0(\count_upto_6_1_reg[8]__1_n_0 ),
        .I1(\count_upto_6_reg[8]__1_n_0 ),
        .O(\condition_6_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[15]_i_2 
       (.I0(\count_upto_6_1_reg[15]__1_n_0 ),
        .I1(\count_upto_6_reg[15]__1_n_0 ),
        .O(\condition_6_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[15]_i_3 
       (.I0(\count_upto_6_1_reg[14]__1_n_0 ),
        .I1(\count_upto_6_reg[14]__1_n_0 ),
        .O(\condition_6_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[15]_i_4 
       (.I0(\count_upto_6_1_reg[13]__1_n_0 ),
        .I1(\count_upto_6_reg[13]__1_n_0 ),
        .O(\condition_6_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[15]_i_5 
       (.I0(\count_upto_6_1_reg[12]__1_n_0 ),
        .I1(\count_upto_6_reg[12]__1_n_0 ),
        .O(\condition_6_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[19]_i_10 
       (.I0(count_upto_6_10__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_103),
        .O(\condition_6_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[19]_i_11 
       (.I0(count_upto_6_10__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_104),
        .O(\condition_6_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[19]_i_12 
       (.I0(count_upto_6_10__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_105),
        .O(\condition_6_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[19]_i_14 
       (.I0(count_upto_60__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[19]_i_15 
       (.I0(count_upto_60__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[19]_i_16 
       (.I0(count_upto_60__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[19]_i_17 
       (.I0(count_upto_60__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_103),
        .O(\condition_6_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[19]_i_18 
       (.I0(count_upto_60__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_104),
        .O(\condition_6_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[19]_i_19 
       (.I0(count_upto_60__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_105),
        .O(\condition_6_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[19]_i_3 
       (.I0(count_upto_6_1_reg[19]),
        .I1(count_upto_6_reg[19]),
        .O(\condition_6_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[19]_i_4 
       (.I0(count_upto_6_1_reg[18]),
        .I1(count_upto_6_reg[18]),
        .O(\condition_6_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[19]_i_5 
       (.I0(count_upto_6_1_reg[17]),
        .I1(count_upto_6_reg[17]),
        .O(\condition_6_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[19]_i_6 
       (.I0(count_upto_6_1_reg[16]),
        .I1(count_upto_6_reg[16]),
        .O(\condition_6_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[19]_i_7 
       (.I0(count_upto_6_10__1_n_103),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[19]_i_8 
       (.I0(count_upto_6_10__1_n_104),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[19]_i_9 
       (.I0(count_upto_6_10__1_n_105),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_10 
       (.I0(count_upto_6_10__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_11 
       (.I0(count_upto_6_10__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_99),
        .O(\condition_6_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_12 
       (.I0(count_upto_6_10__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_100),
        .O(\condition_6_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_13 
       (.I0(count_upto_6_10__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_101),
        .O(\condition_6_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_14 
       (.I0(count_upto_6_10__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_102),
        .O(\condition_6_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_16 
       (.I0(count_upto_60__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_17 
       (.I0(count_upto_60__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_18 
       (.I0(count_upto_60__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_19 
       (.I0(count_upto_60__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_20 
       (.I0(count_upto_60__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_99),
        .O(\condition_6_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_21 
       (.I0(count_upto_60__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_100),
        .O(\condition_6_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_22 
       (.I0(count_upto_60__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_101),
        .O(\condition_6_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[23]_i_23 
       (.I0(count_upto_60__1_n_102),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_102),
        .O(\condition_6_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[23]_i_3 
       (.I0(count_upto_6_1_reg[23]),
        .I1(count_upto_6_reg[23]),
        .O(\condition_6_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[23]_i_4 
       (.I0(count_upto_6_1_reg[22]),
        .I1(count_upto_6_reg[22]),
        .O(\condition_6_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[23]_i_5 
       (.I0(count_upto_6_1_reg[21]),
        .I1(count_upto_6_reg[21]),
        .O(\condition_6_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[23]_i_6 
       (.I0(count_upto_6_1_reg[20]),
        .I1(count_upto_6_reg[20]),
        .O(\condition_6_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_7 
       (.I0(count_upto_6_10__1_n_99),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_8 
       (.I0(count_upto_6_10__1_n_100),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[23]_i_9 
       (.I0(count_upto_6_10__1_n_101),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_10 
       (.I0(count_upto_6_10__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_11 
       (.I0(count_upto_6_10__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_95),
        .O(\condition_6_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_12 
       (.I0(count_upto_6_10__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_96),
        .O(\condition_6_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_13 
       (.I0(count_upto_6_10__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_97),
        .O(\condition_6_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_14 
       (.I0(count_upto_6_10__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_98),
        .O(\condition_6_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_16 
       (.I0(count_upto_60__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_17 
       (.I0(count_upto_60__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_18 
       (.I0(count_upto_60__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_19 
       (.I0(count_upto_60__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_20 
       (.I0(count_upto_60__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_95),
        .O(\condition_6_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_21 
       (.I0(count_upto_60__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_96),
        .O(\condition_6_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_22 
       (.I0(count_upto_60__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_97),
        .O(\condition_6_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[27]_i_23 
       (.I0(count_upto_60__1_n_98),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_98),
        .O(\condition_6_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[27]_i_3 
       (.I0(count_upto_6_1_reg[27]),
        .I1(count_upto_6_reg[27]),
        .O(\condition_6_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[27]_i_4 
       (.I0(count_upto_6_1_reg[26]),
        .I1(count_upto_6_reg[26]),
        .O(\condition_6_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[27]_i_5 
       (.I0(count_upto_6_1_reg[25]),
        .I1(count_upto_6_reg[25]),
        .O(\condition_6_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[27]_i_6 
       (.I0(count_upto_6_1_reg[24]),
        .I1(count_upto_6_reg[24]),
        .O(\condition_6_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_7 
       (.I0(count_upto_6_10__1_n_95),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_8 
       (.I0(count_upto_6_10__1_n_96),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[27]_i_9 
       (.I0(count_upto_6_10__1_n_97),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_10 
       (.I0(count_upto_6_10__1_n_91),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_91),
        .O(\condition_6_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_11 
       (.I0(count_upto_6_10__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_92),
        .O(\condition_6_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_12 
       (.I0(count_upto_6_10__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_93),
        .O(\condition_6_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_13 
       (.I0(count_upto_6_10__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_6_10_n_94),
        .O(\condition_6_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[31]_i_15 
       (.I0(count_upto_60__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[31]_i_16 
       (.I0(count_upto_60__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[31]_i_17 
       (.I0(count_upto_60__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_18 
       (.I0(count_upto_60__1_n_91),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_91),
        .O(\condition_6_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_19 
       (.I0(count_upto_60__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_92),
        .O(\condition_6_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_20 
       (.I0(count_upto_60__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_93),
        .O(\condition_6_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_6_1[31]_i_21 
       (.I0(count_upto_60__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .I2(count_upto_60_n_94),
        .O(\condition_6_1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[31]_i_3 
       (.I0(count_upto_6_1_reg[31]),
        .I1(count_upto_6_reg[31]),
        .O(\condition_6_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[31]_i_4 
       (.I0(count_upto_6_1_reg[30]),
        .I1(count_upto_6_reg[30]),
        .O(\condition_6_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[31]_i_5 
       (.I0(count_upto_6_1_reg[29]),
        .I1(count_upto_6_reg[29]),
        .O(\condition_6_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[31]_i_6 
       (.I0(count_upto_6_1_reg[28]),
        .I1(count_upto_6_reg[28]),
        .O(\condition_6_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[31]_i_7 
       (.I0(count_upto_6_10__1_n_92),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[31]_i_8 
       (.I0(count_upto_6_10__1_n_93),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_6_1[31]_i_9 
       (.I0(count_upto_6_10__1_n_94),
        .I1(\condition_4_1_reg[31]_i_15 ),
        .O(\condition_6_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[3]_i_2 
       (.I0(\count_upto_6_1_reg[3]__1_n_0 ),
        .I1(\count_upto_6_reg[3]__1_n_0 ),
        .O(\condition_6_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[3]_i_3 
       (.I0(\count_upto_6_1_reg[2]__1_n_0 ),
        .I1(\count_upto_6_reg[2]__1_n_0 ),
        .O(\condition_6_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[3]_i_4 
       (.I0(\count_upto_6_1_reg[1]__1_n_0 ),
        .I1(\count_upto_6_reg[1]__1_n_0 ),
        .O(\condition_6_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[3]_i_5 
       (.I0(\count_upto_6_1_reg[0]__1_n_0 ),
        .I1(\count_upto_6_reg[0]__1_n_0 ),
        .O(\condition_6_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[7]_i_2 
       (.I0(\count_upto_6_1_reg[7]__1_n_0 ),
        .I1(\count_upto_6_reg[7]__1_n_0 ),
        .O(\condition_6_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[7]_i_3 
       (.I0(\count_upto_6_1_reg[6]__1_n_0 ),
        .I1(\count_upto_6_reg[6]__1_n_0 ),
        .O(\condition_6_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[7]_i_4 
       (.I0(\count_upto_6_1_reg[5]__1_n_0 ),
        .I1(\count_upto_6_reg[5]__1_n_0 ),
        .O(\condition_6_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_6_1[7]_i_5 
       (.I0(\count_upto_6_1_reg[4]__1_n_0 ),
        .I1(\count_upto_6_reg[4]__1_n_0 ),
        .O(\condition_6_1[7]_i_5_n_0 ));
  FDCE \condition_6_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[0]),
        .Q(condition_6_1[0]));
  FDCE \condition_6_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[10]),
        .Q(condition_6_1[10]));
  FDCE \condition_6_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[11]),
        .Q(condition_6_1[11]));
  CARRY4 \condition_6_1_reg[11]_i_1 
       (.CI(\condition_6_1_reg[7]_i_1_n_0 ),
        .CO({\condition_6_1_reg[11]_i_1_n_0 ,\condition_6_1_reg[11]_i_1_n_1 ,\condition_6_1_reg[11]_i_1_n_2 ,\condition_6_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_6_1_reg[11]__1_n_0 ,\count_upto_6_1_reg[10]__1_n_0 ,\count_upto_6_1_reg[9]__1_n_0 ,\count_upto_6_1_reg[8]__1_n_0 }),
        .O(condition_6_10[11:8]),
        .S({\condition_6_1[11]_i_2_n_0 ,\condition_6_1[11]_i_3_n_0 ,\condition_6_1[11]_i_4_n_0 ,\condition_6_1[11]_i_5_n_0 }));
  FDCE \condition_6_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[12]),
        .Q(condition_6_1[12]));
  FDCE \condition_6_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[13]),
        .Q(condition_6_1[13]));
  FDCE \condition_6_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[14]),
        .Q(condition_6_1[14]));
  FDCE \condition_6_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[15]),
        .Q(condition_6_1[15]));
  CARRY4 \condition_6_1_reg[15]_i_1 
       (.CI(\condition_6_1_reg[11]_i_1_n_0 ),
        .CO({\condition_6_1_reg[15]_i_1_n_0 ,\condition_6_1_reg[15]_i_1_n_1 ,\condition_6_1_reg[15]_i_1_n_2 ,\condition_6_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_6_1_reg[15]__1_n_0 ,\count_upto_6_1_reg[14]__1_n_0 ,\count_upto_6_1_reg[13]__1_n_0 ,\count_upto_6_1_reg[12]__1_n_0 }),
        .O(condition_6_10[15:12]),
        .S({\condition_6_1[15]_i_2_n_0 ,\condition_6_1[15]_i_3_n_0 ,\condition_6_1[15]_i_4_n_0 ,\condition_6_1[15]_i_5_n_0 }));
  FDCE \condition_6_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[16]),
        .Q(condition_6_1[16]));
  FDCE \condition_6_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[17]),
        .Q(condition_6_1[17]));
  FDCE \condition_6_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[18]),
        .Q(condition_6_1[18]));
  FDCE \condition_6_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[19]),
        .Q(condition_6_1[19]));
  CARRY4 \condition_6_1_reg[19]_i_1 
       (.CI(\condition_6_1_reg[15]_i_1_n_0 ),
        .CO({\condition_6_1_reg[19]_i_1_n_0 ,\condition_6_1_reg[19]_i_1_n_1 ,\condition_6_1_reg[19]_i_1_n_2 ,\condition_6_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_6_1_reg[19:16]),
        .O(condition_6_10[19:16]),
        .S({\condition_6_1[19]_i_3_n_0 ,\condition_6_1[19]_i_4_n_0 ,\condition_6_1[19]_i_5_n_0 ,\condition_6_1[19]_i_6_n_0 }));
  CARRY4 \condition_6_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_6_1_reg[19]_i_13_n_0 ,\condition_6_1_reg[19]_i_13_n_1 ,\condition_6_1_reg[19]_i_13_n_2 ,\condition_6_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_6_1[19]_i_14_n_0 ,\condition_6_1[19]_i_15_n_0 ,\condition_6_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_6_reg[19:16]),
        .S({\condition_6_1[19]_i_17_n_0 ,\condition_6_1[19]_i_18_n_0 ,\condition_6_1[19]_i_19_n_0 ,\count_upto_6_reg[16]__1_n_0 }));
  CARRY4 \condition_6_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_6_1_reg[19]_i_2_n_0 ,\condition_6_1_reg[19]_i_2_n_1 ,\condition_6_1_reg[19]_i_2_n_2 ,\condition_6_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_6_1[19]_i_7_n_0 ,\condition_6_1[19]_i_8_n_0 ,\condition_6_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_6_1_reg[19:16]),
        .S({\condition_6_1[19]_i_10_n_0 ,\condition_6_1[19]_i_11_n_0 ,\condition_6_1[19]_i_12_n_0 ,\count_upto_6_1_reg[16]__1_n_0 }));
  FDCE \condition_6_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[1]),
        .Q(condition_6_1[1]));
  FDCE \condition_6_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[20]),
        .Q(condition_6_1[20]));
  FDCE \condition_6_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[21]),
        .Q(condition_6_1[21]));
  FDCE \condition_6_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[22]),
        .Q(condition_6_1[22]));
  FDCE \condition_6_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[23]),
        .Q(condition_6_1[23]));
  CARRY4 \condition_6_1_reg[23]_i_1 
       (.CI(\condition_6_1_reg[19]_i_1_n_0 ),
        .CO({\condition_6_1_reg[23]_i_1_n_0 ,\condition_6_1_reg[23]_i_1_n_1 ,\condition_6_1_reg[23]_i_1_n_2 ,\condition_6_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_6_1_reg[23:20]),
        .O(condition_6_10[23:20]),
        .S({\condition_6_1[23]_i_3_n_0 ,\condition_6_1[23]_i_4_n_0 ,\condition_6_1[23]_i_5_n_0 ,\condition_6_1[23]_i_6_n_0 }));
  CARRY4 \condition_6_1_reg[23]_i_15 
       (.CI(\condition_6_1_reg[19]_i_13_n_0 ),
        .CO({\condition_6_1_reg[23]_i_15_n_0 ,\condition_6_1_reg[23]_i_15_n_1 ,\condition_6_1_reg[23]_i_15_n_2 ,\condition_6_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_6_1[23]_i_16_n_0 ,\condition_6_1[23]_i_17_n_0 ,\condition_6_1[23]_i_18_n_0 ,\condition_6_1[23]_i_19_n_0 }),
        .O(count_upto_6_reg[23:20]),
        .S({\condition_6_1[23]_i_20_n_0 ,\condition_6_1[23]_i_21_n_0 ,\condition_6_1[23]_i_22_n_0 ,\condition_6_1[23]_i_23_n_0 }));
  CARRY4 \condition_6_1_reg[23]_i_2 
       (.CI(\condition_6_1_reg[19]_i_2_n_0 ),
        .CO({\condition_6_1_reg[23]_i_2_n_0 ,\condition_6_1_reg[23]_i_2_n_1 ,\condition_6_1_reg[23]_i_2_n_2 ,\condition_6_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_6_1[23]_i_7_n_0 ,\condition_6_1[23]_i_8_n_0 ,\condition_6_1[23]_i_9_n_0 ,\condition_6_1[23]_i_10_n_0 }),
        .O(count_upto_6_1_reg[23:20]),
        .S({\condition_6_1[23]_i_11_n_0 ,\condition_6_1[23]_i_12_n_0 ,\condition_6_1[23]_i_13_n_0 ,\condition_6_1[23]_i_14_n_0 }));
  FDCE \condition_6_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[24]),
        .Q(condition_6_1[24]));
  FDCE \condition_6_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[25]),
        .Q(condition_6_1[25]));
  FDCE \condition_6_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[26]),
        .Q(condition_6_1[26]));
  FDCE \condition_6_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[27]),
        .Q(condition_6_1[27]));
  CARRY4 \condition_6_1_reg[27]_i_1 
       (.CI(\condition_6_1_reg[23]_i_1_n_0 ),
        .CO({\condition_6_1_reg[27]_i_1_n_0 ,\condition_6_1_reg[27]_i_1_n_1 ,\condition_6_1_reg[27]_i_1_n_2 ,\condition_6_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_6_1_reg[27:24]),
        .O(condition_6_10[27:24]),
        .S({\condition_6_1[27]_i_3_n_0 ,\condition_6_1[27]_i_4_n_0 ,\condition_6_1[27]_i_5_n_0 ,\condition_6_1[27]_i_6_n_0 }));
  CARRY4 \condition_6_1_reg[27]_i_15 
       (.CI(\condition_6_1_reg[23]_i_15_n_0 ),
        .CO({\condition_6_1_reg[27]_i_15_n_0 ,\condition_6_1_reg[27]_i_15_n_1 ,\condition_6_1_reg[27]_i_15_n_2 ,\condition_6_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_6_1[27]_i_16_n_0 ,\condition_6_1[27]_i_17_n_0 ,\condition_6_1[27]_i_18_n_0 ,\condition_6_1[27]_i_19_n_0 }),
        .O(count_upto_6_reg[27:24]),
        .S({\condition_6_1[27]_i_20_n_0 ,\condition_6_1[27]_i_21_n_0 ,\condition_6_1[27]_i_22_n_0 ,\condition_6_1[27]_i_23_n_0 }));
  CARRY4 \condition_6_1_reg[27]_i_2 
       (.CI(\condition_6_1_reg[23]_i_2_n_0 ),
        .CO({\condition_6_1_reg[27]_i_2_n_0 ,\condition_6_1_reg[27]_i_2_n_1 ,\condition_6_1_reg[27]_i_2_n_2 ,\condition_6_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_6_1[27]_i_7_n_0 ,\condition_6_1[27]_i_8_n_0 ,\condition_6_1[27]_i_9_n_0 ,\condition_6_1[27]_i_10_n_0 }),
        .O(count_upto_6_1_reg[27:24]),
        .S({\condition_6_1[27]_i_11_n_0 ,\condition_6_1[27]_i_12_n_0 ,\condition_6_1[27]_i_13_n_0 ,\condition_6_1[27]_i_14_n_0 }));
  FDCE \condition_6_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[28]),
        .Q(condition_6_1[28]));
  FDCE \condition_6_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[29]),
        .Q(condition_6_1[29]));
  FDCE \condition_6_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[2]),
        .Q(condition_6_1[2]));
  FDCE \condition_6_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[30]),
        .Q(condition_6_1[30]));
  FDCE \condition_6_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[31]),
        .Q(condition_6_1[31]));
  CARRY4 \condition_6_1_reg[31]_i_1 
       (.CI(\condition_6_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_6_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_6_1_reg[31]_i_1_n_1 ,\condition_6_1_reg[31]_i_1_n_2 ,\condition_6_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_6_1_reg[30:28]}),
        .O(condition_6_10[31:28]),
        .S({\condition_6_1[31]_i_3_n_0 ,\condition_6_1[31]_i_4_n_0 ,\condition_6_1[31]_i_5_n_0 ,\condition_6_1[31]_i_6_n_0 }));
  CARRY4 \condition_6_1_reg[31]_i_14 
       (.CI(\condition_6_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_6_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_6_1_reg[31]_i_14_n_1 ,\condition_6_1_reg[31]_i_14_n_2 ,\condition_6_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_6_1[31]_i_15_n_0 ,\condition_6_1[31]_i_16_n_0 ,\condition_6_1[31]_i_17_n_0 }),
        .O(count_upto_6_reg[31:28]),
        .S({\condition_6_1[31]_i_18_n_0 ,\condition_6_1[31]_i_19_n_0 ,\condition_6_1[31]_i_20_n_0 ,\condition_6_1[31]_i_21_n_0 }));
  CARRY4 \condition_6_1_reg[31]_i_2 
       (.CI(\condition_6_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_6_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_6_1_reg[31]_i_2_n_1 ,\condition_6_1_reg[31]_i_2_n_2 ,\condition_6_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_6_1[31]_i_7_n_0 ,\condition_6_1[31]_i_8_n_0 ,\condition_6_1[31]_i_9_n_0 }),
        .O(count_upto_6_1_reg[31:28]),
        .S({\condition_6_1[31]_i_10_n_0 ,\condition_6_1[31]_i_11_n_0 ,\condition_6_1[31]_i_12_n_0 ,\condition_6_1[31]_i_13_n_0 }));
  FDCE \condition_6_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[3]),
        .Q(condition_6_1[3]));
  CARRY4 \condition_6_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_6_1_reg[3]_i_1_n_0 ,\condition_6_1_reg[3]_i_1_n_1 ,\condition_6_1_reg[3]_i_1_n_2 ,\condition_6_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_6_1_reg[3]__1_n_0 ,\count_upto_6_1_reg[2]__1_n_0 ,\count_upto_6_1_reg[1]__1_n_0 ,\count_upto_6_1_reg[0]__1_n_0 }),
        .O(condition_6_10[3:0]),
        .S({\condition_6_1[3]_i_2_n_0 ,\condition_6_1[3]_i_3_n_0 ,\condition_6_1[3]_i_4_n_0 ,\condition_6_1[3]_i_5_n_0 }));
  FDCE \condition_6_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[4]),
        .Q(condition_6_1[4]));
  FDCE \condition_6_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[5]),
        .Q(condition_6_1[5]));
  FDCE \condition_6_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[6]),
        .Q(condition_6_1[6]));
  FDCE \condition_6_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[7]),
        .Q(condition_6_1[7]));
  CARRY4 \condition_6_1_reg[7]_i_1 
       (.CI(\condition_6_1_reg[3]_i_1_n_0 ),
        .CO({\condition_6_1_reg[7]_i_1_n_0 ,\condition_6_1_reg[7]_i_1_n_1 ,\condition_6_1_reg[7]_i_1_n_2 ,\condition_6_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_6_1_reg[7]__1_n_0 ,\count_upto_6_1_reg[6]__1_n_0 ,\count_upto_6_1_reg[5]__1_n_0 ,\count_upto_6_1_reg[4]__1_n_0 }),
        .O(condition_6_10[7:4]),
        .S({\condition_6_1[7]_i_2_n_0 ,\condition_6_1[7]_i_3_n_0 ,\condition_6_1[7]_i_4_n_0 ,\condition_6_1[7]_i_5_n_0 }));
  FDCE \condition_6_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[8]),
        .Q(condition_6_1[8]));
  FDCE \condition_6_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_6_10[9]),
        .Q(condition_6_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[11]_i_2 
       (.I0(\count_upto_7_1_reg[11]__1_n_0 ),
        .I1(\count_upto_7_reg[11]__1_n_0 ),
        .O(\condition_7_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[11]_i_3 
       (.I0(\count_upto_7_1_reg[10]__1_n_0 ),
        .I1(\count_upto_7_reg[10]__1_n_0 ),
        .O(\condition_7_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[11]_i_4 
       (.I0(\count_upto_7_1_reg[9]__1_n_0 ),
        .I1(\count_upto_7_reg[9]__1_n_0 ),
        .O(\condition_7_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[11]_i_5 
       (.I0(\count_upto_7_1_reg[8]__1_n_0 ),
        .I1(\count_upto_7_reg[8]__1_n_0 ),
        .O(\condition_7_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[15]_i_2 
       (.I0(\count_upto_7_1_reg[15]__1_n_0 ),
        .I1(\count_upto_7_reg[15]__1_n_0 ),
        .O(\condition_7_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[15]_i_3 
       (.I0(\count_upto_7_1_reg[14]__1_n_0 ),
        .I1(\count_upto_7_reg[14]__1_n_0 ),
        .O(\condition_7_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[15]_i_4 
       (.I0(\count_upto_7_1_reg[13]__1_n_0 ),
        .I1(\count_upto_7_reg[13]__1_n_0 ),
        .O(\condition_7_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[15]_i_5 
       (.I0(\count_upto_7_1_reg[12]__1_n_0 ),
        .I1(\count_upto_7_reg[12]__1_n_0 ),
        .O(\condition_7_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[19]_i_10 
       (.I0(count_upto_7_10__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_103),
        .O(\condition_7_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[19]_i_11 
       (.I0(count_upto_7_10__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_104),
        .O(\condition_7_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[19]_i_12 
       (.I0(count_upto_7_10__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_105),
        .O(\condition_7_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[19]_i_14 
       (.I0(count_upto_70__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[19]_i_15 
       (.I0(count_upto_70__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[19]_i_16 
       (.I0(count_upto_70__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[19]_i_17 
       (.I0(count_upto_70__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_103),
        .O(\condition_7_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[19]_i_18 
       (.I0(count_upto_70__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_104),
        .O(\condition_7_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[19]_i_19 
       (.I0(count_upto_70__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_105),
        .O(\condition_7_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[19]_i_3 
       (.I0(count_upto_7_1_reg[19]),
        .I1(count_upto_7_reg[19]),
        .O(\condition_7_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[19]_i_4 
       (.I0(count_upto_7_1_reg[18]),
        .I1(count_upto_7_reg[18]),
        .O(\condition_7_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[19]_i_5 
       (.I0(count_upto_7_1_reg[17]),
        .I1(count_upto_7_reg[17]),
        .O(\condition_7_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[19]_i_6 
       (.I0(count_upto_7_1_reg[16]),
        .I1(count_upto_7_reg[16]),
        .O(\condition_7_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[19]_i_7 
       (.I0(count_upto_7_10__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[19]_i_8 
       (.I0(count_upto_7_10__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[19]_i_9 
       (.I0(count_upto_7_10__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_10 
       (.I0(count_upto_7_10__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_11 
       (.I0(count_upto_7_10__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_99),
        .O(\condition_7_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_12 
       (.I0(count_upto_7_10__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_100),
        .O(\condition_7_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_13 
       (.I0(count_upto_7_10__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_101),
        .O(\condition_7_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_14 
       (.I0(count_upto_7_10__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_102),
        .O(\condition_7_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_16 
       (.I0(count_upto_70__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_17 
       (.I0(count_upto_70__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_18 
       (.I0(count_upto_70__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_19 
       (.I0(count_upto_70__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_20 
       (.I0(count_upto_70__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_99),
        .O(\condition_7_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_21 
       (.I0(count_upto_70__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_100),
        .O(\condition_7_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_22 
       (.I0(count_upto_70__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_101),
        .O(\condition_7_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[23]_i_23 
       (.I0(count_upto_70__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_102),
        .O(\condition_7_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[23]_i_3 
       (.I0(count_upto_7_1_reg[23]),
        .I1(count_upto_7_reg[23]),
        .O(\condition_7_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[23]_i_4 
       (.I0(count_upto_7_1_reg[22]),
        .I1(count_upto_7_reg[22]),
        .O(\condition_7_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[23]_i_5 
       (.I0(count_upto_7_1_reg[21]),
        .I1(count_upto_7_reg[21]),
        .O(\condition_7_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[23]_i_6 
       (.I0(count_upto_7_1_reg[20]),
        .I1(count_upto_7_reg[20]),
        .O(\condition_7_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_7 
       (.I0(count_upto_7_10__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_8 
       (.I0(count_upto_7_10__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[23]_i_9 
       (.I0(count_upto_7_10__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_10 
       (.I0(count_upto_7_10__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_11 
       (.I0(count_upto_7_10__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_95),
        .O(\condition_7_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_12 
       (.I0(count_upto_7_10__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_96),
        .O(\condition_7_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_13 
       (.I0(count_upto_7_10__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_97),
        .O(\condition_7_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_14 
       (.I0(count_upto_7_10__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_98),
        .O(\condition_7_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_16 
       (.I0(count_upto_70__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_17 
       (.I0(count_upto_70__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_18 
       (.I0(count_upto_70__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_19 
       (.I0(count_upto_70__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_20 
       (.I0(count_upto_70__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_95),
        .O(\condition_7_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_21 
       (.I0(count_upto_70__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_96),
        .O(\condition_7_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_22 
       (.I0(count_upto_70__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_97),
        .O(\condition_7_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[27]_i_23 
       (.I0(count_upto_70__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_98),
        .O(\condition_7_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[27]_i_3 
       (.I0(count_upto_7_1_reg[27]),
        .I1(count_upto_7_reg[27]),
        .O(\condition_7_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[27]_i_4 
       (.I0(count_upto_7_1_reg[26]),
        .I1(count_upto_7_reg[26]),
        .O(\condition_7_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[27]_i_5 
       (.I0(count_upto_7_1_reg[25]),
        .I1(count_upto_7_reg[25]),
        .O(\condition_7_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[27]_i_6 
       (.I0(count_upto_7_1_reg[24]),
        .I1(count_upto_7_reg[24]),
        .O(\condition_7_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_7 
       (.I0(count_upto_7_10__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_8 
       (.I0(count_upto_7_10__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[27]_i_9 
       (.I0(count_upto_7_10__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_10 
       (.I0(count_upto_7_10__1_n_91),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_91),
        .O(\condition_7_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_11 
       (.I0(count_upto_7_10__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_92),
        .O(\condition_7_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_12 
       (.I0(count_upto_7_10__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_93),
        .O(\condition_7_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_13 
       (.I0(count_upto_7_10__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_7_10_n_94),
        .O(\condition_7_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[31]_i_16 
       (.I0(count_upto_70__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[31]_i_17 
       (.I0(count_upto_70__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[31]_i_18 
       (.I0(count_upto_70__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_19 
       (.I0(count_upto_70__1_n_91),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_91),
        .O(\condition_7_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_20 
       (.I0(count_upto_70__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_92),
        .O(\condition_7_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_21 
       (.I0(count_upto_70__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_93),
        .O(\condition_7_1[31]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_7_1[31]_i_22 
       (.I0(count_upto_70__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_70_n_94),
        .O(\condition_7_1[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[31]_i_3 
       (.I0(count_upto_7_1_reg[31]),
        .I1(count_upto_7_reg[31]),
        .O(\condition_7_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[31]_i_4 
       (.I0(count_upto_7_1_reg[30]),
        .I1(count_upto_7_reg[30]),
        .O(\condition_7_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[31]_i_5 
       (.I0(count_upto_7_1_reg[29]),
        .I1(count_upto_7_reg[29]),
        .O(\condition_7_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[31]_i_6 
       (.I0(count_upto_7_1_reg[28]),
        .I1(count_upto_7_reg[28]),
        .O(\condition_7_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[31]_i_7 
       (.I0(count_upto_7_10__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[31]_i_8 
       (.I0(count_upto_7_10__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_7_1[31]_i_9 
       (.I0(count_upto_7_10__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_7_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[3]_i_2 
       (.I0(\count_upto_7_1_reg[3]__1_n_0 ),
        .I1(\count_upto_7_reg[3]__1_n_0 ),
        .O(\condition_7_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[3]_i_3 
       (.I0(\count_upto_7_1_reg[2]__1_n_0 ),
        .I1(\count_upto_7_reg[2]__1_n_0 ),
        .O(\condition_7_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[3]_i_4 
       (.I0(\count_upto_7_1_reg[1]__1_n_0 ),
        .I1(\count_upto_7_reg[1]__1_n_0 ),
        .O(\condition_7_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[3]_i_5 
       (.I0(\count_upto_7_1_reg[0]__1_n_0 ),
        .I1(\count_upto_7_reg[0]__1_n_0 ),
        .O(\condition_7_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[7]_i_2 
       (.I0(\count_upto_7_1_reg[7]__1_n_0 ),
        .I1(\count_upto_7_reg[7]__1_n_0 ),
        .O(\condition_7_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[7]_i_3 
       (.I0(\count_upto_7_1_reg[6]__1_n_0 ),
        .I1(\count_upto_7_reg[6]__1_n_0 ),
        .O(\condition_7_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[7]_i_4 
       (.I0(\count_upto_7_1_reg[5]__1_n_0 ),
        .I1(\count_upto_7_reg[5]__1_n_0 ),
        .O(\condition_7_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_7_1[7]_i_5 
       (.I0(\count_upto_7_1_reg[4]__1_n_0 ),
        .I1(\count_upto_7_reg[4]__1_n_0 ),
        .O(\condition_7_1[7]_i_5_n_0 ));
  FDCE \condition_7_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[0]),
        .Q(condition_7_1[0]));
  FDCE \condition_7_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[10]),
        .Q(condition_7_1[10]));
  FDCE \condition_7_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[11]),
        .Q(condition_7_1[11]));
  CARRY4 \condition_7_1_reg[11]_i_1 
       (.CI(\condition_7_1_reg[7]_i_1_n_0 ),
        .CO({\condition_7_1_reg[11]_i_1_n_0 ,\condition_7_1_reg[11]_i_1_n_1 ,\condition_7_1_reg[11]_i_1_n_2 ,\condition_7_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_7_1_reg[11]__1_n_0 ,\count_upto_7_1_reg[10]__1_n_0 ,\count_upto_7_1_reg[9]__1_n_0 ,\count_upto_7_1_reg[8]__1_n_0 }),
        .O(condition_7_10[11:8]),
        .S({\condition_7_1[11]_i_2_n_0 ,\condition_7_1[11]_i_3_n_0 ,\condition_7_1[11]_i_4_n_0 ,\condition_7_1[11]_i_5_n_0 }));
  FDCE \condition_7_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[12]),
        .Q(condition_7_1[12]));
  FDCE \condition_7_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[13]),
        .Q(condition_7_1[13]));
  FDCE \condition_7_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[14]),
        .Q(condition_7_1[14]));
  FDCE \condition_7_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[15]),
        .Q(condition_7_1[15]));
  CARRY4 \condition_7_1_reg[15]_i_1 
       (.CI(\condition_7_1_reg[11]_i_1_n_0 ),
        .CO({\condition_7_1_reg[15]_i_1_n_0 ,\condition_7_1_reg[15]_i_1_n_1 ,\condition_7_1_reg[15]_i_1_n_2 ,\condition_7_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_7_1_reg[15]__1_n_0 ,\count_upto_7_1_reg[14]__1_n_0 ,\count_upto_7_1_reg[13]__1_n_0 ,\count_upto_7_1_reg[12]__1_n_0 }),
        .O(condition_7_10[15:12]),
        .S({\condition_7_1[15]_i_2_n_0 ,\condition_7_1[15]_i_3_n_0 ,\condition_7_1[15]_i_4_n_0 ,\condition_7_1[15]_i_5_n_0 }));
  FDCE \condition_7_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[16]),
        .Q(condition_7_1[16]));
  FDCE \condition_7_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[17]),
        .Q(condition_7_1[17]));
  FDCE \condition_7_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[18]),
        .Q(condition_7_1[18]));
  FDCE \condition_7_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[19]),
        .Q(condition_7_1[19]));
  CARRY4 \condition_7_1_reg[19]_i_1 
       (.CI(\condition_7_1_reg[15]_i_1_n_0 ),
        .CO({\condition_7_1_reg[19]_i_1_n_0 ,\condition_7_1_reg[19]_i_1_n_1 ,\condition_7_1_reg[19]_i_1_n_2 ,\condition_7_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_7_1_reg[19:16]),
        .O(condition_7_10[19:16]),
        .S({\condition_7_1[19]_i_3_n_0 ,\condition_7_1[19]_i_4_n_0 ,\condition_7_1[19]_i_5_n_0 ,\condition_7_1[19]_i_6_n_0 }));
  CARRY4 \condition_7_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_7_1_reg[19]_i_13_n_0 ,\condition_7_1_reg[19]_i_13_n_1 ,\condition_7_1_reg[19]_i_13_n_2 ,\condition_7_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_7_1[19]_i_14_n_0 ,\condition_7_1[19]_i_15_n_0 ,\condition_7_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_7_reg[19:16]),
        .S({\condition_7_1[19]_i_17_n_0 ,\condition_7_1[19]_i_18_n_0 ,\condition_7_1[19]_i_19_n_0 ,\count_upto_7_reg[16]__1_n_0 }));
  CARRY4 \condition_7_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_7_1_reg[19]_i_2_n_0 ,\condition_7_1_reg[19]_i_2_n_1 ,\condition_7_1_reg[19]_i_2_n_2 ,\condition_7_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_7_1[19]_i_7_n_0 ,\condition_7_1[19]_i_8_n_0 ,\condition_7_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_7_1_reg[19:16]),
        .S({\condition_7_1[19]_i_10_n_0 ,\condition_7_1[19]_i_11_n_0 ,\condition_7_1[19]_i_12_n_0 ,\count_upto_7_1_reg[16]__1_n_0 }));
  FDCE \condition_7_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[1]),
        .Q(condition_7_1[1]));
  FDCE \condition_7_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[20]),
        .Q(condition_7_1[20]));
  FDCE \condition_7_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[21]),
        .Q(condition_7_1[21]));
  FDCE \condition_7_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[22]),
        .Q(condition_7_1[22]));
  FDCE \condition_7_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[23]),
        .Q(condition_7_1[23]));
  CARRY4 \condition_7_1_reg[23]_i_1 
       (.CI(\condition_7_1_reg[19]_i_1_n_0 ),
        .CO({\condition_7_1_reg[23]_i_1_n_0 ,\condition_7_1_reg[23]_i_1_n_1 ,\condition_7_1_reg[23]_i_1_n_2 ,\condition_7_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_7_1_reg[23:20]),
        .O(condition_7_10[23:20]),
        .S({\condition_7_1[23]_i_3_n_0 ,\condition_7_1[23]_i_4_n_0 ,\condition_7_1[23]_i_5_n_0 ,\condition_7_1[23]_i_6_n_0 }));
  CARRY4 \condition_7_1_reg[23]_i_15 
       (.CI(\condition_7_1_reg[19]_i_13_n_0 ),
        .CO({\condition_7_1_reg[23]_i_15_n_0 ,\condition_7_1_reg[23]_i_15_n_1 ,\condition_7_1_reg[23]_i_15_n_2 ,\condition_7_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_7_1[23]_i_16_n_0 ,\condition_7_1[23]_i_17_n_0 ,\condition_7_1[23]_i_18_n_0 ,\condition_7_1[23]_i_19_n_0 }),
        .O(count_upto_7_reg[23:20]),
        .S({\condition_7_1[23]_i_20_n_0 ,\condition_7_1[23]_i_21_n_0 ,\condition_7_1[23]_i_22_n_0 ,\condition_7_1[23]_i_23_n_0 }));
  CARRY4 \condition_7_1_reg[23]_i_2 
       (.CI(\condition_7_1_reg[19]_i_2_n_0 ),
        .CO({\condition_7_1_reg[23]_i_2_n_0 ,\condition_7_1_reg[23]_i_2_n_1 ,\condition_7_1_reg[23]_i_2_n_2 ,\condition_7_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_7_1[23]_i_7_n_0 ,\condition_7_1[23]_i_8_n_0 ,\condition_7_1[23]_i_9_n_0 ,\condition_7_1[23]_i_10_n_0 }),
        .O(count_upto_7_1_reg[23:20]),
        .S({\condition_7_1[23]_i_11_n_0 ,\condition_7_1[23]_i_12_n_0 ,\condition_7_1[23]_i_13_n_0 ,\condition_7_1[23]_i_14_n_0 }));
  FDCE \condition_7_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[24]),
        .Q(condition_7_1[24]));
  FDCE \condition_7_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[25]),
        .Q(condition_7_1[25]));
  FDCE \condition_7_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[26]),
        .Q(condition_7_1[26]));
  FDCE \condition_7_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[27]),
        .Q(condition_7_1[27]));
  CARRY4 \condition_7_1_reg[27]_i_1 
       (.CI(\condition_7_1_reg[23]_i_1_n_0 ),
        .CO({\condition_7_1_reg[27]_i_1_n_0 ,\condition_7_1_reg[27]_i_1_n_1 ,\condition_7_1_reg[27]_i_1_n_2 ,\condition_7_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_7_1_reg[27:24]),
        .O(condition_7_10[27:24]),
        .S({\condition_7_1[27]_i_3_n_0 ,\condition_7_1[27]_i_4_n_0 ,\condition_7_1[27]_i_5_n_0 ,\condition_7_1[27]_i_6_n_0 }));
  CARRY4 \condition_7_1_reg[27]_i_15 
       (.CI(\condition_7_1_reg[23]_i_15_n_0 ),
        .CO({\condition_7_1_reg[27]_i_15_n_0 ,\condition_7_1_reg[27]_i_15_n_1 ,\condition_7_1_reg[27]_i_15_n_2 ,\condition_7_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_7_1[27]_i_16_n_0 ,\condition_7_1[27]_i_17_n_0 ,\condition_7_1[27]_i_18_n_0 ,\condition_7_1[27]_i_19_n_0 }),
        .O(count_upto_7_reg[27:24]),
        .S({\condition_7_1[27]_i_20_n_0 ,\condition_7_1[27]_i_21_n_0 ,\condition_7_1[27]_i_22_n_0 ,\condition_7_1[27]_i_23_n_0 }));
  CARRY4 \condition_7_1_reg[27]_i_2 
       (.CI(\condition_7_1_reg[23]_i_2_n_0 ),
        .CO({\condition_7_1_reg[27]_i_2_n_0 ,\condition_7_1_reg[27]_i_2_n_1 ,\condition_7_1_reg[27]_i_2_n_2 ,\condition_7_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_7_1[27]_i_7_n_0 ,\condition_7_1[27]_i_8_n_0 ,\condition_7_1[27]_i_9_n_0 ,\condition_7_1[27]_i_10_n_0 }),
        .O(count_upto_7_1_reg[27:24]),
        .S({\condition_7_1[27]_i_11_n_0 ,\condition_7_1[27]_i_12_n_0 ,\condition_7_1[27]_i_13_n_0 ,\condition_7_1[27]_i_14_n_0 }));
  FDCE \condition_7_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[28]),
        .Q(condition_7_1[28]));
  FDCE \condition_7_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[29]),
        .Q(condition_7_1[29]));
  FDCE \condition_7_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[2]),
        .Q(condition_7_1[2]));
  FDCE \condition_7_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[30]),
        .Q(condition_7_1[30]));
  FDCE \condition_7_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[31]),
        .Q(condition_7_1[31]));
  CARRY4 \condition_7_1_reg[31]_i_1 
       (.CI(\condition_7_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_7_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_7_1_reg[31]_i_1_n_1 ,\condition_7_1_reg[31]_i_1_n_2 ,\condition_7_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_7_1_reg[30:28]}),
        .O(condition_7_10[31:28]),
        .S({\condition_7_1[31]_i_3_n_0 ,\condition_7_1[31]_i_4_n_0 ,\condition_7_1[31]_i_5_n_0 ,\condition_7_1[31]_i_6_n_0 }));
  CARRY4 \condition_7_1_reg[31]_i_14 
       (.CI(\condition_7_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_7_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_7_1_reg[31]_i_14_n_1 ,\condition_7_1_reg[31]_i_14_n_2 ,\condition_7_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_7_1[31]_i_16_n_0 ,\condition_7_1[31]_i_17_n_0 ,\condition_7_1[31]_i_18_n_0 }),
        .O(count_upto_7_reg[31:28]),
        .S({\condition_7_1[31]_i_19_n_0 ,\condition_7_1[31]_i_20_n_0 ,\condition_7_1[31]_i_21_n_0 ,\condition_7_1[31]_i_22_n_0 }));
  CARRY4 \condition_7_1_reg[31]_i_2 
       (.CI(\condition_7_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_7_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_7_1_reg[31]_i_2_n_1 ,\condition_7_1_reg[31]_i_2_n_2 ,\condition_7_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_7_1[31]_i_7_n_0 ,\condition_7_1[31]_i_8_n_0 ,\condition_7_1[31]_i_9_n_0 }),
        .O(count_upto_7_1_reg[31:28]),
        .S({\condition_7_1[31]_i_10_n_0 ,\condition_7_1[31]_i_11_n_0 ,\condition_7_1[31]_i_12_n_0 ,\condition_7_1[31]_i_13_n_0 }));
  FDCE \condition_7_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[3]),
        .Q(condition_7_1[3]));
  CARRY4 \condition_7_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_7_1_reg[3]_i_1_n_0 ,\condition_7_1_reg[3]_i_1_n_1 ,\condition_7_1_reg[3]_i_1_n_2 ,\condition_7_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_7_1_reg[3]__1_n_0 ,\count_upto_7_1_reg[2]__1_n_0 ,\count_upto_7_1_reg[1]__1_n_0 ,\count_upto_7_1_reg[0]__1_n_0 }),
        .O(condition_7_10[3:0]),
        .S({\condition_7_1[3]_i_2_n_0 ,\condition_7_1[3]_i_3_n_0 ,\condition_7_1[3]_i_4_n_0 ,\condition_7_1[3]_i_5_n_0 }));
  FDCE \condition_7_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[4]),
        .Q(condition_7_1[4]));
  FDCE \condition_7_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[5]),
        .Q(condition_7_1[5]));
  FDCE \condition_7_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[6]),
        .Q(condition_7_1[6]));
  FDCE \condition_7_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[7]),
        .Q(condition_7_1[7]));
  CARRY4 \condition_7_1_reg[7]_i_1 
       (.CI(\condition_7_1_reg[3]_i_1_n_0 ),
        .CO({\condition_7_1_reg[7]_i_1_n_0 ,\condition_7_1_reg[7]_i_1_n_1 ,\condition_7_1_reg[7]_i_1_n_2 ,\condition_7_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_7_1_reg[7]__1_n_0 ,\count_upto_7_1_reg[6]__1_n_0 ,\count_upto_7_1_reg[5]__1_n_0 ,\count_upto_7_1_reg[4]__1_n_0 }),
        .O(condition_7_10[7:4]),
        .S({\condition_7_1[7]_i_2_n_0 ,\condition_7_1[7]_i_3_n_0 ,\condition_7_1[7]_i_4_n_0 ,\condition_7_1[7]_i_5_n_0 }));
  FDCE \condition_7_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[8]),
        .Q(condition_7_1[8]));
  FDCE \condition_7_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_7_10[9]),
        .Q(condition_7_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[11]_i_2 
       (.I0(\count_upto_8_1_reg[11]__1_n_0 ),
        .I1(\count_upto_8_reg[11]__1_n_0 ),
        .O(\condition_8_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[11]_i_3 
       (.I0(\count_upto_8_1_reg[10]__1_n_0 ),
        .I1(\count_upto_8_reg[10]__1_n_0 ),
        .O(\condition_8_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[11]_i_4 
       (.I0(\count_upto_8_1_reg[9]__1_n_0 ),
        .I1(\count_upto_8_reg[9]__1_n_0 ),
        .O(\condition_8_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[11]_i_5 
       (.I0(\count_upto_8_1_reg[8]__1_n_0 ),
        .I1(\count_upto_8_reg[8]__1_n_0 ),
        .O(\condition_8_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[15]_i_2 
       (.I0(\count_upto_8_1_reg[15]__1_n_0 ),
        .I1(\count_upto_8_reg[15]__1_n_0 ),
        .O(\condition_8_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[15]_i_3 
       (.I0(\count_upto_8_1_reg[14]__1_n_0 ),
        .I1(\count_upto_8_reg[14]__1_n_0 ),
        .O(\condition_8_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[15]_i_4 
       (.I0(\count_upto_8_1_reg[13]__1_n_0 ),
        .I1(\count_upto_8_reg[13]__1_n_0 ),
        .O(\condition_8_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[15]_i_5 
       (.I0(\count_upto_8_1_reg[12]__1_n_0 ),
        .I1(\count_upto_8_reg[12]__1_n_0 ),
        .O(\condition_8_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[19]_i_10 
       (.I0(count_upto_8_10__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_103),
        .O(\condition_8_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[19]_i_11 
       (.I0(count_upto_8_10__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_104),
        .O(\condition_8_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[19]_i_12 
       (.I0(count_upto_8_10__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_105),
        .O(\condition_8_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[19]_i_14 
       (.I0(count_upto_80__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[19]_i_15 
       (.I0(count_upto_80__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[19]_i_16 
       (.I0(count_upto_80__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[19]_i_17 
       (.I0(count_upto_80__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_103),
        .O(\condition_8_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[19]_i_18 
       (.I0(count_upto_80__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_104),
        .O(\condition_8_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[19]_i_19 
       (.I0(count_upto_80__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_105),
        .O(\condition_8_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[19]_i_3 
       (.I0(count_upto_8_1_reg[19]),
        .I1(count_upto_8_reg[19]),
        .O(\condition_8_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[19]_i_4 
       (.I0(count_upto_8_1_reg[18]),
        .I1(count_upto_8_reg[18]),
        .O(\condition_8_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[19]_i_5 
       (.I0(count_upto_8_1_reg[17]),
        .I1(count_upto_8_reg[17]),
        .O(\condition_8_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[19]_i_6 
       (.I0(count_upto_8_1_reg[16]),
        .I1(count_upto_8_reg[16]),
        .O(\condition_8_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[19]_i_7 
       (.I0(count_upto_8_10__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[19]_i_8 
       (.I0(count_upto_8_10__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[19]_i_9 
       (.I0(count_upto_8_10__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_10 
       (.I0(count_upto_8_10__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_11 
       (.I0(count_upto_8_10__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_99),
        .O(\condition_8_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_12 
       (.I0(count_upto_8_10__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_100),
        .O(\condition_8_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_13 
       (.I0(count_upto_8_10__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_101),
        .O(\condition_8_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_14 
       (.I0(count_upto_8_10__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_102),
        .O(\condition_8_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_16 
       (.I0(count_upto_80__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_17 
       (.I0(count_upto_80__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_18 
       (.I0(count_upto_80__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_19 
       (.I0(count_upto_80__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_20 
       (.I0(count_upto_80__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_99),
        .O(\condition_8_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_21 
       (.I0(count_upto_80__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_100),
        .O(\condition_8_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_22 
       (.I0(count_upto_80__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_101),
        .O(\condition_8_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[23]_i_23 
       (.I0(count_upto_80__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_102),
        .O(\condition_8_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[23]_i_3 
       (.I0(count_upto_8_1_reg[23]),
        .I1(count_upto_8_reg[23]),
        .O(\condition_8_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[23]_i_4 
       (.I0(count_upto_8_1_reg[22]),
        .I1(count_upto_8_reg[22]),
        .O(\condition_8_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[23]_i_5 
       (.I0(count_upto_8_1_reg[21]),
        .I1(count_upto_8_reg[21]),
        .O(\condition_8_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[23]_i_6 
       (.I0(count_upto_8_1_reg[20]),
        .I1(count_upto_8_reg[20]),
        .O(\condition_8_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_7 
       (.I0(count_upto_8_10__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_8 
       (.I0(count_upto_8_10__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[23]_i_9 
       (.I0(count_upto_8_10__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_10 
       (.I0(count_upto_8_10__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_11 
       (.I0(count_upto_8_10__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_95),
        .O(\condition_8_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_12 
       (.I0(count_upto_8_10__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_96),
        .O(\condition_8_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_13 
       (.I0(count_upto_8_10__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_97),
        .O(\condition_8_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_14 
       (.I0(count_upto_8_10__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_98),
        .O(\condition_8_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_16 
       (.I0(count_upto_80__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_17 
       (.I0(count_upto_80__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_18 
       (.I0(count_upto_80__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_19 
       (.I0(count_upto_80__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_20 
       (.I0(count_upto_80__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_95),
        .O(\condition_8_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_21 
       (.I0(count_upto_80__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_96),
        .O(\condition_8_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_22 
       (.I0(count_upto_80__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_97),
        .O(\condition_8_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[27]_i_23 
       (.I0(count_upto_80__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_98),
        .O(\condition_8_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[27]_i_3 
       (.I0(count_upto_8_1_reg[27]),
        .I1(count_upto_8_reg[27]),
        .O(\condition_8_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[27]_i_4 
       (.I0(count_upto_8_1_reg[26]),
        .I1(count_upto_8_reg[26]),
        .O(\condition_8_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[27]_i_5 
       (.I0(count_upto_8_1_reg[25]),
        .I1(count_upto_8_reg[25]),
        .O(\condition_8_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[27]_i_6 
       (.I0(count_upto_8_1_reg[24]),
        .I1(count_upto_8_reg[24]),
        .O(\condition_8_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_7 
       (.I0(count_upto_8_10__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_8 
       (.I0(count_upto_8_10__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[27]_i_9 
       (.I0(count_upto_8_10__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_10 
       (.I0(count_upto_8_10__1_n_91),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_91),
        .O(\condition_8_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_11 
       (.I0(count_upto_8_10__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_92),
        .O(\condition_8_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_12 
       (.I0(count_upto_8_10__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_93),
        .O(\condition_8_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_13 
       (.I0(count_upto_8_10__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_8_10_n_94),
        .O(\condition_8_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[31]_i_15 
       (.I0(count_upto_80__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[31]_i_16 
       (.I0(count_upto_80__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[31]_i_17 
       (.I0(count_upto_80__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_18 
       (.I0(count_upto_80__1_n_91),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_91),
        .O(\condition_8_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_19 
       (.I0(count_upto_80__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_92),
        .O(\condition_8_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_20 
       (.I0(count_upto_80__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_93),
        .O(\condition_8_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_8_1[31]_i_21 
       (.I0(count_upto_80__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_80_n_94),
        .O(\condition_8_1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[31]_i_3 
       (.I0(count_upto_8_1_reg[31]),
        .I1(count_upto_8_reg[31]),
        .O(\condition_8_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[31]_i_4 
       (.I0(count_upto_8_1_reg[30]),
        .I1(count_upto_8_reg[30]),
        .O(\condition_8_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[31]_i_5 
       (.I0(count_upto_8_1_reg[29]),
        .I1(count_upto_8_reg[29]),
        .O(\condition_8_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[31]_i_6 
       (.I0(count_upto_8_1_reg[28]),
        .I1(count_upto_8_reg[28]),
        .O(\condition_8_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[31]_i_7 
       (.I0(count_upto_8_10__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[31]_i_8 
       (.I0(count_upto_8_10__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_8_1[31]_i_9 
       (.I0(count_upto_8_10__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_8_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[3]_i_2 
       (.I0(\count_upto_8_1_reg[3]__1_n_0 ),
        .I1(\count_upto_8_reg[3]__1_n_0 ),
        .O(\condition_8_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[3]_i_3 
       (.I0(\count_upto_8_1_reg[2]__1_n_0 ),
        .I1(\count_upto_8_reg[2]__1_n_0 ),
        .O(\condition_8_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[3]_i_4 
       (.I0(\count_upto_8_1_reg[1]__1_n_0 ),
        .I1(\count_upto_8_reg[1]__1_n_0 ),
        .O(\condition_8_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[3]_i_5 
       (.I0(\count_upto_8_1_reg[0]__1_n_0 ),
        .I1(\count_upto_8_reg[0]__1_n_0 ),
        .O(\condition_8_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[7]_i_2 
       (.I0(\count_upto_8_1_reg[7]__1_n_0 ),
        .I1(\count_upto_8_reg[7]__1_n_0 ),
        .O(\condition_8_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[7]_i_3 
       (.I0(\count_upto_8_1_reg[6]__1_n_0 ),
        .I1(\count_upto_8_reg[6]__1_n_0 ),
        .O(\condition_8_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[7]_i_4 
       (.I0(\count_upto_8_1_reg[5]__1_n_0 ),
        .I1(\count_upto_8_reg[5]__1_n_0 ),
        .O(\condition_8_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_8_1[7]_i_5 
       (.I0(\count_upto_8_1_reg[4]__1_n_0 ),
        .I1(\count_upto_8_reg[4]__1_n_0 ),
        .O(\condition_8_1[7]_i_5_n_0 ));
  FDCE \condition_8_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[0]),
        .Q(condition_8_1[0]));
  FDCE \condition_8_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[10]),
        .Q(condition_8_1[10]));
  FDCE \condition_8_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[11]),
        .Q(condition_8_1[11]));
  CARRY4 \condition_8_1_reg[11]_i_1 
       (.CI(\condition_8_1_reg[7]_i_1_n_0 ),
        .CO({\condition_8_1_reg[11]_i_1_n_0 ,\condition_8_1_reg[11]_i_1_n_1 ,\condition_8_1_reg[11]_i_1_n_2 ,\condition_8_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_8_1_reg[11]__1_n_0 ,\count_upto_8_1_reg[10]__1_n_0 ,\count_upto_8_1_reg[9]__1_n_0 ,\count_upto_8_1_reg[8]__1_n_0 }),
        .O(condition_8_10[11:8]),
        .S({\condition_8_1[11]_i_2_n_0 ,\condition_8_1[11]_i_3_n_0 ,\condition_8_1[11]_i_4_n_0 ,\condition_8_1[11]_i_5_n_0 }));
  FDCE \condition_8_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[12]),
        .Q(condition_8_1[12]));
  FDCE \condition_8_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[13]),
        .Q(condition_8_1[13]));
  FDCE \condition_8_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[14]),
        .Q(condition_8_1[14]));
  FDCE \condition_8_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[15]),
        .Q(condition_8_1[15]));
  CARRY4 \condition_8_1_reg[15]_i_1 
       (.CI(\condition_8_1_reg[11]_i_1_n_0 ),
        .CO({\condition_8_1_reg[15]_i_1_n_0 ,\condition_8_1_reg[15]_i_1_n_1 ,\condition_8_1_reg[15]_i_1_n_2 ,\condition_8_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_8_1_reg[15]__1_n_0 ,\count_upto_8_1_reg[14]__1_n_0 ,\count_upto_8_1_reg[13]__1_n_0 ,\count_upto_8_1_reg[12]__1_n_0 }),
        .O(condition_8_10[15:12]),
        .S({\condition_8_1[15]_i_2_n_0 ,\condition_8_1[15]_i_3_n_0 ,\condition_8_1[15]_i_4_n_0 ,\condition_8_1[15]_i_5_n_0 }));
  FDCE \condition_8_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[16]),
        .Q(condition_8_1[16]));
  FDCE \condition_8_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[17]),
        .Q(condition_8_1[17]));
  FDCE \condition_8_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[18]),
        .Q(condition_8_1[18]));
  FDCE \condition_8_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[19]),
        .Q(condition_8_1[19]));
  CARRY4 \condition_8_1_reg[19]_i_1 
       (.CI(\condition_8_1_reg[15]_i_1_n_0 ),
        .CO({\condition_8_1_reg[19]_i_1_n_0 ,\condition_8_1_reg[19]_i_1_n_1 ,\condition_8_1_reg[19]_i_1_n_2 ,\condition_8_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_8_1_reg[19:16]),
        .O(condition_8_10[19:16]),
        .S({\condition_8_1[19]_i_3_n_0 ,\condition_8_1[19]_i_4_n_0 ,\condition_8_1[19]_i_5_n_0 ,\condition_8_1[19]_i_6_n_0 }));
  CARRY4 \condition_8_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_8_1_reg[19]_i_13_n_0 ,\condition_8_1_reg[19]_i_13_n_1 ,\condition_8_1_reg[19]_i_13_n_2 ,\condition_8_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_8_1[19]_i_14_n_0 ,\condition_8_1[19]_i_15_n_0 ,\condition_8_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_8_reg[19:16]),
        .S({\condition_8_1[19]_i_17_n_0 ,\condition_8_1[19]_i_18_n_0 ,\condition_8_1[19]_i_19_n_0 ,\count_upto_8_reg[16]__1_n_0 }));
  CARRY4 \condition_8_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_8_1_reg[19]_i_2_n_0 ,\condition_8_1_reg[19]_i_2_n_1 ,\condition_8_1_reg[19]_i_2_n_2 ,\condition_8_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_8_1[19]_i_7_n_0 ,\condition_8_1[19]_i_8_n_0 ,\condition_8_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_8_1_reg[19:16]),
        .S({\condition_8_1[19]_i_10_n_0 ,\condition_8_1[19]_i_11_n_0 ,\condition_8_1[19]_i_12_n_0 ,\count_upto_8_1_reg[16]__1_n_0 }));
  FDCE \condition_8_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[1]),
        .Q(condition_8_1[1]));
  FDCE \condition_8_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[20]),
        .Q(condition_8_1[20]));
  FDCE \condition_8_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[21]),
        .Q(condition_8_1[21]));
  FDCE \condition_8_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[22]),
        .Q(condition_8_1[22]));
  FDCE \condition_8_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[23]),
        .Q(condition_8_1[23]));
  CARRY4 \condition_8_1_reg[23]_i_1 
       (.CI(\condition_8_1_reg[19]_i_1_n_0 ),
        .CO({\condition_8_1_reg[23]_i_1_n_0 ,\condition_8_1_reg[23]_i_1_n_1 ,\condition_8_1_reg[23]_i_1_n_2 ,\condition_8_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_8_1_reg[23:20]),
        .O(condition_8_10[23:20]),
        .S({\condition_8_1[23]_i_3_n_0 ,\condition_8_1[23]_i_4_n_0 ,\condition_8_1[23]_i_5_n_0 ,\condition_8_1[23]_i_6_n_0 }));
  CARRY4 \condition_8_1_reg[23]_i_15 
       (.CI(\condition_8_1_reg[19]_i_13_n_0 ),
        .CO({\condition_8_1_reg[23]_i_15_n_0 ,\condition_8_1_reg[23]_i_15_n_1 ,\condition_8_1_reg[23]_i_15_n_2 ,\condition_8_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_8_1[23]_i_16_n_0 ,\condition_8_1[23]_i_17_n_0 ,\condition_8_1[23]_i_18_n_0 ,\condition_8_1[23]_i_19_n_0 }),
        .O(count_upto_8_reg[23:20]),
        .S({\condition_8_1[23]_i_20_n_0 ,\condition_8_1[23]_i_21_n_0 ,\condition_8_1[23]_i_22_n_0 ,\condition_8_1[23]_i_23_n_0 }));
  CARRY4 \condition_8_1_reg[23]_i_2 
       (.CI(\condition_8_1_reg[19]_i_2_n_0 ),
        .CO({\condition_8_1_reg[23]_i_2_n_0 ,\condition_8_1_reg[23]_i_2_n_1 ,\condition_8_1_reg[23]_i_2_n_2 ,\condition_8_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_8_1[23]_i_7_n_0 ,\condition_8_1[23]_i_8_n_0 ,\condition_8_1[23]_i_9_n_0 ,\condition_8_1[23]_i_10_n_0 }),
        .O(count_upto_8_1_reg[23:20]),
        .S({\condition_8_1[23]_i_11_n_0 ,\condition_8_1[23]_i_12_n_0 ,\condition_8_1[23]_i_13_n_0 ,\condition_8_1[23]_i_14_n_0 }));
  FDCE \condition_8_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[24]),
        .Q(condition_8_1[24]));
  FDCE \condition_8_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[25]),
        .Q(condition_8_1[25]));
  FDCE \condition_8_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[26]),
        .Q(condition_8_1[26]));
  FDCE \condition_8_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[27]),
        .Q(condition_8_1[27]));
  CARRY4 \condition_8_1_reg[27]_i_1 
       (.CI(\condition_8_1_reg[23]_i_1_n_0 ),
        .CO({\condition_8_1_reg[27]_i_1_n_0 ,\condition_8_1_reg[27]_i_1_n_1 ,\condition_8_1_reg[27]_i_1_n_2 ,\condition_8_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_8_1_reg[27:24]),
        .O(condition_8_10[27:24]),
        .S({\condition_8_1[27]_i_3_n_0 ,\condition_8_1[27]_i_4_n_0 ,\condition_8_1[27]_i_5_n_0 ,\condition_8_1[27]_i_6_n_0 }));
  CARRY4 \condition_8_1_reg[27]_i_15 
       (.CI(\condition_8_1_reg[23]_i_15_n_0 ),
        .CO({\condition_8_1_reg[27]_i_15_n_0 ,\condition_8_1_reg[27]_i_15_n_1 ,\condition_8_1_reg[27]_i_15_n_2 ,\condition_8_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_8_1[27]_i_16_n_0 ,\condition_8_1[27]_i_17_n_0 ,\condition_8_1[27]_i_18_n_0 ,\condition_8_1[27]_i_19_n_0 }),
        .O(count_upto_8_reg[27:24]),
        .S({\condition_8_1[27]_i_20_n_0 ,\condition_8_1[27]_i_21_n_0 ,\condition_8_1[27]_i_22_n_0 ,\condition_8_1[27]_i_23_n_0 }));
  CARRY4 \condition_8_1_reg[27]_i_2 
       (.CI(\condition_8_1_reg[23]_i_2_n_0 ),
        .CO({\condition_8_1_reg[27]_i_2_n_0 ,\condition_8_1_reg[27]_i_2_n_1 ,\condition_8_1_reg[27]_i_2_n_2 ,\condition_8_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_8_1[27]_i_7_n_0 ,\condition_8_1[27]_i_8_n_0 ,\condition_8_1[27]_i_9_n_0 ,\condition_8_1[27]_i_10_n_0 }),
        .O(count_upto_8_1_reg[27:24]),
        .S({\condition_8_1[27]_i_11_n_0 ,\condition_8_1[27]_i_12_n_0 ,\condition_8_1[27]_i_13_n_0 ,\condition_8_1[27]_i_14_n_0 }));
  FDCE \condition_8_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[28]),
        .Q(condition_8_1[28]));
  FDCE \condition_8_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[29]),
        .Q(condition_8_1[29]));
  FDCE \condition_8_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[2]),
        .Q(condition_8_1[2]));
  FDCE \condition_8_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[30]),
        .Q(condition_8_1[30]));
  FDCE \condition_8_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[31]),
        .Q(condition_8_1[31]));
  CARRY4 \condition_8_1_reg[31]_i_1 
       (.CI(\condition_8_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_8_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_8_1_reg[31]_i_1_n_1 ,\condition_8_1_reg[31]_i_1_n_2 ,\condition_8_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_8_1_reg[30:28]}),
        .O(condition_8_10[31:28]),
        .S({\condition_8_1[31]_i_3_n_0 ,\condition_8_1[31]_i_4_n_0 ,\condition_8_1[31]_i_5_n_0 ,\condition_8_1[31]_i_6_n_0 }));
  CARRY4 \condition_8_1_reg[31]_i_14 
       (.CI(\condition_8_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_8_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_8_1_reg[31]_i_14_n_1 ,\condition_8_1_reg[31]_i_14_n_2 ,\condition_8_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_8_1[31]_i_15_n_0 ,\condition_8_1[31]_i_16_n_0 ,\condition_8_1[31]_i_17_n_0 }),
        .O(count_upto_8_reg[31:28]),
        .S({\condition_8_1[31]_i_18_n_0 ,\condition_8_1[31]_i_19_n_0 ,\condition_8_1[31]_i_20_n_0 ,\condition_8_1[31]_i_21_n_0 }));
  CARRY4 \condition_8_1_reg[31]_i_2 
       (.CI(\condition_8_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_8_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_8_1_reg[31]_i_2_n_1 ,\condition_8_1_reg[31]_i_2_n_2 ,\condition_8_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_8_1[31]_i_7_n_0 ,\condition_8_1[31]_i_8_n_0 ,\condition_8_1[31]_i_9_n_0 }),
        .O(count_upto_8_1_reg[31:28]),
        .S({\condition_8_1[31]_i_10_n_0 ,\condition_8_1[31]_i_11_n_0 ,\condition_8_1[31]_i_12_n_0 ,\condition_8_1[31]_i_13_n_0 }));
  FDCE \condition_8_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[3]),
        .Q(condition_8_1[3]));
  CARRY4 \condition_8_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_8_1_reg[3]_i_1_n_0 ,\condition_8_1_reg[3]_i_1_n_1 ,\condition_8_1_reg[3]_i_1_n_2 ,\condition_8_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_8_1_reg[3]__1_n_0 ,\count_upto_8_1_reg[2]__1_n_0 ,\count_upto_8_1_reg[1]__1_n_0 ,\count_upto_8_1_reg[0]__1_n_0 }),
        .O(condition_8_10[3:0]),
        .S({\condition_8_1[3]_i_2_n_0 ,\condition_8_1[3]_i_3_n_0 ,\condition_8_1[3]_i_4_n_0 ,\condition_8_1[3]_i_5_n_0 }));
  FDCE \condition_8_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[4]),
        .Q(condition_8_1[4]));
  FDCE \condition_8_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[5]),
        .Q(condition_8_1[5]));
  FDCE \condition_8_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[6]),
        .Q(condition_8_1[6]));
  FDCE \condition_8_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[7]),
        .Q(condition_8_1[7]));
  CARRY4 \condition_8_1_reg[7]_i_1 
       (.CI(\condition_8_1_reg[3]_i_1_n_0 ),
        .CO({\condition_8_1_reg[7]_i_1_n_0 ,\condition_8_1_reg[7]_i_1_n_1 ,\condition_8_1_reg[7]_i_1_n_2 ,\condition_8_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_8_1_reg[7]__1_n_0 ,\count_upto_8_1_reg[6]__1_n_0 ,\count_upto_8_1_reg[5]__1_n_0 ,\count_upto_8_1_reg[4]__1_n_0 }),
        .O(condition_8_10[7:4]),
        .S({\condition_8_1[7]_i_2_n_0 ,\condition_8_1[7]_i_3_n_0 ,\condition_8_1[7]_i_4_n_0 ,\condition_8_1[7]_i_5_n_0 }));
  FDCE \condition_8_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[8]),
        .Q(condition_8_1[8]));
  FDCE \condition_8_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_8_10[9]),
        .Q(condition_8_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[11]_i_2 
       (.I0(\count_upto_9_1_reg[11]__1_n_0 ),
        .I1(\count_upto_9_reg[11]__1_n_0 ),
        .O(\condition_9_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[11]_i_3 
       (.I0(\count_upto_9_1_reg[10]__1_n_0 ),
        .I1(\count_upto_9_reg[10]__1_n_0 ),
        .O(\condition_9_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[11]_i_4 
       (.I0(\count_upto_9_1_reg[9]__1_n_0 ),
        .I1(\count_upto_9_reg[9]__1_n_0 ),
        .O(\condition_9_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[11]_i_5 
       (.I0(\count_upto_9_1_reg[8]__1_n_0 ),
        .I1(\count_upto_9_reg[8]__1_n_0 ),
        .O(\condition_9_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[15]_i_2 
       (.I0(\count_upto_9_1_reg[15]__1_n_0 ),
        .I1(\count_upto_9_reg[15]__1_n_0 ),
        .O(\condition_9_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[15]_i_3 
       (.I0(\count_upto_9_1_reg[14]__1_n_0 ),
        .I1(\count_upto_9_reg[14]__1_n_0 ),
        .O(\condition_9_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[15]_i_4 
       (.I0(\count_upto_9_1_reg[13]__1_n_0 ),
        .I1(\count_upto_9_reg[13]__1_n_0 ),
        .O(\condition_9_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[15]_i_5 
       (.I0(\count_upto_9_1_reg[12]__1_n_0 ),
        .I1(\count_upto_9_reg[12]__1_n_0 ),
        .O(\condition_9_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[19]_i_10 
       (.I0(count_upto_9_10__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_103),
        .O(\condition_9_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[19]_i_11 
       (.I0(count_upto_9_10__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_104),
        .O(\condition_9_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[19]_i_12 
       (.I0(count_upto_9_10__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_105),
        .O(\condition_9_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[19]_i_14 
       (.I0(count_upto_90__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[19]_i_15 
       (.I0(count_upto_90__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[19]_i_16 
       (.I0(count_upto_90__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[19]_i_17 
       (.I0(count_upto_90__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_103),
        .O(\condition_9_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[19]_i_18 
       (.I0(count_upto_90__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_104),
        .O(\condition_9_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[19]_i_19 
       (.I0(count_upto_90__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_105),
        .O(\condition_9_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[19]_i_3 
       (.I0(count_upto_9_1_reg[19]),
        .I1(count_upto_9_reg[19]),
        .O(\condition_9_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[19]_i_4 
       (.I0(count_upto_9_1_reg[18]),
        .I1(count_upto_9_reg[18]),
        .O(\condition_9_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[19]_i_5 
       (.I0(count_upto_9_1_reg[17]),
        .I1(count_upto_9_reg[17]),
        .O(\condition_9_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[19]_i_6 
       (.I0(count_upto_9_1_reg[16]),
        .I1(count_upto_9_reg[16]),
        .O(\condition_9_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[19]_i_7 
       (.I0(count_upto_9_10__1_n_103),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[19]_i_8 
       (.I0(count_upto_9_10__1_n_104),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[19]_i_9 
       (.I0(count_upto_9_10__1_n_105),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_10 
       (.I0(count_upto_9_10__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_11 
       (.I0(count_upto_9_10__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_99),
        .O(\condition_9_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_12 
       (.I0(count_upto_9_10__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_100),
        .O(\condition_9_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_13 
       (.I0(count_upto_9_10__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_101),
        .O(\condition_9_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_14 
       (.I0(count_upto_9_10__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_102),
        .O(\condition_9_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_16 
       (.I0(count_upto_90__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_17 
       (.I0(count_upto_90__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_18 
       (.I0(count_upto_90__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_19 
       (.I0(count_upto_90__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_20 
       (.I0(count_upto_90__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_99),
        .O(\condition_9_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_21 
       (.I0(count_upto_90__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_100),
        .O(\condition_9_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_22 
       (.I0(count_upto_90__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_101),
        .O(\condition_9_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[23]_i_23 
       (.I0(count_upto_90__1_n_102),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_102),
        .O(\condition_9_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[23]_i_3 
       (.I0(count_upto_9_1_reg[23]),
        .I1(count_upto_9_reg[23]),
        .O(\condition_9_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[23]_i_4 
       (.I0(count_upto_9_1_reg[22]),
        .I1(count_upto_9_reg[22]),
        .O(\condition_9_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[23]_i_5 
       (.I0(count_upto_9_1_reg[21]),
        .I1(count_upto_9_reg[21]),
        .O(\condition_9_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[23]_i_6 
       (.I0(count_upto_9_1_reg[20]),
        .I1(count_upto_9_reg[20]),
        .O(\condition_9_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_7 
       (.I0(count_upto_9_10__1_n_99),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_8 
       (.I0(count_upto_9_10__1_n_100),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[23]_i_9 
       (.I0(count_upto_9_10__1_n_101),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_10 
       (.I0(count_upto_9_10__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_11 
       (.I0(count_upto_9_10__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_95),
        .O(\condition_9_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_12 
       (.I0(count_upto_9_10__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_96),
        .O(\condition_9_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_13 
       (.I0(count_upto_9_10__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_97),
        .O(\condition_9_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_14 
       (.I0(count_upto_9_10__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_98),
        .O(\condition_9_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_16 
       (.I0(count_upto_90__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_17 
       (.I0(count_upto_90__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_18 
       (.I0(count_upto_90__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_19 
       (.I0(count_upto_90__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_20 
       (.I0(count_upto_90__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_95),
        .O(\condition_9_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_21 
       (.I0(count_upto_90__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_96),
        .O(\condition_9_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_22 
       (.I0(count_upto_90__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_97),
        .O(\condition_9_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[27]_i_23 
       (.I0(count_upto_90__1_n_98),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_98),
        .O(\condition_9_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[27]_i_3 
       (.I0(count_upto_9_1_reg[27]),
        .I1(count_upto_9_reg[27]),
        .O(\condition_9_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[27]_i_4 
       (.I0(count_upto_9_1_reg[26]),
        .I1(count_upto_9_reg[26]),
        .O(\condition_9_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[27]_i_5 
       (.I0(count_upto_9_1_reg[25]),
        .I1(count_upto_9_reg[25]),
        .O(\condition_9_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[27]_i_6 
       (.I0(count_upto_9_1_reg[24]),
        .I1(count_upto_9_reg[24]),
        .O(\condition_9_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_7 
       (.I0(count_upto_9_10__1_n_95),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_8 
       (.I0(count_upto_9_10__1_n_96),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[27]_i_9 
       (.I0(count_upto_9_10__1_n_97),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_10 
       (.I0(count_upto_9_10__1_n_91),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_91),
        .O(\condition_9_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_11 
       (.I0(count_upto_9_10__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_92),
        .O(\condition_9_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_12 
       (.I0(count_upto_9_10__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_93),
        .O(\condition_9_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_13 
       (.I0(count_upto_9_10__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_9_10_n_94),
        .O(\condition_9_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[31]_i_15 
       (.I0(count_upto_90__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[31]_i_16 
       (.I0(count_upto_90__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[31]_i_17 
       (.I0(count_upto_90__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_18 
       (.I0(count_upto_90__1_n_91),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_91),
        .O(\condition_9_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_19 
       (.I0(count_upto_90__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_92),
        .O(\condition_9_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_20 
       (.I0(count_upto_90__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_93),
        .O(\condition_9_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_9_1[31]_i_21 
       (.I0(count_upto_90__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .I2(count_upto_90_n_94),
        .O(\condition_9_1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[31]_i_3 
       (.I0(count_upto_9_1_reg[31]),
        .I1(count_upto_9_reg[31]),
        .O(\condition_9_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[31]_i_4 
       (.I0(count_upto_9_1_reg[30]),
        .I1(count_upto_9_reg[30]),
        .O(\condition_9_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[31]_i_5 
       (.I0(count_upto_9_1_reg[29]),
        .I1(count_upto_9_reg[29]),
        .O(\condition_9_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[31]_i_6 
       (.I0(count_upto_9_1_reg[28]),
        .I1(count_upto_9_reg[28]),
        .O(\condition_9_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[31]_i_7 
       (.I0(count_upto_9_10__1_n_92),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[31]_i_8 
       (.I0(count_upto_9_10__1_n_93),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_9_1[31]_i_9 
       (.I0(count_upto_9_10__1_n_94),
        .I1(\condition_7_1_reg[31]_i_15 ),
        .O(\condition_9_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[3]_i_2 
       (.I0(\count_upto_9_1_reg[3]__1_n_0 ),
        .I1(\count_upto_9_reg[3]__1_n_0 ),
        .O(\condition_9_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[3]_i_3 
       (.I0(\count_upto_9_1_reg[2]__1_n_0 ),
        .I1(\count_upto_9_reg[2]__1_n_0 ),
        .O(\condition_9_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[3]_i_4 
       (.I0(\count_upto_9_1_reg[1]__1_n_0 ),
        .I1(\count_upto_9_reg[1]__1_n_0 ),
        .O(\condition_9_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[3]_i_5 
       (.I0(\count_upto_9_1_reg[0]__1_n_0 ),
        .I1(\count_upto_9_reg[0]__1_n_0 ),
        .O(\condition_9_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[7]_i_2 
       (.I0(\count_upto_9_1_reg[7]__1_n_0 ),
        .I1(\count_upto_9_reg[7]__1_n_0 ),
        .O(\condition_9_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[7]_i_3 
       (.I0(\count_upto_9_1_reg[6]__1_n_0 ),
        .I1(\count_upto_9_reg[6]__1_n_0 ),
        .O(\condition_9_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[7]_i_4 
       (.I0(\count_upto_9_1_reg[5]__1_n_0 ),
        .I1(\count_upto_9_reg[5]__1_n_0 ),
        .O(\condition_9_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_9_1[7]_i_5 
       (.I0(\count_upto_9_1_reg[4]__1_n_0 ),
        .I1(\count_upto_9_reg[4]__1_n_0 ),
        .O(\condition_9_1[7]_i_5_n_0 ));
  FDCE \condition_9_1_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[0]),
        .Q(condition_9_1[0]));
  FDCE \condition_9_1_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[10]),
        .Q(condition_9_1[10]));
  FDCE \condition_9_1_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[11]),
        .Q(condition_9_1[11]));
  CARRY4 \condition_9_1_reg[11]_i_1 
       (.CI(\condition_9_1_reg[7]_i_1_n_0 ),
        .CO({\condition_9_1_reg[11]_i_1_n_0 ,\condition_9_1_reg[11]_i_1_n_1 ,\condition_9_1_reg[11]_i_1_n_2 ,\condition_9_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_9_1_reg[11]__1_n_0 ,\count_upto_9_1_reg[10]__1_n_0 ,\count_upto_9_1_reg[9]__1_n_0 ,\count_upto_9_1_reg[8]__1_n_0 }),
        .O(condition_9_10[11:8]),
        .S({\condition_9_1[11]_i_2_n_0 ,\condition_9_1[11]_i_3_n_0 ,\condition_9_1[11]_i_4_n_0 ,\condition_9_1[11]_i_5_n_0 }));
  FDCE \condition_9_1_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[12]),
        .Q(condition_9_1[12]));
  FDCE \condition_9_1_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[13]),
        .Q(condition_9_1[13]));
  FDCE \condition_9_1_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[14]),
        .Q(condition_9_1[14]));
  FDCE \condition_9_1_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[15]),
        .Q(condition_9_1[15]));
  CARRY4 \condition_9_1_reg[15]_i_1 
       (.CI(\condition_9_1_reg[11]_i_1_n_0 ),
        .CO({\condition_9_1_reg[15]_i_1_n_0 ,\condition_9_1_reg[15]_i_1_n_1 ,\condition_9_1_reg[15]_i_1_n_2 ,\condition_9_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_9_1_reg[15]__1_n_0 ,\count_upto_9_1_reg[14]__1_n_0 ,\count_upto_9_1_reg[13]__1_n_0 ,\count_upto_9_1_reg[12]__1_n_0 }),
        .O(condition_9_10[15:12]),
        .S({\condition_9_1[15]_i_2_n_0 ,\condition_9_1[15]_i_3_n_0 ,\condition_9_1[15]_i_4_n_0 ,\condition_9_1[15]_i_5_n_0 }));
  FDCE \condition_9_1_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[16]),
        .Q(condition_9_1[16]));
  FDCE \condition_9_1_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[17]),
        .Q(condition_9_1[17]));
  FDCE \condition_9_1_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[18]),
        .Q(condition_9_1[18]));
  FDCE \condition_9_1_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[19]),
        .Q(condition_9_1[19]));
  CARRY4 \condition_9_1_reg[19]_i_1 
       (.CI(\condition_9_1_reg[15]_i_1_n_0 ),
        .CO({\condition_9_1_reg[19]_i_1_n_0 ,\condition_9_1_reg[19]_i_1_n_1 ,\condition_9_1_reg[19]_i_1_n_2 ,\condition_9_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_9_1_reg[19:16]),
        .O(condition_9_10[19:16]),
        .S({\condition_9_1[19]_i_3_n_0 ,\condition_9_1[19]_i_4_n_0 ,\condition_9_1[19]_i_5_n_0 ,\condition_9_1[19]_i_6_n_0 }));
  CARRY4 \condition_9_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_9_1_reg[19]_i_13_n_0 ,\condition_9_1_reg[19]_i_13_n_1 ,\condition_9_1_reg[19]_i_13_n_2 ,\condition_9_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_9_1[19]_i_14_n_0 ,\condition_9_1[19]_i_15_n_0 ,\condition_9_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_9_reg[19:16]),
        .S({\condition_9_1[19]_i_17_n_0 ,\condition_9_1[19]_i_18_n_0 ,\condition_9_1[19]_i_19_n_0 ,\count_upto_9_reg[16]__1_n_0 }));
  CARRY4 \condition_9_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_9_1_reg[19]_i_2_n_0 ,\condition_9_1_reg[19]_i_2_n_1 ,\condition_9_1_reg[19]_i_2_n_2 ,\condition_9_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_9_1[19]_i_7_n_0 ,\condition_9_1[19]_i_8_n_0 ,\condition_9_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_9_1_reg[19:16]),
        .S({\condition_9_1[19]_i_10_n_0 ,\condition_9_1[19]_i_11_n_0 ,\condition_9_1[19]_i_12_n_0 ,\count_upto_9_1_reg[16]__1_n_0 }));
  FDCE \condition_9_1_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[1]),
        .Q(condition_9_1[1]));
  FDCE \condition_9_1_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[20]),
        .Q(condition_9_1[20]));
  FDCE \condition_9_1_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[21]),
        .Q(condition_9_1[21]));
  FDCE \condition_9_1_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[22]),
        .Q(condition_9_1[22]));
  FDCE \condition_9_1_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[23]),
        .Q(condition_9_1[23]));
  CARRY4 \condition_9_1_reg[23]_i_1 
       (.CI(\condition_9_1_reg[19]_i_1_n_0 ),
        .CO({\condition_9_1_reg[23]_i_1_n_0 ,\condition_9_1_reg[23]_i_1_n_1 ,\condition_9_1_reg[23]_i_1_n_2 ,\condition_9_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_9_1_reg[23:20]),
        .O(condition_9_10[23:20]),
        .S({\condition_9_1[23]_i_3_n_0 ,\condition_9_1[23]_i_4_n_0 ,\condition_9_1[23]_i_5_n_0 ,\condition_9_1[23]_i_6_n_0 }));
  CARRY4 \condition_9_1_reg[23]_i_15 
       (.CI(\condition_9_1_reg[19]_i_13_n_0 ),
        .CO({\condition_9_1_reg[23]_i_15_n_0 ,\condition_9_1_reg[23]_i_15_n_1 ,\condition_9_1_reg[23]_i_15_n_2 ,\condition_9_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_9_1[23]_i_16_n_0 ,\condition_9_1[23]_i_17_n_0 ,\condition_9_1[23]_i_18_n_0 ,\condition_9_1[23]_i_19_n_0 }),
        .O(count_upto_9_reg[23:20]),
        .S({\condition_9_1[23]_i_20_n_0 ,\condition_9_1[23]_i_21_n_0 ,\condition_9_1[23]_i_22_n_0 ,\condition_9_1[23]_i_23_n_0 }));
  CARRY4 \condition_9_1_reg[23]_i_2 
       (.CI(\condition_9_1_reg[19]_i_2_n_0 ),
        .CO({\condition_9_1_reg[23]_i_2_n_0 ,\condition_9_1_reg[23]_i_2_n_1 ,\condition_9_1_reg[23]_i_2_n_2 ,\condition_9_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_9_1[23]_i_7_n_0 ,\condition_9_1[23]_i_8_n_0 ,\condition_9_1[23]_i_9_n_0 ,\condition_9_1[23]_i_10_n_0 }),
        .O(count_upto_9_1_reg[23:20]),
        .S({\condition_9_1[23]_i_11_n_0 ,\condition_9_1[23]_i_12_n_0 ,\condition_9_1[23]_i_13_n_0 ,\condition_9_1[23]_i_14_n_0 }));
  FDCE \condition_9_1_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[24]),
        .Q(condition_9_1[24]));
  FDCE \condition_9_1_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[25]),
        .Q(condition_9_1[25]));
  FDCE \condition_9_1_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[26]),
        .Q(condition_9_1[26]));
  FDCE \condition_9_1_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[27]),
        .Q(condition_9_1[27]));
  CARRY4 \condition_9_1_reg[27]_i_1 
       (.CI(\condition_9_1_reg[23]_i_1_n_0 ),
        .CO({\condition_9_1_reg[27]_i_1_n_0 ,\condition_9_1_reg[27]_i_1_n_1 ,\condition_9_1_reg[27]_i_1_n_2 ,\condition_9_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_9_1_reg[27:24]),
        .O(condition_9_10[27:24]),
        .S({\condition_9_1[27]_i_3_n_0 ,\condition_9_1[27]_i_4_n_0 ,\condition_9_1[27]_i_5_n_0 ,\condition_9_1[27]_i_6_n_0 }));
  CARRY4 \condition_9_1_reg[27]_i_15 
       (.CI(\condition_9_1_reg[23]_i_15_n_0 ),
        .CO({\condition_9_1_reg[27]_i_15_n_0 ,\condition_9_1_reg[27]_i_15_n_1 ,\condition_9_1_reg[27]_i_15_n_2 ,\condition_9_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_9_1[27]_i_16_n_0 ,\condition_9_1[27]_i_17_n_0 ,\condition_9_1[27]_i_18_n_0 ,\condition_9_1[27]_i_19_n_0 }),
        .O(count_upto_9_reg[27:24]),
        .S({\condition_9_1[27]_i_20_n_0 ,\condition_9_1[27]_i_21_n_0 ,\condition_9_1[27]_i_22_n_0 ,\condition_9_1[27]_i_23_n_0 }));
  CARRY4 \condition_9_1_reg[27]_i_2 
       (.CI(\condition_9_1_reg[23]_i_2_n_0 ),
        .CO({\condition_9_1_reg[27]_i_2_n_0 ,\condition_9_1_reg[27]_i_2_n_1 ,\condition_9_1_reg[27]_i_2_n_2 ,\condition_9_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_9_1[27]_i_7_n_0 ,\condition_9_1[27]_i_8_n_0 ,\condition_9_1[27]_i_9_n_0 ,\condition_9_1[27]_i_10_n_0 }),
        .O(count_upto_9_1_reg[27:24]),
        .S({\condition_9_1[27]_i_11_n_0 ,\condition_9_1[27]_i_12_n_0 ,\condition_9_1[27]_i_13_n_0 ,\condition_9_1[27]_i_14_n_0 }));
  FDCE \condition_9_1_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[28]),
        .Q(condition_9_1[28]));
  FDCE \condition_9_1_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[29]),
        .Q(condition_9_1[29]));
  FDCE \condition_9_1_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[2]),
        .Q(condition_9_1[2]));
  FDCE \condition_9_1_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[30]),
        .Q(condition_9_1[30]));
  FDCE \condition_9_1_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[31]),
        .Q(condition_9_1[31]));
  CARRY4 \condition_9_1_reg[31]_i_1 
       (.CI(\condition_9_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_9_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_9_1_reg[31]_i_1_n_1 ,\condition_9_1_reg[31]_i_1_n_2 ,\condition_9_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_9_1_reg[30:28]}),
        .O(condition_9_10[31:28]),
        .S({\condition_9_1[31]_i_3_n_0 ,\condition_9_1[31]_i_4_n_0 ,\condition_9_1[31]_i_5_n_0 ,\condition_9_1[31]_i_6_n_0 }));
  CARRY4 \condition_9_1_reg[31]_i_14 
       (.CI(\condition_9_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_9_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_9_1_reg[31]_i_14_n_1 ,\condition_9_1_reg[31]_i_14_n_2 ,\condition_9_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_9_1[31]_i_15_n_0 ,\condition_9_1[31]_i_16_n_0 ,\condition_9_1[31]_i_17_n_0 }),
        .O(count_upto_9_reg[31:28]),
        .S({\condition_9_1[31]_i_18_n_0 ,\condition_9_1[31]_i_19_n_0 ,\condition_9_1[31]_i_20_n_0 ,\condition_9_1[31]_i_21_n_0 }));
  CARRY4 \condition_9_1_reg[31]_i_2 
       (.CI(\condition_9_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_9_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_9_1_reg[31]_i_2_n_1 ,\condition_9_1_reg[31]_i_2_n_2 ,\condition_9_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_9_1[31]_i_7_n_0 ,\condition_9_1[31]_i_8_n_0 ,\condition_9_1[31]_i_9_n_0 }),
        .O(count_upto_9_1_reg[31:28]),
        .S({\condition_9_1[31]_i_10_n_0 ,\condition_9_1[31]_i_11_n_0 ,\condition_9_1[31]_i_12_n_0 ,\condition_9_1[31]_i_13_n_0 }));
  FDCE \condition_9_1_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[3]),
        .Q(condition_9_1[3]));
  CARRY4 \condition_9_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_9_1_reg[3]_i_1_n_0 ,\condition_9_1_reg[3]_i_1_n_1 ,\condition_9_1_reg[3]_i_1_n_2 ,\condition_9_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_9_1_reg[3]__1_n_0 ,\count_upto_9_1_reg[2]__1_n_0 ,\count_upto_9_1_reg[1]__1_n_0 ,\count_upto_9_1_reg[0]__1_n_0 }),
        .O(condition_9_10[3:0]),
        .S({\condition_9_1[3]_i_2_n_0 ,\condition_9_1[3]_i_3_n_0 ,\condition_9_1[3]_i_4_n_0 ,\condition_9_1[3]_i_5_n_0 }));
  FDCE \condition_9_1_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[4]),
        .Q(condition_9_1[4]));
  FDCE \condition_9_1_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[5]),
        .Q(condition_9_1[5]));
  FDCE \condition_9_1_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[6]),
        .Q(condition_9_1[6]));
  FDCE \condition_9_1_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[7]),
        .Q(condition_9_1[7]));
  CARRY4 \condition_9_1_reg[7]_i_1 
       (.CI(\condition_9_1_reg[3]_i_1_n_0 ),
        .CO({\condition_9_1_reg[7]_i_1_n_0 ,\condition_9_1_reg[7]_i_1_n_1 ,\condition_9_1_reg[7]_i_1_n_2 ,\condition_9_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_9_1_reg[7]__1_n_0 ,\count_upto_9_1_reg[6]__1_n_0 ,\count_upto_9_1_reg[5]__1_n_0 ,\count_upto_9_1_reg[4]__1_n_0 }),
        .O(condition_9_10[7:4]),
        .S({\condition_9_1[7]_i_2_n_0 ,\condition_9_1[7]_i_3_n_0 ,\condition_9_1[7]_i_4_n_0 ,\condition_9_1[7]_i_5_n_0 }));
  FDCE \condition_9_1_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[8]),
        .Q(condition_9_1[8]));
  FDCE \condition_9_1_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(condition_9_10[9]),
        .Q(condition_9_1[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[11]_i_2 
       (.I0(\count_upto_sample_1_reg[11]__1_n_0 ),
        .I1(\count_upto_sample_reg[11]__1_n_0 ),
        .O(\condition_sample_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[11]_i_3 
       (.I0(\count_upto_sample_1_reg[10]__1_n_0 ),
        .I1(\count_upto_sample_reg[10]__1_n_0 ),
        .O(\condition_sample_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[11]_i_4 
       (.I0(\count_upto_sample_1_reg[9]__1_n_0 ),
        .I1(\count_upto_sample_reg[9]__1_n_0 ),
        .O(\condition_sample_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[11]_i_5 
       (.I0(\count_upto_sample_1_reg[8]__1_n_0 ),
        .I1(\count_upto_sample_reg[8]__1_n_0 ),
        .O(\condition_sample_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[15]_i_2 
       (.I0(\count_upto_sample_1_reg[15]__1_n_0 ),
        .I1(\count_upto_sample_reg[15]__1_n_0 ),
        .O(\condition_sample_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[15]_i_3 
       (.I0(\count_upto_sample_1_reg[14]__1_n_0 ),
        .I1(\count_upto_sample_reg[14]__1_n_0 ),
        .O(\condition_sample_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[15]_i_4 
       (.I0(\count_upto_sample_1_reg[13]__1_n_0 ),
        .I1(\count_upto_sample_reg[13]__1_n_0 ),
        .O(\condition_sample_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[15]_i_5 
       (.I0(\count_upto_sample_1_reg[12]__1_n_0 ),
        .I1(\count_upto_sample_reg[12]__1_n_0 ),
        .O(\condition_sample_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[19]_i_10 
       (.I0(count_upto_sample_10__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_103),
        .O(\condition_sample_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[19]_i_11 
       (.I0(count_upto_sample_10__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_104),
        .O(\condition_sample_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[19]_i_12 
       (.I0(count_upto_sample_10__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_105),
        .O(\condition_sample_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[19]_i_14 
       (.I0(count_upto_sample0__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[19]_i_15 
       (.I0(count_upto_sample0__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[19]_i_16 
       (.I0(count_upto_sample0__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[19]_i_17 
       (.I0(count_upto_sample0__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_103),
        .O(\condition_sample_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[19]_i_18 
       (.I0(count_upto_sample0__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_104),
        .O(\condition_sample_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[19]_i_19 
       (.I0(count_upto_sample0__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_105),
        .O(\condition_sample_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[19]_i_3 
       (.I0(count_upto_sample_1_reg[19]),
        .I1(count_upto_sample_reg[19]),
        .O(\condition_sample_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[19]_i_4 
       (.I0(count_upto_sample_1_reg[18]),
        .I1(count_upto_sample_reg[18]),
        .O(\condition_sample_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[19]_i_5 
       (.I0(count_upto_sample_1_reg[17]),
        .I1(count_upto_sample_reg[17]),
        .O(\condition_sample_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[19]_i_6 
       (.I0(count_upto_sample_1_reg[16]),
        .I1(count_upto_sample_reg[16]),
        .O(\condition_sample_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[19]_i_7 
       (.I0(count_upto_sample_10__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[19]_i_8 
       (.I0(count_upto_sample_10__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[19]_i_9 
       (.I0(count_upto_sample_10__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_10 
       (.I0(count_upto_sample_10__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_11 
       (.I0(count_upto_sample_10__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_99),
        .O(\condition_sample_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_12 
       (.I0(count_upto_sample_10__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_100),
        .O(\condition_sample_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_13 
       (.I0(count_upto_sample_10__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_101),
        .O(\condition_sample_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_14 
       (.I0(count_upto_sample_10__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_102),
        .O(\condition_sample_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_16 
       (.I0(count_upto_sample0__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_17 
       (.I0(count_upto_sample0__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_18 
       (.I0(count_upto_sample0__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_19 
       (.I0(count_upto_sample0__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_20 
       (.I0(count_upto_sample0__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_99),
        .O(\condition_sample_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_21 
       (.I0(count_upto_sample0__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_100),
        .O(\condition_sample_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_22 
       (.I0(count_upto_sample0__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_101),
        .O(\condition_sample_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[23]_i_23 
       (.I0(count_upto_sample0__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_102),
        .O(\condition_sample_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[23]_i_3 
       (.I0(count_upto_sample_1_reg[23]),
        .I1(count_upto_sample_reg[23]),
        .O(\condition_sample_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[23]_i_4 
       (.I0(count_upto_sample_1_reg[22]),
        .I1(count_upto_sample_reg[22]),
        .O(\condition_sample_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[23]_i_5 
       (.I0(count_upto_sample_1_reg[21]),
        .I1(count_upto_sample_reg[21]),
        .O(\condition_sample_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[23]_i_6 
       (.I0(count_upto_sample_1_reg[20]),
        .I1(count_upto_sample_reg[20]),
        .O(\condition_sample_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_7 
       (.I0(count_upto_sample_10__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_8 
       (.I0(count_upto_sample_10__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[23]_i_9 
       (.I0(count_upto_sample_10__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_10 
       (.I0(count_upto_sample_10__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_11 
       (.I0(count_upto_sample_10__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_95),
        .O(\condition_sample_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_12 
       (.I0(count_upto_sample_10__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_96),
        .O(\condition_sample_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_13 
       (.I0(count_upto_sample_10__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_97),
        .O(\condition_sample_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_14 
       (.I0(count_upto_sample_10__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_98),
        .O(\condition_sample_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_16 
       (.I0(count_upto_sample0__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_17 
       (.I0(count_upto_sample0__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_18 
       (.I0(count_upto_sample0__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_19 
       (.I0(count_upto_sample0__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_20 
       (.I0(count_upto_sample0__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_95),
        .O(\condition_sample_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_21 
       (.I0(count_upto_sample0__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_96),
        .O(\condition_sample_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_22 
       (.I0(count_upto_sample0__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_97),
        .O(\condition_sample_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[27]_i_23 
       (.I0(count_upto_sample0__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_98),
        .O(\condition_sample_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[27]_i_3 
       (.I0(count_upto_sample_1_reg[27]),
        .I1(count_upto_sample_reg[27]),
        .O(\condition_sample_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[27]_i_4 
       (.I0(count_upto_sample_1_reg[26]),
        .I1(count_upto_sample_reg[26]),
        .O(\condition_sample_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[27]_i_5 
       (.I0(count_upto_sample_1_reg[25]),
        .I1(count_upto_sample_reg[25]),
        .O(\condition_sample_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[27]_i_6 
       (.I0(count_upto_sample_1_reg[24]),
        .I1(count_upto_sample_reg[24]),
        .O(\condition_sample_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_7 
       (.I0(count_upto_sample_10__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_8 
       (.I0(count_upto_sample_10__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[27]_i_9 
       (.I0(count_upto_sample_10__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_10 
       (.I0(count_upto_sample_10__1_n_91),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_91),
        .O(\condition_sample_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_11 
       (.I0(count_upto_sample_10__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_92),
        .O(\condition_sample_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_12 
       (.I0(count_upto_sample_10__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_93),
        .O(\condition_sample_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_13 
       (.I0(count_upto_sample_10__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_10_n_94),
        .O(\condition_sample_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[31]_i_16 
       (.I0(count_upto_sample0__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[31]_i_17 
       (.I0(count_upto_sample0__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[31]_i_18 
       (.I0(count_upto_sample0__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_19 
       (.I0(count_upto_sample0__1_n_91),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_91),
        .O(\condition_sample_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_20 
       (.I0(count_upto_sample0__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_92),
        .O(\condition_sample_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_21 
       (.I0(count_upto_sample0__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_93),
        .O(\condition_sample_1[31]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_1[31]_i_22 
       (.I0(count_upto_sample0__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample0_n_94),
        .O(\condition_sample_1[31]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[31]_i_3 
       (.I0(count_upto_sample_1_reg[31]),
        .I1(count_upto_sample_reg[31]),
        .O(\condition_sample_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[31]_i_4 
       (.I0(count_upto_sample_1_reg[30]),
        .I1(count_upto_sample_reg[30]),
        .O(\condition_sample_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[31]_i_5 
       (.I0(count_upto_sample_1_reg[29]),
        .I1(count_upto_sample_reg[29]),
        .O(\condition_sample_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[31]_i_6 
       (.I0(count_upto_sample_1_reg[28]),
        .I1(count_upto_sample_reg[28]),
        .O(\condition_sample_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[31]_i_7 
       (.I0(count_upto_sample_10__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[31]_i_8 
       (.I0(count_upto_sample_10__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_1[31]_i_9 
       (.I0(count_upto_sample_10__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[3]_i_2 
       (.I0(\count_upto_sample_1_reg[3]__1_n_0 ),
        .I1(\count_upto_sample_reg[3]__1_n_0 ),
        .O(\condition_sample_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[3]_i_3 
       (.I0(\count_upto_sample_1_reg[2]__1_n_0 ),
        .I1(\count_upto_sample_reg[2]__1_n_0 ),
        .O(\condition_sample_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[3]_i_4 
       (.I0(\count_upto_sample_1_reg[1]__1_n_0 ),
        .I1(\count_upto_sample_reg[1]__1_n_0 ),
        .O(\condition_sample_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[3]_i_5 
       (.I0(\count_upto_sample_1_reg[0]__1_n_0 ),
        .I1(\count_upto_sample_reg[0]__1_n_0 ),
        .O(\condition_sample_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[7]_i_2 
       (.I0(\count_upto_sample_1_reg[7]__1_n_0 ),
        .I1(\count_upto_sample_reg[7]__1_n_0 ),
        .O(\condition_sample_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[7]_i_3 
       (.I0(\count_upto_sample_1_reg[6]__1_n_0 ),
        .I1(\count_upto_sample_reg[6]__1_n_0 ),
        .O(\condition_sample_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[7]_i_4 
       (.I0(\count_upto_sample_1_reg[5]__1_n_0 ),
        .I1(\count_upto_sample_reg[5]__1_n_0 ),
        .O(\condition_sample_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_1[7]_i_5 
       (.I0(\count_upto_sample_1_reg[4]__1_n_0 ),
        .I1(\count_upto_sample_reg[4]__1_n_0 ),
        .O(\condition_sample_1[7]_i_5_n_0 ));
  FDRE \condition_sample_1_reg[0] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[0]),
        .Q(condition_sample_1[0]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[10] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[10]),
        .Q(condition_sample_1[10]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[11] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[11]),
        .Q(condition_sample_1[11]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[11]_i_1 
       (.CI(\condition_sample_1_reg[7]_i_1_n_0 ),
        .CO({\condition_sample_1_reg[11]_i_1_n_0 ,\condition_sample_1_reg[11]_i_1_n_1 ,\condition_sample_1_reg[11]_i_1_n_2 ,\condition_sample_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_1_reg[11]__1_n_0 ,\count_upto_sample_1_reg[10]__1_n_0 ,\count_upto_sample_1_reg[9]__1_n_0 ,\count_upto_sample_1_reg[8]__1_n_0 }),
        .O(condition_sample_10[11:8]),
        .S({\condition_sample_1[11]_i_2_n_0 ,\condition_sample_1[11]_i_3_n_0 ,\condition_sample_1[11]_i_4_n_0 ,\condition_sample_1[11]_i_5_n_0 }));
  FDRE \condition_sample_1_reg[12] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[12]),
        .Q(condition_sample_1[12]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[13] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[13]),
        .Q(condition_sample_1[13]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[14] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[14]),
        .Q(condition_sample_1[14]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[15] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[15]),
        .Q(condition_sample_1[15]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[15]_i_1 
       (.CI(\condition_sample_1_reg[11]_i_1_n_0 ),
        .CO({\condition_sample_1_reg[15]_i_1_n_0 ,\condition_sample_1_reg[15]_i_1_n_1 ,\condition_sample_1_reg[15]_i_1_n_2 ,\condition_sample_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_1_reg[15]__1_n_0 ,\count_upto_sample_1_reg[14]__1_n_0 ,\count_upto_sample_1_reg[13]__1_n_0 ,\count_upto_sample_1_reg[12]__1_n_0 }),
        .O(condition_sample_10[15:12]),
        .S({\condition_sample_1[15]_i_2_n_0 ,\condition_sample_1[15]_i_3_n_0 ,\condition_sample_1[15]_i_4_n_0 ,\condition_sample_1[15]_i_5_n_0 }));
  FDRE \condition_sample_1_reg[16] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[16]),
        .Q(condition_sample_1[16]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[17] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[17]),
        .Q(condition_sample_1[17]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[18] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[18]),
        .Q(condition_sample_1[18]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[19] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[19]),
        .Q(condition_sample_1[19]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[19]_i_1 
       (.CI(\condition_sample_1_reg[15]_i_1_n_0 ),
        .CO({\condition_sample_1_reg[19]_i_1_n_0 ,\condition_sample_1_reg[19]_i_1_n_1 ,\condition_sample_1_reg[19]_i_1_n_2 ,\condition_sample_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_1_reg[19:16]),
        .O(condition_sample_10[19:16]),
        .S({\condition_sample_1[19]_i_3_n_0 ,\condition_sample_1[19]_i_4_n_0 ,\condition_sample_1[19]_i_5_n_0 ,\condition_sample_1[19]_i_6_n_0 }));
  CARRY4 \condition_sample_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_sample_1_reg[19]_i_13_n_0 ,\condition_sample_1_reg[19]_i_13_n_1 ,\condition_sample_1_reg[19]_i_13_n_2 ,\condition_sample_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_1[19]_i_14_n_0 ,\condition_sample_1[19]_i_15_n_0 ,\condition_sample_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_sample_reg[19:16]),
        .S({\condition_sample_1[19]_i_17_n_0 ,\condition_sample_1[19]_i_18_n_0 ,\condition_sample_1[19]_i_19_n_0 ,\count_upto_sample_reg[16]__1_n_0 }));
  CARRY4 \condition_sample_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_sample_1_reg[19]_i_2_n_0 ,\condition_sample_1_reg[19]_i_2_n_1 ,\condition_sample_1_reg[19]_i_2_n_2 ,\condition_sample_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_1[19]_i_7_n_0 ,\condition_sample_1[19]_i_8_n_0 ,\condition_sample_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_sample_1_reg[19:16]),
        .S({\condition_sample_1[19]_i_10_n_0 ,\condition_sample_1[19]_i_11_n_0 ,\condition_sample_1[19]_i_12_n_0 ,\count_upto_sample_1_reg[16]__1_n_0 }));
  FDRE \condition_sample_1_reg[1] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[1]),
        .Q(condition_sample_1[1]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[20] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[20]),
        .Q(condition_sample_1[20]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[21] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[21]),
        .Q(condition_sample_1[21]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[22] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[22]),
        .Q(condition_sample_1[22]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[23] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[23]),
        .Q(condition_sample_1[23]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[23]_i_1 
       (.CI(\condition_sample_1_reg[19]_i_1_n_0 ),
        .CO({\condition_sample_1_reg[23]_i_1_n_0 ,\condition_sample_1_reg[23]_i_1_n_1 ,\condition_sample_1_reg[23]_i_1_n_2 ,\condition_sample_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_1_reg[23:20]),
        .O(condition_sample_10[23:20]),
        .S({\condition_sample_1[23]_i_3_n_0 ,\condition_sample_1[23]_i_4_n_0 ,\condition_sample_1[23]_i_5_n_0 ,\condition_sample_1[23]_i_6_n_0 }));
  CARRY4 \condition_sample_1_reg[23]_i_15 
       (.CI(\condition_sample_1_reg[19]_i_13_n_0 ),
        .CO({\condition_sample_1_reg[23]_i_15_n_0 ,\condition_sample_1_reg[23]_i_15_n_1 ,\condition_sample_1_reg[23]_i_15_n_2 ,\condition_sample_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_1[23]_i_16_n_0 ,\condition_sample_1[23]_i_17_n_0 ,\condition_sample_1[23]_i_18_n_0 ,\condition_sample_1[23]_i_19_n_0 }),
        .O(count_upto_sample_reg[23:20]),
        .S({\condition_sample_1[23]_i_20_n_0 ,\condition_sample_1[23]_i_21_n_0 ,\condition_sample_1[23]_i_22_n_0 ,\condition_sample_1[23]_i_23_n_0 }));
  CARRY4 \condition_sample_1_reg[23]_i_2 
       (.CI(\condition_sample_1_reg[19]_i_2_n_0 ),
        .CO({\condition_sample_1_reg[23]_i_2_n_0 ,\condition_sample_1_reg[23]_i_2_n_1 ,\condition_sample_1_reg[23]_i_2_n_2 ,\condition_sample_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_1[23]_i_7_n_0 ,\condition_sample_1[23]_i_8_n_0 ,\condition_sample_1[23]_i_9_n_0 ,\condition_sample_1[23]_i_10_n_0 }),
        .O(count_upto_sample_1_reg[23:20]),
        .S({\condition_sample_1[23]_i_11_n_0 ,\condition_sample_1[23]_i_12_n_0 ,\condition_sample_1[23]_i_13_n_0 ,\condition_sample_1[23]_i_14_n_0 }));
  FDRE \condition_sample_1_reg[24] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[24]),
        .Q(condition_sample_1[24]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[25] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[25]),
        .Q(condition_sample_1[25]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[26] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[26]),
        .Q(condition_sample_1[26]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[27] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[27]),
        .Q(condition_sample_1[27]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[27]_i_1 
       (.CI(\condition_sample_1_reg[23]_i_1_n_0 ),
        .CO({\condition_sample_1_reg[27]_i_1_n_0 ,\condition_sample_1_reg[27]_i_1_n_1 ,\condition_sample_1_reg[27]_i_1_n_2 ,\condition_sample_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_1_reg[27:24]),
        .O(condition_sample_10[27:24]),
        .S({\condition_sample_1[27]_i_3_n_0 ,\condition_sample_1[27]_i_4_n_0 ,\condition_sample_1[27]_i_5_n_0 ,\condition_sample_1[27]_i_6_n_0 }));
  CARRY4 \condition_sample_1_reg[27]_i_15 
       (.CI(\condition_sample_1_reg[23]_i_15_n_0 ),
        .CO({\condition_sample_1_reg[27]_i_15_n_0 ,\condition_sample_1_reg[27]_i_15_n_1 ,\condition_sample_1_reg[27]_i_15_n_2 ,\condition_sample_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_1[27]_i_16_n_0 ,\condition_sample_1[27]_i_17_n_0 ,\condition_sample_1[27]_i_18_n_0 ,\condition_sample_1[27]_i_19_n_0 }),
        .O(count_upto_sample_reg[27:24]),
        .S({\condition_sample_1[27]_i_20_n_0 ,\condition_sample_1[27]_i_21_n_0 ,\condition_sample_1[27]_i_22_n_0 ,\condition_sample_1[27]_i_23_n_0 }));
  CARRY4 \condition_sample_1_reg[27]_i_2 
       (.CI(\condition_sample_1_reg[23]_i_2_n_0 ),
        .CO({\condition_sample_1_reg[27]_i_2_n_0 ,\condition_sample_1_reg[27]_i_2_n_1 ,\condition_sample_1_reg[27]_i_2_n_2 ,\condition_sample_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_1[27]_i_7_n_0 ,\condition_sample_1[27]_i_8_n_0 ,\condition_sample_1[27]_i_9_n_0 ,\condition_sample_1[27]_i_10_n_0 }),
        .O(count_upto_sample_1_reg[27:24]),
        .S({\condition_sample_1[27]_i_11_n_0 ,\condition_sample_1[27]_i_12_n_0 ,\condition_sample_1[27]_i_13_n_0 ,\condition_sample_1[27]_i_14_n_0 }));
  FDRE \condition_sample_1_reg[28] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[28]),
        .Q(condition_sample_1[28]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[29] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[29]),
        .Q(condition_sample_1[29]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[2] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[2]),
        .Q(condition_sample_1[2]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[30] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[30]),
        .Q(condition_sample_1[30]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[31] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[31]),
        .Q(condition_sample_1[31]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[31]_i_1 
       (.CI(\condition_sample_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_sample_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_sample_1_reg[31]_i_1_n_1 ,\condition_sample_1_reg[31]_i_1_n_2 ,\condition_sample_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_sample_1_reg[30:28]}),
        .O(condition_sample_10[31:28]),
        .S({\condition_sample_1[31]_i_3_n_0 ,\condition_sample_1[31]_i_4_n_0 ,\condition_sample_1[31]_i_5_n_0 ,\condition_sample_1[31]_i_6_n_0 }));
  CARRY4 \condition_sample_1_reg[31]_i_14 
       (.CI(\condition_sample_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_sample_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_sample_1_reg[31]_i_14_n_1 ,\condition_sample_1_reg[31]_i_14_n_2 ,\condition_sample_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_sample_1[31]_i_16_n_0 ,\condition_sample_1[31]_i_17_n_0 ,\condition_sample_1[31]_i_18_n_0 }),
        .O(count_upto_sample_reg[31:28]),
        .S({\condition_sample_1[31]_i_19_n_0 ,\condition_sample_1[31]_i_20_n_0 ,\condition_sample_1[31]_i_21_n_0 ,\condition_sample_1[31]_i_22_n_0 }));
  CARRY4 \condition_sample_1_reg[31]_i_2 
       (.CI(\condition_sample_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_sample_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_sample_1_reg[31]_i_2_n_1 ,\condition_sample_1_reg[31]_i_2_n_2 ,\condition_sample_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_sample_1[31]_i_7_n_0 ,\condition_sample_1[31]_i_8_n_0 ,\condition_sample_1[31]_i_9_n_0 }),
        .O(count_upto_sample_1_reg[31:28]),
        .S({\condition_sample_1[31]_i_10_n_0 ,\condition_sample_1[31]_i_11_n_0 ,\condition_sample_1[31]_i_12_n_0 ,\condition_sample_1[31]_i_13_n_0 }));
  FDRE \condition_sample_1_reg[3] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[3]),
        .Q(condition_sample_1[3]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_sample_1_reg[3]_i_1_n_0 ,\condition_sample_1_reg[3]_i_1_n_1 ,\condition_sample_1_reg[3]_i_1_n_2 ,\condition_sample_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_1_reg[3]__1_n_0 ,\count_upto_sample_1_reg[2]__1_n_0 ,\count_upto_sample_1_reg[1]__1_n_0 ,\count_upto_sample_1_reg[0]__1_n_0 }),
        .O(condition_sample_10[3:0]),
        .S({\condition_sample_1[3]_i_2_n_0 ,\condition_sample_1[3]_i_3_n_0 ,\condition_sample_1[3]_i_4_n_0 ,\condition_sample_1[3]_i_5_n_0 }));
  FDRE \condition_sample_1_reg[4] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[4]),
        .Q(condition_sample_1[4]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[5] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[5]),
        .Q(condition_sample_1[5]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[6] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[6]),
        .Q(condition_sample_1[6]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[7] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[7]),
        .Q(condition_sample_1[7]),
        .R(1'b0));
  CARRY4 \condition_sample_1_reg[7]_i_1 
       (.CI(\condition_sample_1_reg[3]_i_1_n_0 ),
        .CO({\condition_sample_1_reg[7]_i_1_n_0 ,\condition_sample_1_reg[7]_i_1_n_1 ,\condition_sample_1_reg[7]_i_1_n_2 ,\condition_sample_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_1_reg[7]__1_n_0 ,\count_upto_sample_1_reg[6]__1_n_0 ,\count_upto_sample_1_reg[5]__1_n_0 ,\count_upto_sample_1_reg[4]__1_n_0 }),
        .O(condition_sample_10[7:4]),
        .S({\condition_sample_1[7]_i_2_n_0 ,\condition_sample_1[7]_i_3_n_0 ,\condition_sample_1[7]_i_4_n_0 ,\condition_sample_1[7]_i_5_n_0 }));
  FDRE \condition_sample_1_reg[8] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[8]),
        .Q(condition_sample_1[8]),
        .R(1'b0));
  FDRE \condition_sample_1_reg[9] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_10[9]),
        .Q(condition_sample_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[11]_i_2 
       (.I0(\count_upto_sample_c_1_reg[11]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[11]__1_n_0 ),
        .O(\condition_sample_c_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[11]_i_3 
       (.I0(\count_upto_sample_c_1_reg[10]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[10]__1_n_0 ),
        .O(\condition_sample_c_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[11]_i_4 
       (.I0(\count_upto_sample_c_1_reg[9]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[9]__1_n_0 ),
        .O(\condition_sample_c_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[11]_i_5 
       (.I0(\count_upto_sample_c_1_reg[8]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[8]__1_n_0 ),
        .O(\condition_sample_c_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[15]_i_2 
       (.I0(\count_upto_sample_c_1_reg[15]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[15]__1_n_0 ),
        .O(\condition_sample_c_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[15]_i_3 
       (.I0(\count_upto_sample_c_1_reg[14]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[14]__1_n_0 ),
        .O(\condition_sample_c_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[15]_i_4 
       (.I0(\count_upto_sample_c_1_reg[13]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[13]__1_n_0 ),
        .O(\condition_sample_c_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[15]_i_5 
       (.I0(\count_upto_sample_c_1_reg[12]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[12]__1_n_0 ),
        .O(\condition_sample_c_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[19]_i_10 
       (.I0(count_upto_sample_c_10__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_103),
        .O(\condition_sample_c_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[19]_i_11 
       (.I0(count_upto_sample_c_10__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_104),
        .O(\condition_sample_c_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[19]_i_12 
       (.I0(count_upto_sample_c_10__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_105),
        .O(\condition_sample_c_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[19]_i_14 
       (.I0(count_upto_sample_c0__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[19]_i_15 
       (.I0(count_upto_sample_c0__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[19]_i_16 
       (.I0(count_upto_sample_c0__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[19]_i_17 
       (.I0(count_upto_sample_c0__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_103),
        .O(\condition_sample_c_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[19]_i_18 
       (.I0(count_upto_sample_c0__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_104),
        .O(\condition_sample_c_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[19]_i_19 
       (.I0(count_upto_sample_c0__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_105),
        .O(\condition_sample_c_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[19]_i_3 
       (.I0(count_upto_sample_c_1_reg[19]),
        .I1(count_upto_sample_c_reg[19]),
        .O(\condition_sample_c_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[19]_i_4 
       (.I0(count_upto_sample_c_1_reg[18]),
        .I1(count_upto_sample_c_reg[18]),
        .O(\condition_sample_c_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[19]_i_5 
       (.I0(count_upto_sample_c_1_reg[17]),
        .I1(count_upto_sample_c_reg[17]),
        .O(\condition_sample_c_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[19]_i_6 
       (.I0(count_upto_sample_c_1_reg[16]),
        .I1(count_upto_sample_c_reg[16]),
        .O(\condition_sample_c_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[19]_i_7 
       (.I0(count_upto_sample_c_10__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[19]_i_8 
       (.I0(count_upto_sample_c_10__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[19]_i_9 
       (.I0(count_upto_sample_c_10__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_10 
       (.I0(count_upto_sample_c_10__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_11 
       (.I0(count_upto_sample_c_10__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_99),
        .O(\condition_sample_c_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_12 
       (.I0(count_upto_sample_c_10__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_100),
        .O(\condition_sample_c_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_13 
       (.I0(count_upto_sample_c_10__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_101),
        .O(\condition_sample_c_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_14 
       (.I0(count_upto_sample_c_10__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_102),
        .O(\condition_sample_c_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_16 
       (.I0(count_upto_sample_c0__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_17 
       (.I0(count_upto_sample_c0__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_18 
       (.I0(count_upto_sample_c0__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_19 
       (.I0(count_upto_sample_c0__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_20 
       (.I0(count_upto_sample_c0__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_99),
        .O(\condition_sample_c_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_21 
       (.I0(count_upto_sample_c0__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_100),
        .O(\condition_sample_c_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_22 
       (.I0(count_upto_sample_c0__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_101),
        .O(\condition_sample_c_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[23]_i_23 
       (.I0(count_upto_sample_c0__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_102),
        .O(\condition_sample_c_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[23]_i_3 
       (.I0(count_upto_sample_c_1_reg[23]),
        .I1(count_upto_sample_c_reg[23]),
        .O(\condition_sample_c_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[23]_i_4 
       (.I0(count_upto_sample_c_1_reg[22]),
        .I1(count_upto_sample_c_reg[22]),
        .O(\condition_sample_c_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[23]_i_5 
       (.I0(count_upto_sample_c_1_reg[21]),
        .I1(count_upto_sample_c_reg[21]),
        .O(\condition_sample_c_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[23]_i_6 
       (.I0(count_upto_sample_c_1_reg[20]),
        .I1(count_upto_sample_c_reg[20]),
        .O(\condition_sample_c_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_7 
       (.I0(count_upto_sample_c_10__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_8 
       (.I0(count_upto_sample_c_10__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[23]_i_9 
       (.I0(count_upto_sample_c_10__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_10 
       (.I0(count_upto_sample_c_10__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_11 
       (.I0(count_upto_sample_c_10__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_95),
        .O(\condition_sample_c_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_12 
       (.I0(count_upto_sample_c_10__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_96),
        .O(\condition_sample_c_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_13 
       (.I0(count_upto_sample_c_10__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_97),
        .O(\condition_sample_c_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_14 
       (.I0(count_upto_sample_c_10__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_98),
        .O(\condition_sample_c_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_16 
       (.I0(count_upto_sample_c0__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_17 
       (.I0(count_upto_sample_c0__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_18 
       (.I0(count_upto_sample_c0__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_19 
       (.I0(count_upto_sample_c0__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_20 
       (.I0(count_upto_sample_c0__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_95),
        .O(\condition_sample_c_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_21 
       (.I0(count_upto_sample_c0__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_96),
        .O(\condition_sample_c_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_22 
       (.I0(count_upto_sample_c0__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_97),
        .O(\condition_sample_c_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[27]_i_23 
       (.I0(count_upto_sample_c0__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_98),
        .O(\condition_sample_c_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[27]_i_3 
       (.I0(count_upto_sample_c_1_reg[27]),
        .I1(count_upto_sample_c_reg[27]),
        .O(\condition_sample_c_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[27]_i_4 
       (.I0(count_upto_sample_c_1_reg[26]),
        .I1(count_upto_sample_c_reg[26]),
        .O(\condition_sample_c_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[27]_i_5 
       (.I0(count_upto_sample_c_1_reg[25]),
        .I1(count_upto_sample_c_reg[25]),
        .O(\condition_sample_c_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[27]_i_6 
       (.I0(count_upto_sample_c_1_reg[24]),
        .I1(count_upto_sample_c_reg[24]),
        .O(\condition_sample_c_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_7 
       (.I0(count_upto_sample_c_10__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_8 
       (.I0(count_upto_sample_c_10__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[27]_i_9 
       (.I0(count_upto_sample_c_10__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_10 
       (.I0(count_upto_sample_c_10__1_n_91),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_91),
        .O(\condition_sample_c_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_11 
       (.I0(count_upto_sample_c_10__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_92),
        .O(\condition_sample_c_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_12 
       (.I0(count_upto_sample_c_10__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_93),
        .O(\condition_sample_c_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_13 
       (.I0(count_upto_sample_c_10__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c_10_n_94),
        .O(\condition_sample_c_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[31]_i_15 
       (.I0(count_upto_sample_c0__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[31]_i_16 
       (.I0(count_upto_sample_c0__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[31]_i_17 
       (.I0(count_upto_sample_c0__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_18 
       (.I0(count_upto_sample_c0__1_n_91),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_91),
        .O(\condition_sample_c_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_19 
       (.I0(count_upto_sample_c0__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_92),
        .O(\condition_sample_c_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_20 
       (.I0(count_upto_sample_c0__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_93),
        .O(\condition_sample_c_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_c_1[31]_i_21 
       (.I0(count_upto_sample_c0__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_c0_n_94),
        .O(\condition_sample_c_1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[31]_i_3 
       (.I0(count_upto_sample_c_1_reg[31]),
        .I1(count_upto_sample_c_reg[31]),
        .O(\condition_sample_c_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[31]_i_4 
       (.I0(count_upto_sample_c_1_reg[30]),
        .I1(count_upto_sample_c_reg[30]),
        .O(\condition_sample_c_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[31]_i_5 
       (.I0(count_upto_sample_c_1_reg[29]),
        .I1(count_upto_sample_c_reg[29]),
        .O(\condition_sample_c_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[31]_i_6 
       (.I0(count_upto_sample_c_1_reg[28]),
        .I1(count_upto_sample_c_reg[28]),
        .O(\condition_sample_c_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[31]_i_7 
       (.I0(count_upto_sample_c_10__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[31]_i_8 
       (.I0(count_upto_sample_c_10__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_c_1[31]_i_9 
       (.I0(count_upto_sample_c_10__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_c_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[3]_i_2 
       (.I0(\count_upto_sample_c_1_reg[3]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[3]__1_n_0 ),
        .O(\condition_sample_c_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[3]_i_3 
       (.I0(\count_upto_sample_c_1_reg[2]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[2]__1_n_0 ),
        .O(\condition_sample_c_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[3]_i_4 
       (.I0(\count_upto_sample_c_1_reg[1]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[1]__1_n_0 ),
        .O(\condition_sample_c_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[3]_i_5 
       (.I0(\count_upto_sample_c_1_reg[0]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[0]__1_n_0 ),
        .O(\condition_sample_c_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[7]_i_2 
       (.I0(\count_upto_sample_c_1_reg[7]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[7]__1_n_0 ),
        .O(\condition_sample_c_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[7]_i_3 
       (.I0(\count_upto_sample_c_1_reg[6]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[6]__1_n_0 ),
        .O(\condition_sample_c_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[7]_i_4 
       (.I0(\count_upto_sample_c_1_reg[5]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[5]__1_n_0 ),
        .O(\condition_sample_c_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_c_1[7]_i_5 
       (.I0(\count_upto_sample_c_1_reg[4]__1_n_0 ),
        .I1(\count_upto_sample_c_reg[4]__1_n_0 ),
        .O(\condition_sample_c_1[7]_i_5_n_0 ));
  FDRE \condition_sample_c_1_reg[0] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[0]),
        .Q(condition_sample_c_1[0]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[10] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[10]),
        .Q(condition_sample_c_1[10]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[11] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[11]),
        .Q(condition_sample_c_1[11]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[11]_i_1 
       (.CI(\condition_sample_c_1_reg[7]_i_1_n_0 ),
        .CO({\condition_sample_c_1_reg[11]_i_1_n_0 ,\condition_sample_c_1_reg[11]_i_1_n_1 ,\condition_sample_c_1_reg[11]_i_1_n_2 ,\condition_sample_c_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_c_1_reg[11]__1_n_0 ,\count_upto_sample_c_1_reg[10]__1_n_0 ,\count_upto_sample_c_1_reg[9]__1_n_0 ,\count_upto_sample_c_1_reg[8]__1_n_0 }),
        .O(condition_sample_c_10[11:8]),
        .S({\condition_sample_c_1[11]_i_2_n_0 ,\condition_sample_c_1[11]_i_3_n_0 ,\condition_sample_c_1[11]_i_4_n_0 ,\condition_sample_c_1[11]_i_5_n_0 }));
  FDRE \condition_sample_c_1_reg[12] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[12]),
        .Q(condition_sample_c_1[12]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[13] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[13]),
        .Q(condition_sample_c_1[13]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[14] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[14]),
        .Q(condition_sample_c_1[14]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[15] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[15]),
        .Q(condition_sample_c_1[15]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[15]_i_1 
       (.CI(\condition_sample_c_1_reg[11]_i_1_n_0 ),
        .CO({\condition_sample_c_1_reg[15]_i_1_n_0 ,\condition_sample_c_1_reg[15]_i_1_n_1 ,\condition_sample_c_1_reg[15]_i_1_n_2 ,\condition_sample_c_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_c_1_reg[15]__1_n_0 ,\count_upto_sample_c_1_reg[14]__1_n_0 ,\count_upto_sample_c_1_reg[13]__1_n_0 ,\count_upto_sample_c_1_reg[12]__1_n_0 }),
        .O(condition_sample_c_10[15:12]),
        .S({\condition_sample_c_1[15]_i_2_n_0 ,\condition_sample_c_1[15]_i_3_n_0 ,\condition_sample_c_1[15]_i_4_n_0 ,\condition_sample_c_1[15]_i_5_n_0 }));
  FDRE \condition_sample_c_1_reg[16] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[16]),
        .Q(condition_sample_c_1[16]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[17] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[17]),
        .Q(condition_sample_c_1[17]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[18] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[18]),
        .Q(condition_sample_c_1[18]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[19] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[19]),
        .Q(condition_sample_c_1[19]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[19]_i_1 
       (.CI(\condition_sample_c_1_reg[15]_i_1_n_0 ),
        .CO({\condition_sample_c_1_reg[19]_i_1_n_0 ,\condition_sample_c_1_reg[19]_i_1_n_1 ,\condition_sample_c_1_reg[19]_i_1_n_2 ,\condition_sample_c_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_c_1_reg[19:16]),
        .O(condition_sample_c_10[19:16]),
        .S({\condition_sample_c_1[19]_i_3_n_0 ,\condition_sample_c_1[19]_i_4_n_0 ,\condition_sample_c_1[19]_i_5_n_0 ,\condition_sample_c_1[19]_i_6_n_0 }));
  CARRY4 \condition_sample_c_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_sample_c_1_reg[19]_i_13_n_0 ,\condition_sample_c_1_reg[19]_i_13_n_1 ,\condition_sample_c_1_reg[19]_i_13_n_2 ,\condition_sample_c_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_c_1[19]_i_14_n_0 ,\condition_sample_c_1[19]_i_15_n_0 ,\condition_sample_c_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_sample_c_reg[19:16]),
        .S({\condition_sample_c_1[19]_i_17_n_0 ,\condition_sample_c_1[19]_i_18_n_0 ,\condition_sample_c_1[19]_i_19_n_0 ,\count_upto_sample_c_reg[16]__1_n_0 }));
  CARRY4 \condition_sample_c_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_sample_c_1_reg[19]_i_2_n_0 ,\condition_sample_c_1_reg[19]_i_2_n_1 ,\condition_sample_c_1_reg[19]_i_2_n_2 ,\condition_sample_c_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_c_1[19]_i_7_n_0 ,\condition_sample_c_1[19]_i_8_n_0 ,\condition_sample_c_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_sample_c_1_reg[19:16]),
        .S({\condition_sample_c_1[19]_i_10_n_0 ,\condition_sample_c_1[19]_i_11_n_0 ,\condition_sample_c_1[19]_i_12_n_0 ,\count_upto_sample_c_1_reg[16]__1_n_0 }));
  FDRE \condition_sample_c_1_reg[1] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[1]),
        .Q(condition_sample_c_1[1]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[20] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[20]),
        .Q(condition_sample_c_1[20]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[21] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[21]),
        .Q(condition_sample_c_1[21]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[22] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[22]),
        .Q(condition_sample_c_1[22]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[23] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[23]),
        .Q(condition_sample_c_1[23]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[23]_i_1 
       (.CI(\condition_sample_c_1_reg[19]_i_1_n_0 ),
        .CO({\condition_sample_c_1_reg[23]_i_1_n_0 ,\condition_sample_c_1_reg[23]_i_1_n_1 ,\condition_sample_c_1_reg[23]_i_1_n_2 ,\condition_sample_c_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_c_1_reg[23:20]),
        .O(condition_sample_c_10[23:20]),
        .S({\condition_sample_c_1[23]_i_3_n_0 ,\condition_sample_c_1[23]_i_4_n_0 ,\condition_sample_c_1[23]_i_5_n_0 ,\condition_sample_c_1[23]_i_6_n_0 }));
  CARRY4 \condition_sample_c_1_reg[23]_i_15 
       (.CI(\condition_sample_c_1_reg[19]_i_13_n_0 ),
        .CO({\condition_sample_c_1_reg[23]_i_15_n_0 ,\condition_sample_c_1_reg[23]_i_15_n_1 ,\condition_sample_c_1_reg[23]_i_15_n_2 ,\condition_sample_c_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_c_1[23]_i_16_n_0 ,\condition_sample_c_1[23]_i_17_n_0 ,\condition_sample_c_1[23]_i_18_n_0 ,\condition_sample_c_1[23]_i_19_n_0 }),
        .O(count_upto_sample_c_reg[23:20]),
        .S({\condition_sample_c_1[23]_i_20_n_0 ,\condition_sample_c_1[23]_i_21_n_0 ,\condition_sample_c_1[23]_i_22_n_0 ,\condition_sample_c_1[23]_i_23_n_0 }));
  CARRY4 \condition_sample_c_1_reg[23]_i_2 
       (.CI(\condition_sample_c_1_reg[19]_i_2_n_0 ),
        .CO({\condition_sample_c_1_reg[23]_i_2_n_0 ,\condition_sample_c_1_reg[23]_i_2_n_1 ,\condition_sample_c_1_reg[23]_i_2_n_2 ,\condition_sample_c_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_c_1[23]_i_7_n_0 ,\condition_sample_c_1[23]_i_8_n_0 ,\condition_sample_c_1[23]_i_9_n_0 ,\condition_sample_c_1[23]_i_10_n_0 }),
        .O(count_upto_sample_c_1_reg[23:20]),
        .S({\condition_sample_c_1[23]_i_11_n_0 ,\condition_sample_c_1[23]_i_12_n_0 ,\condition_sample_c_1[23]_i_13_n_0 ,\condition_sample_c_1[23]_i_14_n_0 }));
  FDRE \condition_sample_c_1_reg[24] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[24]),
        .Q(condition_sample_c_1[24]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[25] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[25]),
        .Q(condition_sample_c_1[25]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[26] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[26]),
        .Q(condition_sample_c_1[26]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[27] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[27]),
        .Q(condition_sample_c_1[27]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[27]_i_1 
       (.CI(\condition_sample_c_1_reg[23]_i_1_n_0 ),
        .CO({\condition_sample_c_1_reg[27]_i_1_n_0 ,\condition_sample_c_1_reg[27]_i_1_n_1 ,\condition_sample_c_1_reg[27]_i_1_n_2 ,\condition_sample_c_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_c_1_reg[27:24]),
        .O(condition_sample_c_10[27:24]),
        .S({\condition_sample_c_1[27]_i_3_n_0 ,\condition_sample_c_1[27]_i_4_n_0 ,\condition_sample_c_1[27]_i_5_n_0 ,\condition_sample_c_1[27]_i_6_n_0 }));
  CARRY4 \condition_sample_c_1_reg[27]_i_15 
       (.CI(\condition_sample_c_1_reg[23]_i_15_n_0 ),
        .CO({\condition_sample_c_1_reg[27]_i_15_n_0 ,\condition_sample_c_1_reg[27]_i_15_n_1 ,\condition_sample_c_1_reg[27]_i_15_n_2 ,\condition_sample_c_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_c_1[27]_i_16_n_0 ,\condition_sample_c_1[27]_i_17_n_0 ,\condition_sample_c_1[27]_i_18_n_0 ,\condition_sample_c_1[27]_i_19_n_0 }),
        .O(count_upto_sample_c_reg[27:24]),
        .S({\condition_sample_c_1[27]_i_20_n_0 ,\condition_sample_c_1[27]_i_21_n_0 ,\condition_sample_c_1[27]_i_22_n_0 ,\condition_sample_c_1[27]_i_23_n_0 }));
  CARRY4 \condition_sample_c_1_reg[27]_i_2 
       (.CI(\condition_sample_c_1_reg[23]_i_2_n_0 ),
        .CO({\condition_sample_c_1_reg[27]_i_2_n_0 ,\condition_sample_c_1_reg[27]_i_2_n_1 ,\condition_sample_c_1_reg[27]_i_2_n_2 ,\condition_sample_c_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_c_1[27]_i_7_n_0 ,\condition_sample_c_1[27]_i_8_n_0 ,\condition_sample_c_1[27]_i_9_n_0 ,\condition_sample_c_1[27]_i_10_n_0 }),
        .O(count_upto_sample_c_1_reg[27:24]),
        .S({\condition_sample_c_1[27]_i_11_n_0 ,\condition_sample_c_1[27]_i_12_n_0 ,\condition_sample_c_1[27]_i_13_n_0 ,\condition_sample_c_1[27]_i_14_n_0 }));
  FDRE \condition_sample_c_1_reg[28] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[28]),
        .Q(condition_sample_c_1[28]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[29] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[29]),
        .Q(condition_sample_c_1[29]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[2] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[2]),
        .Q(condition_sample_c_1[2]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[30] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[30]),
        .Q(condition_sample_c_1[30]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[31] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[31]),
        .Q(condition_sample_c_1[31]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[31]_i_1 
       (.CI(\condition_sample_c_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_sample_c_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_sample_c_1_reg[31]_i_1_n_1 ,\condition_sample_c_1_reg[31]_i_1_n_2 ,\condition_sample_c_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_sample_c_1_reg[30:28]}),
        .O(condition_sample_c_10[31:28]),
        .S({\condition_sample_c_1[31]_i_3_n_0 ,\condition_sample_c_1[31]_i_4_n_0 ,\condition_sample_c_1[31]_i_5_n_0 ,\condition_sample_c_1[31]_i_6_n_0 }));
  CARRY4 \condition_sample_c_1_reg[31]_i_14 
       (.CI(\condition_sample_c_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_sample_c_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_sample_c_1_reg[31]_i_14_n_1 ,\condition_sample_c_1_reg[31]_i_14_n_2 ,\condition_sample_c_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_sample_c_1[31]_i_15_n_0 ,\condition_sample_c_1[31]_i_16_n_0 ,\condition_sample_c_1[31]_i_17_n_0 }),
        .O(count_upto_sample_c_reg[31:28]),
        .S({\condition_sample_c_1[31]_i_18_n_0 ,\condition_sample_c_1[31]_i_19_n_0 ,\condition_sample_c_1[31]_i_20_n_0 ,\condition_sample_c_1[31]_i_21_n_0 }));
  CARRY4 \condition_sample_c_1_reg[31]_i_2 
       (.CI(\condition_sample_c_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_sample_c_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_sample_c_1_reg[31]_i_2_n_1 ,\condition_sample_c_1_reg[31]_i_2_n_2 ,\condition_sample_c_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_sample_c_1[31]_i_7_n_0 ,\condition_sample_c_1[31]_i_8_n_0 ,\condition_sample_c_1[31]_i_9_n_0 }),
        .O(count_upto_sample_c_1_reg[31:28]),
        .S({\condition_sample_c_1[31]_i_10_n_0 ,\condition_sample_c_1[31]_i_11_n_0 ,\condition_sample_c_1[31]_i_12_n_0 ,\condition_sample_c_1[31]_i_13_n_0 }));
  FDRE \condition_sample_c_1_reg[3] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[3]),
        .Q(condition_sample_c_1[3]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_sample_c_1_reg[3]_i_1_n_0 ,\condition_sample_c_1_reg[3]_i_1_n_1 ,\condition_sample_c_1_reg[3]_i_1_n_2 ,\condition_sample_c_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_c_1_reg[3]__1_n_0 ,\count_upto_sample_c_1_reg[2]__1_n_0 ,\count_upto_sample_c_1_reg[1]__1_n_0 ,\count_upto_sample_c_1_reg[0]__1_n_0 }),
        .O(condition_sample_c_10[3:0]),
        .S({\condition_sample_c_1[3]_i_2_n_0 ,\condition_sample_c_1[3]_i_3_n_0 ,\condition_sample_c_1[3]_i_4_n_0 ,\condition_sample_c_1[3]_i_5_n_0 }));
  FDRE \condition_sample_c_1_reg[4] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[4]),
        .Q(condition_sample_c_1[4]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[5] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[5]),
        .Q(condition_sample_c_1[5]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[6] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[6]),
        .Q(condition_sample_c_1[6]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[7] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[7]),
        .Q(condition_sample_c_1[7]),
        .R(1'b0));
  CARRY4 \condition_sample_c_1_reg[7]_i_1 
       (.CI(\condition_sample_c_1_reg[3]_i_1_n_0 ),
        .CO({\condition_sample_c_1_reg[7]_i_1_n_0 ,\condition_sample_c_1_reg[7]_i_1_n_1 ,\condition_sample_c_1_reg[7]_i_1_n_2 ,\condition_sample_c_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_c_1_reg[7]__1_n_0 ,\count_upto_sample_c_1_reg[6]__1_n_0 ,\count_upto_sample_c_1_reg[5]__1_n_0 ,\count_upto_sample_c_1_reg[4]__1_n_0 }),
        .O(condition_sample_c_10[7:4]),
        .S({\condition_sample_c_1[7]_i_2_n_0 ,\condition_sample_c_1[7]_i_3_n_0 ,\condition_sample_c_1[7]_i_4_n_0 ,\condition_sample_c_1[7]_i_5_n_0 }));
  FDRE \condition_sample_c_1_reg[8] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[8]),
        .Q(condition_sample_c_1[8]),
        .R(1'b0));
  FDRE \condition_sample_c_1_reg[9] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_c_10[9]),
        .Q(condition_sample_c_1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[11]_i_2 
       (.I0(\count_upto_sample_tr_1_reg[11]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[11]__1_n_0 ),
        .O(\condition_sample_tr_1[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[11]_i_3 
       (.I0(\count_upto_sample_tr_1_reg[10]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[10]__1_n_0 ),
        .O(\condition_sample_tr_1[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[11]_i_4 
       (.I0(\count_upto_sample_tr_1_reg[9]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[9]__1_n_0 ),
        .O(\condition_sample_tr_1[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[11]_i_5 
       (.I0(\count_upto_sample_tr_1_reg[8]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[8]__1_n_0 ),
        .O(\condition_sample_tr_1[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[15]_i_2 
       (.I0(\count_upto_sample_tr_1_reg[15]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[15]__1_n_0 ),
        .O(\condition_sample_tr_1[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[15]_i_3 
       (.I0(\count_upto_sample_tr_1_reg[14]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[14]__1_n_0 ),
        .O(\condition_sample_tr_1[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[15]_i_4 
       (.I0(\count_upto_sample_tr_1_reg[13]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[13]__1_n_0 ),
        .O(\condition_sample_tr_1[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[15]_i_5 
       (.I0(\count_upto_sample_tr_1_reg[12]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[12]__1_n_0 ),
        .O(\condition_sample_tr_1[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[19]_i_10 
       (.I0(count_upto_sample_tr_10__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_103),
        .O(\condition_sample_tr_1[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[19]_i_11 
       (.I0(count_upto_sample_tr_10__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_104),
        .O(\condition_sample_tr_1[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[19]_i_12 
       (.I0(count_upto_sample_tr_10__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_105),
        .O(\condition_sample_tr_1[19]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[19]_i_14 
       (.I0(count_upto_sample_tr0__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[19]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[19]_i_15 
       (.I0(count_upto_sample_tr0__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[19]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[19]_i_16 
       (.I0(count_upto_sample_tr0__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[19]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[19]_i_17 
       (.I0(count_upto_sample_tr0__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_103),
        .O(\condition_sample_tr_1[19]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[19]_i_18 
       (.I0(count_upto_sample_tr0__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_104),
        .O(\condition_sample_tr_1[19]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[19]_i_19 
       (.I0(count_upto_sample_tr0__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_105),
        .O(\condition_sample_tr_1[19]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[19]_i_3 
       (.I0(count_upto_sample_tr_1_reg[19]),
        .I1(count_upto_sample_tr_reg[19]),
        .O(\condition_sample_tr_1[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[19]_i_4 
       (.I0(count_upto_sample_tr_1_reg[18]),
        .I1(count_upto_sample_tr_reg[18]),
        .O(\condition_sample_tr_1[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[19]_i_5 
       (.I0(count_upto_sample_tr_1_reg[17]),
        .I1(count_upto_sample_tr_reg[17]),
        .O(\condition_sample_tr_1[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[19]_i_6 
       (.I0(count_upto_sample_tr_1_reg[16]),
        .I1(count_upto_sample_tr_reg[16]),
        .O(\condition_sample_tr_1[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[19]_i_7 
       (.I0(count_upto_sample_tr_10__1_n_103),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[19]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[19]_i_8 
       (.I0(count_upto_sample_tr_10__1_n_104),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[19]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[19]_i_9 
       (.I0(count_upto_sample_tr_10__1_n_105),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[19]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_10 
       (.I0(count_upto_sample_tr_10__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_11 
       (.I0(count_upto_sample_tr_10__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_99),
        .O(\condition_sample_tr_1[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_12 
       (.I0(count_upto_sample_tr_10__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_100),
        .O(\condition_sample_tr_1[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_13 
       (.I0(count_upto_sample_tr_10__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_101),
        .O(\condition_sample_tr_1[23]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_14 
       (.I0(count_upto_sample_tr_10__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_102),
        .O(\condition_sample_tr_1[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_16 
       (.I0(count_upto_sample_tr0__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_17 
       (.I0(count_upto_sample_tr0__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_18 
       (.I0(count_upto_sample_tr0__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_19 
       (.I0(count_upto_sample_tr0__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_20 
       (.I0(count_upto_sample_tr0__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_99),
        .O(\condition_sample_tr_1[23]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_21 
       (.I0(count_upto_sample_tr0__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_100),
        .O(\condition_sample_tr_1[23]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_22 
       (.I0(count_upto_sample_tr0__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_101),
        .O(\condition_sample_tr_1[23]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[23]_i_23 
       (.I0(count_upto_sample_tr0__1_n_102),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_102),
        .O(\condition_sample_tr_1[23]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[23]_i_3 
       (.I0(count_upto_sample_tr_1_reg[23]),
        .I1(count_upto_sample_tr_reg[23]),
        .O(\condition_sample_tr_1[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[23]_i_4 
       (.I0(count_upto_sample_tr_1_reg[22]),
        .I1(count_upto_sample_tr_reg[22]),
        .O(\condition_sample_tr_1[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[23]_i_5 
       (.I0(count_upto_sample_tr_1_reg[21]),
        .I1(count_upto_sample_tr_reg[21]),
        .O(\condition_sample_tr_1[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[23]_i_6 
       (.I0(count_upto_sample_tr_1_reg[20]),
        .I1(count_upto_sample_tr_reg[20]),
        .O(\condition_sample_tr_1[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_7 
       (.I0(count_upto_sample_tr_10__1_n_99),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_8 
       (.I0(count_upto_sample_tr_10__1_n_100),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[23]_i_9 
       (.I0(count_upto_sample_tr_10__1_n_101),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_10 
       (.I0(count_upto_sample_tr_10__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_11 
       (.I0(count_upto_sample_tr_10__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_95),
        .O(\condition_sample_tr_1[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_12 
       (.I0(count_upto_sample_tr_10__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_96),
        .O(\condition_sample_tr_1[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_13 
       (.I0(count_upto_sample_tr_10__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_97),
        .O(\condition_sample_tr_1[27]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_14 
       (.I0(count_upto_sample_tr_10__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_98),
        .O(\condition_sample_tr_1[27]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_16 
       (.I0(count_upto_sample_tr0__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_17 
       (.I0(count_upto_sample_tr0__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_18 
       (.I0(count_upto_sample_tr0__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_19 
       (.I0(count_upto_sample_tr0__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_20 
       (.I0(count_upto_sample_tr0__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_95),
        .O(\condition_sample_tr_1[27]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_21 
       (.I0(count_upto_sample_tr0__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_96),
        .O(\condition_sample_tr_1[27]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_22 
       (.I0(count_upto_sample_tr0__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_97),
        .O(\condition_sample_tr_1[27]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[27]_i_23 
       (.I0(count_upto_sample_tr0__1_n_98),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_98),
        .O(\condition_sample_tr_1[27]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[27]_i_3 
       (.I0(count_upto_sample_tr_1_reg[27]),
        .I1(count_upto_sample_tr_reg[27]),
        .O(\condition_sample_tr_1[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[27]_i_4 
       (.I0(count_upto_sample_tr_1_reg[26]),
        .I1(count_upto_sample_tr_reg[26]),
        .O(\condition_sample_tr_1[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[27]_i_5 
       (.I0(count_upto_sample_tr_1_reg[25]),
        .I1(count_upto_sample_tr_reg[25]),
        .O(\condition_sample_tr_1[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[27]_i_6 
       (.I0(count_upto_sample_tr_1_reg[24]),
        .I1(count_upto_sample_tr_reg[24]),
        .O(\condition_sample_tr_1[27]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_7 
       (.I0(count_upto_sample_tr_10__1_n_95),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_8 
       (.I0(count_upto_sample_tr_10__1_n_96),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[27]_i_9 
       (.I0(count_upto_sample_tr_10__1_n_97),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_10 
       (.I0(count_upto_sample_tr_10__1_n_91),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_91),
        .O(\condition_sample_tr_1[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_11 
       (.I0(count_upto_sample_tr_10__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_92),
        .O(\condition_sample_tr_1[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_12 
       (.I0(count_upto_sample_tr_10__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_93),
        .O(\condition_sample_tr_1[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_13 
       (.I0(count_upto_sample_tr_10__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr_10_n_94),
        .O(\condition_sample_tr_1[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[31]_i_15 
       (.I0(count_upto_sample_tr0__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[31]_i_16 
       (.I0(count_upto_sample_tr0__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[31]_i_17 
       (.I0(count_upto_sample_tr0__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[31]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_18 
       (.I0(count_upto_sample_tr0__1_n_91),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_91),
        .O(\condition_sample_tr_1[31]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_19 
       (.I0(count_upto_sample_tr0__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_92),
        .O(\condition_sample_tr_1[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_20 
       (.I0(count_upto_sample_tr0__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_93),
        .O(\condition_sample_tr_1[31]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h48)) 
    \condition_sample_tr_1[31]_i_21 
       (.I0(count_upto_sample_tr0__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .I2(count_upto_sample_tr0_n_94),
        .O(\condition_sample_tr_1[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[31]_i_3 
       (.I0(count_upto_sample_tr_1_reg[31]),
        .I1(count_upto_sample_tr_reg[31]),
        .O(\condition_sample_tr_1[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[31]_i_4 
       (.I0(count_upto_sample_tr_1_reg[30]),
        .I1(count_upto_sample_tr_reg[30]),
        .O(\condition_sample_tr_1[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[31]_i_5 
       (.I0(count_upto_sample_tr_1_reg[29]),
        .I1(count_upto_sample_tr_reg[29]),
        .O(\condition_sample_tr_1[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[31]_i_6 
       (.I0(count_upto_sample_tr_1_reg[28]),
        .I1(count_upto_sample_tr_reg[28]),
        .O(\condition_sample_tr_1[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[31]_i_7 
       (.I0(count_upto_sample_tr_10__1_n_92),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[31]_i_8 
       (.I0(count_upto_sample_tr_10__1_n_93),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \condition_sample_tr_1[31]_i_9 
       (.I0(count_upto_sample_tr_10__1_n_94),
        .I1(\condition_sample_1_reg[31]_i_15 ),
        .O(\condition_sample_tr_1[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[3]_i_2 
       (.I0(\count_upto_sample_tr_1_reg[3]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[3]__1_n_0 ),
        .O(\condition_sample_tr_1[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[3]_i_3 
       (.I0(\count_upto_sample_tr_1_reg[2]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[2]__1_n_0 ),
        .O(\condition_sample_tr_1[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[3]_i_4 
       (.I0(\count_upto_sample_tr_1_reg[1]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[1]__1_n_0 ),
        .O(\condition_sample_tr_1[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[3]_i_5 
       (.I0(\count_upto_sample_tr_1_reg[0]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[0]__1_n_0 ),
        .O(\condition_sample_tr_1[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[7]_i_2 
       (.I0(\count_upto_sample_tr_1_reg[7]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[7]__1_n_0 ),
        .O(\condition_sample_tr_1[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[7]_i_3 
       (.I0(\count_upto_sample_tr_1_reg[6]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[6]__1_n_0 ),
        .O(\condition_sample_tr_1[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[7]_i_4 
       (.I0(\count_upto_sample_tr_1_reg[5]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[5]__1_n_0 ),
        .O(\condition_sample_tr_1[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \condition_sample_tr_1[7]_i_5 
       (.I0(\count_upto_sample_tr_1_reg[4]__1_n_0 ),
        .I1(\count_upto_sample_tr_reg[4]__1_n_0 ),
        .O(\condition_sample_tr_1[7]_i_5_n_0 ));
  FDRE \condition_sample_tr_1_reg[0] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[0]),
        .Q(condition_sample_tr_1[0]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[10] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[10]),
        .Q(condition_sample_tr_1[10]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[11] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[11]),
        .Q(condition_sample_tr_1[11]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[11]_i_1 
       (.CI(\condition_sample_tr_1_reg[7]_i_1_n_0 ),
        .CO({\condition_sample_tr_1_reg[11]_i_1_n_0 ,\condition_sample_tr_1_reg[11]_i_1_n_1 ,\condition_sample_tr_1_reg[11]_i_1_n_2 ,\condition_sample_tr_1_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_tr_1_reg[11]__1_n_0 ,\count_upto_sample_tr_1_reg[10]__1_n_0 ,\count_upto_sample_tr_1_reg[9]__1_n_0 ,\count_upto_sample_tr_1_reg[8]__1_n_0 }),
        .O(condition_sample_tr_10[11:8]),
        .S({\condition_sample_tr_1[11]_i_2_n_0 ,\condition_sample_tr_1[11]_i_3_n_0 ,\condition_sample_tr_1[11]_i_4_n_0 ,\condition_sample_tr_1[11]_i_5_n_0 }));
  FDRE \condition_sample_tr_1_reg[12] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[12]),
        .Q(condition_sample_tr_1[12]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[13] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[13]),
        .Q(condition_sample_tr_1[13]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[14] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[14]),
        .Q(condition_sample_tr_1[14]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[15] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[15]),
        .Q(condition_sample_tr_1[15]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[15]_i_1 
       (.CI(\condition_sample_tr_1_reg[11]_i_1_n_0 ),
        .CO({\condition_sample_tr_1_reg[15]_i_1_n_0 ,\condition_sample_tr_1_reg[15]_i_1_n_1 ,\condition_sample_tr_1_reg[15]_i_1_n_2 ,\condition_sample_tr_1_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_tr_1_reg[15]__1_n_0 ,\count_upto_sample_tr_1_reg[14]__1_n_0 ,\count_upto_sample_tr_1_reg[13]__1_n_0 ,\count_upto_sample_tr_1_reg[12]__1_n_0 }),
        .O(condition_sample_tr_10[15:12]),
        .S({\condition_sample_tr_1[15]_i_2_n_0 ,\condition_sample_tr_1[15]_i_3_n_0 ,\condition_sample_tr_1[15]_i_4_n_0 ,\condition_sample_tr_1[15]_i_5_n_0 }));
  FDRE \condition_sample_tr_1_reg[16] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[16]),
        .Q(condition_sample_tr_1[16]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[17] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[17]),
        .Q(condition_sample_tr_1[17]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[18] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[18]),
        .Q(condition_sample_tr_1[18]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[19] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[19]),
        .Q(condition_sample_tr_1[19]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[19]_i_1 
       (.CI(\condition_sample_tr_1_reg[15]_i_1_n_0 ),
        .CO({\condition_sample_tr_1_reg[19]_i_1_n_0 ,\condition_sample_tr_1_reg[19]_i_1_n_1 ,\condition_sample_tr_1_reg[19]_i_1_n_2 ,\condition_sample_tr_1_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_tr_1_reg[19:16]),
        .O(condition_sample_tr_10[19:16]),
        .S({\condition_sample_tr_1[19]_i_3_n_0 ,\condition_sample_tr_1[19]_i_4_n_0 ,\condition_sample_tr_1[19]_i_5_n_0 ,\condition_sample_tr_1[19]_i_6_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[19]_i_13 
       (.CI(1'b0),
        .CO({\condition_sample_tr_1_reg[19]_i_13_n_0 ,\condition_sample_tr_1_reg[19]_i_13_n_1 ,\condition_sample_tr_1_reg[19]_i_13_n_2 ,\condition_sample_tr_1_reg[19]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_tr_1[19]_i_14_n_0 ,\condition_sample_tr_1[19]_i_15_n_0 ,\condition_sample_tr_1[19]_i_16_n_0 ,1'b0}),
        .O(count_upto_sample_tr_reg[19:16]),
        .S({\condition_sample_tr_1[19]_i_17_n_0 ,\condition_sample_tr_1[19]_i_18_n_0 ,\condition_sample_tr_1[19]_i_19_n_0 ,\count_upto_sample_tr_reg[16]__1_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[19]_i_2 
       (.CI(1'b0),
        .CO({\condition_sample_tr_1_reg[19]_i_2_n_0 ,\condition_sample_tr_1_reg[19]_i_2_n_1 ,\condition_sample_tr_1_reg[19]_i_2_n_2 ,\condition_sample_tr_1_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_tr_1[19]_i_7_n_0 ,\condition_sample_tr_1[19]_i_8_n_0 ,\condition_sample_tr_1[19]_i_9_n_0 ,1'b0}),
        .O(count_upto_sample_tr_1_reg[19:16]),
        .S({\condition_sample_tr_1[19]_i_10_n_0 ,\condition_sample_tr_1[19]_i_11_n_0 ,\condition_sample_tr_1[19]_i_12_n_0 ,\count_upto_sample_tr_1_reg[16]__1_n_0 }));
  FDRE \condition_sample_tr_1_reg[1] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[1]),
        .Q(condition_sample_tr_1[1]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[20] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[20]),
        .Q(condition_sample_tr_1[20]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[21] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[21]),
        .Q(condition_sample_tr_1[21]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[22] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[22]),
        .Q(condition_sample_tr_1[22]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[23] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[23]),
        .Q(condition_sample_tr_1[23]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[23]_i_1 
       (.CI(\condition_sample_tr_1_reg[19]_i_1_n_0 ),
        .CO({\condition_sample_tr_1_reg[23]_i_1_n_0 ,\condition_sample_tr_1_reg[23]_i_1_n_1 ,\condition_sample_tr_1_reg[23]_i_1_n_2 ,\condition_sample_tr_1_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_tr_1_reg[23:20]),
        .O(condition_sample_tr_10[23:20]),
        .S({\condition_sample_tr_1[23]_i_3_n_0 ,\condition_sample_tr_1[23]_i_4_n_0 ,\condition_sample_tr_1[23]_i_5_n_0 ,\condition_sample_tr_1[23]_i_6_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[23]_i_15 
       (.CI(\condition_sample_tr_1_reg[19]_i_13_n_0 ),
        .CO({\condition_sample_tr_1_reg[23]_i_15_n_0 ,\condition_sample_tr_1_reg[23]_i_15_n_1 ,\condition_sample_tr_1_reg[23]_i_15_n_2 ,\condition_sample_tr_1_reg[23]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_tr_1[23]_i_16_n_0 ,\condition_sample_tr_1[23]_i_17_n_0 ,\condition_sample_tr_1[23]_i_18_n_0 ,\condition_sample_tr_1[23]_i_19_n_0 }),
        .O(count_upto_sample_tr_reg[23:20]),
        .S({\condition_sample_tr_1[23]_i_20_n_0 ,\condition_sample_tr_1[23]_i_21_n_0 ,\condition_sample_tr_1[23]_i_22_n_0 ,\condition_sample_tr_1[23]_i_23_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[23]_i_2 
       (.CI(\condition_sample_tr_1_reg[19]_i_2_n_0 ),
        .CO({\condition_sample_tr_1_reg[23]_i_2_n_0 ,\condition_sample_tr_1_reg[23]_i_2_n_1 ,\condition_sample_tr_1_reg[23]_i_2_n_2 ,\condition_sample_tr_1_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_tr_1[23]_i_7_n_0 ,\condition_sample_tr_1[23]_i_8_n_0 ,\condition_sample_tr_1[23]_i_9_n_0 ,\condition_sample_tr_1[23]_i_10_n_0 }),
        .O(count_upto_sample_tr_1_reg[23:20]),
        .S({\condition_sample_tr_1[23]_i_11_n_0 ,\condition_sample_tr_1[23]_i_12_n_0 ,\condition_sample_tr_1[23]_i_13_n_0 ,\condition_sample_tr_1[23]_i_14_n_0 }));
  FDRE \condition_sample_tr_1_reg[24] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[24]),
        .Q(condition_sample_tr_1[24]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[25] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[25]),
        .Q(condition_sample_tr_1[25]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[26] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[26]),
        .Q(condition_sample_tr_1[26]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[27] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[27]),
        .Q(condition_sample_tr_1[27]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[27]_i_1 
       (.CI(\condition_sample_tr_1_reg[23]_i_1_n_0 ),
        .CO({\condition_sample_tr_1_reg[27]_i_1_n_0 ,\condition_sample_tr_1_reg[27]_i_1_n_1 ,\condition_sample_tr_1_reg[27]_i_1_n_2 ,\condition_sample_tr_1_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(count_upto_sample_tr_1_reg[27:24]),
        .O(condition_sample_tr_10[27:24]),
        .S({\condition_sample_tr_1[27]_i_3_n_0 ,\condition_sample_tr_1[27]_i_4_n_0 ,\condition_sample_tr_1[27]_i_5_n_0 ,\condition_sample_tr_1[27]_i_6_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[27]_i_15 
       (.CI(\condition_sample_tr_1_reg[23]_i_15_n_0 ),
        .CO({\condition_sample_tr_1_reg[27]_i_15_n_0 ,\condition_sample_tr_1_reg[27]_i_15_n_1 ,\condition_sample_tr_1_reg[27]_i_15_n_2 ,\condition_sample_tr_1_reg[27]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_tr_1[27]_i_16_n_0 ,\condition_sample_tr_1[27]_i_17_n_0 ,\condition_sample_tr_1[27]_i_18_n_0 ,\condition_sample_tr_1[27]_i_19_n_0 }),
        .O(count_upto_sample_tr_reg[27:24]),
        .S({\condition_sample_tr_1[27]_i_20_n_0 ,\condition_sample_tr_1[27]_i_21_n_0 ,\condition_sample_tr_1[27]_i_22_n_0 ,\condition_sample_tr_1[27]_i_23_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[27]_i_2 
       (.CI(\condition_sample_tr_1_reg[23]_i_2_n_0 ),
        .CO({\condition_sample_tr_1_reg[27]_i_2_n_0 ,\condition_sample_tr_1_reg[27]_i_2_n_1 ,\condition_sample_tr_1_reg[27]_i_2_n_2 ,\condition_sample_tr_1_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\condition_sample_tr_1[27]_i_7_n_0 ,\condition_sample_tr_1[27]_i_8_n_0 ,\condition_sample_tr_1[27]_i_9_n_0 ,\condition_sample_tr_1[27]_i_10_n_0 }),
        .O(count_upto_sample_tr_1_reg[27:24]),
        .S({\condition_sample_tr_1[27]_i_11_n_0 ,\condition_sample_tr_1[27]_i_12_n_0 ,\condition_sample_tr_1[27]_i_13_n_0 ,\condition_sample_tr_1[27]_i_14_n_0 }));
  FDRE \condition_sample_tr_1_reg[28] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[28]),
        .Q(condition_sample_tr_1[28]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[29] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[29]),
        .Q(condition_sample_tr_1[29]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[2] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[2]),
        .Q(condition_sample_tr_1[2]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[30] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[30]),
        .Q(condition_sample_tr_1[30]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[31] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[31]),
        .Q(condition_sample_tr_1[31]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[31]_i_1 
       (.CI(\condition_sample_tr_1_reg[27]_i_1_n_0 ),
        .CO({\NLW_condition_sample_tr_1_reg[31]_i_1_CO_UNCONNECTED [3],\condition_sample_tr_1_reg[31]_i_1_n_1 ,\condition_sample_tr_1_reg[31]_i_1_n_2 ,\condition_sample_tr_1_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_sample_tr_1_reg[30:28]}),
        .O(condition_sample_tr_10[31:28]),
        .S({\condition_sample_tr_1[31]_i_3_n_0 ,\condition_sample_tr_1[31]_i_4_n_0 ,\condition_sample_tr_1[31]_i_5_n_0 ,\condition_sample_tr_1[31]_i_6_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[31]_i_14 
       (.CI(\condition_sample_tr_1_reg[27]_i_15_n_0 ),
        .CO({\NLW_condition_sample_tr_1_reg[31]_i_14_CO_UNCONNECTED [3],\condition_sample_tr_1_reg[31]_i_14_n_1 ,\condition_sample_tr_1_reg[31]_i_14_n_2 ,\condition_sample_tr_1_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_sample_tr_1[31]_i_15_n_0 ,\condition_sample_tr_1[31]_i_16_n_0 ,\condition_sample_tr_1[31]_i_17_n_0 }),
        .O(count_upto_sample_tr_reg[31:28]),
        .S({\condition_sample_tr_1[31]_i_18_n_0 ,\condition_sample_tr_1[31]_i_19_n_0 ,\condition_sample_tr_1[31]_i_20_n_0 ,\condition_sample_tr_1[31]_i_21_n_0 }));
  CARRY4 \condition_sample_tr_1_reg[31]_i_2 
       (.CI(\condition_sample_tr_1_reg[27]_i_2_n_0 ),
        .CO({\NLW_condition_sample_tr_1_reg[31]_i_2_CO_UNCONNECTED [3],\condition_sample_tr_1_reg[31]_i_2_n_1 ,\condition_sample_tr_1_reg[31]_i_2_n_2 ,\condition_sample_tr_1_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\condition_sample_tr_1[31]_i_7_n_0 ,\condition_sample_tr_1[31]_i_8_n_0 ,\condition_sample_tr_1[31]_i_9_n_0 }),
        .O(count_upto_sample_tr_1_reg[31:28]),
        .S({\condition_sample_tr_1[31]_i_10_n_0 ,\condition_sample_tr_1[31]_i_11_n_0 ,\condition_sample_tr_1[31]_i_12_n_0 ,\condition_sample_tr_1[31]_i_13_n_0 }));
  FDRE \condition_sample_tr_1_reg[3] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[3]),
        .Q(condition_sample_tr_1[3]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\condition_sample_tr_1_reg[3]_i_1_n_0 ,\condition_sample_tr_1_reg[3]_i_1_n_1 ,\condition_sample_tr_1_reg[3]_i_1_n_2 ,\condition_sample_tr_1_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_tr_1_reg[3]__1_n_0 ,\count_upto_sample_tr_1_reg[2]__1_n_0 ,\count_upto_sample_tr_1_reg[1]__1_n_0 ,\count_upto_sample_tr_1_reg[0]__1_n_0 }),
        .O(condition_sample_tr_10[3:0]),
        .S({\condition_sample_tr_1[3]_i_2_n_0 ,\condition_sample_tr_1[3]_i_3_n_0 ,\condition_sample_tr_1[3]_i_4_n_0 ,\condition_sample_tr_1[3]_i_5_n_0 }));
  FDRE \condition_sample_tr_1_reg[4] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[4]),
        .Q(condition_sample_tr_1[4]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[5] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[5]),
        .Q(condition_sample_tr_1[5]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[6] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[6]),
        .Q(condition_sample_tr_1[6]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[7] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[7]),
        .Q(condition_sample_tr_1[7]),
        .R(1'b0));
  CARRY4 \condition_sample_tr_1_reg[7]_i_1 
       (.CI(\condition_sample_tr_1_reg[3]_i_1_n_0 ),
        .CO({\condition_sample_tr_1_reg[7]_i_1_n_0 ,\condition_sample_tr_1_reg[7]_i_1_n_1 ,\condition_sample_tr_1_reg[7]_i_1_n_2 ,\condition_sample_tr_1_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_sample_tr_1_reg[7]__1_n_0 ,\count_upto_sample_tr_1_reg[6]__1_n_0 ,\count_upto_sample_tr_1_reg[5]__1_n_0 ,\count_upto_sample_tr_1_reg[4]__1_n_0 }),
        .O(condition_sample_tr_10[7:4]),
        .S({\condition_sample_tr_1[7]_i_2_n_0 ,\condition_sample_tr_1[7]_i_3_n_0 ,\condition_sample_tr_1[7]_i_4_n_0 ,\condition_sample_tr_1[7]_i_5_n_0 }));
  FDRE \condition_sample_tr_1_reg[8] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[8]),
        .Q(condition_sample_tr_1[8]),
        .R(1'b0));
  FDRE \condition_sample_tr_1_reg[9] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(condition_sample_tr_10[9]),
        .Q(condition_sample_tr_1[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_all_half1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_all_half1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg1_reg_n_0_[31] ,\slv_reg1_reg_n_0_[30] ,\slv_reg1_reg_n_0_[29] ,\slv_reg1_reg_n_0_[28] ,\slv_reg1_reg_n_0_[27] ,\slv_reg1_reg_n_0_[26] ,\slv_reg1_reg_n_0_[25] ,\slv_reg1_reg_n_0_[24] ,\slv_reg1_reg_n_0_[23] ,\slv_reg1_reg_n_0_[22] ,\slv_reg1_reg_n_0_[21] ,\slv_reg1_reg_n_0_[20] ,\slv_reg1_reg_n_0_[19] ,\slv_reg1_reg_n_0_[18] ,\slv_reg1_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_all_half1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_all_half1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_all_half1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_all_half1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_all_half1_OVERFLOW_UNCONNECTED),
        .P({count_all_half1_n_58,count_all_half1_n_59,count_all_half1_n_60,count_all_half1_n_61,count_all_half1_n_62,count_all_half1_n_63,count_all_half1_n_64,count_all_half1_n_65,count_all_half1_n_66,count_all_half1_n_67,count_all_half1_n_68,count_all_half1_n_69,count_all_half1_n_70,count_all_half1_n_71,count_all_half1_n_72,count_all_half1_n_73,count_all_half1_n_74,count_all_half1_n_75,count_all_half1_n_76,count_all_half1_n_77,count_all_half1_n_78,count_all_half1_n_79,count_all_half1_n_80,count_all_half1_n_81,count_all_half1_n_82,count_all_half1_n_83,count_all_half1_n_84,count_all_half1_n_85,count_all_half1_n_86,count_all_half1_n_87,count_all_half1_n_88,count_all_half1_n_89,count_all_half1_n_90,count_all_half1_n_91,count_all_half1_n_92,count_all_half1_n_93,count_all_half1_n_94,count_all_half1_n_95,count_all_half1_n_96,count_all_half1_n_97,count_all_half1_n_98,count_all_half1_n_99,count_all_half1_n_100,count_all_half1_n_101,count_all_half1_n_102,count_all_half1_n_103,count_all_half1_n_104,count_all_half1_n_105}),
        .PATTERNBDETECT(NLW_count_all_half1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_all_half1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_all_half1_n_106,count_all_half1_n_107,count_all_half1_n_108,count_all_half1_n_109,count_all_half1_n_110,count_all_half1_n_111,count_all_half1_n_112,count_all_half1_n_113,count_all_half1_n_114,count_all_half1_n_115,count_all_half1_n_116,count_all_half1_n_117,count_all_half1_n_118,count_all_half1_n_119,count_all_half1_n_120,count_all_half1_n_121,count_all_half1_n_122,count_all_half1_n_123,count_all_half1_n_124,count_all_half1_n_125,count_all_half1_n_126,count_all_half1_n_127,count_all_half1_n_128,count_all_half1_n_129,count_all_half1_n_130,count_all_half1_n_131,count_all_half1_n_132,count_all_half1_n_133,count_all_half1_n_134,count_all_half1_n_135,count_all_half1_n_136,count_all_half1_n_137,count_all_half1_n_138,count_all_half1_n_139,count_all_half1_n_140,count_all_half1_n_141,count_all_half1_n_142,count_all_half1_n_143,count_all_half1_n_144,count_all_half1_n_145,count_all_half1_n_146,count_all_half1_n_147,count_all_half1_n_148,count_all_half1_n_149,count_all_half1_n_150,count_all_half1_n_151,count_all_half1_n_152,count_all_half1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_all_half1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_all_half1__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg1_reg_n_0_[16] ,\slv_reg1_reg_n_0_[15] ,\slv_reg1_reg_n_0_[14] ,\slv_reg1_reg_n_0_[13] ,\slv_reg1_reg_n_0_[12] ,\slv_reg1_reg_n_0_[11] ,\slv_reg1_reg_n_0_[10] ,\slv_reg1_reg_n_0_[9] ,\slv_reg1_reg_n_0_[8] ,\slv_reg1_reg_n_0_[7] ,\slv_reg1_reg_n_0_[6] ,\slv_reg1_reg_n_0_[5] ,\slv_reg1_reg_n_0_[4] ,\slv_reg1_reg_n_0_[3] ,\slv_reg1_reg_n_0_[2] ,\slv_reg1_reg_n_0_[1] ,\slv_reg1_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_all_half1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_all_half1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_all_half1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_all_half1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_all_half1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_all_half1__0_OVERFLOW_UNCONNECTED),
        .P({count_all_half1__0_n_58,count_all_half1__0_n_59,count_all_half1__0_n_60,count_all_half1__0_n_61,count_all_half1__0_n_62,count_all_half1__0_n_63,count_all_half1__0_n_64,count_all_half1__0_n_65,count_all_half1__0_n_66,count_all_half1__0_n_67,count_all_half1__0_n_68,count_all_half1__0_n_69,count_all_half1__0_n_70,count_all_half1__0_n_71,count_all_half1__0_n_72,count_all_half1__0_n_73,count_all_half1__0_n_74,count_all_half1__0_n_75,count_all_half1__0_n_76,count_all_half1__0_n_77,count_all_half1__0_n_78,count_all_half1__0_n_79,count_all_half1__0_n_80,count_all_half1__0_n_81,count_all_half1__0_n_82,count_all_half1__0_n_83,count_all_half1__0_n_84,count_all_half1__0_n_85,count_all_half1__0_n_86,count_all_half1__0_n_87,count_all_half1__0_n_88,count_all_half1__0_n_89,count_all_half1__0_n_90,count_all_half1__0_n_91,count_all_half1__0_n_92,count_all_half1__0_n_93,count_all_half1__0_n_94,count_all_half1__0_n_95,count_all_half1__0_n_96,count_all_half1__0_n_97,count_all_half1__0_n_98,count_all_half1__0_n_99,count_all_half1__0_n_100,count_all_half1__0_n_101,count_all_half1__0_n_102,count_all_half1__0_n_103,count_all_half1__0_n_104,count_all_half1__0_n_105}),
        .PATTERNBDETECT(NLW_count_all_half1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_all_half1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_all_half1__0_n_106,count_all_half1__0_n_107,count_all_half1__0_n_108,count_all_half1__0_n_109,count_all_half1__0_n_110,count_all_half1__0_n_111,count_all_half1__0_n_112,count_all_half1__0_n_113,count_all_half1__0_n_114,count_all_half1__0_n_115,count_all_half1__0_n_116,count_all_half1__0_n_117,count_all_half1__0_n_118,count_all_half1__0_n_119,count_all_half1__0_n_120,count_all_half1__0_n_121,count_all_half1__0_n_122,count_all_half1__0_n_123,count_all_half1__0_n_124,count_all_half1__0_n_125,count_all_half1__0_n_126,count_all_half1__0_n_127,count_all_half1__0_n_128,count_all_half1__0_n_129,count_all_half1__0_n_130,count_all_half1__0_n_131,count_all_half1__0_n_132,count_all_half1__0_n_133,count_all_half1__0_n_134,count_all_half1__0_n_135,count_all_half1__0_n_136,count_all_half1__0_n_137,count_all_half1__0_n_138,count_all_half1__0_n_139,count_all_half1__0_n_140,count_all_half1__0_n_141,count_all_half1__0_n_142,count_all_half1__0_n_143,count_all_half1__0_n_144,count_all_half1__0_n_145,count_all_half1__0_n_146,count_all_half1__0_n_147,count_all_half1__0_n_148,count_all_half1__0_n_149,count_all_half1__0_n_150,count_all_half1__0_n_151,count_all_half1__0_n_152,count_all_half1__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_all_half1__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_all_half1__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg1_reg_n_0_[16] ,\slv_reg1_reg_n_0_[15] ,\slv_reg1_reg_n_0_[14] ,\slv_reg1_reg_n_0_[13] ,\slv_reg1_reg_n_0_[12] ,\slv_reg1_reg_n_0_[11] ,\slv_reg1_reg_n_0_[10] ,\slv_reg1_reg_n_0_[9] ,\slv_reg1_reg_n_0_[8] ,\slv_reg1_reg_n_0_[7] ,\slv_reg1_reg_n_0_[6] ,\slv_reg1_reg_n_0_[5] ,\slv_reg1_reg_n_0_[4] ,\slv_reg1_reg_n_0_[3] ,\slv_reg1_reg_n_0_[2] ,\slv_reg1_reg_n_0_[1] ,\slv_reg1_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_all_half1__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_all_half1__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_all_half1__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_all_half1__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_all_half1__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_all_half1__1_OVERFLOW_UNCONNECTED),
        .P({count_all_half1__1_n_58,count_all_half1__1_n_59,count_all_half1__1_n_60,count_all_half1__1_n_61,count_all_half1__1_n_62,count_all_half1__1_n_63,count_all_half1__1_n_64,count_all_half1__1_n_65,count_all_half1__1_n_66,count_all_half1__1_n_67,count_all_half1__1_n_68,count_all_half1__1_n_69,count_all_half1__1_n_70,count_all_half1__1_n_71,count_all_half1__1_n_72,count_all_half1__1_n_73,count_all_half1__1_n_74,count_all_half1__1_n_75,count_all_half1__1_n_76,count_all_half1__1_n_77,count_all_half1__1_n_78,count_all_half1__1_n_79,count_all_half1__1_n_80,count_all_half1__1_n_81,count_all_half1__1_n_82,count_all_half1__1_n_83,count_all_half1__1_n_84,count_all_half1__1_n_85,count_all_half1__1_n_86,count_all_half1__1_n_87,count_all_half1__1_n_88,count_all_half1__1_n_89,count_all_half1__1_n_90,count_all_half1__1_n_91,count_all_half1__1_n_92,count_all_half1__1_n_93,count_all_half1__1_n_94,count_all_half1__1_n_95,count_all_half1__1_n_96,count_all_half1__1_n_97,count_all_half1__1_n_98,count_all_half1__1_n_99,count_all_half1__1_n_100,count_all_half1__1_n_101,count_all_half1__1_n_102,count_all_half1__1_n_103,count_all_half1__1_n_104,count_all_half1__1_n_105}),
        .PATTERNBDETECT(NLW_count_all_half1__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_all_half1__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_all_half1__0_n_106,count_all_half1__0_n_107,count_all_half1__0_n_108,count_all_half1__0_n_109,count_all_half1__0_n_110,count_all_half1__0_n_111,count_all_half1__0_n_112,count_all_half1__0_n_113,count_all_half1__0_n_114,count_all_half1__0_n_115,count_all_half1__0_n_116,count_all_half1__0_n_117,count_all_half1__0_n_118,count_all_half1__0_n_119,count_all_half1__0_n_120,count_all_half1__0_n_121,count_all_half1__0_n_122,count_all_half1__0_n_123,count_all_half1__0_n_124,count_all_half1__0_n_125,count_all_half1__0_n_126,count_all_half1__0_n_127,count_all_half1__0_n_128,count_all_half1__0_n_129,count_all_half1__0_n_130,count_all_half1__0_n_131,count_all_half1__0_n_132,count_all_half1__0_n_133,count_all_half1__0_n_134,count_all_half1__0_n_135,count_all_half1__0_n_136,count_all_half1__0_n_137,count_all_half1__0_n_138,count_all_half1__0_n_139,count_all_half1__0_n_140,count_all_half1__0_n_141,count_all_half1__0_n_142,count_all_half1__0_n_143,count_all_half1__0_n_144,count_all_half1__0_n_145,count_all_half1__0_n_146,count_all_half1__0_n_147,count_all_half1__0_n_148,count_all_half1__0_n_149,count_all_half1__0_n_150,count_all_half1__0_n_151,count_all_half1__0_n_152,count_all_half1__0_n_153}),
        .PCOUT(NLW_count_all_half1__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_all_half1__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[0]_i_1 
       (.I0(count_all_half1__0_n_105),
        .O(count_all_half0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[12]_i_2 
       (.I0(count_all_half1__0_n_93),
        .O(\count_all_half[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[12]_i_3 
       (.I0(count_all_half1__0_n_94),
        .O(\count_all_half[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[12]_i_4 
       (.I0(count_all_half1__0_n_95),
        .O(\count_all_half[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[12]_i_5 
       (.I0(count_all_half1__0_n_96),
        .O(\count_all_half[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[16]_i_2 
       (.I0(\count_all_half_reg[20]_i_2_n_7 ),
        .O(\count_all_half[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[16]_i_3 
       (.I0(count_all_half1__0_n_90),
        .O(\count_all_half[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[16]_i_4 
       (.I0(count_all_half1__0_n_91),
        .O(\count_all_half[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[16]_i_5 
       (.I0(count_all_half1__0_n_92),
        .O(\count_all_half[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[20]_i_3 
       (.I0(\count_all_half_reg[24]_i_2_n_7 ),
        .O(\count_all_half[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[20]_i_4 
       (.I0(\count_all_half_reg[20]_i_2_n_4 ),
        .O(\count_all_half[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[20]_i_5 
       (.I0(\count_all_half_reg[20]_i_2_n_5 ),
        .O(\count_all_half[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[20]_i_6 
       (.I0(\count_all_half_reg[20]_i_2_n_6 ),
        .O(\count_all_half[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[20]_i_7 
       (.I0(count_all_half1__1_n_103),
        .I1(count_all_half1_n_103),
        .O(\count_all_half[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[20]_i_8 
       (.I0(count_all_half1__1_n_104),
        .I1(count_all_half1_n_104),
        .O(\count_all_half[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[20]_i_9 
       (.I0(count_all_half1__1_n_105),
        .I1(count_all_half1_n_105),
        .O(\count_all_half[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[24]_i_10 
       (.I0(count_all_half1__1_n_102),
        .I1(count_all_half1_n_102),
        .O(\count_all_half[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[24]_i_3 
       (.I0(\count_all_half_reg[28]_i_2_n_7 ),
        .O(\count_all_half[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[24]_i_4 
       (.I0(\count_all_half_reg[24]_i_2_n_4 ),
        .O(\count_all_half[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[24]_i_5 
       (.I0(\count_all_half_reg[24]_i_2_n_5 ),
        .O(\count_all_half[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[24]_i_6 
       (.I0(\count_all_half_reg[24]_i_2_n_6 ),
        .O(\count_all_half[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[24]_i_7 
       (.I0(count_all_half1__1_n_99),
        .I1(count_all_half1_n_99),
        .O(\count_all_half[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[24]_i_8 
       (.I0(count_all_half1__1_n_100),
        .I1(count_all_half1_n_100),
        .O(\count_all_half[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[24]_i_9 
       (.I0(count_all_half1__1_n_101),
        .I1(count_all_half1_n_101),
        .O(\count_all_half[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[28]_i_10 
       (.I0(count_all_half1__1_n_98),
        .I1(count_all_half1_n_98),
        .O(\count_all_half[28]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[28]_i_3 
       (.I0(\count_all_half_reg[31]_i_3_n_7 ),
        .O(\count_all_half[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[28]_i_4 
       (.I0(\count_all_half_reg[28]_i_2_n_4 ),
        .O(\count_all_half[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[28]_i_5 
       (.I0(\count_all_half_reg[28]_i_2_n_5 ),
        .O(\count_all_half[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[28]_i_6 
       (.I0(\count_all_half_reg[28]_i_2_n_6 ),
        .O(\count_all_half[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[28]_i_7 
       (.I0(count_all_half1__1_n_95),
        .I1(count_all_half1_n_95),
        .O(\count_all_half[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[28]_i_8 
       (.I0(count_all_half1__1_n_96),
        .I1(count_all_half1_n_96),
        .O(\count_all_half[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[28]_i_9 
       (.I0(count_all_half1__1_n_97),
        .I1(count_all_half1_n_97),
        .O(\count_all_half[28]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[31]_i_1 
       (.I0(reset),
        .O(\count_all_half[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[31]_i_10 
       (.I0(count_all_half1__1_n_94),
        .I1(count_all_half1_n_94),
        .O(\count_all_half[31]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[31]_i_4 
       (.I0(\count_all_half_reg[31]_i_3_n_4 ),
        .O(\count_all_half[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[31]_i_5 
       (.I0(\count_all_half_reg[31]_i_3_n_5 ),
        .O(\count_all_half[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[31]_i_6 
       (.I0(\count_all_half_reg[31]_i_3_n_6 ),
        .O(\count_all_half[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[31]_i_7 
       (.I0(count_all_half1__1_n_91),
        .I1(count_all_half1_n_91),
        .O(\count_all_half[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[31]_i_8 
       (.I0(count_all_half1__1_n_92),
        .I1(count_all_half1_n_92),
        .O(\count_all_half[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_all_half[31]_i_9 
       (.I0(count_all_half1__1_n_93),
        .I1(count_all_half1_n_93),
        .O(\count_all_half[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[4]_i_2 
       (.I0(count_all_half1__0_n_101),
        .O(\count_all_half[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[4]_i_3 
       (.I0(count_all_half1__0_n_102),
        .O(\count_all_half[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[4]_i_4 
       (.I0(count_all_half1__0_n_103),
        .O(\count_all_half[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[4]_i_5 
       (.I0(count_all_half1__0_n_104),
        .O(\count_all_half[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[8]_i_2 
       (.I0(count_all_half1__0_n_97),
        .O(\count_all_half[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[8]_i_3 
       (.I0(count_all_half1__0_n_98),
        .O(\count_all_half[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[8]_i_4 
       (.I0(count_all_half1__0_n_99),
        .O(\count_all_half[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_all_half[8]_i_5 
       (.I0(count_all_half1__0_n_100),
        .O(\count_all_half[8]_i_5_n_0 ));
  FDRE \count_all_half_reg[0] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[0]),
        .Q(count_all_half[0]),
        .R(1'b0));
  FDRE \count_all_half_reg[10] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[10]),
        .Q(count_all_half[10]),
        .R(1'b0));
  FDRE \count_all_half_reg[11] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[11]),
        .Q(count_all_half[11]),
        .R(1'b0));
  FDRE \count_all_half_reg[12] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[12]),
        .Q(count_all_half[12]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[12]_i_1 
       (.CI(\count_all_half_reg[8]_i_1_n_0 ),
        .CO({\count_all_half_reg[12]_i_1_n_0 ,\count_all_half_reg[12]_i_1_n_1 ,\count_all_half_reg[12]_i_1_n_2 ,\count_all_half_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({count_all_half1__0_n_93,count_all_half1__0_n_94,count_all_half1__0_n_95,count_all_half1__0_n_96}),
        .O(count_all_half0[12:9]),
        .S({\count_all_half[12]_i_2_n_0 ,\count_all_half[12]_i_3_n_0 ,\count_all_half[12]_i_4_n_0 ,\count_all_half[12]_i_5_n_0 }));
  FDRE \count_all_half_reg[13] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[13]),
        .Q(count_all_half[13]),
        .R(1'b0));
  FDRE \count_all_half_reg[14] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[14]),
        .Q(count_all_half[14]),
        .R(1'b0));
  FDRE \count_all_half_reg[15] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[15]),
        .Q(count_all_half[15]),
        .R(1'b0));
  FDRE \count_all_half_reg[16] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[16]),
        .Q(count_all_half[16]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[16]_i_1 
       (.CI(\count_all_half_reg[12]_i_1_n_0 ),
        .CO({\count_all_half_reg[16]_i_1_n_0 ,\count_all_half_reg[16]_i_1_n_1 ,\count_all_half_reg[16]_i_1_n_2 ,\count_all_half_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_all_half_reg[20]_i_2_n_7 ,count_all_half1__0_n_90,count_all_half1__0_n_91,count_all_half1__0_n_92}),
        .O(count_all_half0[16:13]),
        .S({\count_all_half[16]_i_2_n_0 ,\count_all_half[16]_i_3_n_0 ,\count_all_half[16]_i_4_n_0 ,\count_all_half[16]_i_5_n_0 }));
  FDRE \count_all_half_reg[17] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[17]),
        .Q(count_all_half[17]),
        .R(1'b0));
  FDRE \count_all_half_reg[18] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[18]),
        .Q(count_all_half[18]),
        .R(1'b0));
  FDRE \count_all_half_reg[19] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[19]),
        .Q(count_all_half[19]),
        .R(1'b0));
  FDRE \count_all_half_reg[1] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[1]),
        .Q(count_all_half[1]),
        .R(1'b0));
  FDRE \count_all_half_reg[20] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[20]),
        .Q(count_all_half[20]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[20]_i_1 
       (.CI(\count_all_half_reg[16]_i_1_n_0 ),
        .CO({\count_all_half_reg[20]_i_1_n_0 ,\count_all_half_reg[20]_i_1_n_1 ,\count_all_half_reg[20]_i_1_n_2 ,\count_all_half_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_all_half_reg[24]_i_2_n_7 ,\count_all_half_reg[20]_i_2_n_4 ,\count_all_half_reg[20]_i_2_n_5 ,\count_all_half_reg[20]_i_2_n_6 }),
        .O(count_all_half0[20:17]),
        .S({\count_all_half[20]_i_3_n_0 ,\count_all_half[20]_i_4_n_0 ,\count_all_half[20]_i_5_n_0 ,\count_all_half[20]_i_6_n_0 }));
  CARRY4 \count_all_half_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\count_all_half_reg[20]_i_2_n_0 ,\count_all_half_reg[20]_i_2_n_1 ,\count_all_half_reg[20]_i_2_n_2 ,\count_all_half_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_all_half1__1_n_103,count_all_half1__1_n_104,count_all_half1__1_n_105,1'b0}),
        .O({\count_all_half_reg[20]_i_2_n_4 ,\count_all_half_reg[20]_i_2_n_5 ,\count_all_half_reg[20]_i_2_n_6 ,\count_all_half_reg[20]_i_2_n_7 }),
        .S({\count_all_half[20]_i_7_n_0 ,\count_all_half[20]_i_8_n_0 ,\count_all_half[20]_i_9_n_0 ,count_all_half1__0_n_89}));
  FDRE \count_all_half_reg[21] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[21]),
        .Q(count_all_half[21]),
        .R(1'b0));
  FDRE \count_all_half_reg[22] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[22]),
        .Q(count_all_half[22]),
        .R(1'b0));
  FDRE \count_all_half_reg[23] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[23]),
        .Q(count_all_half[23]),
        .R(1'b0));
  FDRE \count_all_half_reg[24] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[24]),
        .Q(count_all_half[24]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[24]_i_1 
       (.CI(\count_all_half_reg[20]_i_1_n_0 ),
        .CO({\count_all_half_reg[24]_i_1_n_0 ,\count_all_half_reg[24]_i_1_n_1 ,\count_all_half_reg[24]_i_1_n_2 ,\count_all_half_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_all_half_reg[28]_i_2_n_7 ,\count_all_half_reg[24]_i_2_n_4 ,\count_all_half_reg[24]_i_2_n_5 ,\count_all_half_reg[24]_i_2_n_6 }),
        .O(count_all_half0[24:21]),
        .S({\count_all_half[24]_i_3_n_0 ,\count_all_half[24]_i_4_n_0 ,\count_all_half[24]_i_5_n_0 ,\count_all_half[24]_i_6_n_0 }));
  CARRY4 \count_all_half_reg[24]_i_2 
       (.CI(\count_all_half_reg[20]_i_2_n_0 ),
        .CO({\count_all_half_reg[24]_i_2_n_0 ,\count_all_half_reg[24]_i_2_n_1 ,\count_all_half_reg[24]_i_2_n_2 ,\count_all_half_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_all_half1__1_n_99,count_all_half1__1_n_100,count_all_half1__1_n_101,count_all_half1__1_n_102}),
        .O({\count_all_half_reg[24]_i_2_n_4 ,\count_all_half_reg[24]_i_2_n_5 ,\count_all_half_reg[24]_i_2_n_6 ,\count_all_half_reg[24]_i_2_n_7 }),
        .S({\count_all_half[24]_i_7_n_0 ,\count_all_half[24]_i_8_n_0 ,\count_all_half[24]_i_9_n_0 ,\count_all_half[24]_i_10_n_0 }));
  FDRE \count_all_half_reg[25] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[25]),
        .Q(count_all_half[25]),
        .R(1'b0));
  FDRE \count_all_half_reg[26] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[26]),
        .Q(count_all_half[26]),
        .R(1'b0));
  FDRE \count_all_half_reg[27] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[27]),
        .Q(count_all_half[27]),
        .R(1'b0));
  FDRE \count_all_half_reg[28] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[28]),
        .Q(count_all_half[28]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[28]_i_1 
       (.CI(\count_all_half_reg[24]_i_1_n_0 ),
        .CO({\count_all_half_reg[28]_i_1_n_0 ,\count_all_half_reg[28]_i_1_n_1 ,\count_all_half_reg[28]_i_1_n_2 ,\count_all_half_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_all_half_reg[31]_i_3_n_7 ,\count_all_half_reg[28]_i_2_n_4 ,\count_all_half_reg[28]_i_2_n_5 ,\count_all_half_reg[28]_i_2_n_6 }),
        .O(count_all_half0[28:25]),
        .S({\count_all_half[28]_i_3_n_0 ,\count_all_half[28]_i_4_n_0 ,\count_all_half[28]_i_5_n_0 ,\count_all_half[28]_i_6_n_0 }));
  CARRY4 \count_all_half_reg[28]_i_2 
       (.CI(\count_all_half_reg[24]_i_2_n_0 ),
        .CO({\count_all_half_reg[28]_i_2_n_0 ,\count_all_half_reg[28]_i_2_n_1 ,\count_all_half_reg[28]_i_2_n_2 ,\count_all_half_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_all_half1__1_n_95,count_all_half1__1_n_96,count_all_half1__1_n_97,count_all_half1__1_n_98}),
        .O({\count_all_half_reg[28]_i_2_n_4 ,\count_all_half_reg[28]_i_2_n_5 ,\count_all_half_reg[28]_i_2_n_6 ,\count_all_half_reg[28]_i_2_n_7 }),
        .S({\count_all_half[28]_i_7_n_0 ,\count_all_half[28]_i_8_n_0 ,\count_all_half[28]_i_9_n_0 ,\count_all_half[28]_i_10_n_0 }));
  FDRE \count_all_half_reg[29] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[29]),
        .Q(count_all_half[29]),
        .R(1'b0));
  FDRE \count_all_half_reg[2] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[2]),
        .Q(count_all_half[2]),
        .R(1'b0));
  FDRE \count_all_half_reg[30] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[30]),
        .Q(count_all_half[30]),
        .R(1'b0));
  FDRE \count_all_half_reg[31] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[31]),
        .Q(count_all_half[31]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[31]_i_2 
       (.CI(\count_all_half_reg[28]_i_1_n_0 ),
        .CO({\NLW_count_all_half_reg[31]_i_2_CO_UNCONNECTED [3:2],\count_all_half_reg[31]_i_2_n_2 ,\count_all_half_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\count_all_half_reg[31]_i_3_n_5 ,\count_all_half_reg[31]_i_3_n_6 }),
        .O({\NLW_count_all_half_reg[31]_i_2_O_UNCONNECTED [3],count_all_half0[31:29]}),
        .S({1'b0,\count_all_half[31]_i_4_n_0 ,\count_all_half[31]_i_5_n_0 ,\count_all_half[31]_i_6_n_0 }));
  CARRY4 \count_all_half_reg[31]_i_3 
       (.CI(\count_all_half_reg[28]_i_2_n_0 ),
        .CO({\NLW_count_all_half_reg[31]_i_3_CO_UNCONNECTED [3],\count_all_half_reg[31]_i_3_n_1 ,\count_all_half_reg[31]_i_3_n_2 ,\count_all_half_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_all_half1__1_n_92,count_all_half1__1_n_93,count_all_half1__1_n_94}),
        .O({\count_all_half_reg[31]_i_3_n_4 ,\count_all_half_reg[31]_i_3_n_5 ,\count_all_half_reg[31]_i_3_n_6 ,\count_all_half_reg[31]_i_3_n_7 }),
        .S({\count_all_half[31]_i_7_n_0 ,\count_all_half[31]_i_8_n_0 ,\count_all_half[31]_i_9_n_0 ,\count_all_half[31]_i_10_n_0 }));
  FDRE \count_all_half_reg[3] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[3]),
        .Q(count_all_half[3]),
        .R(1'b0));
  FDRE \count_all_half_reg[4] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[4]),
        .Q(count_all_half[4]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_all_half_reg[4]_i_1_n_0 ,\count_all_half_reg[4]_i_1_n_1 ,\count_all_half_reg[4]_i_1_n_2 ,\count_all_half_reg[4]_i_1_n_3 }),
        .CYINIT(count_all_half1__0_n_105),
        .DI({count_all_half1__0_n_101,count_all_half1__0_n_102,count_all_half1__0_n_103,count_all_half1__0_n_104}),
        .O(count_all_half0[4:1]),
        .S({\count_all_half[4]_i_2_n_0 ,\count_all_half[4]_i_3_n_0 ,\count_all_half[4]_i_4_n_0 ,\count_all_half[4]_i_5_n_0 }));
  FDRE \count_all_half_reg[5] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[5]),
        .Q(count_all_half[5]),
        .R(1'b0));
  FDRE \count_all_half_reg[6] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[6]),
        .Q(count_all_half[6]),
        .R(1'b0));
  FDRE \count_all_half_reg[7] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[7]),
        .Q(count_all_half[7]),
        .R(1'b0));
  FDRE \count_all_half_reg[8] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[8]),
        .Q(count_all_half[8]),
        .R(1'b0));
  CARRY4 \count_all_half_reg[8]_i_1 
       (.CI(\count_all_half_reg[4]_i_1_n_0 ),
        .CO({\count_all_half_reg[8]_i_1_n_0 ,\count_all_half_reg[8]_i_1_n_1 ,\count_all_half_reg[8]_i_1_n_2 ,\count_all_half_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({count_all_half1__0_n_97,count_all_half1__0_n_98,count_all_half1__0_n_99,count_all_half1__0_n_100}),
        .O(count_all_half0[8:5]),
        .S({\count_all_half[8]_i_2_n_0 ,\count_all_half[8]_i_3_n_0 ,\count_all_half[8]_i_4_n_0 ,\count_all_half[8]_i_5_n_0 }));
  FDRE \count_all_half_reg[9] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_all_half0[9]),
        .Q(count_all_half[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg4_reg_n_0_[31] ,\slv_reg4_reg_n_0_[30] ,\slv_reg4_reg_n_0_[29] ,\slv_reg4_reg_n_0_[28] ,\slv_reg4_reg_n_0_[27] ,\slv_reg4_reg_n_0_[26] ,\slv_reg4_reg_n_0_[25] ,\slv_reg4_reg_n_0_[24] ,\slv_reg4_reg_n_0_[23] ,\slv_reg4_reg_n_0_[22] ,\slv_reg4_reg_n_0_[21] ,\slv_reg4_reg_n_0_[20] ,\slv_reg4_reg_n_0_[19] ,\slv_reg4_reg_n_0_[18] ,\slv_reg4_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_10_n_58,count_upto_10_n_59,count_upto_10_n_60,count_upto_10_n_61,count_upto_10_n_62,count_upto_10_n_63,count_upto_10_n_64,count_upto_10_n_65,count_upto_10_n_66,count_upto_10_n_67,count_upto_10_n_68,count_upto_10_n_69,count_upto_10_n_70,count_upto_10_n_71,count_upto_10_n_72,count_upto_10_n_73,count_upto_10_n_74,count_upto_10_n_75,count_upto_10_n_76,count_upto_10_n_77,count_upto_10_n_78,count_upto_10_n_79,count_upto_10_n_80,count_upto_10_n_81,count_upto_10_n_82,count_upto_10_n_83,count_upto_10_n_84,count_upto_10_n_85,count_upto_10_n_86,count_upto_10_n_87,count_upto_10_n_88,count_upto_10_n_89,count_upto_10_n_90,count_upto_10_n_91,count_upto_10_n_92,count_upto_10_n_93,count_upto_10_n_94,count_upto_10_n_95,count_upto_10_n_96,count_upto_10_n_97,count_upto_10_n_98,count_upto_10_n_99,count_upto_10_n_100,count_upto_10_n_101,count_upto_10_n_102,count_upto_10_n_103,count_upto_10_n_104,count_upto_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_10_n_106,count_upto_10_n_107,count_upto_10_n_108,count_upto_10_n_109,count_upto_10_n_110,count_upto_10_n_111,count_upto_10_n_112,count_upto_10_n_113,count_upto_10_n_114,count_upto_10_n_115,count_upto_10_n_116,count_upto_10_n_117,count_upto_10_n_118,count_upto_10_n_119,count_upto_10_n_120,count_upto_10_n_121,count_upto_10_n_122,count_upto_10_n_123,count_upto_10_n_124,count_upto_10_n_125,count_upto_10_n_126,count_upto_10_n_127,count_upto_10_n_128,count_upto_10_n_129,count_upto_10_n_130,count_upto_10_n_131,count_upto_10_n_132,count_upto_10_n_133,count_upto_10_n_134,count_upto_10_n_135,count_upto_10_n_136,count_upto_10_n_137,count_upto_10_n_138,count_upto_10_n_139,count_upto_10_n_140,count_upto_10_n_141,count_upto_10_n_142,count_upto_10_n_143,count_upto_10_n_144,count_upto_10_n_145,count_upto_10_n_146,count_upto_10_n_147,count_upto_10_n_148,count_upto_10_n_149,count_upto_10_n_150,count_upto_10_n_151,count_upto_10_n_152,count_upto_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_100
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_100_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg22_reg_n_0_[31] ,\slv_reg22_reg_n_0_[30] ,\slv_reg22_reg_n_0_[29] ,\slv_reg22_reg_n_0_[28] ,\slv_reg22_reg_n_0_[27] ,\slv_reg22_reg_n_0_[26] ,\slv_reg22_reg_n_0_[25] ,\slv_reg22_reg_n_0_[24] ,\slv_reg22_reg_n_0_[23] ,\slv_reg22_reg_n_0_[22] ,\slv_reg22_reg_n_0_[21] ,\slv_reg22_reg_n_0_[20] ,\slv_reg22_reg_n_0_[19] ,\slv_reg22_reg_n_0_[18] ,\slv_reg22_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_100_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_100_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_100_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_100_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_100_OVERFLOW_UNCONNECTED),
        .P({count_upto_100_n_58,count_upto_100_n_59,count_upto_100_n_60,count_upto_100_n_61,count_upto_100_n_62,count_upto_100_n_63,count_upto_100_n_64,count_upto_100_n_65,count_upto_100_n_66,count_upto_100_n_67,count_upto_100_n_68,count_upto_100_n_69,count_upto_100_n_70,count_upto_100_n_71,count_upto_100_n_72,count_upto_100_n_73,count_upto_100_n_74,count_upto_100_n_75,count_upto_100_n_76,count_upto_100_n_77,count_upto_100_n_78,count_upto_100_n_79,count_upto_100_n_80,count_upto_100_n_81,count_upto_100_n_82,count_upto_100_n_83,count_upto_100_n_84,count_upto_100_n_85,count_upto_100_n_86,count_upto_100_n_87,count_upto_100_n_88,count_upto_100_n_89,count_upto_100_n_90,count_upto_100_n_91,count_upto_100_n_92,count_upto_100_n_93,count_upto_100_n_94,count_upto_100_n_95,count_upto_100_n_96,count_upto_100_n_97,count_upto_100_n_98,count_upto_100_n_99,count_upto_100_n_100,count_upto_100_n_101,count_upto_100_n_102,count_upto_100_n_103,count_upto_100_n_104,count_upto_100_n_105}),
        .PATTERNBDETECT(NLW_count_upto_100_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_100_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_100_n_106,count_upto_100_n_107,count_upto_100_n_108,count_upto_100_n_109,count_upto_100_n_110,count_upto_100_n_111,count_upto_100_n_112,count_upto_100_n_113,count_upto_100_n_114,count_upto_100_n_115,count_upto_100_n_116,count_upto_100_n_117,count_upto_100_n_118,count_upto_100_n_119,count_upto_100_n_120,count_upto_100_n_121,count_upto_100_n_122,count_upto_100_n_123,count_upto_100_n_124,count_upto_100_n_125,count_upto_100_n_126,count_upto_100_n_127,count_upto_100_n_128,count_upto_100_n_129,count_upto_100_n_130,count_upto_100_n_131,count_upto_100_n_132,count_upto_100_n_133,count_upto_100_n_134,count_upto_100_n_135,count_upto_100_n_136,count_upto_100_n_137,count_upto_100_n_138,count_upto_100_n_139,count_upto_100_n_140,count_upto_100_n_141,count_upto_100_n_142,count_upto_100_n_143,count_upto_100_n_144,count_upto_100_n_145,count_upto_100_n_146,count_upto_100_n_147,count_upto_100_n_148,count_upto_100_n_149,count_upto_100_n_150,count_upto_100_n_151,count_upto_100_n_152,count_upto_100_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_100_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_100__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg22_reg_n_0_[16] ,\slv_reg22_reg_n_0_[15] ,\slv_reg22_reg_n_0_[14] ,\slv_reg22_reg_n_0_[13] ,\slv_reg22_reg_n_0_[12] ,\slv_reg22_reg_n_0_[11] ,\slv_reg22_reg_n_0_[10] ,\slv_reg22_reg_n_0_[9] ,\slv_reg22_reg_n_0_[8] ,\slv_reg22_reg_n_0_[7] ,\slv_reg22_reg_n_0_[6] ,\slv_reg22_reg_n_0_[5] ,\slv_reg22_reg_n_0_[4] ,\slv_reg22_reg_n_0_[3] ,\slv_reg22_reg_n_0_[2] ,\slv_reg22_reg_n_0_[1] ,\slv_reg22_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_100__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_100__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_100__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_100__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_100__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_100__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_100__0_n_58,count_upto_100__0_n_59,count_upto_100__0_n_60,count_upto_100__0_n_61,count_upto_100__0_n_62,count_upto_100__0_n_63,count_upto_100__0_n_64,count_upto_100__0_n_65,count_upto_100__0_n_66,count_upto_100__0_n_67,count_upto_100__0_n_68,count_upto_100__0_n_69,count_upto_100__0_n_70,count_upto_100__0_n_71,count_upto_100__0_n_72,count_upto_100__0_n_73,count_upto_100__0_n_74,count_upto_100__0_n_75,count_upto_100__0_n_76,count_upto_100__0_n_77,count_upto_100__0_n_78,count_upto_100__0_n_79,count_upto_100__0_n_80,count_upto_100__0_n_81,count_upto_100__0_n_82,count_upto_100__0_n_83,count_upto_100__0_n_84,count_upto_100__0_n_85,count_upto_100__0_n_86,count_upto_100__0_n_87,count_upto_100__0_n_88,count_upto_100__0_n_89,count_upto_100__0_n_90,count_upto_100__0_n_91,count_upto_100__0_n_92,count_upto_100__0_n_93,count_upto_100__0_n_94,count_upto_100__0_n_95,count_upto_100__0_n_96,count_upto_100__0_n_97,count_upto_100__0_n_98,count_upto_100__0_n_99,count_upto_100__0_n_100,count_upto_100__0_n_101,count_upto_100__0_n_102,count_upto_100__0_n_103,count_upto_100__0_n_104,count_upto_100__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_100__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_100__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_100__0_n_106,count_upto_100__0_n_107,count_upto_100__0_n_108,count_upto_100__0_n_109,count_upto_100__0_n_110,count_upto_100__0_n_111,count_upto_100__0_n_112,count_upto_100__0_n_113,count_upto_100__0_n_114,count_upto_100__0_n_115,count_upto_100__0_n_116,count_upto_100__0_n_117,count_upto_100__0_n_118,count_upto_100__0_n_119,count_upto_100__0_n_120,count_upto_100__0_n_121,count_upto_100__0_n_122,count_upto_100__0_n_123,count_upto_100__0_n_124,count_upto_100__0_n_125,count_upto_100__0_n_126,count_upto_100__0_n_127,count_upto_100__0_n_128,count_upto_100__0_n_129,count_upto_100__0_n_130,count_upto_100__0_n_131,count_upto_100__0_n_132,count_upto_100__0_n_133,count_upto_100__0_n_134,count_upto_100__0_n_135,count_upto_100__0_n_136,count_upto_100__0_n_137,count_upto_100__0_n_138,count_upto_100__0_n_139,count_upto_100__0_n_140,count_upto_100__0_n_141,count_upto_100__0_n_142,count_upto_100__0_n_143,count_upto_100__0_n_144,count_upto_100__0_n_145,count_upto_100__0_n_146,count_upto_100__0_n_147,count_upto_100__0_n_148,count_upto_100__0_n_149,count_upto_100__0_n_150,count_upto_100__0_n_151,count_upto_100__0_n_152,count_upto_100__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_100__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_100__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg22_reg_n_0_[16] ,\slv_reg22_reg_n_0_[15] ,\slv_reg22_reg_n_0_[14] ,\slv_reg22_reg_n_0_[13] ,\slv_reg22_reg_n_0_[12] ,\slv_reg22_reg_n_0_[11] ,\slv_reg22_reg_n_0_[10] ,\slv_reg22_reg_n_0_[9] ,\slv_reg22_reg_n_0_[8] ,\slv_reg22_reg_n_0_[7] ,\slv_reg22_reg_n_0_[6] ,\slv_reg22_reg_n_0_[5] ,\slv_reg22_reg_n_0_[4] ,\slv_reg22_reg_n_0_[3] ,\slv_reg22_reg_n_0_[2] ,\slv_reg22_reg_n_0_[1] ,\slv_reg22_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_100__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_100__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_100__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_100__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_100__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_100__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_100__1_n_58,count_upto_100__1_n_59,count_upto_100__1_n_60,count_upto_100__1_n_61,count_upto_100__1_n_62,count_upto_100__1_n_63,count_upto_100__1_n_64,count_upto_100__1_n_65,count_upto_100__1_n_66,count_upto_100__1_n_67,count_upto_100__1_n_68,count_upto_100__1_n_69,count_upto_100__1_n_70,count_upto_100__1_n_71,count_upto_100__1_n_72,count_upto_100__1_n_73,count_upto_100__1_n_74,count_upto_100__1_n_75,count_upto_100__1_n_76,count_upto_100__1_n_77,count_upto_100__1_n_78,count_upto_100__1_n_79,count_upto_100__1_n_80,count_upto_100__1_n_81,count_upto_100__1_n_82,count_upto_100__1_n_83,count_upto_100__1_n_84,count_upto_100__1_n_85,count_upto_100__1_n_86,count_upto_100__1_n_87,count_upto_100__1_n_88,count_upto_100__1_n_89,count_upto_100__1_n_90,count_upto_100__1_n_91,count_upto_100__1_n_92,count_upto_100__1_n_93,count_upto_100__1_n_94,count_upto_100__1_n_95,count_upto_100__1_n_96,count_upto_100__1_n_97,count_upto_100__1_n_98,count_upto_100__1_n_99,count_upto_100__1_n_100,count_upto_100__1_n_101,count_upto_100__1_n_102,count_upto_100__1_n_103,count_upto_100__1_n_104,count_upto_100__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_100__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_100__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_100__0_n_106,count_upto_100__0_n_107,count_upto_100__0_n_108,count_upto_100__0_n_109,count_upto_100__0_n_110,count_upto_100__0_n_111,count_upto_100__0_n_112,count_upto_100__0_n_113,count_upto_100__0_n_114,count_upto_100__0_n_115,count_upto_100__0_n_116,count_upto_100__0_n_117,count_upto_100__0_n_118,count_upto_100__0_n_119,count_upto_100__0_n_120,count_upto_100__0_n_121,count_upto_100__0_n_122,count_upto_100__0_n_123,count_upto_100__0_n_124,count_upto_100__0_n_125,count_upto_100__0_n_126,count_upto_100__0_n_127,count_upto_100__0_n_128,count_upto_100__0_n_129,count_upto_100__0_n_130,count_upto_100__0_n_131,count_upto_100__0_n_132,count_upto_100__0_n_133,count_upto_100__0_n_134,count_upto_100__0_n_135,count_upto_100__0_n_136,count_upto_100__0_n_137,count_upto_100__0_n_138,count_upto_100__0_n_139,count_upto_100__0_n_140,count_upto_100__0_n_141,count_upto_100__0_n_142,count_upto_100__0_n_143,count_upto_100__0_n_144,count_upto_100__0_n_145,count_upto_100__0_n_146,count_upto_100__0_n_147,count_upto_100__0_n_148,count_upto_100__0_n_149,count_upto_100__0_n_150,count_upto_100__0_n_151,count_upto_100__0_n_152,count_upto_100__0_n_153}),
        .PCOUT(NLW_count_upto_100__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_100__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_10_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_10_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg21_reg_n_0_[31] ,\slv_reg21_reg_n_0_[30] ,\slv_reg21_reg_n_0_[29] ,\slv_reg21_reg_n_0_[28] ,\slv_reg21_reg_n_0_[27] ,\slv_reg21_reg_n_0_[26] ,\slv_reg21_reg_n_0_[25] ,\slv_reg21_reg_n_0_[24] ,\slv_reg21_reg_n_0_[23] ,\slv_reg21_reg_n_0_[22] ,\slv_reg21_reg_n_0_[21] ,\slv_reg21_reg_n_0_[20] ,\slv_reg21_reg_n_0_[19] ,\slv_reg21_reg_n_0_[18] ,\slv_reg21_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_10_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_10_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_10_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_10_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_10_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_10_10_n_58,count_upto_10_10_n_59,count_upto_10_10_n_60,count_upto_10_10_n_61,count_upto_10_10_n_62,count_upto_10_10_n_63,count_upto_10_10_n_64,count_upto_10_10_n_65,count_upto_10_10_n_66,count_upto_10_10_n_67,count_upto_10_10_n_68,count_upto_10_10_n_69,count_upto_10_10_n_70,count_upto_10_10_n_71,count_upto_10_10_n_72,count_upto_10_10_n_73,count_upto_10_10_n_74,count_upto_10_10_n_75,count_upto_10_10_n_76,count_upto_10_10_n_77,count_upto_10_10_n_78,count_upto_10_10_n_79,count_upto_10_10_n_80,count_upto_10_10_n_81,count_upto_10_10_n_82,count_upto_10_10_n_83,count_upto_10_10_n_84,count_upto_10_10_n_85,count_upto_10_10_n_86,count_upto_10_10_n_87,count_upto_10_10_n_88,count_upto_10_10_n_89,count_upto_10_10_n_90,count_upto_10_10_n_91,count_upto_10_10_n_92,count_upto_10_10_n_93,count_upto_10_10_n_94,count_upto_10_10_n_95,count_upto_10_10_n_96,count_upto_10_10_n_97,count_upto_10_10_n_98,count_upto_10_10_n_99,count_upto_10_10_n_100,count_upto_10_10_n_101,count_upto_10_10_n_102,count_upto_10_10_n_103,count_upto_10_10_n_104,count_upto_10_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_10_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_10_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_10_10_n_106,count_upto_10_10_n_107,count_upto_10_10_n_108,count_upto_10_10_n_109,count_upto_10_10_n_110,count_upto_10_10_n_111,count_upto_10_10_n_112,count_upto_10_10_n_113,count_upto_10_10_n_114,count_upto_10_10_n_115,count_upto_10_10_n_116,count_upto_10_10_n_117,count_upto_10_10_n_118,count_upto_10_10_n_119,count_upto_10_10_n_120,count_upto_10_10_n_121,count_upto_10_10_n_122,count_upto_10_10_n_123,count_upto_10_10_n_124,count_upto_10_10_n_125,count_upto_10_10_n_126,count_upto_10_10_n_127,count_upto_10_10_n_128,count_upto_10_10_n_129,count_upto_10_10_n_130,count_upto_10_10_n_131,count_upto_10_10_n_132,count_upto_10_10_n_133,count_upto_10_10_n_134,count_upto_10_10_n_135,count_upto_10_10_n_136,count_upto_10_10_n_137,count_upto_10_10_n_138,count_upto_10_10_n_139,count_upto_10_10_n_140,count_upto_10_10_n_141,count_upto_10_10_n_142,count_upto_10_10_n_143,count_upto_10_10_n_144,count_upto_10_10_n_145,count_upto_10_10_n_146,count_upto_10_10_n_147,count_upto_10_10_n_148,count_upto_10_10_n_149,count_upto_10_10_n_150,count_upto_10_10_n_151,count_upto_10_10_n_152,count_upto_10_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_10_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_10_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg21_reg_n_0_[16] ,\slv_reg21_reg_n_0_[15] ,\slv_reg21_reg_n_0_[14] ,\slv_reg21_reg_n_0_[13] ,\slv_reg21_reg_n_0_[12] ,\slv_reg21_reg_n_0_[11] ,\slv_reg21_reg_n_0_[10] ,\slv_reg21_reg_n_0_[9] ,\slv_reg21_reg_n_0_[8] ,\slv_reg21_reg_n_0_[7] ,\slv_reg21_reg_n_0_[6] ,\slv_reg21_reg_n_0_[5] ,\slv_reg21_reg_n_0_[4] ,\slv_reg21_reg_n_0_[3] ,\slv_reg21_reg_n_0_[2] ,\slv_reg21_reg_n_0_[1] ,\slv_reg21_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_10_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_10_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_10_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_10_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_10_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_10_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_10_10__0_n_58,count_upto_10_10__0_n_59,count_upto_10_10__0_n_60,count_upto_10_10__0_n_61,count_upto_10_10__0_n_62,count_upto_10_10__0_n_63,count_upto_10_10__0_n_64,count_upto_10_10__0_n_65,count_upto_10_10__0_n_66,count_upto_10_10__0_n_67,count_upto_10_10__0_n_68,count_upto_10_10__0_n_69,count_upto_10_10__0_n_70,count_upto_10_10__0_n_71,count_upto_10_10__0_n_72,count_upto_10_10__0_n_73,count_upto_10_10__0_n_74,count_upto_10_10__0_n_75,count_upto_10_10__0_n_76,count_upto_10_10__0_n_77,count_upto_10_10__0_n_78,count_upto_10_10__0_n_79,count_upto_10_10__0_n_80,count_upto_10_10__0_n_81,count_upto_10_10__0_n_82,count_upto_10_10__0_n_83,count_upto_10_10__0_n_84,count_upto_10_10__0_n_85,count_upto_10_10__0_n_86,count_upto_10_10__0_n_87,count_upto_10_10__0_n_88,count_upto_10_10__0_n_89,count_upto_10_10__0_n_90,count_upto_10_10__0_n_91,count_upto_10_10__0_n_92,count_upto_10_10__0_n_93,count_upto_10_10__0_n_94,count_upto_10_10__0_n_95,count_upto_10_10__0_n_96,count_upto_10_10__0_n_97,count_upto_10_10__0_n_98,count_upto_10_10__0_n_99,count_upto_10_10__0_n_100,count_upto_10_10__0_n_101,count_upto_10_10__0_n_102,count_upto_10_10__0_n_103,count_upto_10_10__0_n_104,count_upto_10_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_10_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_10_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_10_10__0_n_106,count_upto_10_10__0_n_107,count_upto_10_10__0_n_108,count_upto_10_10__0_n_109,count_upto_10_10__0_n_110,count_upto_10_10__0_n_111,count_upto_10_10__0_n_112,count_upto_10_10__0_n_113,count_upto_10_10__0_n_114,count_upto_10_10__0_n_115,count_upto_10_10__0_n_116,count_upto_10_10__0_n_117,count_upto_10_10__0_n_118,count_upto_10_10__0_n_119,count_upto_10_10__0_n_120,count_upto_10_10__0_n_121,count_upto_10_10__0_n_122,count_upto_10_10__0_n_123,count_upto_10_10__0_n_124,count_upto_10_10__0_n_125,count_upto_10_10__0_n_126,count_upto_10_10__0_n_127,count_upto_10_10__0_n_128,count_upto_10_10__0_n_129,count_upto_10_10__0_n_130,count_upto_10_10__0_n_131,count_upto_10_10__0_n_132,count_upto_10_10__0_n_133,count_upto_10_10__0_n_134,count_upto_10_10__0_n_135,count_upto_10_10__0_n_136,count_upto_10_10__0_n_137,count_upto_10_10__0_n_138,count_upto_10_10__0_n_139,count_upto_10_10__0_n_140,count_upto_10_10__0_n_141,count_upto_10_10__0_n_142,count_upto_10_10__0_n_143,count_upto_10_10__0_n_144,count_upto_10_10__0_n_145,count_upto_10_10__0_n_146,count_upto_10_10__0_n_147,count_upto_10_10__0_n_148,count_upto_10_10__0_n_149,count_upto_10_10__0_n_150,count_upto_10_10__0_n_151,count_upto_10_10__0_n_152,count_upto_10_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_10_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_10_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg21_reg_n_0_[16] ,\slv_reg21_reg_n_0_[15] ,\slv_reg21_reg_n_0_[14] ,\slv_reg21_reg_n_0_[13] ,\slv_reg21_reg_n_0_[12] ,\slv_reg21_reg_n_0_[11] ,\slv_reg21_reg_n_0_[10] ,\slv_reg21_reg_n_0_[9] ,\slv_reg21_reg_n_0_[8] ,\slv_reg21_reg_n_0_[7] ,\slv_reg21_reg_n_0_[6] ,\slv_reg21_reg_n_0_[5] ,\slv_reg21_reg_n_0_[4] ,\slv_reg21_reg_n_0_[3] ,\slv_reg21_reg_n_0_[2] ,\slv_reg21_reg_n_0_[1] ,\slv_reg21_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_10_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_10_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_10_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_10_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_10_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_10_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_10_10__1_n_58,count_upto_10_10__1_n_59,count_upto_10_10__1_n_60,count_upto_10_10__1_n_61,count_upto_10_10__1_n_62,count_upto_10_10__1_n_63,count_upto_10_10__1_n_64,count_upto_10_10__1_n_65,count_upto_10_10__1_n_66,count_upto_10_10__1_n_67,count_upto_10_10__1_n_68,count_upto_10_10__1_n_69,count_upto_10_10__1_n_70,count_upto_10_10__1_n_71,count_upto_10_10__1_n_72,count_upto_10_10__1_n_73,count_upto_10_10__1_n_74,count_upto_10_10__1_n_75,count_upto_10_10__1_n_76,count_upto_10_10__1_n_77,count_upto_10_10__1_n_78,count_upto_10_10__1_n_79,count_upto_10_10__1_n_80,count_upto_10_10__1_n_81,count_upto_10_10__1_n_82,count_upto_10_10__1_n_83,count_upto_10_10__1_n_84,count_upto_10_10__1_n_85,count_upto_10_10__1_n_86,count_upto_10_10__1_n_87,count_upto_10_10__1_n_88,count_upto_10_10__1_n_89,count_upto_10_10__1_n_90,count_upto_10_10__1_n_91,count_upto_10_10__1_n_92,count_upto_10_10__1_n_93,count_upto_10_10__1_n_94,count_upto_10_10__1_n_95,count_upto_10_10__1_n_96,count_upto_10_10__1_n_97,count_upto_10_10__1_n_98,count_upto_10_10__1_n_99,count_upto_10_10__1_n_100,count_upto_10_10__1_n_101,count_upto_10_10__1_n_102,count_upto_10_10__1_n_103,count_upto_10_10__1_n_104,count_upto_10_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_10_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_10_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_10_10__0_n_106,count_upto_10_10__0_n_107,count_upto_10_10__0_n_108,count_upto_10_10__0_n_109,count_upto_10_10__0_n_110,count_upto_10_10__0_n_111,count_upto_10_10__0_n_112,count_upto_10_10__0_n_113,count_upto_10_10__0_n_114,count_upto_10_10__0_n_115,count_upto_10_10__0_n_116,count_upto_10_10__0_n_117,count_upto_10_10__0_n_118,count_upto_10_10__0_n_119,count_upto_10_10__0_n_120,count_upto_10_10__0_n_121,count_upto_10_10__0_n_122,count_upto_10_10__0_n_123,count_upto_10_10__0_n_124,count_upto_10_10__0_n_125,count_upto_10_10__0_n_126,count_upto_10_10__0_n_127,count_upto_10_10__0_n_128,count_upto_10_10__0_n_129,count_upto_10_10__0_n_130,count_upto_10_10__0_n_131,count_upto_10_10__0_n_132,count_upto_10_10__0_n_133,count_upto_10_10__0_n_134,count_upto_10_10__0_n_135,count_upto_10_10__0_n_136,count_upto_10_10__0_n_137,count_upto_10_10__0_n_138,count_upto_10_10__0_n_139,count_upto_10_10__0_n_140,count_upto_10_10__0_n_141,count_upto_10_10__0_n_142,count_upto_10_10__0_n_143,count_upto_10_10__0_n_144,count_upto_10_10__0_n_145,count_upto_10_10__0_n_146,count_upto_10_10__0_n_147,count_upto_10_10__0_n_148,count_upto_10_10__0_n_149,count_upto_10_10__0_n_150,count_upto_10_10__0_n_151,count_upto_10_10__0_n_152,count_upto_10_10__0_n_153}),
        .PCOUT(NLW_count_upto_10_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_10_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_10_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_105),
        .Q(\count_upto_10_1_reg[0]__1_n_0 ));
  FDCE \count_upto_10_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_95),
        .Q(\count_upto_10_1_reg[10]__1_n_0 ));
  FDCE \count_upto_10_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_94),
        .Q(\count_upto_10_1_reg[11]__1_n_0 ));
  FDCE \count_upto_10_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_93),
        .Q(\count_upto_10_1_reg[12]__1_n_0 ));
  FDCE \count_upto_10_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_92),
        .Q(\count_upto_10_1_reg[13]__1_n_0 ));
  FDCE \count_upto_10_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_91),
        .Q(\count_upto_10_1_reg[14]__1_n_0 ));
  FDCE \count_upto_10_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_90),
        .Q(\count_upto_10_1_reg[15]__1_n_0 ));
  FDCE \count_upto_10_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_89),
        .Q(\count_upto_10_1_reg[16]__1_n_0 ));
  FDCE \count_upto_10_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_104),
        .Q(\count_upto_10_1_reg[1]__1_n_0 ));
  FDCE \count_upto_10_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_103),
        .Q(\count_upto_10_1_reg[2]__1_n_0 ));
  FDCE \count_upto_10_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_102),
        .Q(\count_upto_10_1_reg[3]__1_n_0 ));
  FDCE \count_upto_10_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_101),
        .Q(\count_upto_10_1_reg[4]__1_n_0 ));
  FDCE \count_upto_10_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_100),
        .Q(\count_upto_10_1_reg[5]__1_n_0 ));
  FDCE \count_upto_10_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_99),
        .Q(\count_upto_10_1_reg[6]__1_n_0 ));
  FDCE \count_upto_10_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_98),
        .Q(\count_upto_10_1_reg[7]__1_n_0 ));
  FDCE \count_upto_10_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_97),
        .Q(\count_upto_10_1_reg[8]__1_n_0 ));
  FDCE \count_upto_10_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10_10__0_n_96),
        .Q(\count_upto_10_1_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg4_reg_n_0_[16] ,\slv_reg4_reg_n_0_[15] ,\slv_reg4_reg_n_0_[14] ,\slv_reg4_reg_n_0_[13] ,\slv_reg4_reg_n_0_[12] ,\slv_reg4_reg_n_0_[11] ,\slv_reg4_reg_n_0_[10] ,\slv_reg4_reg_n_0_[9] ,\slv_reg4_reg_n_0_[8] ,\slv_reg4_reg_n_0_[7] ,\slv_reg4_reg_n_0_[6] ,\slv_reg4_reg_n_0_[5] ,\slv_reg4_reg_n_0_[4] ,\slv_reg4_reg_n_0_[3] ,\slv_reg4_reg_n_0_[2] ,\slv_reg4_reg_n_0_[1] ,\slv_reg4_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_10__0_n_58,count_upto_10__0_n_59,count_upto_10__0_n_60,count_upto_10__0_n_61,count_upto_10__0_n_62,count_upto_10__0_n_63,count_upto_10__0_n_64,count_upto_10__0_n_65,count_upto_10__0_n_66,count_upto_10__0_n_67,count_upto_10__0_n_68,count_upto_10__0_n_69,count_upto_10__0_n_70,count_upto_10__0_n_71,count_upto_10__0_n_72,count_upto_10__0_n_73,count_upto_10__0_n_74,count_upto_10__0_n_75,count_upto_10__0_n_76,count_upto_10__0_n_77,count_upto_10__0_n_78,count_upto_10__0_n_79,count_upto_10__0_n_80,count_upto_10__0_n_81,count_upto_10__0_n_82,count_upto_10__0_n_83,count_upto_10__0_n_84,count_upto_10__0_n_85,count_upto_10__0_n_86,count_upto_10__0_n_87,count_upto_10__0_n_88,count_upto_10__0_n_89,count_upto_10__0_n_90,count_upto_10__0_n_91,count_upto_10__0_n_92,count_upto_10__0_n_93,count_upto_10__0_n_94,count_upto_10__0_n_95,count_upto_10__0_n_96,count_upto_10__0_n_97,count_upto_10__0_n_98,count_upto_10__0_n_99,count_upto_10__0_n_100,count_upto_10__0_n_101,count_upto_10__0_n_102,count_upto_10__0_n_103,count_upto_10__0_n_104,count_upto_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_10__0_n_106,count_upto_10__0_n_107,count_upto_10__0_n_108,count_upto_10__0_n_109,count_upto_10__0_n_110,count_upto_10__0_n_111,count_upto_10__0_n_112,count_upto_10__0_n_113,count_upto_10__0_n_114,count_upto_10__0_n_115,count_upto_10__0_n_116,count_upto_10__0_n_117,count_upto_10__0_n_118,count_upto_10__0_n_119,count_upto_10__0_n_120,count_upto_10__0_n_121,count_upto_10__0_n_122,count_upto_10__0_n_123,count_upto_10__0_n_124,count_upto_10__0_n_125,count_upto_10__0_n_126,count_upto_10__0_n_127,count_upto_10__0_n_128,count_upto_10__0_n_129,count_upto_10__0_n_130,count_upto_10__0_n_131,count_upto_10__0_n_132,count_upto_10__0_n_133,count_upto_10__0_n_134,count_upto_10__0_n_135,count_upto_10__0_n_136,count_upto_10__0_n_137,count_upto_10__0_n_138,count_upto_10__0_n_139,count_upto_10__0_n_140,count_upto_10__0_n_141,count_upto_10__0_n_142,count_upto_10__0_n_143,count_upto_10__0_n_144,count_upto_10__0_n_145,count_upto_10__0_n_146,count_upto_10__0_n_147,count_upto_10__0_n_148,count_upto_10__0_n_149,count_upto_10__0_n_150,count_upto_10__0_n_151,count_upto_10__0_n_152,count_upto_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg4_reg_n_0_[16] ,\slv_reg4_reg_n_0_[15] ,\slv_reg4_reg_n_0_[14] ,\slv_reg4_reg_n_0_[13] ,\slv_reg4_reg_n_0_[12] ,\slv_reg4_reg_n_0_[11] ,\slv_reg4_reg_n_0_[10] ,\slv_reg4_reg_n_0_[9] ,\slv_reg4_reg_n_0_[8] ,\slv_reg4_reg_n_0_[7] ,\slv_reg4_reg_n_0_[6] ,\slv_reg4_reg_n_0_[5] ,\slv_reg4_reg_n_0_[4] ,\slv_reg4_reg_n_0_[3] ,\slv_reg4_reg_n_0_[2] ,\slv_reg4_reg_n_0_[1] ,\slv_reg4_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_10__1_n_58,count_upto_10__1_n_59,count_upto_10__1_n_60,count_upto_10__1_n_61,count_upto_10__1_n_62,count_upto_10__1_n_63,count_upto_10__1_n_64,count_upto_10__1_n_65,count_upto_10__1_n_66,count_upto_10__1_n_67,count_upto_10__1_n_68,count_upto_10__1_n_69,count_upto_10__1_n_70,count_upto_10__1_n_71,count_upto_10__1_n_72,count_upto_10__1_n_73,count_upto_10__1_n_74,count_upto_10__1_n_75,count_upto_10__1_n_76,count_upto_10__1_n_77,count_upto_10__1_n_78,count_upto_10__1_n_79,count_upto_10__1_n_80,count_upto_10__1_n_81,count_upto_10__1_n_82,count_upto_10__1_n_83,count_upto_10__1_n_84,count_upto_10__1_n_85,count_upto_10__1_n_86,count_upto_10__1_n_87,count_upto_10__1_n_88,count_upto_10__1_n_89,count_upto_10__1_n_90,count_upto_10__1_n_91,count_upto_10__1_n_92,count_upto_10__1_n_93,count_upto_10__1_n_94,count_upto_10__1_n_95,count_upto_10__1_n_96,count_upto_10__1_n_97,count_upto_10__1_n_98,count_upto_10__1_n_99,count_upto_10__1_n_100,count_upto_10__1_n_101,count_upto_10__1_n_102,count_upto_10__1_n_103,count_upto_10__1_n_104,count_upto_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_10__0_n_106,count_upto_10__0_n_107,count_upto_10__0_n_108,count_upto_10__0_n_109,count_upto_10__0_n_110,count_upto_10__0_n_111,count_upto_10__0_n_112,count_upto_10__0_n_113,count_upto_10__0_n_114,count_upto_10__0_n_115,count_upto_10__0_n_116,count_upto_10__0_n_117,count_upto_10__0_n_118,count_upto_10__0_n_119,count_upto_10__0_n_120,count_upto_10__0_n_121,count_upto_10__0_n_122,count_upto_10__0_n_123,count_upto_10__0_n_124,count_upto_10__0_n_125,count_upto_10__0_n_126,count_upto_10__0_n_127,count_upto_10__0_n_128,count_upto_10__0_n_129,count_upto_10__0_n_130,count_upto_10__0_n_131,count_upto_10__0_n_132,count_upto_10__0_n_133,count_upto_10__0_n_134,count_upto_10__0_n_135,count_upto_10__0_n_136,count_upto_10__0_n_137,count_upto_10__0_n_138,count_upto_10__0_n_139,count_upto_10__0_n_140,count_upto_10__0_n_141,count_upto_10__0_n_142,count_upto_10__0_n_143,count_upto_10__0_n_144,count_upto_10__0_n_145,count_upto_10__0_n_146,count_upto_10__0_n_147,count_upto_10__0_n_148,count_upto_10__0_n_149,count_upto_10__0_n_150,count_upto_10__0_n_151,count_upto_10__0_n_152,count_upto_10__0_n_153}),
        .PCOUT(NLW_count_upto_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_10_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_105),
        .Q(\count_upto_10_reg[0]__1_n_0 ));
  FDCE \count_upto_10_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_95),
        .Q(\count_upto_10_reg[10]__1_n_0 ));
  FDCE \count_upto_10_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_94),
        .Q(\count_upto_10_reg[11]__1_n_0 ));
  FDCE \count_upto_10_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_93),
        .Q(\count_upto_10_reg[12]__1_n_0 ));
  FDCE \count_upto_10_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_92),
        .Q(\count_upto_10_reg[13]__1_n_0 ));
  FDCE \count_upto_10_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_91),
        .Q(\count_upto_10_reg[14]__1_n_0 ));
  FDCE \count_upto_10_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_90),
        .Q(\count_upto_10_reg[15]__1_n_0 ));
  FDCE \count_upto_10_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_89),
        .Q(\count_upto_10_reg[16]__1_n_0 ));
  FDCE \count_upto_10_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_104),
        .Q(\count_upto_10_reg[1]__1_n_0 ));
  FDCE \count_upto_10_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_103),
        .Q(\count_upto_10_reg[2]__1_n_0 ));
  FDCE \count_upto_10_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_102),
        .Q(\count_upto_10_reg[3]__1_n_0 ));
  FDCE \count_upto_10_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_101),
        .Q(\count_upto_10_reg[4]__1_n_0 ));
  FDCE \count_upto_10_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_100),
        .Q(\count_upto_10_reg[5]__1_n_0 ));
  FDCE \count_upto_10_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_99),
        .Q(\count_upto_10_reg[6]__1_n_0 ));
  FDCE \count_upto_10_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_98),
        .Q(\count_upto_10_reg[7]__1_n_0 ));
  FDCE \count_upto_10_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_97),
        .Q(\count_upto_10_reg[8]__1_n_0 ));
  FDCE \count_upto_10_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_100__0_n_96),
        .Q(\count_upto_10_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_1_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_1_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg3_reg_n_0_[31] ,\slv_reg3_reg_n_0_[30] ,\slv_reg3_reg_n_0_[29] ,\slv_reg3_reg_n_0_[28] ,\slv_reg3_reg_n_0_[27] ,\slv_reg3_reg_n_0_[26] ,\slv_reg3_reg_n_0_[25] ,\slv_reg3_reg_n_0_[24] ,\slv_reg3_reg_n_0_[23] ,\slv_reg3_reg_n_0_[22] ,\slv_reg3_reg_n_0_[21] ,\slv_reg3_reg_n_0_[20] ,\slv_reg3_reg_n_0_[19] ,\slv_reg3_reg_n_0_[18] ,\slv_reg3_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_1_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_1_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_1_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_1_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_1_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_1_10_n_58,count_upto_1_10_n_59,count_upto_1_10_n_60,count_upto_1_10_n_61,count_upto_1_10_n_62,count_upto_1_10_n_63,count_upto_1_10_n_64,count_upto_1_10_n_65,count_upto_1_10_n_66,count_upto_1_10_n_67,count_upto_1_10_n_68,count_upto_1_10_n_69,count_upto_1_10_n_70,count_upto_1_10_n_71,count_upto_1_10_n_72,count_upto_1_10_n_73,count_upto_1_10_n_74,count_upto_1_10_n_75,count_upto_1_10_n_76,count_upto_1_10_n_77,count_upto_1_10_n_78,count_upto_1_10_n_79,count_upto_1_10_n_80,count_upto_1_10_n_81,count_upto_1_10_n_82,count_upto_1_10_n_83,count_upto_1_10_n_84,count_upto_1_10_n_85,count_upto_1_10_n_86,count_upto_1_10_n_87,count_upto_1_10_n_88,count_upto_1_10_n_89,count_upto_1_10_n_90,count_upto_1_10_n_91,count_upto_1_10_n_92,count_upto_1_10_n_93,count_upto_1_10_n_94,count_upto_1_10_n_95,count_upto_1_10_n_96,count_upto_1_10_n_97,count_upto_1_10_n_98,count_upto_1_10_n_99,count_upto_1_10_n_100,count_upto_1_10_n_101,count_upto_1_10_n_102,count_upto_1_10_n_103,count_upto_1_10_n_104,count_upto_1_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_1_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_1_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_1_10_n_106,count_upto_1_10_n_107,count_upto_1_10_n_108,count_upto_1_10_n_109,count_upto_1_10_n_110,count_upto_1_10_n_111,count_upto_1_10_n_112,count_upto_1_10_n_113,count_upto_1_10_n_114,count_upto_1_10_n_115,count_upto_1_10_n_116,count_upto_1_10_n_117,count_upto_1_10_n_118,count_upto_1_10_n_119,count_upto_1_10_n_120,count_upto_1_10_n_121,count_upto_1_10_n_122,count_upto_1_10_n_123,count_upto_1_10_n_124,count_upto_1_10_n_125,count_upto_1_10_n_126,count_upto_1_10_n_127,count_upto_1_10_n_128,count_upto_1_10_n_129,count_upto_1_10_n_130,count_upto_1_10_n_131,count_upto_1_10_n_132,count_upto_1_10_n_133,count_upto_1_10_n_134,count_upto_1_10_n_135,count_upto_1_10_n_136,count_upto_1_10_n_137,count_upto_1_10_n_138,count_upto_1_10_n_139,count_upto_1_10_n_140,count_upto_1_10_n_141,count_upto_1_10_n_142,count_upto_1_10_n_143,count_upto_1_10_n_144,count_upto_1_10_n_145,count_upto_1_10_n_146,count_upto_1_10_n_147,count_upto_1_10_n_148,count_upto_1_10_n_149,count_upto_1_10_n_150,count_upto_1_10_n_151,count_upto_1_10_n_152,count_upto_1_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_1_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_1_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg3_reg_n_0_[16] ,\slv_reg3_reg_n_0_[15] ,\slv_reg3_reg_n_0_[14] ,\slv_reg3_reg_n_0_[13] ,\slv_reg3_reg_n_0_[12] ,\slv_reg3_reg_n_0_[11] ,\slv_reg3_reg_n_0_[10] ,\slv_reg3_reg_n_0_[9] ,\slv_reg3_reg_n_0_[8] ,\slv_reg3_reg_n_0_[7] ,\slv_reg3_reg_n_0_[6] ,\slv_reg3_reg_n_0_[5] ,\slv_reg3_reg_n_0_[4] ,\slv_reg3_reg_n_0_[3] ,\slv_reg3_reg_n_0_[2] ,\slv_reg3_reg_n_0_[1] ,\slv_reg3_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_1_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_1_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_1_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_1_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_1_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_1_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_1_10__0_n_58,count_upto_1_10__0_n_59,count_upto_1_10__0_n_60,count_upto_1_10__0_n_61,count_upto_1_10__0_n_62,count_upto_1_10__0_n_63,count_upto_1_10__0_n_64,count_upto_1_10__0_n_65,count_upto_1_10__0_n_66,count_upto_1_10__0_n_67,count_upto_1_10__0_n_68,count_upto_1_10__0_n_69,count_upto_1_10__0_n_70,count_upto_1_10__0_n_71,count_upto_1_10__0_n_72,count_upto_1_10__0_n_73,count_upto_1_10__0_n_74,count_upto_1_10__0_n_75,count_upto_1_10__0_n_76,count_upto_1_10__0_n_77,count_upto_1_10__0_n_78,count_upto_1_10__0_n_79,count_upto_1_10__0_n_80,count_upto_1_10__0_n_81,count_upto_1_10__0_n_82,count_upto_1_10__0_n_83,count_upto_1_10__0_n_84,count_upto_1_10__0_n_85,count_upto_1_10__0_n_86,count_upto_1_10__0_n_87,count_upto_1_10__0_n_88,count_upto_1_10__0_n_89,count_upto_1_10__0_n_90,count_upto_1_10__0_n_91,count_upto_1_10__0_n_92,count_upto_1_10__0_n_93,count_upto_1_10__0_n_94,count_upto_1_10__0_n_95,count_upto_1_10__0_n_96,count_upto_1_10__0_n_97,count_upto_1_10__0_n_98,count_upto_1_10__0_n_99,count_upto_1_10__0_n_100,count_upto_1_10__0_n_101,count_upto_1_10__0_n_102,count_upto_1_10__0_n_103,count_upto_1_10__0_n_104,count_upto_1_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_1_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_1_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_1_10__0_n_106,count_upto_1_10__0_n_107,count_upto_1_10__0_n_108,count_upto_1_10__0_n_109,count_upto_1_10__0_n_110,count_upto_1_10__0_n_111,count_upto_1_10__0_n_112,count_upto_1_10__0_n_113,count_upto_1_10__0_n_114,count_upto_1_10__0_n_115,count_upto_1_10__0_n_116,count_upto_1_10__0_n_117,count_upto_1_10__0_n_118,count_upto_1_10__0_n_119,count_upto_1_10__0_n_120,count_upto_1_10__0_n_121,count_upto_1_10__0_n_122,count_upto_1_10__0_n_123,count_upto_1_10__0_n_124,count_upto_1_10__0_n_125,count_upto_1_10__0_n_126,count_upto_1_10__0_n_127,count_upto_1_10__0_n_128,count_upto_1_10__0_n_129,count_upto_1_10__0_n_130,count_upto_1_10__0_n_131,count_upto_1_10__0_n_132,count_upto_1_10__0_n_133,count_upto_1_10__0_n_134,count_upto_1_10__0_n_135,count_upto_1_10__0_n_136,count_upto_1_10__0_n_137,count_upto_1_10__0_n_138,count_upto_1_10__0_n_139,count_upto_1_10__0_n_140,count_upto_1_10__0_n_141,count_upto_1_10__0_n_142,count_upto_1_10__0_n_143,count_upto_1_10__0_n_144,count_upto_1_10__0_n_145,count_upto_1_10__0_n_146,count_upto_1_10__0_n_147,count_upto_1_10__0_n_148,count_upto_1_10__0_n_149,count_upto_1_10__0_n_150,count_upto_1_10__0_n_151,count_upto_1_10__0_n_152,count_upto_1_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_1_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_1_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg3_reg_n_0_[16] ,\slv_reg3_reg_n_0_[15] ,\slv_reg3_reg_n_0_[14] ,\slv_reg3_reg_n_0_[13] ,\slv_reg3_reg_n_0_[12] ,\slv_reg3_reg_n_0_[11] ,\slv_reg3_reg_n_0_[10] ,\slv_reg3_reg_n_0_[9] ,\slv_reg3_reg_n_0_[8] ,\slv_reg3_reg_n_0_[7] ,\slv_reg3_reg_n_0_[6] ,\slv_reg3_reg_n_0_[5] ,\slv_reg3_reg_n_0_[4] ,\slv_reg3_reg_n_0_[3] ,\slv_reg3_reg_n_0_[2] ,\slv_reg3_reg_n_0_[1] ,\slv_reg3_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_1_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_1_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_1_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_1_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_1_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_1_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_1_10__1_n_58,count_upto_1_10__1_n_59,count_upto_1_10__1_n_60,count_upto_1_10__1_n_61,count_upto_1_10__1_n_62,count_upto_1_10__1_n_63,count_upto_1_10__1_n_64,count_upto_1_10__1_n_65,count_upto_1_10__1_n_66,count_upto_1_10__1_n_67,count_upto_1_10__1_n_68,count_upto_1_10__1_n_69,count_upto_1_10__1_n_70,count_upto_1_10__1_n_71,count_upto_1_10__1_n_72,count_upto_1_10__1_n_73,count_upto_1_10__1_n_74,count_upto_1_10__1_n_75,count_upto_1_10__1_n_76,count_upto_1_10__1_n_77,count_upto_1_10__1_n_78,count_upto_1_10__1_n_79,count_upto_1_10__1_n_80,count_upto_1_10__1_n_81,count_upto_1_10__1_n_82,count_upto_1_10__1_n_83,count_upto_1_10__1_n_84,count_upto_1_10__1_n_85,count_upto_1_10__1_n_86,count_upto_1_10__1_n_87,count_upto_1_10__1_n_88,count_upto_1_10__1_n_89,count_upto_1_10__1_n_90,count_upto_1_10__1_n_91,count_upto_1_10__1_n_92,count_upto_1_10__1_n_93,count_upto_1_10__1_n_94,count_upto_1_10__1_n_95,count_upto_1_10__1_n_96,count_upto_1_10__1_n_97,count_upto_1_10__1_n_98,count_upto_1_10__1_n_99,count_upto_1_10__1_n_100,count_upto_1_10__1_n_101,count_upto_1_10__1_n_102,count_upto_1_10__1_n_103,count_upto_1_10__1_n_104,count_upto_1_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_1_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_1_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_1_10__0_n_106,count_upto_1_10__0_n_107,count_upto_1_10__0_n_108,count_upto_1_10__0_n_109,count_upto_1_10__0_n_110,count_upto_1_10__0_n_111,count_upto_1_10__0_n_112,count_upto_1_10__0_n_113,count_upto_1_10__0_n_114,count_upto_1_10__0_n_115,count_upto_1_10__0_n_116,count_upto_1_10__0_n_117,count_upto_1_10__0_n_118,count_upto_1_10__0_n_119,count_upto_1_10__0_n_120,count_upto_1_10__0_n_121,count_upto_1_10__0_n_122,count_upto_1_10__0_n_123,count_upto_1_10__0_n_124,count_upto_1_10__0_n_125,count_upto_1_10__0_n_126,count_upto_1_10__0_n_127,count_upto_1_10__0_n_128,count_upto_1_10__0_n_129,count_upto_1_10__0_n_130,count_upto_1_10__0_n_131,count_upto_1_10__0_n_132,count_upto_1_10__0_n_133,count_upto_1_10__0_n_134,count_upto_1_10__0_n_135,count_upto_1_10__0_n_136,count_upto_1_10__0_n_137,count_upto_1_10__0_n_138,count_upto_1_10__0_n_139,count_upto_1_10__0_n_140,count_upto_1_10__0_n_141,count_upto_1_10__0_n_142,count_upto_1_10__0_n_143,count_upto_1_10__0_n_144,count_upto_1_10__0_n_145,count_upto_1_10__0_n_146,count_upto_1_10__0_n_147,count_upto_1_10__0_n_148,count_upto_1_10__0_n_149,count_upto_1_10__0_n_150,count_upto_1_10__0_n_151,count_upto_1_10__0_n_152,count_upto_1_10__0_n_153}),
        .PCOUT(NLW_count_upto_1_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_1_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_1_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_105),
        .Q(\count_upto_1_1_reg[0]__1_n_0 ));
  FDCE \count_upto_1_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_95),
        .Q(\count_upto_1_1_reg[10]__1_n_0 ));
  FDCE \count_upto_1_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_94),
        .Q(\count_upto_1_1_reg[11]__1_n_0 ));
  FDCE \count_upto_1_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_93),
        .Q(\count_upto_1_1_reg[12]__1_n_0 ));
  FDCE \count_upto_1_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_92),
        .Q(\count_upto_1_1_reg[13]__1_n_0 ));
  FDCE \count_upto_1_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_91),
        .Q(\count_upto_1_1_reg[14]__1_n_0 ));
  FDCE \count_upto_1_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_90),
        .Q(\count_upto_1_1_reg[15]__1_n_0 ));
  FDCE \count_upto_1_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_89),
        .Q(\count_upto_1_1_reg[16]__1_n_0 ));
  FDCE \count_upto_1_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_104),
        .Q(\count_upto_1_1_reg[1]__1_n_0 ));
  FDCE \count_upto_1_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_103),
        .Q(\count_upto_1_1_reg[2]__1_n_0 ));
  FDCE \count_upto_1_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_102),
        .Q(\count_upto_1_1_reg[3]__1_n_0 ));
  FDCE \count_upto_1_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_101),
        .Q(\count_upto_1_1_reg[4]__1_n_0 ));
  FDCE \count_upto_1_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_100),
        .Q(\count_upto_1_1_reg[5]__1_n_0 ));
  FDCE \count_upto_1_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_99),
        .Q(\count_upto_1_1_reg[6]__1_n_0 ));
  FDCE \count_upto_1_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_98),
        .Q(\count_upto_1_1_reg[7]__1_n_0 ));
  FDCE \count_upto_1_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_97),
        .Q(\count_upto_1_1_reg[8]__1_n_0 ));
  FDCE \count_upto_1_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_1_10__0_n_96),
        .Q(\count_upto_1_1_reg[9]__1_n_0 ));
  FDCE \count_upto_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_105),
        .Q(\count_upto_1_reg[0]__1_n_0 ));
  FDCE \count_upto_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_95),
        .Q(\count_upto_1_reg[10]__1_n_0 ));
  FDCE \count_upto_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_94),
        .Q(\count_upto_1_reg[11]__1_n_0 ));
  FDCE \count_upto_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_93),
        .Q(\count_upto_1_reg[12]__1_n_0 ));
  FDCE \count_upto_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_92),
        .Q(\count_upto_1_reg[13]__1_n_0 ));
  FDCE \count_upto_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_91),
        .Q(\count_upto_1_reg[14]__1_n_0 ));
  FDCE \count_upto_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_90),
        .Q(\count_upto_1_reg[15]__1_n_0 ));
  FDCE \count_upto_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_89),
        .Q(\count_upto_1_reg[16]__1_n_0 ));
  FDCE \count_upto_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_104),
        .Q(\count_upto_1_reg[1]__1_n_0 ));
  FDCE \count_upto_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_103),
        .Q(\count_upto_1_reg[2]__1_n_0 ));
  FDCE \count_upto_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_102),
        .Q(\count_upto_1_reg[3]__1_n_0 ));
  FDCE \count_upto_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_101),
        .Q(\count_upto_1_reg[4]__1_n_0 ));
  FDCE \count_upto_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_100),
        .Q(\count_upto_1_reg[5]__1_n_0 ));
  FDCE \count_upto_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_99),
        .Q(\count_upto_1_reg[6]__1_n_0 ));
  FDCE \count_upto_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_98),
        .Q(\count_upto_1_reg[7]__1_n_0 ));
  FDCE \count_upto_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_97),
        .Q(\count_upto_1_reg[8]__1_n_0 ));
  FDCE \count_upto_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_10__0_n_96),
        .Q(\count_upto_1_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_20
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_20_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg6_reg_n_0_[31] ,\slv_reg6_reg_n_0_[30] ,\slv_reg6_reg_n_0_[29] ,\slv_reg6_reg_n_0_[28] ,\slv_reg6_reg_n_0_[27] ,\slv_reg6_reg_n_0_[26] ,\slv_reg6_reg_n_0_[25] ,\slv_reg6_reg_n_0_[24] ,\slv_reg6_reg_n_0_[23] ,\slv_reg6_reg_n_0_[22] ,\slv_reg6_reg_n_0_[21] ,\slv_reg6_reg_n_0_[20] ,\slv_reg6_reg_n_0_[19] ,\slv_reg6_reg_n_0_[18] ,\slv_reg6_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_20_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_20_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_20_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_20_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_20_OVERFLOW_UNCONNECTED),
        .P({count_upto_20_n_58,count_upto_20_n_59,count_upto_20_n_60,count_upto_20_n_61,count_upto_20_n_62,count_upto_20_n_63,count_upto_20_n_64,count_upto_20_n_65,count_upto_20_n_66,count_upto_20_n_67,count_upto_20_n_68,count_upto_20_n_69,count_upto_20_n_70,count_upto_20_n_71,count_upto_20_n_72,count_upto_20_n_73,count_upto_20_n_74,count_upto_20_n_75,count_upto_20_n_76,count_upto_20_n_77,count_upto_20_n_78,count_upto_20_n_79,count_upto_20_n_80,count_upto_20_n_81,count_upto_20_n_82,count_upto_20_n_83,count_upto_20_n_84,count_upto_20_n_85,count_upto_20_n_86,count_upto_20_n_87,count_upto_20_n_88,count_upto_20_n_89,count_upto_20_n_90,count_upto_20_n_91,count_upto_20_n_92,count_upto_20_n_93,count_upto_20_n_94,count_upto_20_n_95,count_upto_20_n_96,count_upto_20_n_97,count_upto_20_n_98,count_upto_20_n_99,count_upto_20_n_100,count_upto_20_n_101,count_upto_20_n_102,count_upto_20_n_103,count_upto_20_n_104,count_upto_20_n_105}),
        .PATTERNBDETECT(NLW_count_upto_20_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_20_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_20_n_106,count_upto_20_n_107,count_upto_20_n_108,count_upto_20_n_109,count_upto_20_n_110,count_upto_20_n_111,count_upto_20_n_112,count_upto_20_n_113,count_upto_20_n_114,count_upto_20_n_115,count_upto_20_n_116,count_upto_20_n_117,count_upto_20_n_118,count_upto_20_n_119,count_upto_20_n_120,count_upto_20_n_121,count_upto_20_n_122,count_upto_20_n_123,count_upto_20_n_124,count_upto_20_n_125,count_upto_20_n_126,count_upto_20_n_127,count_upto_20_n_128,count_upto_20_n_129,count_upto_20_n_130,count_upto_20_n_131,count_upto_20_n_132,count_upto_20_n_133,count_upto_20_n_134,count_upto_20_n_135,count_upto_20_n_136,count_upto_20_n_137,count_upto_20_n_138,count_upto_20_n_139,count_upto_20_n_140,count_upto_20_n_141,count_upto_20_n_142,count_upto_20_n_143,count_upto_20_n_144,count_upto_20_n_145,count_upto_20_n_146,count_upto_20_n_147,count_upto_20_n_148,count_upto_20_n_149,count_upto_20_n_150,count_upto_20_n_151,count_upto_20_n_152,count_upto_20_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_20_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_20__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg6_reg_n_0_[16] ,\slv_reg6_reg_n_0_[15] ,\slv_reg6_reg_n_0_[14] ,\slv_reg6_reg_n_0_[13] ,\slv_reg6_reg_n_0_[12] ,\slv_reg6_reg_n_0_[11] ,\slv_reg6_reg_n_0_[10] ,\slv_reg6_reg_n_0_[9] ,\slv_reg6_reg_n_0_[8] ,\slv_reg6_reg_n_0_[7] ,\slv_reg6_reg_n_0_[6] ,\slv_reg6_reg_n_0_[5] ,\slv_reg6_reg_n_0_[4] ,\slv_reg6_reg_n_0_[3] ,\slv_reg6_reg_n_0_[2] ,\slv_reg6_reg_n_0_[1] ,\slv_reg6_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_20__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_20__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_20__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_20__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_20__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_20__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_20__0_n_58,count_upto_20__0_n_59,count_upto_20__0_n_60,count_upto_20__0_n_61,count_upto_20__0_n_62,count_upto_20__0_n_63,count_upto_20__0_n_64,count_upto_20__0_n_65,count_upto_20__0_n_66,count_upto_20__0_n_67,count_upto_20__0_n_68,count_upto_20__0_n_69,count_upto_20__0_n_70,count_upto_20__0_n_71,count_upto_20__0_n_72,count_upto_20__0_n_73,count_upto_20__0_n_74,count_upto_20__0_n_75,count_upto_20__0_n_76,count_upto_20__0_n_77,count_upto_20__0_n_78,count_upto_20__0_n_79,count_upto_20__0_n_80,count_upto_20__0_n_81,count_upto_20__0_n_82,count_upto_20__0_n_83,count_upto_20__0_n_84,count_upto_20__0_n_85,count_upto_20__0_n_86,count_upto_20__0_n_87,count_upto_20__0_n_88,count_upto_20__0_n_89,count_upto_20__0_n_90,count_upto_20__0_n_91,count_upto_20__0_n_92,count_upto_20__0_n_93,count_upto_20__0_n_94,count_upto_20__0_n_95,count_upto_20__0_n_96,count_upto_20__0_n_97,count_upto_20__0_n_98,count_upto_20__0_n_99,count_upto_20__0_n_100,count_upto_20__0_n_101,count_upto_20__0_n_102,count_upto_20__0_n_103,count_upto_20__0_n_104,count_upto_20__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_20__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_20__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_20__0_n_106,count_upto_20__0_n_107,count_upto_20__0_n_108,count_upto_20__0_n_109,count_upto_20__0_n_110,count_upto_20__0_n_111,count_upto_20__0_n_112,count_upto_20__0_n_113,count_upto_20__0_n_114,count_upto_20__0_n_115,count_upto_20__0_n_116,count_upto_20__0_n_117,count_upto_20__0_n_118,count_upto_20__0_n_119,count_upto_20__0_n_120,count_upto_20__0_n_121,count_upto_20__0_n_122,count_upto_20__0_n_123,count_upto_20__0_n_124,count_upto_20__0_n_125,count_upto_20__0_n_126,count_upto_20__0_n_127,count_upto_20__0_n_128,count_upto_20__0_n_129,count_upto_20__0_n_130,count_upto_20__0_n_131,count_upto_20__0_n_132,count_upto_20__0_n_133,count_upto_20__0_n_134,count_upto_20__0_n_135,count_upto_20__0_n_136,count_upto_20__0_n_137,count_upto_20__0_n_138,count_upto_20__0_n_139,count_upto_20__0_n_140,count_upto_20__0_n_141,count_upto_20__0_n_142,count_upto_20__0_n_143,count_upto_20__0_n_144,count_upto_20__0_n_145,count_upto_20__0_n_146,count_upto_20__0_n_147,count_upto_20__0_n_148,count_upto_20__0_n_149,count_upto_20__0_n_150,count_upto_20__0_n_151,count_upto_20__0_n_152,count_upto_20__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_20__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_20__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg6_reg_n_0_[16] ,\slv_reg6_reg_n_0_[15] ,\slv_reg6_reg_n_0_[14] ,\slv_reg6_reg_n_0_[13] ,\slv_reg6_reg_n_0_[12] ,\slv_reg6_reg_n_0_[11] ,\slv_reg6_reg_n_0_[10] ,\slv_reg6_reg_n_0_[9] ,\slv_reg6_reg_n_0_[8] ,\slv_reg6_reg_n_0_[7] ,\slv_reg6_reg_n_0_[6] ,\slv_reg6_reg_n_0_[5] ,\slv_reg6_reg_n_0_[4] ,\slv_reg6_reg_n_0_[3] ,\slv_reg6_reg_n_0_[2] ,\slv_reg6_reg_n_0_[1] ,\slv_reg6_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_20__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_20__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_20__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_20__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_20__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_20__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_20__1_n_58,count_upto_20__1_n_59,count_upto_20__1_n_60,count_upto_20__1_n_61,count_upto_20__1_n_62,count_upto_20__1_n_63,count_upto_20__1_n_64,count_upto_20__1_n_65,count_upto_20__1_n_66,count_upto_20__1_n_67,count_upto_20__1_n_68,count_upto_20__1_n_69,count_upto_20__1_n_70,count_upto_20__1_n_71,count_upto_20__1_n_72,count_upto_20__1_n_73,count_upto_20__1_n_74,count_upto_20__1_n_75,count_upto_20__1_n_76,count_upto_20__1_n_77,count_upto_20__1_n_78,count_upto_20__1_n_79,count_upto_20__1_n_80,count_upto_20__1_n_81,count_upto_20__1_n_82,count_upto_20__1_n_83,count_upto_20__1_n_84,count_upto_20__1_n_85,count_upto_20__1_n_86,count_upto_20__1_n_87,count_upto_20__1_n_88,count_upto_20__1_n_89,count_upto_20__1_n_90,count_upto_20__1_n_91,count_upto_20__1_n_92,count_upto_20__1_n_93,count_upto_20__1_n_94,count_upto_20__1_n_95,count_upto_20__1_n_96,count_upto_20__1_n_97,count_upto_20__1_n_98,count_upto_20__1_n_99,count_upto_20__1_n_100,count_upto_20__1_n_101,count_upto_20__1_n_102,count_upto_20__1_n_103,count_upto_20__1_n_104,count_upto_20__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_20__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_20__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_20__0_n_106,count_upto_20__0_n_107,count_upto_20__0_n_108,count_upto_20__0_n_109,count_upto_20__0_n_110,count_upto_20__0_n_111,count_upto_20__0_n_112,count_upto_20__0_n_113,count_upto_20__0_n_114,count_upto_20__0_n_115,count_upto_20__0_n_116,count_upto_20__0_n_117,count_upto_20__0_n_118,count_upto_20__0_n_119,count_upto_20__0_n_120,count_upto_20__0_n_121,count_upto_20__0_n_122,count_upto_20__0_n_123,count_upto_20__0_n_124,count_upto_20__0_n_125,count_upto_20__0_n_126,count_upto_20__0_n_127,count_upto_20__0_n_128,count_upto_20__0_n_129,count_upto_20__0_n_130,count_upto_20__0_n_131,count_upto_20__0_n_132,count_upto_20__0_n_133,count_upto_20__0_n_134,count_upto_20__0_n_135,count_upto_20__0_n_136,count_upto_20__0_n_137,count_upto_20__0_n_138,count_upto_20__0_n_139,count_upto_20__0_n_140,count_upto_20__0_n_141,count_upto_20__0_n_142,count_upto_20__0_n_143,count_upto_20__0_n_144,count_upto_20__0_n_145,count_upto_20__0_n_146,count_upto_20__0_n_147,count_upto_20__0_n_148,count_upto_20__0_n_149,count_upto_20__0_n_150,count_upto_20__0_n_151,count_upto_20__0_n_152,count_upto_20__0_n_153}),
        .PCOUT(NLW_count_upto_20__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_20__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_2_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_2_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg5_reg_n_0_[31] ,\slv_reg5_reg_n_0_[30] ,\slv_reg5_reg_n_0_[29] ,\slv_reg5_reg_n_0_[28] ,\slv_reg5_reg_n_0_[27] ,\slv_reg5_reg_n_0_[26] ,\slv_reg5_reg_n_0_[25] ,\slv_reg5_reg_n_0_[24] ,\slv_reg5_reg_n_0_[23] ,\slv_reg5_reg_n_0_[22] ,\slv_reg5_reg_n_0_[21] ,\slv_reg5_reg_n_0_[20] ,\slv_reg5_reg_n_0_[19] ,\slv_reg5_reg_n_0_[18] ,\slv_reg5_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_2_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_2_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_2_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_2_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_2_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_2_10_n_58,count_upto_2_10_n_59,count_upto_2_10_n_60,count_upto_2_10_n_61,count_upto_2_10_n_62,count_upto_2_10_n_63,count_upto_2_10_n_64,count_upto_2_10_n_65,count_upto_2_10_n_66,count_upto_2_10_n_67,count_upto_2_10_n_68,count_upto_2_10_n_69,count_upto_2_10_n_70,count_upto_2_10_n_71,count_upto_2_10_n_72,count_upto_2_10_n_73,count_upto_2_10_n_74,count_upto_2_10_n_75,count_upto_2_10_n_76,count_upto_2_10_n_77,count_upto_2_10_n_78,count_upto_2_10_n_79,count_upto_2_10_n_80,count_upto_2_10_n_81,count_upto_2_10_n_82,count_upto_2_10_n_83,count_upto_2_10_n_84,count_upto_2_10_n_85,count_upto_2_10_n_86,count_upto_2_10_n_87,count_upto_2_10_n_88,count_upto_2_10_n_89,count_upto_2_10_n_90,count_upto_2_10_n_91,count_upto_2_10_n_92,count_upto_2_10_n_93,count_upto_2_10_n_94,count_upto_2_10_n_95,count_upto_2_10_n_96,count_upto_2_10_n_97,count_upto_2_10_n_98,count_upto_2_10_n_99,count_upto_2_10_n_100,count_upto_2_10_n_101,count_upto_2_10_n_102,count_upto_2_10_n_103,count_upto_2_10_n_104,count_upto_2_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_2_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_2_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_2_10_n_106,count_upto_2_10_n_107,count_upto_2_10_n_108,count_upto_2_10_n_109,count_upto_2_10_n_110,count_upto_2_10_n_111,count_upto_2_10_n_112,count_upto_2_10_n_113,count_upto_2_10_n_114,count_upto_2_10_n_115,count_upto_2_10_n_116,count_upto_2_10_n_117,count_upto_2_10_n_118,count_upto_2_10_n_119,count_upto_2_10_n_120,count_upto_2_10_n_121,count_upto_2_10_n_122,count_upto_2_10_n_123,count_upto_2_10_n_124,count_upto_2_10_n_125,count_upto_2_10_n_126,count_upto_2_10_n_127,count_upto_2_10_n_128,count_upto_2_10_n_129,count_upto_2_10_n_130,count_upto_2_10_n_131,count_upto_2_10_n_132,count_upto_2_10_n_133,count_upto_2_10_n_134,count_upto_2_10_n_135,count_upto_2_10_n_136,count_upto_2_10_n_137,count_upto_2_10_n_138,count_upto_2_10_n_139,count_upto_2_10_n_140,count_upto_2_10_n_141,count_upto_2_10_n_142,count_upto_2_10_n_143,count_upto_2_10_n_144,count_upto_2_10_n_145,count_upto_2_10_n_146,count_upto_2_10_n_147,count_upto_2_10_n_148,count_upto_2_10_n_149,count_upto_2_10_n_150,count_upto_2_10_n_151,count_upto_2_10_n_152,count_upto_2_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_2_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_2_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg5_reg_n_0_[16] ,\slv_reg5_reg_n_0_[15] ,\slv_reg5_reg_n_0_[14] ,\slv_reg5_reg_n_0_[13] ,\slv_reg5_reg_n_0_[12] ,\slv_reg5_reg_n_0_[11] ,\slv_reg5_reg_n_0_[10] ,\slv_reg5_reg_n_0_[9] ,\slv_reg5_reg_n_0_[8] ,\slv_reg5_reg_n_0_[7] ,\slv_reg5_reg_n_0_[6] ,\slv_reg5_reg_n_0_[5] ,\slv_reg5_reg_n_0_[4] ,\slv_reg5_reg_n_0_[3] ,\slv_reg5_reg_n_0_[2] ,\slv_reg5_reg_n_0_[1] ,\slv_reg5_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_2_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_2_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_2_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_2_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_2_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_2_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_2_10__0_n_58,count_upto_2_10__0_n_59,count_upto_2_10__0_n_60,count_upto_2_10__0_n_61,count_upto_2_10__0_n_62,count_upto_2_10__0_n_63,count_upto_2_10__0_n_64,count_upto_2_10__0_n_65,count_upto_2_10__0_n_66,count_upto_2_10__0_n_67,count_upto_2_10__0_n_68,count_upto_2_10__0_n_69,count_upto_2_10__0_n_70,count_upto_2_10__0_n_71,count_upto_2_10__0_n_72,count_upto_2_10__0_n_73,count_upto_2_10__0_n_74,count_upto_2_10__0_n_75,count_upto_2_10__0_n_76,count_upto_2_10__0_n_77,count_upto_2_10__0_n_78,count_upto_2_10__0_n_79,count_upto_2_10__0_n_80,count_upto_2_10__0_n_81,count_upto_2_10__0_n_82,count_upto_2_10__0_n_83,count_upto_2_10__0_n_84,count_upto_2_10__0_n_85,count_upto_2_10__0_n_86,count_upto_2_10__0_n_87,count_upto_2_10__0_n_88,count_upto_2_10__0_n_89,count_upto_2_10__0_n_90,count_upto_2_10__0_n_91,count_upto_2_10__0_n_92,count_upto_2_10__0_n_93,count_upto_2_10__0_n_94,count_upto_2_10__0_n_95,count_upto_2_10__0_n_96,count_upto_2_10__0_n_97,count_upto_2_10__0_n_98,count_upto_2_10__0_n_99,count_upto_2_10__0_n_100,count_upto_2_10__0_n_101,count_upto_2_10__0_n_102,count_upto_2_10__0_n_103,count_upto_2_10__0_n_104,count_upto_2_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_2_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_2_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_2_10__0_n_106,count_upto_2_10__0_n_107,count_upto_2_10__0_n_108,count_upto_2_10__0_n_109,count_upto_2_10__0_n_110,count_upto_2_10__0_n_111,count_upto_2_10__0_n_112,count_upto_2_10__0_n_113,count_upto_2_10__0_n_114,count_upto_2_10__0_n_115,count_upto_2_10__0_n_116,count_upto_2_10__0_n_117,count_upto_2_10__0_n_118,count_upto_2_10__0_n_119,count_upto_2_10__0_n_120,count_upto_2_10__0_n_121,count_upto_2_10__0_n_122,count_upto_2_10__0_n_123,count_upto_2_10__0_n_124,count_upto_2_10__0_n_125,count_upto_2_10__0_n_126,count_upto_2_10__0_n_127,count_upto_2_10__0_n_128,count_upto_2_10__0_n_129,count_upto_2_10__0_n_130,count_upto_2_10__0_n_131,count_upto_2_10__0_n_132,count_upto_2_10__0_n_133,count_upto_2_10__0_n_134,count_upto_2_10__0_n_135,count_upto_2_10__0_n_136,count_upto_2_10__0_n_137,count_upto_2_10__0_n_138,count_upto_2_10__0_n_139,count_upto_2_10__0_n_140,count_upto_2_10__0_n_141,count_upto_2_10__0_n_142,count_upto_2_10__0_n_143,count_upto_2_10__0_n_144,count_upto_2_10__0_n_145,count_upto_2_10__0_n_146,count_upto_2_10__0_n_147,count_upto_2_10__0_n_148,count_upto_2_10__0_n_149,count_upto_2_10__0_n_150,count_upto_2_10__0_n_151,count_upto_2_10__0_n_152,count_upto_2_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_2_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_2_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg5_reg_n_0_[16] ,\slv_reg5_reg_n_0_[15] ,\slv_reg5_reg_n_0_[14] ,\slv_reg5_reg_n_0_[13] ,\slv_reg5_reg_n_0_[12] ,\slv_reg5_reg_n_0_[11] ,\slv_reg5_reg_n_0_[10] ,\slv_reg5_reg_n_0_[9] ,\slv_reg5_reg_n_0_[8] ,\slv_reg5_reg_n_0_[7] ,\slv_reg5_reg_n_0_[6] ,\slv_reg5_reg_n_0_[5] ,\slv_reg5_reg_n_0_[4] ,\slv_reg5_reg_n_0_[3] ,\slv_reg5_reg_n_0_[2] ,\slv_reg5_reg_n_0_[1] ,\slv_reg5_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_2_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_2_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_2_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_2_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_2_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_2_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_2_10__1_n_58,count_upto_2_10__1_n_59,count_upto_2_10__1_n_60,count_upto_2_10__1_n_61,count_upto_2_10__1_n_62,count_upto_2_10__1_n_63,count_upto_2_10__1_n_64,count_upto_2_10__1_n_65,count_upto_2_10__1_n_66,count_upto_2_10__1_n_67,count_upto_2_10__1_n_68,count_upto_2_10__1_n_69,count_upto_2_10__1_n_70,count_upto_2_10__1_n_71,count_upto_2_10__1_n_72,count_upto_2_10__1_n_73,count_upto_2_10__1_n_74,count_upto_2_10__1_n_75,count_upto_2_10__1_n_76,count_upto_2_10__1_n_77,count_upto_2_10__1_n_78,count_upto_2_10__1_n_79,count_upto_2_10__1_n_80,count_upto_2_10__1_n_81,count_upto_2_10__1_n_82,count_upto_2_10__1_n_83,count_upto_2_10__1_n_84,count_upto_2_10__1_n_85,count_upto_2_10__1_n_86,count_upto_2_10__1_n_87,count_upto_2_10__1_n_88,count_upto_2_10__1_n_89,count_upto_2_10__1_n_90,count_upto_2_10__1_n_91,count_upto_2_10__1_n_92,count_upto_2_10__1_n_93,count_upto_2_10__1_n_94,count_upto_2_10__1_n_95,count_upto_2_10__1_n_96,count_upto_2_10__1_n_97,count_upto_2_10__1_n_98,count_upto_2_10__1_n_99,count_upto_2_10__1_n_100,count_upto_2_10__1_n_101,count_upto_2_10__1_n_102,count_upto_2_10__1_n_103,count_upto_2_10__1_n_104,count_upto_2_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_2_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_2_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_2_10__0_n_106,count_upto_2_10__0_n_107,count_upto_2_10__0_n_108,count_upto_2_10__0_n_109,count_upto_2_10__0_n_110,count_upto_2_10__0_n_111,count_upto_2_10__0_n_112,count_upto_2_10__0_n_113,count_upto_2_10__0_n_114,count_upto_2_10__0_n_115,count_upto_2_10__0_n_116,count_upto_2_10__0_n_117,count_upto_2_10__0_n_118,count_upto_2_10__0_n_119,count_upto_2_10__0_n_120,count_upto_2_10__0_n_121,count_upto_2_10__0_n_122,count_upto_2_10__0_n_123,count_upto_2_10__0_n_124,count_upto_2_10__0_n_125,count_upto_2_10__0_n_126,count_upto_2_10__0_n_127,count_upto_2_10__0_n_128,count_upto_2_10__0_n_129,count_upto_2_10__0_n_130,count_upto_2_10__0_n_131,count_upto_2_10__0_n_132,count_upto_2_10__0_n_133,count_upto_2_10__0_n_134,count_upto_2_10__0_n_135,count_upto_2_10__0_n_136,count_upto_2_10__0_n_137,count_upto_2_10__0_n_138,count_upto_2_10__0_n_139,count_upto_2_10__0_n_140,count_upto_2_10__0_n_141,count_upto_2_10__0_n_142,count_upto_2_10__0_n_143,count_upto_2_10__0_n_144,count_upto_2_10__0_n_145,count_upto_2_10__0_n_146,count_upto_2_10__0_n_147,count_upto_2_10__0_n_148,count_upto_2_10__0_n_149,count_upto_2_10__0_n_150,count_upto_2_10__0_n_151,count_upto_2_10__0_n_152,count_upto_2_10__0_n_153}),
        .PCOUT(NLW_count_upto_2_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_2_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_2_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_105),
        .Q(\count_upto_2_1_reg[0]__1_n_0 ));
  FDCE \count_upto_2_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_95),
        .Q(\count_upto_2_1_reg[10]__1_n_0 ));
  FDCE \count_upto_2_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_94),
        .Q(\count_upto_2_1_reg[11]__1_n_0 ));
  FDCE \count_upto_2_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_93),
        .Q(\count_upto_2_1_reg[12]__1_n_0 ));
  FDCE \count_upto_2_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_92),
        .Q(\count_upto_2_1_reg[13]__1_n_0 ));
  FDCE \count_upto_2_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_91),
        .Q(\count_upto_2_1_reg[14]__1_n_0 ));
  FDCE \count_upto_2_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_90),
        .Q(\count_upto_2_1_reg[15]__1_n_0 ));
  FDCE \count_upto_2_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_89),
        .Q(\count_upto_2_1_reg[16]__1_n_0 ));
  FDCE \count_upto_2_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_104),
        .Q(\count_upto_2_1_reg[1]__1_n_0 ));
  FDCE \count_upto_2_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_103),
        .Q(\count_upto_2_1_reg[2]__1_n_0 ));
  FDCE \count_upto_2_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_102),
        .Q(\count_upto_2_1_reg[3]__1_n_0 ));
  FDCE \count_upto_2_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_101),
        .Q(\count_upto_2_1_reg[4]__1_n_0 ));
  FDCE \count_upto_2_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_100),
        .Q(\count_upto_2_1_reg[5]__1_n_0 ));
  FDCE \count_upto_2_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_99),
        .Q(\count_upto_2_1_reg[6]__1_n_0 ));
  FDCE \count_upto_2_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_98),
        .Q(\count_upto_2_1_reg[7]__1_n_0 ));
  FDCE \count_upto_2_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_97),
        .Q(\count_upto_2_1_reg[8]__1_n_0 ));
  FDCE \count_upto_2_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_2_10__0_n_96),
        .Q(\count_upto_2_1_reg[9]__1_n_0 ));
  FDCE \count_upto_2_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_105),
        .Q(\count_upto_2_reg[0]__1_n_0 ));
  FDCE \count_upto_2_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_95),
        .Q(\count_upto_2_reg[10]__1_n_0 ));
  FDCE \count_upto_2_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_94),
        .Q(\count_upto_2_reg[11]__1_n_0 ));
  FDCE \count_upto_2_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_93),
        .Q(\count_upto_2_reg[12]__1_n_0 ));
  FDCE \count_upto_2_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_92),
        .Q(\count_upto_2_reg[13]__1_n_0 ));
  FDCE \count_upto_2_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_91),
        .Q(\count_upto_2_reg[14]__1_n_0 ));
  FDCE \count_upto_2_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_90),
        .Q(\count_upto_2_reg[15]__1_n_0 ));
  FDCE \count_upto_2_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_89),
        .Q(\count_upto_2_reg[16]__1_n_0 ));
  FDCE \count_upto_2_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_104),
        .Q(\count_upto_2_reg[1]__1_n_0 ));
  FDCE \count_upto_2_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_103),
        .Q(\count_upto_2_reg[2]__1_n_0 ));
  FDCE \count_upto_2_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_102),
        .Q(\count_upto_2_reg[3]__1_n_0 ));
  FDCE \count_upto_2_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_101),
        .Q(\count_upto_2_reg[4]__1_n_0 ));
  FDCE \count_upto_2_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_100),
        .Q(\count_upto_2_reg[5]__1_n_0 ));
  FDCE \count_upto_2_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_99),
        .Q(\count_upto_2_reg[6]__1_n_0 ));
  FDCE \count_upto_2_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_98),
        .Q(\count_upto_2_reg[7]__1_n_0 ));
  FDCE \count_upto_2_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_97),
        .Q(\count_upto_2_reg[8]__1_n_0 ));
  FDCE \count_upto_2_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_20__0_n_96),
        .Q(\count_upto_2_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_30
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_30_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg8_reg_n_0_[31] ,\slv_reg8_reg_n_0_[30] ,\slv_reg8_reg_n_0_[29] ,\slv_reg8_reg_n_0_[28] ,\slv_reg8_reg_n_0_[27] ,\slv_reg8_reg_n_0_[26] ,\slv_reg8_reg_n_0_[25] ,\slv_reg8_reg_n_0_[24] ,\slv_reg8_reg_n_0_[23] ,\slv_reg8_reg_n_0_[22] ,\slv_reg8_reg_n_0_[21] ,\slv_reg8_reg_n_0_[20] ,\slv_reg8_reg_n_0_[19] ,\slv_reg8_reg_n_0_[18] ,\slv_reg8_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_30_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_30_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_30_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_30_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_30_OVERFLOW_UNCONNECTED),
        .P({count_upto_30_n_58,count_upto_30_n_59,count_upto_30_n_60,count_upto_30_n_61,count_upto_30_n_62,count_upto_30_n_63,count_upto_30_n_64,count_upto_30_n_65,count_upto_30_n_66,count_upto_30_n_67,count_upto_30_n_68,count_upto_30_n_69,count_upto_30_n_70,count_upto_30_n_71,count_upto_30_n_72,count_upto_30_n_73,count_upto_30_n_74,count_upto_30_n_75,count_upto_30_n_76,count_upto_30_n_77,count_upto_30_n_78,count_upto_30_n_79,count_upto_30_n_80,count_upto_30_n_81,count_upto_30_n_82,count_upto_30_n_83,count_upto_30_n_84,count_upto_30_n_85,count_upto_30_n_86,count_upto_30_n_87,count_upto_30_n_88,count_upto_30_n_89,count_upto_30_n_90,count_upto_30_n_91,count_upto_30_n_92,count_upto_30_n_93,count_upto_30_n_94,count_upto_30_n_95,count_upto_30_n_96,count_upto_30_n_97,count_upto_30_n_98,count_upto_30_n_99,count_upto_30_n_100,count_upto_30_n_101,count_upto_30_n_102,count_upto_30_n_103,count_upto_30_n_104,count_upto_30_n_105}),
        .PATTERNBDETECT(NLW_count_upto_30_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_30_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_30_n_106,count_upto_30_n_107,count_upto_30_n_108,count_upto_30_n_109,count_upto_30_n_110,count_upto_30_n_111,count_upto_30_n_112,count_upto_30_n_113,count_upto_30_n_114,count_upto_30_n_115,count_upto_30_n_116,count_upto_30_n_117,count_upto_30_n_118,count_upto_30_n_119,count_upto_30_n_120,count_upto_30_n_121,count_upto_30_n_122,count_upto_30_n_123,count_upto_30_n_124,count_upto_30_n_125,count_upto_30_n_126,count_upto_30_n_127,count_upto_30_n_128,count_upto_30_n_129,count_upto_30_n_130,count_upto_30_n_131,count_upto_30_n_132,count_upto_30_n_133,count_upto_30_n_134,count_upto_30_n_135,count_upto_30_n_136,count_upto_30_n_137,count_upto_30_n_138,count_upto_30_n_139,count_upto_30_n_140,count_upto_30_n_141,count_upto_30_n_142,count_upto_30_n_143,count_upto_30_n_144,count_upto_30_n_145,count_upto_30_n_146,count_upto_30_n_147,count_upto_30_n_148,count_upto_30_n_149,count_upto_30_n_150,count_upto_30_n_151,count_upto_30_n_152,count_upto_30_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_30_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_30__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg8_reg_n_0_[16] ,\slv_reg8_reg_n_0_[15] ,\slv_reg8_reg_n_0_[14] ,\slv_reg8_reg_n_0_[13] ,\slv_reg8_reg_n_0_[12] ,\slv_reg8_reg_n_0_[11] ,\slv_reg8_reg_n_0_[10] ,\slv_reg8_reg_n_0_[9] ,\slv_reg8_reg_n_0_[8] ,\slv_reg8_reg_n_0_[7] ,\slv_reg8_reg_n_0_[6] ,\slv_reg8_reg_n_0_[5] ,\slv_reg8_reg_n_0_[4] ,\slv_reg8_reg_n_0_[3] ,\slv_reg8_reg_n_0_[2] ,\slv_reg8_reg_n_0_[1] ,\slv_reg8_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_30__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_30__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_30__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_30__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_30__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_30__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_30__0_n_58,count_upto_30__0_n_59,count_upto_30__0_n_60,count_upto_30__0_n_61,count_upto_30__0_n_62,count_upto_30__0_n_63,count_upto_30__0_n_64,count_upto_30__0_n_65,count_upto_30__0_n_66,count_upto_30__0_n_67,count_upto_30__0_n_68,count_upto_30__0_n_69,count_upto_30__0_n_70,count_upto_30__0_n_71,count_upto_30__0_n_72,count_upto_30__0_n_73,count_upto_30__0_n_74,count_upto_30__0_n_75,count_upto_30__0_n_76,count_upto_30__0_n_77,count_upto_30__0_n_78,count_upto_30__0_n_79,count_upto_30__0_n_80,count_upto_30__0_n_81,count_upto_30__0_n_82,count_upto_30__0_n_83,count_upto_30__0_n_84,count_upto_30__0_n_85,count_upto_30__0_n_86,count_upto_30__0_n_87,count_upto_30__0_n_88,count_upto_30__0_n_89,count_upto_30__0_n_90,count_upto_30__0_n_91,count_upto_30__0_n_92,count_upto_30__0_n_93,count_upto_30__0_n_94,count_upto_30__0_n_95,count_upto_30__0_n_96,count_upto_30__0_n_97,count_upto_30__0_n_98,count_upto_30__0_n_99,count_upto_30__0_n_100,count_upto_30__0_n_101,count_upto_30__0_n_102,count_upto_30__0_n_103,count_upto_30__0_n_104,count_upto_30__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_30__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_30__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_30__0_n_106,count_upto_30__0_n_107,count_upto_30__0_n_108,count_upto_30__0_n_109,count_upto_30__0_n_110,count_upto_30__0_n_111,count_upto_30__0_n_112,count_upto_30__0_n_113,count_upto_30__0_n_114,count_upto_30__0_n_115,count_upto_30__0_n_116,count_upto_30__0_n_117,count_upto_30__0_n_118,count_upto_30__0_n_119,count_upto_30__0_n_120,count_upto_30__0_n_121,count_upto_30__0_n_122,count_upto_30__0_n_123,count_upto_30__0_n_124,count_upto_30__0_n_125,count_upto_30__0_n_126,count_upto_30__0_n_127,count_upto_30__0_n_128,count_upto_30__0_n_129,count_upto_30__0_n_130,count_upto_30__0_n_131,count_upto_30__0_n_132,count_upto_30__0_n_133,count_upto_30__0_n_134,count_upto_30__0_n_135,count_upto_30__0_n_136,count_upto_30__0_n_137,count_upto_30__0_n_138,count_upto_30__0_n_139,count_upto_30__0_n_140,count_upto_30__0_n_141,count_upto_30__0_n_142,count_upto_30__0_n_143,count_upto_30__0_n_144,count_upto_30__0_n_145,count_upto_30__0_n_146,count_upto_30__0_n_147,count_upto_30__0_n_148,count_upto_30__0_n_149,count_upto_30__0_n_150,count_upto_30__0_n_151,count_upto_30__0_n_152,count_upto_30__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_30__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_30__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg8_reg_n_0_[16] ,\slv_reg8_reg_n_0_[15] ,\slv_reg8_reg_n_0_[14] ,\slv_reg8_reg_n_0_[13] ,\slv_reg8_reg_n_0_[12] ,\slv_reg8_reg_n_0_[11] ,\slv_reg8_reg_n_0_[10] ,\slv_reg8_reg_n_0_[9] ,\slv_reg8_reg_n_0_[8] ,\slv_reg8_reg_n_0_[7] ,\slv_reg8_reg_n_0_[6] ,\slv_reg8_reg_n_0_[5] ,\slv_reg8_reg_n_0_[4] ,\slv_reg8_reg_n_0_[3] ,\slv_reg8_reg_n_0_[2] ,\slv_reg8_reg_n_0_[1] ,\slv_reg8_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_30__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_30__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_30__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_30__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_30__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_30__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_30__1_n_58,count_upto_30__1_n_59,count_upto_30__1_n_60,count_upto_30__1_n_61,count_upto_30__1_n_62,count_upto_30__1_n_63,count_upto_30__1_n_64,count_upto_30__1_n_65,count_upto_30__1_n_66,count_upto_30__1_n_67,count_upto_30__1_n_68,count_upto_30__1_n_69,count_upto_30__1_n_70,count_upto_30__1_n_71,count_upto_30__1_n_72,count_upto_30__1_n_73,count_upto_30__1_n_74,count_upto_30__1_n_75,count_upto_30__1_n_76,count_upto_30__1_n_77,count_upto_30__1_n_78,count_upto_30__1_n_79,count_upto_30__1_n_80,count_upto_30__1_n_81,count_upto_30__1_n_82,count_upto_30__1_n_83,count_upto_30__1_n_84,count_upto_30__1_n_85,count_upto_30__1_n_86,count_upto_30__1_n_87,count_upto_30__1_n_88,count_upto_30__1_n_89,count_upto_30__1_n_90,count_upto_30__1_n_91,count_upto_30__1_n_92,count_upto_30__1_n_93,count_upto_30__1_n_94,count_upto_30__1_n_95,count_upto_30__1_n_96,count_upto_30__1_n_97,count_upto_30__1_n_98,count_upto_30__1_n_99,count_upto_30__1_n_100,count_upto_30__1_n_101,count_upto_30__1_n_102,count_upto_30__1_n_103,count_upto_30__1_n_104,count_upto_30__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_30__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_30__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_30__0_n_106,count_upto_30__0_n_107,count_upto_30__0_n_108,count_upto_30__0_n_109,count_upto_30__0_n_110,count_upto_30__0_n_111,count_upto_30__0_n_112,count_upto_30__0_n_113,count_upto_30__0_n_114,count_upto_30__0_n_115,count_upto_30__0_n_116,count_upto_30__0_n_117,count_upto_30__0_n_118,count_upto_30__0_n_119,count_upto_30__0_n_120,count_upto_30__0_n_121,count_upto_30__0_n_122,count_upto_30__0_n_123,count_upto_30__0_n_124,count_upto_30__0_n_125,count_upto_30__0_n_126,count_upto_30__0_n_127,count_upto_30__0_n_128,count_upto_30__0_n_129,count_upto_30__0_n_130,count_upto_30__0_n_131,count_upto_30__0_n_132,count_upto_30__0_n_133,count_upto_30__0_n_134,count_upto_30__0_n_135,count_upto_30__0_n_136,count_upto_30__0_n_137,count_upto_30__0_n_138,count_upto_30__0_n_139,count_upto_30__0_n_140,count_upto_30__0_n_141,count_upto_30__0_n_142,count_upto_30__0_n_143,count_upto_30__0_n_144,count_upto_30__0_n_145,count_upto_30__0_n_146,count_upto_30__0_n_147,count_upto_30__0_n_148,count_upto_30__0_n_149,count_upto_30__0_n_150,count_upto_30__0_n_151,count_upto_30__0_n_152,count_upto_30__0_n_153}),
        .PCOUT(NLW_count_upto_30__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_30__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_3_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_3_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg7_reg_n_0_[31] ,\slv_reg7_reg_n_0_[30] ,\slv_reg7_reg_n_0_[29] ,\slv_reg7_reg_n_0_[28] ,\slv_reg7_reg_n_0_[27] ,\slv_reg7_reg_n_0_[26] ,\slv_reg7_reg_n_0_[25] ,\slv_reg7_reg_n_0_[24] ,\slv_reg7_reg_n_0_[23] ,\slv_reg7_reg_n_0_[22] ,\slv_reg7_reg_n_0_[21] ,\slv_reg7_reg_n_0_[20] ,\slv_reg7_reg_n_0_[19] ,\slv_reg7_reg_n_0_[18] ,\slv_reg7_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_3_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_3_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_3_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_3_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_3_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_3_10_n_58,count_upto_3_10_n_59,count_upto_3_10_n_60,count_upto_3_10_n_61,count_upto_3_10_n_62,count_upto_3_10_n_63,count_upto_3_10_n_64,count_upto_3_10_n_65,count_upto_3_10_n_66,count_upto_3_10_n_67,count_upto_3_10_n_68,count_upto_3_10_n_69,count_upto_3_10_n_70,count_upto_3_10_n_71,count_upto_3_10_n_72,count_upto_3_10_n_73,count_upto_3_10_n_74,count_upto_3_10_n_75,count_upto_3_10_n_76,count_upto_3_10_n_77,count_upto_3_10_n_78,count_upto_3_10_n_79,count_upto_3_10_n_80,count_upto_3_10_n_81,count_upto_3_10_n_82,count_upto_3_10_n_83,count_upto_3_10_n_84,count_upto_3_10_n_85,count_upto_3_10_n_86,count_upto_3_10_n_87,count_upto_3_10_n_88,count_upto_3_10_n_89,count_upto_3_10_n_90,count_upto_3_10_n_91,count_upto_3_10_n_92,count_upto_3_10_n_93,count_upto_3_10_n_94,count_upto_3_10_n_95,count_upto_3_10_n_96,count_upto_3_10_n_97,count_upto_3_10_n_98,count_upto_3_10_n_99,count_upto_3_10_n_100,count_upto_3_10_n_101,count_upto_3_10_n_102,count_upto_3_10_n_103,count_upto_3_10_n_104,count_upto_3_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_3_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_3_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_3_10_n_106,count_upto_3_10_n_107,count_upto_3_10_n_108,count_upto_3_10_n_109,count_upto_3_10_n_110,count_upto_3_10_n_111,count_upto_3_10_n_112,count_upto_3_10_n_113,count_upto_3_10_n_114,count_upto_3_10_n_115,count_upto_3_10_n_116,count_upto_3_10_n_117,count_upto_3_10_n_118,count_upto_3_10_n_119,count_upto_3_10_n_120,count_upto_3_10_n_121,count_upto_3_10_n_122,count_upto_3_10_n_123,count_upto_3_10_n_124,count_upto_3_10_n_125,count_upto_3_10_n_126,count_upto_3_10_n_127,count_upto_3_10_n_128,count_upto_3_10_n_129,count_upto_3_10_n_130,count_upto_3_10_n_131,count_upto_3_10_n_132,count_upto_3_10_n_133,count_upto_3_10_n_134,count_upto_3_10_n_135,count_upto_3_10_n_136,count_upto_3_10_n_137,count_upto_3_10_n_138,count_upto_3_10_n_139,count_upto_3_10_n_140,count_upto_3_10_n_141,count_upto_3_10_n_142,count_upto_3_10_n_143,count_upto_3_10_n_144,count_upto_3_10_n_145,count_upto_3_10_n_146,count_upto_3_10_n_147,count_upto_3_10_n_148,count_upto_3_10_n_149,count_upto_3_10_n_150,count_upto_3_10_n_151,count_upto_3_10_n_152,count_upto_3_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_3_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_3_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg7_reg_n_0_[16] ,\slv_reg7_reg_n_0_[15] ,\slv_reg7_reg_n_0_[14] ,\slv_reg7_reg_n_0_[13] ,\slv_reg7_reg_n_0_[12] ,\slv_reg7_reg_n_0_[11] ,\slv_reg7_reg_n_0_[10] ,\slv_reg7_reg_n_0_[9] ,\slv_reg7_reg_n_0_[8] ,\slv_reg7_reg_n_0_[7] ,\slv_reg7_reg_n_0_[6] ,\slv_reg7_reg_n_0_[5] ,\slv_reg7_reg_n_0_[4] ,\slv_reg7_reg_n_0_[3] ,\slv_reg7_reg_n_0_[2] ,\slv_reg7_reg_n_0_[1] ,\slv_reg7_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_3_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_3_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_3_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_3_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_3_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_3_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_3_10__0_n_58,count_upto_3_10__0_n_59,count_upto_3_10__0_n_60,count_upto_3_10__0_n_61,count_upto_3_10__0_n_62,count_upto_3_10__0_n_63,count_upto_3_10__0_n_64,count_upto_3_10__0_n_65,count_upto_3_10__0_n_66,count_upto_3_10__0_n_67,count_upto_3_10__0_n_68,count_upto_3_10__0_n_69,count_upto_3_10__0_n_70,count_upto_3_10__0_n_71,count_upto_3_10__0_n_72,count_upto_3_10__0_n_73,count_upto_3_10__0_n_74,count_upto_3_10__0_n_75,count_upto_3_10__0_n_76,count_upto_3_10__0_n_77,count_upto_3_10__0_n_78,count_upto_3_10__0_n_79,count_upto_3_10__0_n_80,count_upto_3_10__0_n_81,count_upto_3_10__0_n_82,count_upto_3_10__0_n_83,count_upto_3_10__0_n_84,count_upto_3_10__0_n_85,count_upto_3_10__0_n_86,count_upto_3_10__0_n_87,count_upto_3_10__0_n_88,count_upto_3_10__0_n_89,count_upto_3_10__0_n_90,count_upto_3_10__0_n_91,count_upto_3_10__0_n_92,count_upto_3_10__0_n_93,count_upto_3_10__0_n_94,count_upto_3_10__0_n_95,count_upto_3_10__0_n_96,count_upto_3_10__0_n_97,count_upto_3_10__0_n_98,count_upto_3_10__0_n_99,count_upto_3_10__0_n_100,count_upto_3_10__0_n_101,count_upto_3_10__0_n_102,count_upto_3_10__0_n_103,count_upto_3_10__0_n_104,count_upto_3_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_3_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_3_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_3_10__0_n_106,count_upto_3_10__0_n_107,count_upto_3_10__0_n_108,count_upto_3_10__0_n_109,count_upto_3_10__0_n_110,count_upto_3_10__0_n_111,count_upto_3_10__0_n_112,count_upto_3_10__0_n_113,count_upto_3_10__0_n_114,count_upto_3_10__0_n_115,count_upto_3_10__0_n_116,count_upto_3_10__0_n_117,count_upto_3_10__0_n_118,count_upto_3_10__0_n_119,count_upto_3_10__0_n_120,count_upto_3_10__0_n_121,count_upto_3_10__0_n_122,count_upto_3_10__0_n_123,count_upto_3_10__0_n_124,count_upto_3_10__0_n_125,count_upto_3_10__0_n_126,count_upto_3_10__0_n_127,count_upto_3_10__0_n_128,count_upto_3_10__0_n_129,count_upto_3_10__0_n_130,count_upto_3_10__0_n_131,count_upto_3_10__0_n_132,count_upto_3_10__0_n_133,count_upto_3_10__0_n_134,count_upto_3_10__0_n_135,count_upto_3_10__0_n_136,count_upto_3_10__0_n_137,count_upto_3_10__0_n_138,count_upto_3_10__0_n_139,count_upto_3_10__0_n_140,count_upto_3_10__0_n_141,count_upto_3_10__0_n_142,count_upto_3_10__0_n_143,count_upto_3_10__0_n_144,count_upto_3_10__0_n_145,count_upto_3_10__0_n_146,count_upto_3_10__0_n_147,count_upto_3_10__0_n_148,count_upto_3_10__0_n_149,count_upto_3_10__0_n_150,count_upto_3_10__0_n_151,count_upto_3_10__0_n_152,count_upto_3_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_3_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_3_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg7_reg_n_0_[16] ,\slv_reg7_reg_n_0_[15] ,\slv_reg7_reg_n_0_[14] ,\slv_reg7_reg_n_0_[13] ,\slv_reg7_reg_n_0_[12] ,\slv_reg7_reg_n_0_[11] ,\slv_reg7_reg_n_0_[10] ,\slv_reg7_reg_n_0_[9] ,\slv_reg7_reg_n_0_[8] ,\slv_reg7_reg_n_0_[7] ,\slv_reg7_reg_n_0_[6] ,\slv_reg7_reg_n_0_[5] ,\slv_reg7_reg_n_0_[4] ,\slv_reg7_reg_n_0_[3] ,\slv_reg7_reg_n_0_[2] ,\slv_reg7_reg_n_0_[1] ,\slv_reg7_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_3_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_3_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_3_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_3_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_3_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_3_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_3_10__1_n_58,count_upto_3_10__1_n_59,count_upto_3_10__1_n_60,count_upto_3_10__1_n_61,count_upto_3_10__1_n_62,count_upto_3_10__1_n_63,count_upto_3_10__1_n_64,count_upto_3_10__1_n_65,count_upto_3_10__1_n_66,count_upto_3_10__1_n_67,count_upto_3_10__1_n_68,count_upto_3_10__1_n_69,count_upto_3_10__1_n_70,count_upto_3_10__1_n_71,count_upto_3_10__1_n_72,count_upto_3_10__1_n_73,count_upto_3_10__1_n_74,count_upto_3_10__1_n_75,count_upto_3_10__1_n_76,count_upto_3_10__1_n_77,count_upto_3_10__1_n_78,count_upto_3_10__1_n_79,count_upto_3_10__1_n_80,count_upto_3_10__1_n_81,count_upto_3_10__1_n_82,count_upto_3_10__1_n_83,count_upto_3_10__1_n_84,count_upto_3_10__1_n_85,count_upto_3_10__1_n_86,count_upto_3_10__1_n_87,count_upto_3_10__1_n_88,count_upto_3_10__1_n_89,count_upto_3_10__1_n_90,count_upto_3_10__1_n_91,count_upto_3_10__1_n_92,count_upto_3_10__1_n_93,count_upto_3_10__1_n_94,count_upto_3_10__1_n_95,count_upto_3_10__1_n_96,count_upto_3_10__1_n_97,count_upto_3_10__1_n_98,count_upto_3_10__1_n_99,count_upto_3_10__1_n_100,count_upto_3_10__1_n_101,count_upto_3_10__1_n_102,count_upto_3_10__1_n_103,count_upto_3_10__1_n_104,count_upto_3_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_3_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_3_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_3_10__0_n_106,count_upto_3_10__0_n_107,count_upto_3_10__0_n_108,count_upto_3_10__0_n_109,count_upto_3_10__0_n_110,count_upto_3_10__0_n_111,count_upto_3_10__0_n_112,count_upto_3_10__0_n_113,count_upto_3_10__0_n_114,count_upto_3_10__0_n_115,count_upto_3_10__0_n_116,count_upto_3_10__0_n_117,count_upto_3_10__0_n_118,count_upto_3_10__0_n_119,count_upto_3_10__0_n_120,count_upto_3_10__0_n_121,count_upto_3_10__0_n_122,count_upto_3_10__0_n_123,count_upto_3_10__0_n_124,count_upto_3_10__0_n_125,count_upto_3_10__0_n_126,count_upto_3_10__0_n_127,count_upto_3_10__0_n_128,count_upto_3_10__0_n_129,count_upto_3_10__0_n_130,count_upto_3_10__0_n_131,count_upto_3_10__0_n_132,count_upto_3_10__0_n_133,count_upto_3_10__0_n_134,count_upto_3_10__0_n_135,count_upto_3_10__0_n_136,count_upto_3_10__0_n_137,count_upto_3_10__0_n_138,count_upto_3_10__0_n_139,count_upto_3_10__0_n_140,count_upto_3_10__0_n_141,count_upto_3_10__0_n_142,count_upto_3_10__0_n_143,count_upto_3_10__0_n_144,count_upto_3_10__0_n_145,count_upto_3_10__0_n_146,count_upto_3_10__0_n_147,count_upto_3_10__0_n_148,count_upto_3_10__0_n_149,count_upto_3_10__0_n_150,count_upto_3_10__0_n_151,count_upto_3_10__0_n_152,count_upto_3_10__0_n_153}),
        .PCOUT(NLW_count_upto_3_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_3_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_3_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_105),
        .Q(\count_upto_3_1_reg[0]__1_n_0 ));
  FDCE \count_upto_3_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_95),
        .Q(\count_upto_3_1_reg[10]__1_n_0 ));
  FDCE \count_upto_3_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_94),
        .Q(\count_upto_3_1_reg[11]__1_n_0 ));
  FDCE \count_upto_3_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_93),
        .Q(\count_upto_3_1_reg[12]__1_n_0 ));
  FDCE \count_upto_3_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_92),
        .Q(\count_upto_3_1_reg[13]__1_n_0 ));
  FDCE \count_upto_3_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_91),
        .Q(\count_upto_3_1_reg[14]__1_n_0 ));
  FDCE \count_upto_3_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_90),
        .Q(\count_upto_3_1_reg[15]__1_n_0 ));
  FDCE \count_upto_3_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_89),
        .Q(\count_upto_3_1_reg[16]__1_n_0 ));
  FDCE \count_upto_3_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_104),
        .Q(\count_upto_3_1_reg[1]__1_n_0 ));
  FDCE \count_upto_3_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_103),
        .Q(\count_upto_3_1_reg[2]__1_n_0 ));
  FDCE \count_upto_3_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_102),
        .Q(\count_upto_3_1_reg[3]__1_n_0 ));
  FDCE \count_upto_3_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_101),
        .Q(\count_upto_3_1_reg[4]__1_n_0 ));
  FDCE \count_upto_3_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_100),
        .Q(\count_upto_3_1_reg[5]__1_n_0 ));
  FDCE \count_upto_3_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_99),
        .Q(\count_upto_3_1_reg[6]__1_n_0 ));
  FDCE \count_upto_3_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_98),
        .Q(\count_upto_3_1_reg[7]__1_n_0 ));
  FDCE \count_upto_3_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_97),
        .Q(\count_upto_3_1_reg[8]__1_n_0 ));
  FDCE \count_upto_3_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_3_10__0_n_96),
        .Q(\count_upto_3_1_reg[9]__1_n_0 ));
  FDCE \count_upto_3_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_105),
        .Q(\count_upto_3_reg[0]__1_n_0 ));
  FDCE \count_upto_3_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_95),
        .Q(\count_upto_3_reg[10]__1_n_0 ));
  FDCE \count_upto_3_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_94),
        .Q(\count_upto_3_reg[11]__1_n_0 ));
  FDCE \count_upto_3_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_93),
        .Q(\count_upto_3_reg[12]__1_n_0 ));
  FDCE \count_upto_3_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_92),
        .Q(\count_upto_3_reg[13]__1_n_0 ));
  FDCE \count_upto_3_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_91),
        .Q(\count_upto_3_reg[14]__1_n_0 ));
  FDCE \count_upto_3_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_90),
        .Q(\count_upto_3_reg[15]__1_n_0 ));
  FDCE \count_upto_3_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_89),
        .Q(\count_upto_3_reg[16]__1_n_0 ));
  FDCE \count_upto_3_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_104),
        .Q(\count_upto_3_reg[1]__1_n_0 ));
  FDCE \count_upto_3_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_103),
        .Q(\count_upto_3_reg[2]__1_n_0 ));
  FDCE \count_upto_3_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_102),
        .Q(\count_upto_3_reg[3]__1_n_0 ));
  FDCE \count_upto_3_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_101),
        .Q(\count_upto_3_reg[4]__1_n_0 ));
  FDCE \count_upto_3_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_100),
        .Q(\count_upto_3_reg[5]__1_n_0 ));
  FDCE \count_upto_3_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_99),
        .Q(\count_upto_3_reg[6]__1_n_0 ));
  FDCE \count_upto_3_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_98),
        .Q(\count_upto_3_reg[7]__1_n_0 ));
  FDCE \count_upto_3_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_97),
        .Q(\count_upto_3_reg[8]__1_n_0 ));
  FDCE \count_upto_3_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_30__0_n_96),
        .Q(\count_upto_3_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_40
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_40_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg10_reg_n_0_[31] ,\slv_reg10_reg_n_0_[30] ,\slv_reg10_reg_n_0_[29] ,\slv_reg10_reg_n_0_[28] ,\slv_reg10_reg_n_0_[27] ,\slv_reg10_reg_n_0_[26] ,\slv_reg10_reg_n_0_[25] ,\slv_reg10_reg_n_0_[24] ,\slv_reg10_reg_n_0_[23] ,\slv_reg10_reg_n_0_[22] ,\slv_reg10_reg_n_0_[21] ,\slv_reg10_reg_n_0_[20] ,\slv_reg10_reg_n_0_[19] ,\slv_reg10_reg_n_0_[18] ,\slv_reg10_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_40_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_40_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_40_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_40_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_40_OVERFLOW_UNCONNECTED),
        .P({count_upto_40_n_58,count_upto_40_n_59,count_upto_40_n_60,count_upto_40_n_61,count_upto_40_n_62,count_upto_40_n_63,count_upto_40_n_64,count_upto_40_n_65,count_upto_40_n_66,count_upto_40_n_67,count_upto_40_n_68,count_upto_40_n_69,count_upto_40_n_70,count_upto_40_n_71,count_upto_40_n_72,count_upto_40_n_73,count_upto_40_n_74,count_upto_40_n_75,count_upto_40_n_76,count_upto_40_n_77,count_upto_40_n_78,count_upto_40_n_79,count_upto_40_n_80,count_upto_40_n_81,count_upto_40_n_82,count_upto_40_n_83,count_upto_40_n_84,count_upto_40_n_85,count_upto_40_n_86,count_upto_40_n_87,count_upto_40_n_88,count_upto_40_n_89,count_upto_40_n_90,count_upto_40_n_91,count_upto_40_n_92,count_upto_40_n_93,count_upto_40_n_94,count_upto_40_n_95,count_upto_40_n_96,count_upto_40_n_97,count_upto_40_n_98,count_upto_40_n_99,count_upto_40_n_100,count_upto_40_n_101,count_upto_40_n_102,count_upto_40_n_103,count_upto_40_n_104,count_upto_40_n_105}),
        .PATTERNBDETECT(NLW_count_upto_40_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_40_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_40_n_106,count_upto_40_n_107,count_upto_40_n_108,count_upto_40_n_109,count_upto_40_n_110,count_upto_40_n_111,count_upto_40_n_112,count_upto_40_n_113,count_upto_40_n_114,count_upto_40_n_115,count_upto_40_n_116,count_upto_40_n_117,count_upto_40_n_118,count_upto_40_n_119,count_upto_40_n_120,count_upto_40_n_121,count_upto_40_n_122,count_upto_40_n_123,count_upto_40_n_124,count_upto_40_n_125,count_upto_40_n_126,count_upto_40_n_127,count_upto_40_n_128,count_upto_40_n_129,count_upto_40_n_130,count_upto_40_n_131,count_upto_40_n_132,count_upto_40_n_133,count_upto_40_n_134,count_upto_40_n_135,count_upto_40_n_136,count_upto_40_n_137,count_upto_40_n_138,count_upto_40_n_139,count_upto_40_n_140,count_upto_40_n_141,count_upto_40_n_142,count_upto_40_n_143,count_upto_40_n_144,count_upto_40_n_145,count_upto_40_n_146,count_upto_40_n_147,count_upto_40_n_148,count_upto_40_n_149,count_upto_40_n_150,count_upto_40_n_151,count_upto_40_n_152,count_upto_40_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_40_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_40__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg10_reg_n_0_[16] ,\slv_reg10_reg_n_0_[15] ,\slv_reg10_reg_n_0_[14] ,\slv_reg10_reg_n_0_[13] ,\slv_reg10_reg_n_0_[12] ,\slv_reg10_reg_n_0_[11] ,\slv_reg10_reg_n_0_[10] ,\slv_reg10_reg_n_0_[9] ,\slv_reg10_reg_n_0_[8] ,\slv_reg10_reg_n_0_[7] ,\slv_reg10_reg_n_0_[6] ,\slv_reg10_reg_n_0_[5] ,\slv_reg10_reg_n_0_[4] ,\slv_reg10_reg_n_0_[3] ,\slv_reg10_reg_n_0_[2] ,\slv_reg10_reg_n_0_[1] ,\slv_reg10_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_40__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_40__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_40__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_40__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_40__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_40__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_40__0_n_58,count_upto_40__0_n_59,count_upto_40__0_n_60,count_upto_40__0_n_61,count_upto_40__0_n_62,count_upto_40__0_n_63,count_upto_40__0_n_64,count_upto_40__0_n_65,count_upto_40__0_n_66,count_upto_40__0_n_67,count_upto_40__0_n_68,count_upto_40__0_n_69,count_upto_40__0_n_70,count_upto_40__0_n_71,count_upto_40__0_n_72,count_upto_40__0_n_73,count_upto_40__0_n_74,count_upto_40__0_n_75,count_upto_40__0_n_76,count_upto_40__0_n_77,count_upto_40__0_n_78,count_upto_40__0_n_79,count_upto_40__0_n_80,count_upto_40__0_n_81,count_upto_40__0_n_82,count_upto_40__0_n_83,count_upto_40__0_n_84,count_upto_40__0_n_85,count_upto_40__0_n_86,count_upto_40__0_n_87,count_upto_40__0_n_88,count_upto_40__0_n_89,count_upto_40__0_n_90,count_upto_40__0_n_91,count_upto_40__0_n_92,count_upto_40__0_n_93,count_upto_40__0_n_94,count_upto_40__0_n_95,count_upto_40__0_n_96,count_upto_40__0_n_97,count_upto_40__0_n_98,count_upto_40__0_n_99,count_upto_40__0_n_100,count_upto_40__0_n_101,count_upto_40__0_n_102,count_upto_40__0_n_103,count_upto_40__0_n_104,count_upto_40__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_40__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_40__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_40__0_n_106,count_upto_40__0_n_107,count_upto_40__0_n_108,count_upto_40__0_n_109,count_upto_40__0_n_110,count_upto_40__0_n_111,count_upto_40__0_n_112,count_upto_40__0_n_113,count_upto_40__0_n_114,count_upto_40__0_n_115,count_upto_40__0_n_116,count_upto_40__0_n_117,count_upto_40__0_n_118,count_upto_40__0_n_119,count_upto_40__0_n_120,count_upto_40__0_n_121,count_upto_40__0_n_122,count_upto_40__0_n_123,count_upto_40__0_n_124,count_upto_40__0_n_125,count_upto_40__0_n_126,count_upto_40__0_n_127,count_upto_40__0_n_128,count_upto_40__0_n_129,count_upto_40__0_n_130,count_upto_40__0_n_131,count_upto_40__0_n_132,count_upto_40__0_n_133,count_upto_40__0_n_134,count_upto_40__0_n_135,count_upto_40__0_n_136,count_upto_40__0_n_137,count_upto_40__0_n_138,count_upto_40__0_n_139,count_upto_40__0_n_140,count_upto_40__0_n_141,count_upto_40__0_n_142,count_upto_40__0_n_143,count_upto_40__0_n_144,count_upto_40__0_n_145,count_upto_40__0_n_146,count_upto_40__0_n_147,count_upto_40__0_n_148,count_upto_40__0_n_149,count_upto_40__0_n_150,count_upto_40__0_n_151,count_upto_40__0_n_152,count_upto_40__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_40__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_40__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg10_reg_n_0_[16] ,\slv_reg10_reg_n_0_[15] ,\slv_reg10_reg_n_0_[14] ,\slv_reg10_reg_n_0_[13] ,\slv_reg10_reg_n_0_[12] ,\slv_reg10_reg_n_0_[11] ,\slv_reg10_reg_n_0_[10] ,\slv_reg10_reg_n_0_[9] ,\slv_reg10_reg_n_0_[8] ,\slv_reg10_reg_n_0_[7] ,\slv_reg10_reg_n_0_[6] ,\slv_reg10_reg_n_0_[5] ,\slv_reg10_reg_n_0_[4] ,\slv_reg10_reg_n_0_[3] ,\slv_reg10_reg_n_0_[2] ,\slv_reg10_reg_n_0_[1] ,\slv_reg10_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_40__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_40__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_40__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_40__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_40__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_40__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_40__1_n_58,count_upto_40__1_n_59,count_upto_40__1_n_60,count_upto_40__1_n_61,count_upto_40__1_n_62,count_upto_40__1_n_63,count_upto_40__1_n_64,count_upto_40__1_n_65,count_upto_40__1_n_66,count_upto_40__1_n_67,count_upto_40__1_n_68,count_upto_40__1_n_69,count_upto_40__1_n_70,count_upto_40__1_n_71,count_upto_40__1_n_72,count_upto_40__1_n_73,count_upto_40__1_n_74,count_upto_40__1_n_75,count_upto_40__1_n_76,count_upto_40__1_n_77,count_upto_40__1_n_78,count_upto_40__1_n_79,count_upto_40__1_n_80,count_upto_40__1_n_81,count_upto_40__1_n_82,count_upto_40__1_n_83,count_upto_40__1_n_84,count_upto_40__1_n_85,count_upto_40__1_n_86,count_upto_40__1_n_87,count_upto_40__1_n_88,count_upto_40__1_n_89,count_upto_40__1_n_90,count_upto_40__1_n_91,count_upto_40__1_n_92,count_upto_40__1_n_93,count_upto_40__1_n_94,count_upto_40__1_n_95,count_upto_40__1_n_96,count_upto_40__1_n_97,count_upto_40__1_n_98,count_upto_40__1_n_99,count_upto_40__1_n_100,count_upto_40__1_n_101,count_upto_40__1_n_102,count_upto_40__1_n_103,count_upto_40__1_n_104,count_upto_40__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_40__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_40__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_40__0_n_106,count_upto_40__0_n_107,count_upto_40__0_n_108,count_upto_40__0_n_109,count_upto_40__0_n_110,count_upto_40__0_n_111,count_upto_40__0_n_112,count_upto_40__0_n_113,count_upto_40__0_n_114,count_upto_40__0_n_115,count_upto_40__0_n_116,count_upto_40__0_n_117,count_upto_40__0_n_118,count_upto_40__0_n_119,count_upto_40__0_n_120,count_upto_40__0_n_121,count_upto_40__0_n_122,count_upto_40__0_n_123,count_upto_40__0_n_124,count_upto_40__0_n_125,count_upto_40__0_n_126,count_upto_40__0_n_127,count_upto_40__0_n_128,count_upto_40__0_n_129,count_upto_40__0_n_130,count_upto_40__0_n_131,count_upto_40__0_n_132,count_upto_40__0_n_133,count_upto_40__0_n_134,count_upto_40__0_n_135,count_upto_40__0_n_136,count_upto_40__0_n_137,count_upto_40__0_n_138,count_upto_40__0_n_139,count_upto_40__0_n_140,count_upto_40__0_n_141,count_upto_40__0_n_142,count_upto_40__0_n_143,count_upto_40__0_n_144,count_upto_40__0_n_145,count_upto_40__0_n_146,count_upto_40__0_n_147,count_upto_40__0_n_148,count_upto_40__0_n_149,count_upto_40__0_n_150,count_upto_40__0_n_151,count_upto_40__0_n_152,count_upto_40__0_n_153}),
        .PCOUT(NLW_count_upto_40__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_40__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_4_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_4_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg9_reg_n_0_[31] ,\slv_reg9_reg_n_0_[30] ,\slv_reg9_reg_n_0_[29] ,\slv_reg9_reg_n_0_[28] ,\slv_reg9_reg_n_0_[27] ,\slv_reg9_reg_n_0_[26] ,\slv_reg9_reg_n_0_[25] ,\slv_reg9_reg_n_0_[24] ,\slv_reg9_reg_n_0_[23] ,\slv_reg9_reg_n_0_[22] ,\slv_reg9_reg_n_0_[21] ,\slv_reg9_reg_n_0_[20] ,\slv_reg9_reg_n_0_[19] ,\slv_reg9_reg_n_0_[18] ,\slv_reg9_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_4_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_4_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_4_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_4_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_4_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_4_10_n_58,count_upto_4_10_n_59,count_upto_4_10_n_60,count_upto_4_10_n_61,count_upto_4_10_n_62,count_upto_4_10_n_63,count_upto_4_10_n_64,count_upto_4_10_n_65,count_upto_4_10_n_66,count_upto_4_10_n_67,count_upto_4_10_n_68,count_upto_4_10_n_69,count_upto_4_10_n_70,count_upto_4_10_n_71,count_upto_4_10_n_72,count_upto_4_10_n_73,count_upto_4_10_n_74,count_upto_4_10_n_75,count_upto_4_10_n_76,count_upto_4_10_n_77,count_upto_4_10_n_78,count_upto_4_10_n_79,count_upto_4_10_n_80,count_upto_4_10_n_81,count_upto_4_10_n_82,count_upto_4_10_n_83,count_upto_4_10_n_84,count_upto_4_10_n_85,count_upto_4_10_n_86,count_upto_4_10_n_87,count_upto_4_10_n_88,count_upto_4_10_n_89,count_upto_4_10_n_90,count_upto_4_10_n_91,count_upto_4_10_n_92,count_upto_4_10_n_93,count_upto_4_10_n_94,count_upto_4_10_n_95,count_upto_4_10_n_96,count_upto_4_10_n_97,count_upto_4_10_n_98,count_upto_4_10_n_99,count_upto_4_10_n_100,count_upto_4_10_n_101,count_upto_4_10_n_102,count_upto_4_10_n_103,count_upto_4_10_n_104,count_upto_4_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_4_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_4_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_4_10_n_106,count_upto_4_10_n_107,count_upto_4_10_n_108,count_upto_4_10_n_109,count_upto_4_10_n_110,count_upto_4_10_n_111,count_upto_4_10_n_112,count_upto_4_10_n_113,count_upto_4_10_n_114,count_upto_4_10_n_115,count_upto_4_10_n_116,count_upto_4_10_n_117,count_upto_4_10_n_118,count_upto_4_10_n_119,count_upto_4_10_n_120,count_upto_4_10_n_121,count_upto_4_10_n_122,count_upto_4_10_n_123,count_upto_4_10_n_124,count_upto_4_10_n_125,count_upto_4_10_n_126,count_upto_4_10_n_127,count_upto_4_10_n_128,count_upto_4_10_n_129,count_upto_4_10_n_130,count_upto_4_10_n_131,count_upto_4_10_n_132,count_upto_4_10_n_133,count_upto_4_10_n_134,count_upto_4_10_n_135,count_upto_4_10_n_136,count_upto_4_10_n_137,count_upto_4_10_n_138,count_upto_4_10_n_139,count_upto_4_10_n_140,count_upto_4_10_n_141,count_upto_4_10_n_142,count_upto_4_10_n_143,count_upto_4_10_n_144,count_upto_4_10_n_145,count_upto_4_10_n_146,count_upto_4_10_n_147,count_upto_4_10_n_148,count_upto_4_10_n_149,count_upto_4_10_n_150,count_upto_4_10_n_151,count_upto_4_10_n_152,count_upto_4_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_4_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_4_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg9_reg_n_0_[16] ,\slv_reg9_reg_n_0_[15] ,\slv_reg9_reg_n_0_[14] ,\slv_reg9_reg_n_0_[13] ,\slv_reg9_reg_n_0_[12] ,\slv_reg9_reg_n_0_[11] ,\slv_reg9_reg_n_0_[10] ,\slv_reg9_reg_n_0_[9] ,\slv_reg9_reg_n_0_[8] ,\slv_reg9_reg_n_0_[7] ,\slv_reg9_reg_n_0_[6] ,\slv_reg9_reg_n_0_[5] ,\slv_reg9_reg_n_0_[4] ,\slv_reg9_reg_n_0_[3] ,\slv_reg9_reg_n_0_[2] ,\slv_reg9_reg_n_0_[1] ,\slv_reg9_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_4_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_4_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_4_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_4_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_4_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_4_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_4_10__0_n_58,count_upto_4_10__0_n_59,count_upto_4_10__0_n_60,count_upto_4_10__0_n_61,count_upto_4_10__0_n_62,count_upto_4_10__0_n_63,count_upto_4_10__0_n_64,count_upto_4_10__0_n_65,count_upto_4_10__0_n_66,count_upto_4_10__0_n_67,count_upto_4_10__0_n_68,count_upto_4_10__0_n_69,count_upto_4_10__0_n_70,count_upto_4_10__0_n_71,count_upto_4_10__0_n_72,count_upto_4_10__0_n_73,count_upto_4_10__0_n_74,count_upto_4_10__0_n_75,count_upto_4_10__0_n_76,count_upto_4_10__0_n_77,count_upto_4_10__0_n_78,count_upto_4_10__0_n_79,count_upto_4_10__0_n_80,count_upto_4_10__0_n_81,count_upto_4_10__0_n_82,count_upto_4_10__0_n_83,count_upto_4_10__0_n_84,count_upto_4_10__0_n_85,count_upto_4_10__0_n_86,count_upto_4_10__0_n_87,count_upto_4_10__0_n_88,count_upto_4_10__0_n_89,count_upto_4_10__0_n_90,count_upto_4_10__0_n_91,count_upto_4_10__0_n_92,count_upto_4_10__0_n_93,count_upto_4_10__0_n_94,count_upto_4_10__0_n_95,count_upto_4_10__0_n_96,count_upto_4_10__0_n_97,count_upto_4_10__0_n_98,count_upto_4_10__0_n_99,count_upto_4_10__0_n_100,count_upto_4_10__0_n_101,count_upto_4_10__0_n_102,count_upto_4_10__0_n_103,count_upto_4_10__0_n_104,count_upto_4_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_4_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_4_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_4_10__0_n_106,count_upto_4_10__0_n_107,count_upto_4_10__0_n_108,count_upto_4_10__0_n_109,count_upto_4_10__0_n_110,count_upto_4_10__0_n_111,count_upto_4_10__0_n_112,count_upto_4_10__0_n_113,count_upto_4_10__0_n_114,count_upto_4_10__0_n_115,count_upto_4_10__0_n_116,count_upto_4_10__0_n_117,count_upto_4_10__0_n_118,count_upto_4_10__0_n_119,count_upto_4_10__0_n_120,count_upto_4_10__0_n_121,count_upto_4_10__0_n_122,count_upto_4_10__0_n_123,count_upto_4_10__0_n_124,count_upto_4_10__0_n_125,count_upto_4_10__0_n_126,count_upto_4_10__0_n_127,count_upto_4_10__0_n_128,count_upto_4_10__0_n_129,count_upto_4_10__0_n_130,count_upto_4_10__0_n_131,count_upto_4_10__0_n_132,count_upto_4_10__0_n_133,count_upto_4_10__0_n_134,count_upto_4_10__0_n_135,count_upto_4_10__0_n_136,count_upto_4_10__0_n_137,count_upto_4_10__0_n_138,count_upto_4_10__0_n_139,count_upto_4_10__0_n_140,count_upto_4_10__0_n_141,count_upto_4_10__0_n_142,count_upto_4_10__0_n_143,count_upto_4_10__0_n_144,count_upto_4_10__0_n_145,count_upto_4_10__0_n_146,count_upto_4_10__0_n_147,count_upto_4_10__0_n_148,count_upto_4_10__0_n_149,count_upto_4_10__0_n_150,count_upto_4_10__0_n_151,count_upto_4_10__0_n_152,count_upto_4_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_4_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_4_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg9_reg_n_0_[16] ,\slv_reg9_reg_n_0_[15] ,\slv_reg9_reg_n_0_[14] ,\slv_reg9_reg_n_0_[13] ,\slv_reg9_reg_n_0_[12] ,\slv_reg9_reg_n_0_[11] ,\slv_reg9_reg_n_0_[10] ,\slv_reg9_reg_n_0_[9] ,\slv_reg9_reg_n_0_[8] ,\slv_reg9_reg_n_0_[7] ,\slv_reg9_reg_n_0_[6] ,\slv_reg9_reg_n_0_[5] ,\slv_reg9_reg_n_0_[4] ,\slv_reg9_reg_n_0_[3] ,\slv_reg9_reg_n_0_[2] ,\slv_reg9_reg_n_0_[1] ,\slv_reg9_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_4_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_4_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_4_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_4_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_4_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_4_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_4_10__1_n_58,count_upto_4_10__1_n_59,count_upto_4_10__1_n_60,count_upto_4_10__1_n_61,count_upto_4_10__1_n_62,count_upto_4_10__1_n_63,count_upto_4_10__1_n_64,count_upto_4_10__1_n_65,count_upto_4_10__1_n_66,count_upto_4_10__1_n_67,count_upto_4_10__1_n_68,count_upto_4_10__1_n_69,count_upto_4_10__1_n_70,count_upto_4_10__1_n_71,count_upto_4_10__1_n_72,count_upto_4_10__1_n_73,count_upto_4_10__1_n_74,count_upto_4_10__1_n_75,count_upto_4_10__1_n_76,count_upto_4_10__1_n_77,count_upto_4_10__1_n_78,count_upto_4_10__1_n_79,count_upto_4_10__1_n_80,count_upto_4_10__1_n_81,count_upto_4_10__1_n_82,count_upto_4_10__1_n_83,count_upto_4_10__1_n_84,count_upto_4_10__1_n_85,count_upto_4_10__1_n_86,count_upto_4_10__1_n_87,count_upto_4_10__1_n_88,count_upto_4_10__1_n_89,count_upto_4_10__1_n_90,count_upto_4_10__1_n_91,count_upto_4_10__1_n_92,count_upto_4_10__1_n_93,count_upto_4_10__1_n_94,count_upto_4_10__1_n_95,count_upto_4_10__1_n_96,count_upto_4_10__1_n_97,count_upto_4_10__1_n_98,count_upto_4_10__1_n_99,count_upto_4_10__1_n_100,count_upto_4_10__1_n_101,count_upto_4_10__1_n_102,count_upto_4_10__1_n_103,count_upto_4_10__1_n_104,count_upto_4_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_4_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_4_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_4_10__0_n_106,count_upto_4_10__0_n_107,count_upto_4_10__0_n_108,count_upto_4_10__0_n_109,count_upto_4_10__0_n_110,count_upto_4_10__0_n_111,count_upto_4_10__0_n_112,count_upto_4_10__0_n_113,count_upto_4_10__0_n_114,count_upto_4_10__0_n_115,count_upto_4_10__0_n_116,count_upto_4_10__0_n_117,count_upto_4_10__0_n_118,count_upto_4_10__0_n_119,count_upto_4_10__0_n_120,count_upto_4_10__0_n_121,count_upto_4_10__0_n_122,count_upto_4_10__0_n_123,count_upto_4_10__0_n_124,count_upto_4_10__0_n_125,count_upto_4_10__0_n_126,count_upto_4_10__0_n_127,count_upto_4_10__0_n_128,count_upto_4_10__0_n_129,count_upto_4_10__0_n_130,count_upto_4_10__0_n_131,count_upto_4_10__0_n_132,count_upto_4_10__0_n_133,count_upto_4_10__0_n_134,count_upto_4_10__0_n_135,count_upto_4_10__0_n_136,count_upto_4_10__0_n_137,count_upto_4_10__0_n_138,count_upto_4_10__0_n_139,count_upto_4_10__0_n_140,count_upto_4_10__0_n_141,count_upto_4_10__0_n_142,count_upto_4_10__0_n_143,count_upto_4_10__0_n_144,count_upto_4_10__0_n_145,count_upto_4_10__0_n_146,count_upto_4_10__0_n_147,count_upto_4_10__0_n_148,count_upto_4_10__0_n_149,count_upto_4_10__0_n_150,count_upto_4_10__0_n_151,count_upto_4_10__0_n_152,count_upto_4_10__0_n_153}),
        .PCOUT(NLW_count_upto_4_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_4_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_4_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_105),
        .Q(\count_upto_4_1_reg[0]__1_n_0 ));
  FDCE \count_upto_4_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_95),
        .Q(\count_upto_4_1_reg[10]__1_n_0 ));
  FDCE \count_upto_4_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_94),
        .Q(\count_upto_4_1_reg[11]__1_n_0 ));
  FDCE \count_upto_4_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_93),
        .Q(\count_upto_4_1_reg[12]__1_n_0 ));
  FDCE \count_upto_4_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_92),
        .Q(\count_upto_4_1_reg[13]__1_n_0 ));
  FDCE \count_upto_4_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_91),
        .Q(\count_upto_4_1_reg[14]__1_n_0 ));
  FDCE \count_upto_4_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_90),
        .Q(\count_upto_4_1_reg[15]__1_n_0 ));
  FDCE \count_upto_4_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_89),
        .Q(\count_upto_4_1_reg[16]__1_n_0 ));
  FDCE \count_upto_4_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_104),
        .Q(\count_upto_4_1_reg[1]__1_n_0 ));
  FDCE \count_upto_4_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_103),
        .Q(\count_upto_4_1_reg[2]__1_n_0 ));
  FDCE \count_upto_4_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_102),
        .Q(\count_upto_4_1_reg[3]__1_n_0 ));
  FDCE \count_upto_4_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_101),
        .Q(\count_upto_4_1_reg[4]__1_n_0 ));
  FDCE \count_upto_4_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_100),
        .Q(\count_upto_4_1_reg[5]__1_n_0 ));
  FDCE \count_upto_4_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_99),
        .Q(\count_upto_4_1_reg[6]__1_n_0 ));
  FDCE \count_upto_4_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_98),
        .Q(\count_upto_4_1_reg[7]__1_n_0 ));
  FDCE \count_upto_4_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_97),
        .Q(\count_upto_4_1_reg[8]__1_n_0 ));
  FDCE \count_upto_4_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_4_10__0_n_96),
        .Q(\count_upto_4_1_reg[9]__1_n_0 ));
  FDCE \count_upto_4_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_105),
        .Q(\count_upto_4_reg[0]__1_n_0 ));
  FDCE \count_upto_4_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_95),
        .Q(\count_upto_4_reg[10]__1_n_0 ));
  FDCE \count_upto_4_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_94),
        .Q(\count_upto_4_reg[11]__1_n_0 ));
  FDCE \count_upto_4_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_93),
        .Q(\count_upto_4_reg[12]__1_n_0 ));
  FDCE \count_upto_4_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_92),
        .Q(\count_upto_4_reg[13]__1_n_0 ));
  FDCE \count_upto_4_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_91),
        .Q(\count_upto_4_reg[14]__1_n_0 ));
  FDCE \count_upto_4_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_90),
        .Q(\count_upto_4_reg[15]__1_n_0 ));
  FDCE \count_upto_4_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_89),
        .Q(\count_upto_4_reg[16]__1_n_0 ));
  FDCE \count_upto_4_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_104),
        .Q(\count_upto_4_reg[1]__1_n_0 ));
  FDCE \count_upto_4_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_103),
        .Q(\count_upto_4_reg[2]__1_n_0 ));
  FDCE \count_upto_4_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_102),
        .Q(\count_upto_4_reg[3]__1_n_0 ));
  FDCE \count_upto_4_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_101),
        .Q(\count_upto_4_reg[4]__1_n_0 ));
  FDCE \count_upto_4_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_100),
        .Q(\count_upto_4_reg[5]__1_n_0 ));
  FDCE \count_upto_4_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_99),
        .Q(\count_upto_4_reg[6]__1_n_0 ));
  FDCE \count_upto_4_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_98),
        .Q(\count_upto_4_reg[7]__1_n_0 ));
  FDCE \count_upto_4_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_97),
        .Q(\count_upto_4_reg[8]__1_n_0 ));
  FDCE \count_upto_4_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_40__0_n_96),
        .Q(\count_upto_4_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_50
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_50_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg12_reg_n_0_[31] ,\slv_reg12_reg_n_0_[30] ,\slv_reg12_reg_n_0_[29] ,\slv_reg12_reg_n_0_[28] ,\slv_reg12_reg_n_0_[27] ,\slv_reg12_reg_n_0_[26] ,\slv_reg12_reg_n_0_[25] ,\slv_reg12_reg_n_0_[24] ,\slv_reg12_reg_n_0_[23] ,\slv_reg12_reg_n_0_[22] ,\slv_reg12_reg_n_0_[21] ,\slv_reg12_reg_n_0_[20] ,\slv_reg12_reg_n_0_[19] ,\slv_reg12_reg_n_0_[18] ,\slv_reg12_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_50_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_50_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_50_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_50_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_50_OVERFLOW_UNCONNECTED),
        .P({count_upto_50_n_58,count_upto_50_n_59,count_upto_50_n_60,count_upto_50_n_61,count_upto_50_n_62,count_upto_50_n_63,count_upto_50_n_64,count_upto_50_n_65,count_upto_50_n_66,count_upto_50_n_67,count_upto_50_n_68,count_upto_50_n_69,count_upto_50_n_70,count_upto_50_n_71,count_upto_50_n_72,count_upto_50_n_73,count_upto_50_n_74,count_upto_50_n_75,count_upto_50_n_76,count_upto_50_n_77,count_upto_50_n_78,count_upto_50_n_79,count_upto_50_n_80,count_upto_50_n_81,count_upto_50_n_82,count_upto_50_n_83,count_upto_50_n_84,count_upto_50_n_85,count_upto_50_n_86,count_upto_50_n_87,count_upto_50_n_88,count_upto_50_n_89,count_upto_50_n_90,count_upto_50_n_91,count_upto_50_n_92,count_upto_50_n_93,count_upto_50_n_94,count_upto_50_n_95,count_upto_50_n_96,count_upto_50_n_97,count_upto_50_n_98,count_upto_50_n_99,count_upto_50_n_100,count_upto_50_n_101,count_upto_50_n_102,count_upto_50_n_103,count_upto_50_n_104,count_upto_50_n_105}),
        .PATTERNBDETECT(NLW_count_upto_50_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_50_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_50_n_106,count_upto_50_n_107,count_upto_50_n_108,count_upto_50_n_109,count_upto_50_n_110,count_upto_50_n_111,count_upto_50_n_112,count_upto_50_n_113,count_upto_50_n_114,count_upto_50_n_115,count_upto_50_n_116,count_upto_50_n_117,count_upto_50_n_118,count_upto_50_n_119,count_upto_50_n_120,count_upto_50_n_121,count_upto_50_n_122,count_upto_50_n_123,count_upto_50_n_124,count_upto_50_n_125,count_upto_50_n_126,count_upto_50_n_127,count_upto_50_n_128,count_upto_50_n_129,count_upto_50_n_130,count_upto_50_n_131,count_upto_50_n_132,count_upto_50_n_133,count_upto_50_n_134,count_upto_50_n_135,count_upto_50_n_136,count_upto_50_n_137,count_upto_50_n_138,count_upto_50_n_139,count_upto_50_n_140,count_upto_50_n_141,count_upto_50_n_142,count_upto_50_n_143,count_upto_50_n_144,count_upto_50_n_145,count_upto_50_n_146,count_upto_50_n_147,count_upto_50_n_148,count_upto_50_n_149,count_upto_50_n_150,count_upto_50_n_151,count_upto_50_n_152,count_upto_50_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_50_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_50__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg12_reg_n_0_[16] ,\slv_reg12_reg_n_0_[15] ,\slv_reg12_reg_n_0_[14] ,\slv_reg12_reg_n_0_[13] ,\slv_reg12_reg_n_0_[12] ,\slv_reg12_reg_n_0_[11] ,\slv_reg12_reg_n_0_[10] ,\slv_reg12_reg_n_0_[9] ,\slv_reg12_reg_n_0_[8] ,\slv_reg12_reg_n_0_[7] ,\slv_reg12_reg_n_0_[6] ,\slv_reg12_reg_n_0_[5] ,\slv_reg12_reg_n_0_[4] ,\slv_reg12_reg_n_0_[3] ,\slv_reg12_reg_n_0_[2] ,\slv_reg12_reg_n_0_[1] ,\slv_reg12_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_50__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_50__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_50__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_50__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_50__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_50__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_50__0_n_58,count_upto_50__0_n_59,count_upto_50__0_n_60,count_upto_50__0_n_61,count_upto_50__0_n_62,count_upto_50__0_n_63,count_upto_50__0_n_64,count_upto_50__0_n_65,count_upto_50__0_n_66,count_upto_50__0_n_67,count_upto_50__0_n_68,count_upto_50__0_n_69,count_upto_50__0_n_70,count_upto_50__0_n_71,count_upto_50__0_n_72,count_upto_50__0_n_73,count_upto_50__0_n_74,count_upto_50__0_n_75,count_upto_50__0_n_76,count_upto_50__0_n_77,count_upto_50__0_n_78,count_upto_50__0_n_79,count_upto_50__0_n_80,count_upto_50__0_n_81,count_upto_50__0_n_82,count_upto_50__0_n_83,count_upto_50__0_n_84,count_upto_50__0_n_85,count_upto_50__0_n_86,count_upto_50__0_n_87,count_upto_50__0_n_88,count_upto_50__0_n_89,count_upto_50__0_n_90,count_upto_50__0_n_91,count_upto_50__0_n_92,count_upto_50__0_n_93,count_upto_50__0_n_94,count_upto_50__0_n_95,count_upto_50__0_n_96,count_upto_50__0_n_97,count_upto_50__0_n_98,count_upto_50__0_n_99,count_upto_50__0_n_100,count_upto_50__0_n_101,count_upto_50__0_n_102,count_upto_50__0_n_103,count_upto_50__0_n_104,count_upto_50__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_50__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_50__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_50__0_n_106,count_upto_50__0_n_107,count_upto_50__0_n_108,count_upto_50__0_n_109,count_upto_50__0_n_110,count_upto_50__0_n_111,count_upto_50__0_n_112,count_upto_50__0_n_113,count_upto_50__0_n_114,count_upto_50__0_n_115,count_upto_50__0_n_116,count_upto_50__0_n_117,count_upto_50__0_n_118,count_upto_50__0_n_119,count_upto_50__0_n_120,count_upto_50__0_n_121,count_upto_50__0_n_122,count_upto_50__0_n_123,count_upto_50__0_n_124,count_upto_50__0_n_125,count_upto_50__0_n_126,count_upto_50__0_n_127,count_upto_50__0_n_128,count_upto_50__0_n_129,count_upto_50__0_n_130,count_upto_50__0_n_131,count_upto_50__0_n_132,count_upto_50__0_n_133,count_upto_50__0_n_134,count_upto_50__0_n_135,count_upto_50__0_n_136,count_upto_50__0_n_137,count_upto_50__0_n_138,count_upto_50__0_n_139,count_upto_50__0_n_140,count_upto_50__0_n_141,count_upto_50__0_n_142,count_upto_50__0_n_143,count_upto_50__0_n_144,count_upto_50__0_n_145,count_upto_50__0_n_146,count_upto_50__0_n_147,count_upto_50__0_n_148,count_upto_50__0_n_149,count_upto_50__0_n_150,count_upto_50__0_n_151,count_upto_50__0_n_152,count_upto_50__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_50__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_50__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg12_reg_n_0_[16] ,\slv_reg12_reg_n_0_[15] ,\slv_reg12_reg_n_0_[14] ,\slv_reg12_reg_n_0_[13] ,\slv_reg12_reg_n_0_[12] ,\slv_reg12_reg_n_0_[11] ,\slv_reg12_reg_n_0_[10] ,\slv_reg12_reg_n_0_[9] ,\slv_reg12_reg_n_0_[8] ,\slv_reg12_reg_n_0_[7] ,\slv_reg12_reg_n_0_[6] ,\slv_reg12_reg_n_0_[5] ,\slv_reg12_reg_n_0_[4] ,\slv_reg12_reg_n_0_[3] ,\slv_reg12_reg_n_0_[2] ,\slv_reg12_reg_n_0_[1] ,\slv_reg12_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_50__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_50__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_50__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_50__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_50__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_50__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_50__1_n_58,count_upto_50__1_n_59,count_upto_50__1_n_60,count_upto_50__1_n_61,count_upto_50__1_n_62,count_upto_50__1_n_63,count_upto_50__1_n_64,count_upto_50__1_n_65,count_upto_50__1_n_66,count_upto_50__1_n_67,count_upto_50__1_n_68,count_upto_50__1_n_69,count_upto_50__1_n_70,count_upto_50__1_n_71,count_upto_50__1_n_72,count_upto_50__1_n_73,count_upto_50__1_n_74,count_upto_50__1_n_75,count_upto_50__1_n_76,count_upto_50__1_n_77,count_upto_50__1_n_78,count_upto_50__1_n_79,count_upto_50__1_n_80,count_upto_50__1_n_81,count_upto_50__1_n_82,count_upto_50__1_n_83,count_upto_50__1_n_84,count_upto_50__1_n_85,count_upto_50__1_n_86,count_upto_50__1_n_87,count_upto_50__1_n_88,count_upto_50__1_n_89,count_upto_50__1_n_90,count_upto_50__1_n_91,count_upto_50__1_n_92,count_upto_50__1_n_93,count_upto_50__1_n_94,count_upto_50__1_n_95,count_upto_50__1_n_96,count_upto_50__1_n_97,count_upto_50__1_n_98,count_upto_50__1_n_99,count_upto_50__1_n_100,count_upto_50__1_n_101,count_upto_50__1_n_102,count_upto_50__1_n_103,count_upto_50__1_n_104,count_upto_50__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_50__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_50__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_50__0_n_106,count_upto_50__0_n_107,count_upto_50__0_n_108,count_upto_50__0_n_109,count_upto_50__0_n_110,count_upto_50__0_n_111,count_upto_50__0_n_112,count_upto_50__0_n_113,count_upto_50__0_n_114,count_upto_50__0_n_115,count_upto_50__0_n_116,count_upto_50__0_n_117,count_upto_50__0_n_118,count_upto_50__0_n_119,count_upto_50__0_n_120,count_upto_50__0_n_121,count_upto_50__0_n_122,count_upto_50__0_n_123,count_upto_50__0_n_124,count_upto_50__0_n_125,count_upto_50__0_n_126,count_upto_50__0_n_127,count_upto_50__0_n_128,count_upto_50__0_n_129,count_upto_50__0_n_130,count_upto_50__0_n_131,count_upto_50__0_n_132,count_upto_50__0_n_133,count_upto_50__0_n_134,count_upto_50__0_n_135,count_upto_50__0_n_136,count_upto_50__0_n_137,count_upto_50__0_n_138,count_upto_50__0_n_139,count_upto_50__0_n_140,count_upto_50__0_n_141,count_upto_50__0_n_142,count_upto_50__0_n_143,count_upto_50__0_n_144,count_upto_50__0_n_145,count_upto_50__0_n_146,count_upto_50__0_n_147,count_upto_50__0_n_148,count_upto_50__0_n_149,count_upto_50__0_n_150,count_upto_50__0_n_151,count_upto_50__0_n_152,count_upto_50__0_n_153}),
        .PCOUT(NLW_count_upto_50__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_50__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_5_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_5_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg11_reg_n_0_[31] ,\slv_reg11_reg_n_0_[30] ,\slv_reg11_reg_n_0_[29] ,\slv_reg11_reg_n_0_[28] ,\slv_reg11_reg_n_0_[27] ,\slv_reg11_reg_n_0_[26] ,\slv_reg11_reg_n_0_[25] ,\slv_reg11_reg_n_0_[24] ,\slv_reg11_reg_n_0_[23] ,\slv_reg11_reg_n_0_[22] ,\slv_reg11_reg_n_0_[21] ,\slv_reg11_reg_n_0_[20] ,\slv_reg11_reg_n_0_[19] ,\slv_reg11_reg_n_0_[18] ,\slv_reg11_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_5_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_5_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_5_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_5_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_5_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_5_10_n_58,count_upto_5_10_n_59,count_upto_5_10_n_60,count_upto_5_10_n_61,count_upto_5_10_n_62,count_upto_5_10_n_63,count_upto_5_10_n_64,count_upto_5_10_n_65,count_upto_5_10_n_66,count_upto_5_10_n_67,count_upto_5_10_n_68,count_upto_5_10_n_69,count_upto_5_10_n_70,count_upto_5_10_n_71,count_upto_5_10_n_72,count_upto_5_10_n_73,count_upto_5_10_n_74,count_upto_5_10_n_75,count_upto_5_10_n_76,count_upto_5_10_n_77,count_upto_5_10_n_78,count_upto_5_10_n_79,count_upto_5_10_n_80,count_upto_5_10_n_81,count_upto_5_10_n_82,count_upto_5_10_n_83,count_upto_5_10_n_84,count_upto_5_10_n_85,count_upto_5_10_n_86,count_upto_5_10_n_87,count_upto_5_10_n_88,count_upto_5_10_n_89,count_upto_5_10_n_90,count_upto_5_10_n_91,count_upto_5_10_n_92,count_upto_5_10_n_93,count_upto_5_10_n_94,count_upto_5_10_n_95,count_upto_5_10_n_96,count_upto_5_10_n_97,count_upto_5_10_n_98,count_upto_5_10_n_99,count_upto_5_10_n_100,count_upto_5_10_n_101,count_upto_5_10_n_102,count_upto_5_10_n_103,count_upto_5_10_n_104,count_upto_5_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_5_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_5_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_5_10_n_106,count_upto_5_10_n_107,count_upto_5_10_n_108,count_upto_5_10_n_109,count_upto_5_10_n_110,count_upto_5_10_n_111,count_upto_5_10_n_112,count_upto_5_10_n_113,count_upto_5_10_n_114,count_upto_5_10_n_115,count_upto_5_10_n_116,count_upto_5_10_n_117,count_upto_5_10_n_118,count_upto_5_10_n_119,count_upto_5_10_n_120,count_upto_5_10_n_121,count_upto_5_10_n_122,count_upto_5_10_n_123,count_upto_5_10_n_124,count_upto_5_10_n_125,count_upto_5_10_n_126,count_upto_5_10_n_127,count_upto_5_10_n_128,count_upto_5_10_n_129,count_upto_5_10_n_130,count_upto_5_10_n_131,count_upto_5_10_n_132,count_upto_5_10_n_133,count_upto_5_10_n_134,count_upto_5_10_n_135,count_upto_5_10_n_136,count_upto_5_10_n_137,count_upto_5_10_n_138,count_upto_5_10_n_139,count_upto_5_10_n_140,count_upto_5_10_n_141,count_upto_5_10_n_142,count_upto_5_10_n_143,count_upto_5_10_n_144,count_upto_5_10_n_145,count_upto_5_10_n_146,count_upto_5_10_n_147,count_upto_5_10_n_148,count_upto_5_10_n_149,count_upto_5_10_n_150,count_upto_5_10_n_151,count_upto_5_10_n_152,count_upto_5_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_5_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_5_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg11_reg_n_0_[16] ,\slv_reg11_reg_n_0_[15] ,\slv_reg11_reg_n_0_[14] ,\slv_reg11_reg_n_0_[13] ,\slv_reg11_reg_n_0_[12] ,\slv_reg11_reg_n_0_[11] ,\slv_reg11_reg_n_0_[10] ,\slv_reg11_reg_n_0_[9] ,\slv_reg11_reg_n_0_[8] ,\slv_reg11_reg_n_0_[7] ,\slv_reg11_reg_n_0_[6] ,\slv_reg11_reg_n_0_[5] ,\slv_reg11_reg_n_0_[4] ,\slv_reg11_reg_n_0_[3] ,\slv_reg11_reg_n_0_[2] ,\slv_reg11_reg_n_0_[1] ,\slv_reg11_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_5_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_5_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_5_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_5_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_5_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_5_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_5_10__0_n_58,count_upto_5_10__0_n_59,count_upto_5_10__0_n_60,count_upto_5_10__0_n_61,count_upto_5_10__0_n_62,count_upto_5_10__0_n_63,count_upto_5_10__0_n_64,count_upto_5_10__0_n_65,count_upto_5_10__0_n_66,count_upto_5_10__0_n_67,count_upto_5_10__0_n_68,count_upto_5_10__0_n_69,count_upto_5_10__0_n_70,count_upto_5_10__0_n_71,count_upto_5_10__0_n_72,count_upto_5_10__0_n_73,count_upto_5_10__0_n_74,count_upto_5_10__0_n_75,count_upto_5_10__0_n_76,count_upto_5_10__0_n_77,count_upto_5_10__0_n_78,count_upto_5_10__0_n_79,count_upto_5_10__0_n_80,count_upto_5_10__0_n_81,count_upto_5_10__0_n_82,count_upto_5_10__0_n_83,count_upto_5_10__0_n_84,count_upto_5_10__0_n_85,count_upto_5_10__0_n_86,count_upto_5_10__0_n_87,count_upto_5_10__0_n_88,count_upto_5_10__0_n_89,count_upto_5_10__0_n_90,count_upto_5_10__0_n_91,count_upto_5_10__0_n_92,count_upto_5_10__0_n_93,count_upto_5_10__0_n_94,count_upto_5_10__0_n_95,count_upto_5_10__0_n_96,count_upto_5_10__0_n_97,count_upto_5_10__0_n_98,count_upto_5_10__0_n_99,count_upto_5_10__0_n_100,count_upto_5_10__0_n_101,count_upto_5_10__0_n_102,count_upto_5_10__0_n_103,count_upto_5_10__0_n_104,count_upto_5_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_5_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_5_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_5_10__0_n_106,count_upto_5_10__0_n_107,count_upto_5_10__0_n_108,count_upto_5_10__0_n_109,count_upto_5_10__0_n_110,count_upto_5_10__0_n_111,count_upto_5_10__0_n_112,count_upto_5_10__0_n_113,count_upto_5_10__0_n_114,count_upto_5_10__0_n_115,count_upto_5_10__0_n_116,count_upto_5_10__0_n_117,count_upto_5_10__0_n_118,count_upto_5_10__0_n_119,count_upto_5_10__0_n_120,count_upto_5_10__0_n_121,count_upto_5_10__0_n_122,count_upto_5_10__0_n_123,count_upto_5_10__0_n_124,count_upto_5_10__0_n_125,count_upto_5_10__0_n_126,count_upto_5_10__0_n_127,count_upto_5_10__0_n_128,count_upto_5_10__0_n_129,count_upto_5_10__0_n_130,count_upto_5_10__0_n_131,count_upto_5_10__0_n_132,count_upto_5_10__0_n_133,count_upto_5_10__0_n_134,count_upto_5_10__0_n_135,count_upto_5_10__0_n_136,count_upto_5_10__0_n_137,count_upto_5_10__0_n_138,count_upto_5_10__0_n_139,count_upto_5_10__0_n_140,count_upto_5_10__0_n_141,count_upto_5_10__0_n_142,count_upto_5_10__0_n_143,count_upto_5_10__0_n_144,count_upto_5_10__0_n_145,count_upto_5_10__0_n_146,count_upto_5_10__0_n_147,count_upto_5_10__0_n_148,count_upto_5_10__0_n_149,count_upto_5_10__0_n_150,count_upto_5_10__0_n_151,count_upto_5_10__0_n_152,count_upto_5_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_5_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_5_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg11_reg_n_0_[16] ,\slv_reg11_reg_n_0_[15] ,\slv_reg11_reg_n_0_[14] ,\slv_reg11_reg_n_0_[13] ,\slv_reg11_reg_n_0_[12] ,\slv_reg11_reg_n_0_[11] ,\slv_reg11_reg_n_0_[10] ,\slv_reg11_reg_n_0_[9] ,\slv_reg11_reg_n_0_[8] ,\slv_reg11_reg_n_0_[7] ,\slv_reg11_reg_n_0_[6] ,\slv_reg11_reg_n_0_[5] ,\slv_reg11_reg_n_0_[4] ,\slv_reg11_reg_n_0_[3] ,\slv_reg11_reg_n_0_[2] ,\slv_reg11_reg_n_0_[1] ,\slv_reg11_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_5_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_5_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_5_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_5_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_5_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_5_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_5_10__1_n_58,count_upto_5_10__1_n_59,count_upto_5_10__1_n_60,count_upto_5_10__1_n_61,count_upto_5_10__1_n_62,count_upto_5_10__1_n_63,count_upto_5_10__1_n_64,count_upto_5_10__1_n_65,count_upto_5_10__1_n_66,count_upto_5_10__1_n_67,count_upto_5_10__1_n_68,count_upto_5_10__1_n_69,count_upto_5_10__1_n_70,count_upto_5_10__1_n_71,count_upto_5_10__1_n_72,count_upto_5_10__1_n_73,count_upto_5_10__1_n_74,count_upto_5_10__1_n_75,count_upto_5_10__1_n_76,count_upto_5_10__1_n_77,count_upto_5_10__1_n_78,count_upto_5_10__1_n_79,count_upto_5_10__1_n_80,count_upto_5_10__1_n_81,count_upto_5_10__1_n_82,count_upto_5_10__1_n_83,count_upto_5_10__1_n_84,count_upto_5_10__1_n_85,count_upto_5_10__1_n_86,count_upto_5_10__1_n_87,count_upto_5_10__1_n_88,count_upto_5_10__1_n_89,count_upto_5_10__1_n_90,count_upto_5_10__1_n_91,count_upto_5_10__1_n_92,count_upto_5_10__1_n_93,count_upto_5_10__1_n_94,count_upto_5_10__1_n_95,count_upto_5_10__1_n_96,count_upto_5_10__1_n_97,count_upto_5_10__1_n_98,count_upto_5_10__1_n_99,count_upto_5_10__1_n_100,count_upto_5_10__1_n_101,count_upto_5_10__1_n_102,count_upto_5_10__1_n_103,count_upto_5_10__1_n_104,count_upto_5_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_5_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_5_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_5_10__0_n_106,count_upto_5_10__0_n_107,count_upto_5_10__0_n_108,count_upto_5_10__0_n_109,count_upto_5_10__0_n_110,count_upto_5_10__0_n_111,count_upto_5_10__0_n_112,count_upto_5_10__0_n_113,count_upto_5_10__0_n_114,count_upto_5_10__0_n_115,count_upto_5_10__0_n_116,count_upto_5_10__0_n_117,count_upto_5_10__0_n_118,count_upto_5_10__0_n_119,count_upto_5_10__0_n_120,count_upto_5_10__0_n_121,count_upto_5_10__0_n_122,count_upto_5_10__0_n_123,count_upto_5_10__0_n_124,count_upto_5_10__0_n_125,count_upto_5_10__0_n_126,count_upto_5_10__0_n_127,count_upto_5_10__0_n_128,count_upto_5_10__0_n_129,count_upto_5_10__0_n_130,count_upto_5_10__0_n_131,count_upto_5_10__0_n_132,count_upto_5_10__0_n_133,count_upto_5_10__0_n_134,count_upto_5_10__0_n_135,count_upto_5_10__0_n_136,count_upto_5_10__0_n_137,count_upto_5_10__0_n_138,count_upto_5_10__0_n_139,count_upto_5_10__0_n_140,count_upto_5_10__0_n_141,count_upto_5_10__0_n_142,count_upto_5_10__0_n_143,count_upto_5_10__0_n_144,count_upto_5_10__0_n_145,count_upto_5_10__0_n_146,count_upto_5_10__0_n_147,count_upto_5_10__0_n_148,count_upto_5_10__0_n_149,count_upto_5_10__0_n_150,count_upto_5_10__0_n_151,count_upto_5_10__0_n_152,count_upto_5_10__0_n_153}),
        .PCOUT(NLW_count_upto_5_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_5_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_5_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_105),
        .Q(\count_upto_5_1_reg[0]__1_n_0 ));
  FDCE \count_upto_5_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_95),
        .Q(\count_upto_5_1_reg[10]__1_n_0 ));
  FDCE \count_upto_5_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_94),
        .Q(\count_upto_5_1_reg[11]__1_n_0 ));
  FDCE \count_upto_5_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_93),
        .Q(\count_upto_5_1_reg[12]__1_n_0 ));
  FDCE \count_upto_5_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_92),
        .Q(\count_upto_5_1_reg[13]__1_n_0 ));
  FDCE \count_upto_5_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_91),
        .Q(\count_upto_5_1_reg[14]__1_n_0 ));
  FDCE \count_upto_5_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_90),
        .Q(\count_upto_5_1_reg[15]__1_n_0 ));
  FDCE \count_upto_5_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_89),
        .Q(\count_upto_5_1_reg[16]__1_n_0 ));
  FDCE \count_upto_5_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_104),
        .Q(\count_upto_5_1_reg[1]__1_n_0 ));
  FDCE \count_upto_5_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_103),
        .Q(\count_upto_5_1_reg[2]__1_n_0 ));
  FDCE \count_upto_5_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_102),
        .Q(\count_upto_5_1_reg[3]__1_n_0 ));
  FDCE \count_upto_5_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_101),
        .Q(\count_upto_5_1_reg[4]__1_n_0 ));
  FDCE \count_upto_5_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_100),
        .Q(\count_upto_5_1_reg[5]__1_n_0 ));
  FDCE \count_upto_5_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_99),
        .Q(\count_upto_5_1_reg[6]__1_n_0 ));
  FDCE \count_upto_5_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_98),
        .Q(\count_upto_5_1_reg[7]__1_n_0 ));
  FDCE \count_upto_5_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_97),
        .Q(\count_upto_5_1_reg[8]__1_n_0 ));
  FDCE \count_upto_5_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_5_10__0_n_96),
        .Q(\count_upto_5_1_reg[9]__1_n_0 ));
  FDCE \count_upto_5_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_105),
        .Q(\count_upto_5_reg[0]__1_n_0 ));
  FDCE \count_upto_5_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_95),
        .Q(\count_upto_5_reg[10]__1_n_0 ));
  FDCE \count_upto_5_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_94),
        .Q(\count_upto_5_reg[11]__1_n_0 ));
  FDCE \count_upto_5_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_93),
        .Q(\count_upto_5_reg[12]__1_n_0 ));
  FDCE \count_upto_5_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_92),
        .Q(\count_upto_5_reg[13]__1_n_0 ));
  FDCE \count_upto_5_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_91),
        .Q(\count_upto_5_reg[14]__1_n_0 ));
  FDCE \count_upto_5_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_90),
        .Q(\count_upto_5_reg[15]__1_n_0 ));
  FDCE \count_upto_5_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_89),
        .Q(\count_upto_5_reg[16]__1_n_0 ));
  FDCE \count_upto_5_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_104),
        .Q(\count_upto_5_reg[1]__1_n_0 ));
  FDCE \count_upto_5_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_103),
        .Q(\count_upto_5_reg[2]__1_n_0 ));
  FDCE \count_upto_5_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_102),
        .Q(\count_upto_5_reg[3]__1_n_0 ));
  FDCE \count_upto_5_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_101),
        .Q(\count_upto_5_reg[4]__1_n_0 ));
  FDCE \count_upto_5_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_100),
        .Q(\count_upto_5_reg[5]__1_n_0 ));
  FDCE \count_upto_5_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_99),
        .Q(\count_upto_5_reg[6]__1_n_0 ));
  FDCE \count_upto_5_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_98),
        .Q(\count_upto_5_reg[7]__1_n_0 ));
  FDCE \count_upto_5_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_97),
        .Q(\count_upto_5_reg[8]__1_n_0 ));
  FDCE \count_upto_5_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_50__0_n_96),
        .Q(\count_upto_5_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_60
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_60_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg14_reg_n_0_[31] ,\slv_reg14_reg_n_0_[30] ,\slv_reg14_reg_n_0_[29] ,\slv_reg14_reg_n_0_[28] ,\slv_reg14_reg_n_0_[27] ,\slv_reg14_reg_n_0_[26] ,\slv_reg14_reg_n_0_[25] ,\slv_reg14_reg_n_0_[24] ,\slv_reg14_reg_n_0_[23] ,\slv_reg14_reg_n_0_[22] ,\slv_reg14_reg_n_0_[21] ,\slv_reg14_reg_n_0_[20] ,\slv_reg14_reg_n_0_[19] ,\slv_reg14_reg_n_0_[18] ,\slv_reg14_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_60_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_60_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_60_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_60_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_60_OVERFLOW_UNCONNECTED),
        .P({count_upto_60_n_58,count_upto_60_n_59,count_upto_60_n_60,count_upto_60_n_61,count_upto_60_n_62,count_upto_60_n_63,count_upto_60_n_64,count_upto_60_n_65,count_upto_60_n_66,count_upto_60_n_67,count_upto_60_n_68,count_upto_60_n_69,count_upto_60_n_70,count_upto_60_n_71,count_upto_60_n_72,count_upto_60_n_73,count_upto_60_n_74,count_upto_60_n_75,count_upto_60_n_76,count_upto_60_n_77,count_upto_60_n_78,count_upto_60_n_79,count_upto_60_n_80,count_upto_60_n_81,count_upto_60_n_82,count_upto_60_n_83,count_upto_60_n_84,count_upto_60_n_85,count_upto_60_n_86,count_upto_60_n_87,count_upto_60_n_88,count_upto_60_n_89,count_upto_60_n_90,count_upto_60_n_91,count_upto_60_n_92,count_upto_60_n_93,count_upto_60_n_94,count_upto_60_n_95,count_upto_60_n_96,count_upto_60_n_97,count_upto_60_n_98,count_upto_60_n_99,count_upto_60_n_100,count_upto_60_n_101,count_upto_60_n_102,count_upto_60_n_103,count_upto_60_n_104,count_upto_60_n_105}),
        .PATTERNBDETECT(NLW_count_upto_60_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_60_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_60_n_106,count_upto_60_n_107,count_upto_60_n_108,count_upto_60_n_109,count_upto_60_n_110,count_upto_60_n_111,count_upto_60_n_112,count_upto_60_n_113,count_upto_60_n_114,count_upto_60_n_115,count_upto_60_n_116,count_upto_60_n_117,count_upto_60_n_118,count_upto_60_n_119,count_upto_60_n_120,count_upto_60_n_121,count_upto_60_n_122,count_upto_60_n_123,count_upto_60_n_124,count_upto_60_n_125,count_upto_60_n_126,count_upto_60_n_127,count_upto_60_n_128,count_upto_60_n_129,count_upto_60_n_130,count_upto_60_n_131,count_upto_60_n_132,count_upto_60_n_133,count_upto_60_n_134,count_upto_60_n_135,count_upto_60_n_136,count_upto_60_n_137,count_upto_60_n_138,count_upto_60_n_139,count_upto_60_n_140,count_upto_60_n_141,count_upto_60_n_142,count_upto_60_n_143,count_upto_60_n_144,count_upto_60_n_145,count_upto_60_n_146,count_upto_60_n_147,count_upto_60_n_148,count_upto_60_n_149,count_upto_60_n_150,count_upto_60_n_151,count_upto_60_n_152,count_upto_60_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_60_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_60__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg14_reg_n_0_[16] ,\slv_reg14_reg_n_0_[15] ,\slv_reg14_reg_n_0_[14] ,\slv_reg14_reg_n_0_[13] ,\slv_reg14_reg_n_0_[12] ,\slv_reg14_reg_n_0_[11] ,\slv_reg14_reg_n_0_[10] ,\slv_reg14_reg_n_0_[9] ,\slv_reg14_reg_n_0_[8] ,\slv_reg14_reg_n_0_[7] ,\slv_reg14_reg_n_0_[6] ,\slv_reg14_reg_n_0_[5] ,\slv_reg14_reg_n_0_[4] ,\slv_reg14_reg_n_0_[3] ,\slv_reg14_reg_n_0_[2] ,\slv_reg14_reg_n_0_[1] ,\slv_reg14_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_60__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_60__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_60__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_60__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_60__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_60__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_60__0_n_58,count_upto_60__0_n_59,count_upto_60__0_n_60,count_upto_60__0_n_61,count_upto_60__0_n_62,count_upto_60__0_n_63,count_upto_60__0_n_64,count_upto_60__0_n_65,count_upto_60__0_n_66,count_upto_60__0_n_67,count_upto_60__0_n_68,count_upto_60__0_n_69,count_upto_60__0_n_70,count_upto_60__0_n_71,count_upto_60__0_n_72,count_upto_60__0_n_73,count_upto_60__0_n_74,count_upto_60__0_n_75,count_upto_60__0_n_76,count_upto_60__0_n_77,count_upto_60__0_n_78,count_upto_60__0_n_79,count_upto_60__0_n_80,count_upto_60__0_n_81,count_upto_60__0_n_82,count_upto_60__0_n_83,count_upto_60__0_n_84,count_upto_60__0_n_85,count_upto_60__0_n_86,count_upto_60__0_n_87,count_upto_60__0_n_88,count_upto_60__0_n_89,count_upto_60__0_n_90,count_upto_60__0_n_91,count_upto_60__0_n_92,count_upto_60__0_n_93,count_upto_60__0_n_94,count_upto_60__0_n_95,count_upto_60__0_n_96,count_upto_60__0_n_97,count_upto_60__0_n_98,count_upto_60__0_n_99,count_upto_60__0_n_100,count_upto_60__0_n_101,count_upto_60__0_n_102,count_upto_60__0_n_103,count_upto_60__0_n_104,count_upto_60__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_60__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_60__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_60__0_n_106,count_upto_60__0_n_107,count_upto_60__0_n_108,count_upto_60__0_n_109,count_upto_60__0_n_110,count_upto_60__0_n_111,count_upto_60__0_n_112,count_upto_60__0_n_113,count_upto_60__0_n_114,count_upto_60__0_n_115,count_upto_60__0_n_116,count_upto_60__0_n_117,count_upto_60__0_n_118,count_upto_60__0_n_119,count_upto_60__0_n_120,count_upto_60__0_n_121,count_upto_60__0_n_122,count_upto_60__0_n_123,count_upto_60__0_n_124,count_upto_60__0_n_125,count_upto_60__0_n_126,count_upto_60__0_n_127,count_upto_60__0_n_128,count_upto_60__0_n_129,count_upto_60__0_n_130,count_upto_60__0_n_131,count_upto_60__0_n_132,count_upto_60__0_n_133,count_upto_60__0_n_134,count_upto_60__0_n_135,count_upto_60__0_n_136,count_upto_60__0_n_137,count_upto_60__0_n_138,count_upto_60__0_n_139,count_upto_60__0_n_140,count_upto_60__0_n_141,count_upto_60__0_n_142,count_upto_60__0_n_143,count_upto_60__0_n_144,count_upto_60__0_n_145,count_upto_60__0_n_146,count_upto_60__0_n_147,count_upto_60__0_n_148,count_upto_60__0_n_149,count_upto_60__0_n_150,count_upto_60__0_n_151,count_upto_60__0_n_152,count_upto_60__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_60__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_60__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg14_reg_n_0_[16] ,\slv_reg14_reg_n_0_[15] ,\slv_reg14_reg_n_0_[14] ,\slv_reg14_reg_n_0_[13] ,\slv_reg14_reg_n_0_[12] ,\slv_reg14_reg_n_0_[11] ,\slv_reg14_reg_n_0_[10] ,\slv_reg14_reg_n_0_[9] ,\slv_reg14_reg_n_0_[8] ,\slv_reg14_reg_n_0_[7] ,\slv_reg14_reg_n_0_[6] ,\slv_reg14_reg_n_0_[5] ,\slv_reg14_reg_n_0_[4] ,\slv_reg14_reg_n_0_[3] ,\slv_reg14_reg_n_0_[2] ,\slv_reg14_reg_n_0_[1] ,\slv_reg14_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_60__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_60__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_60__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_60__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_60__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_60__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_60__1_n_58,count_upto_60__1_n_59,count_upto_60__1_n_60,count_upto_60__1_n_61,count_upto_60__1_n_62,count_upto_60__1_n_63,count_upto_60__1_n_64,count_upto_60__1_n_65,count_upto_60__1_n_66,count_upto_60__1_n_67,count_upto_60__1_n_68,count_upto_60__1_n_69,count_upto_60__1_n_70,count_upto_60__1_n_71,count_upto_60__1_n_72,count_upto_60__1_n_73,count_upto_60__1_n_74,count_upto_60__1_n_75,count_upto_60__1_n_76,count_upto_60__1_n_77,count_upto_60__1_n_78,count_upto_60__1_n_79,count_upto_60__1_n_80,count_upto_60__1_n_81,count_upto_60__1_n_82,count_upto_60__1_n_83,count_upto_60__1_n_84,count_upto_60__1_n_85,count_upto_60__1_n_86,count_upto_60__1_n_87,count_upto_60__1_n_88,count_upto_60__1_n_89,count_upto_60__1_n_90,count_upto_60__1_n_91,count_upto_60__1_n_92,count_upto_60__1_n_93,count_upto_60__1_n_94,count_upto_60__1_n_95,count_upto_60__1_n_96,count_upto_60__1_n_97,count_upto_60__1_n_98,count_upto_60__1_n_99,count_upto_60__1_n_100,count_upto_60__1_n_101,count_upto_60__1_n_102,count_upto_60__1_n_103,count_upto_60__1_n_104,count_upto_60__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_60__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_60__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_60__0_n_106,count_upto_60__0_n_107,count_upto_60__0_n_108,count_upto_60__0_n_109,count_upto_60__0_n_110,count_upto_60__0_n_111,count_upto_60__0_n_112,count_upto_60__0_n_113,count_upto_60__0_n_114,count_upto_60__0_n_115,count_upto_60__0_n_116,count_upto_60__0_n_117,count_upto_60__0_n_118,count_upto_60__0_n_119,count_upto_60__0_n_120,count_upto_60__0_n_121,count_upto_60__0_n_122,count_upto_60__0_n_123,count_upto_60__0_n_124,count_upto_60__0_n_125,count_upto_60__0_n_126,count_upto_60__0_n_127,count_upto_60__0_n_128,count_upto_60__0_n_129,count_upto_60__0_n_130,count_upto_60__0_n_131,count_upto_60__0_n_132,count_upto_60__0_n_133,count_upto_60__0_n_134,count_upto_60__0_n_135,count_upto_60__0_n_136,count_upto_60__0_n_137,count_upto_60__0_n_138,count_upto_60__0_n_139,count_upto_60__0_n_140,count_upto_60__0_n_141,count_upto_60__0_n_142,count_upto_60__0_n_143,count_upto_60__0_n_144,count_upto_60__0_n_145,count_upto_60__0_n_146,count_upto_60__0_n_147,count_upto_60__0_n_148,count_upto_60__0_n_149,count_upto_60__0_n_150,count_upto_60__0_n_151,count_upto_60__0_n_152,count_upto_60__0_n_153}),
        .PCOUT(NLW_count_upto_60__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_60__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_6_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_6_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg13_reg_n_0_[31] ,\slv_reg13_reg_n_0_[30] ,\slv_reg13_reg_n_0_[29] ,\slv_reg13_reg_n_0_[28] ,\slv_reg13_reg_n_0_[27] ,\slv_reg13_reg_n_0_[26] ,\slv_reg13_reg_n_0_[25] ,\slv_reg13_reg_n_0_[24] ,\slv_reg13_reg_n_0_[23] ,\slv_reg13_reg_n_0_[22] ,\slv_reg13_reg_n_0_[21] ,\slv_reg13_reg_n_0_[20] ,\slv_reg13_reg_n_0_[19] ,\slv_reg13_reg_n_0_[18] ,\slv_reg13_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_6_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_6_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_6_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_6_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_6_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_6_10_n_58,count_upto_6_10_n_59,count_upto_6_10_n_60,count_upto_6_10_n_61,count_upto_6_10_n_62,count_upto_6_10_n_63,count_upto_6_10_n_64,count_upto_6_10_n_65,count_upto_6_10_n_66,count_upto_6_10_n_67,count_upto_6_10_n_68,count_upto_6_10_n_69,count_upto_6_10_n_70,count_upto_6_10_n_71,count_upto_6_10_n_72,count_upto_6_10_n_73,count_upto_6_10_n_74,count_upto_6_10_n_75,count_upto_6_10_n_76,count_upto_6_10_n_77,count_upto_6_10_n_78,count_upto_6_10_n_79,count_upto_6_10_n_80,count_upto_6_10_n_81,count_upto_6_10_n_82,count_upto_6_10_n_83,count_upto_6_10_n_84,count_upto_6_10_n_85,count_upto_6_10_n_86,count_upto_6_10_n_87,count_upto_6_10_n_88,count_upto_6_10_n_89,count_upto_6_10_n_90,count_upto_6_10_n_91,count_upto_6_10_n_92,count_upto_6_10_n_93,count_upto_6_10_n_94,count_upto_6_10_n_95,count_upto_6_10_n_96,count_upto_6_10_n_97,count_upto_6_10_n_98,count_upto_6_10_n_99,count_upto_6_10_n_100,count_upto_6_10_n_101,count_upto_6_10_n_102,count_upto_6_10_n_103,count_upto_6_10_n_104,count_upto_6_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_6_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_6_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_6_10_n_106,count_upto_6_10_n_107,count_upto_6_10_n_108,count_upto_6_10_n_109,count_upto_6_10_n_110,count_upto_6_10_n_111,count_upto_6_10_n_112,count_upto_6_10_n_113,count_upto_6_10_n_114,count_upto_6_10_n_115,count_upto_6_10_n_116,count_upto_6_10_n_117,count_upto_6_10_n_118,count_upto_6_10_n_119,count_upto_6_10_n_120,count_upto_6_10_n_121,count_upto_6_10_n_122,count_upto_6_10_n_123,count_upto_6_10_n_124,count_upto_6_10_n_125,count_upto_6_10_n_126,count_upto_6_10_n_127,count_upto_6_10_n_128,count_upto_6_10_n_129,count_upto_6_10_n_130,count_upto_6_10_n_131,count_upto_6_10_n_132,count_upto_6_10_n_133,count_upto_6_10_n_134,count_upto_6_10_n_135,count_upto_6_10_n_136,count_upto_6_10_n_137,count_upto_6_10_n_138,count_upto_6_10_n_139,count_upto_6_10_n_140,count_upto_6_10_n_141,count_upto_6_10_n_142,count_upto_6_10_n_143,count_upto_6_10_n_144,count_upto_6_10_n_145,count_upto_6_10_n_146,count_upto_6_10_n_147,count_upto_6_10_n_148,count_upto_6_10_n_149,count_upto_6_10_n_150,count_upto_6_10_n_151,count_upto_6_10_n_152,count_upto_6_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_6_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_6_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg13_reg_n_0_[16] ,\slv_reg13_reg_n_0_[15] ,\slv_reg13_reg_n_0_[14] ,\slv_reg13_reg_n_0_[13] ,\slv_reg13_reg_n_0_[12] ,\slv_reg13_reg_n_0_[11] ,\slv_reg13_reg_n_0_[10] ,\slv_reg13_reg_n_0_[9] ,\slv_reg13_reg_n_0_[8] ,\slv_reg13_reg_n_0_[7] ,\slv_reg13_reg_n_0_[6] ,\slv_reg13_reg_n_0_[5] ,\slv_reg13_reg_n_0_[4] ,\slv_reg13_reg_n_0_[3] ,\slv_reg13_reg_n_0_[2] ,\slv_reg13_reg_n_0_[1] ,\slv_reg13_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_6_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_6_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_6_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_6_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_6_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_6_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_6_10__0_n_58,count_upto_6_10__0_n_59,count_upto_6_10__0_n_60,count_upto_6_10__0_n_61,count_upto_6_10__0_n_62,count_upto_6_10__0_n_63,count_upto_6_10__0_n_64,count_upto_6_10__0_n_65,count_upto_6_10__0_n_66,count_upto_6_10__0_n_67,count_upto_6_10__0_n_68,count_upto_6_10__0_n_69,count_upto_6_10__0_n_70,count_upto_6_10__0_n_71,count_upto_6_10__0_n_72,count_upto_6_10__0_n_73,count_upto_6_10__0_n_74,count_upto_6_10__0_n_75,count_upto_6_10__0_n_76,count_upto_6_10__0_n_77,count_upto_6_10__0_n_78,count_upto_6_10__0_n_79,count_upto_6_10__0_n_80,count_upto_6_10__0_n_81,count_upto_6_10__0_n_82,count_upto_6_10__0_n_83,count_upto_6_10__0_n_84,count_upto_6_10__0_n_85,count_upto_6_10__0_n_86,count_upto_6_10__0_n_87,count_upto_6_10__0_n_88,count_upto_6_10__0_n_89,count_upto_6_10__0_n_90,count_upto_6_10__0_n_91,count_upto_6_10__0_n_92,count_upto_6_10__0_n_93,count_upto_6_10__0_n_94,count_upto_6_10__0_n_95,count_upto_6_10__0_n_96,count_upto_6_10__0_n_97,count_upto_6_10__0_n_98,count_upto_6_10__0_n_99,count_upto_6_10__0_n_100,count_upto_6_10__0_n_101,count_upto_6_10__0_n_102,count_upto_6_10__0_n_103,count_upto_6_10__0_n_104,count_upto_6_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_6_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_6_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_6_10__0_n_106,count_upto_6_10__0_n_107,count_upto_6_10__0_n_108,count_upto_6_10__0_n_109,count_upto_6_10__0_n_110,count_upto_6_10__0_n_111,count_upto_6_10__0_n_112,count_upto_6_10__0_n_113,count_upto_6_10__0_n_114,count_upto_6_10__0_n_115,count_upto_6_10__0_n_116,count_upto_6_10__0_n_117,count_upto_6_10__0_n_118,count_upto_6_10__0_n_119,count_upto_6_10__0_n_120,count_upto_6_10__0_n_121,count_upto_6_10__0_n_122,count_upto_6_10__0_n_123,count_upto_6_10__0_n_124,count_upto_6_10__0_n_125,count_upto_6_10__0_n_126,count_upto_6_10__0_n_127,count_upto_6_10__0_n_128,count_upto_6_10__0_n_129,count_upto_6_10__0_n_130,count_upto_6_10__0_n_131,count_upto_6_10__0_n_132,count_upto_6_10__0_n_133,count_upto_6_10__0_n_134,count_upto_6_10__0_n_135,count_upto_6_10__0_n_136,count_upto_6_10__0_n_137,count_upto_6_10__0_n_138,count_upto_6_10__0_n_139,count_upto_6_10__0_n_140,count_upto_6_10__0_n_141,count_upto_6_10__0_n_142,count_upto_6_10__0_n_143,count_upto_6_10__0_n_144,count_upto_6_10__0_n_145,count_upto_6_10__0_n_146,count_upto_6_10__0_n_147,count_upto_6_10__0_n_148,count_upto_6_10__0_n_149,count_upto_6_10__0_n_150,count_upto_6_10__0_n_151,count_upto_6_10__0_n_152,count_upto_6_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_6_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_6_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg13_reg_n_0_[16] ,\slv_reg13_reg_n_0_[15] ,\slv_reg13_reg_n_0_[14] ,\slv_reg13_reg_n_0_[13] ,\slv_reg13_reg_n_0_[12] ,\slv_reg13_reg_n_0_[11] ,\slv_reg13_reg_n_0_[10] ,\slv_reg13_reg_n_0_[9] ,\slv_reg13_reg_n_0_[8] ,\slv_reg13_reg_n_0_[7] ,\slv_reg13_reg_n_0_[6] ,\slv_reg13_reg_n_0_[5] ,\slv_reg13_reg_n_0_[4] ,\slv_reg13_reg_n_0_[3] ,\slv_reg13_reg_n_0_[2] ,\slv_reg13_reg_n_0_[1] ,\slv_reg13_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_6_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_6_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_6_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_6_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_6_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_6_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_6_10__1_n_58,count_upto_6_10__1_n_59,count_upto_6_10__1_n_60,count_upto_6_10__1_n_61,count_upto_6_10__1_n_62,count_upto_6_10__1_n_63,count_upto_6_10__1_n_64,count_upto_6_10__1_n_65,count_upto_6_10__1_n_66,count_upto_6_10__1_n_67,count_upto_6_10__1_n_68,count_upto_6_10__1_n_69,count_upto_6_10__1_n_70,count_upto_6_10__1_n_71,count_upto_6_10__1_n_72,count_upto_6_10__1_n_73,count_upto_6_10__1_n_74,count_upto_6_10__1_n_75,count_upto_6_10__1_n_76,count_upto_6_10__1_n_77,count_upto_6_10__1_n_78,count_upto_6_10__1_n_79,count_upto_6_10__1_n_80,count_upto_6_10__1_n_81,count_upto_6_10__1_n_82,count_upto_6_10__1_n_83,count_upto_6_10__1_n_84,count_upto_6_10__1_n_85,count_upto_6_10__1_n_86,count_upto_6_10__1_n_87,count_upto_6_10__1_n_88,count_upto_6_10__1_n_89,count_upto_6_10__1_n_90,count_upto_6_10__1_n_91,count_upto_6_10__1_n_92,count_upto_6_10__1_n_93,count_upto_6_10__1_n_94,count_upto_6_10__1_n_95,count_upto_6_10__1_n_96,count_upto_6_10__1_n_97,count_upto_6_10__1_n_98,count_upto_6_10__1_n_99,count_upto_6_10__1_n_100,count_upto_6_10__1_n_101,count_upto_6_10__1_n_102,count_upto_6_10__1_n_103,count_upto_6_10__1_n_104,count_upto_6_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_6_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_6_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_6_10__0_n_106,count_upto_6_10__0_n_107,count_upto_6_10__0_n_108,count_upto_6_10__0_n_109,count_upto_6_10__0_n_110,count_upto_6_10__0_n_111,count_upto_6_10__0_n_112,count_upto_6_10__0_n_113,count_upto_6_10__0_n_114,count_upto_6_10__0_n_115,count_upto_6_10__0_n_116,count_upto_6_10__0_n_117,count_upto_6_10__0_n_118,count_upto_6_10__0_n_119,count_upto_6_10__0_n_120,count_upto_6_10__0_n_121,count_upto_6_10__0_n_122,count_upto_6_10__0_n_123,count_upto_6_10__0_n_124,count_upto_6_10__0_n_125,count_upto_6_10__0_n_126,count_upto_6_10__0_n_127,count_upto_6_10__0_n_128,count_upto_6_10__0_n_129,count_upto_6_10__0_n_130,count_upto_6_10__0_n_131,count_upto_6_10__0_n_132,count_upto_6_10__0_n_133,count_upto_6_10__0_n_134,count_upto_6_10__0_n_135,count_upto_6_10__0_n_136,count_upto_6_10__0_n_137,count_upto_6_10__0_n_138,count_upto_6_10__0_n_139,count_upto_6_10__0_n_140,count_upto_6_10__0_n_141,count_upto_6_10__0_n_142,count_upto_6_10__0_n_143,count_upto_6_10__0_n_144,count_upto_6_10__0_n_145,count_upto_6_10__0_n_146,count_upto_6_10__0_n_147,count_upto_6_10__0_n_148,count_upto_6_10__0_n_149,count_upto_6_10__0_n_150,count_upto_6_10__0_n_151,count_upto_6_10__0_n_152,count_upto_6_10__0_n_153}),
        .PCOUT(NLW_count_upto_6_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_6_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_6_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_105),
        .Q(\count_upto_6_1_reg[0]__1_n_0 ));
  FDCE \count_upto_6_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_95),
        .Q(\count_upto_6_1_reg[10]__1_n_0 ));
  FDCE \count_upto_6_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_94),
        .Q(\count_upto_6_1_reg[11]__1_n_0 ));
  FDCE \count_upto_6_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_93),
        .Q(\count_upto_6_1_reg[12]__1_n_0 ));
  FDCE \count_upto_6_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_92),
        .Q(\count_upto_6_1_reg[13]__1_n_0 ));
  FDCE \count_upto_6_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_91),
        .Q(\count_upto_6_1_reg[14]__1_n_0 ));
  FDCE \count_upto_6_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_90),
        .Q(\count_upto_6_1_reg[15]__1_n_0 ));
  FDCE \count_upto_6_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_89),
        .Q(\count_upto_6_1_reg[16]__1_n_0 ));
  FDCE \count_upto_6_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_104),
        .Q(\count_upto_6_1_reg[1]__1_n_0 ));
  FDCE \count_upto_6_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_103),
        .Q(\count_upto_6_1_reg[2]__1_n_0 ));
  FDCE \count_upto_6_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_102),
        .Q(\count_upto_6_1_reg[3]__1_n_0 ));
  FDCE \count_upto_6_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_101),
        .Q(\count_upto_6_1_reg[4]__1_n_0 ));
  FDCE \count_upto_6_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_100),
        .Q(\count_upto_6_1_reg[5]__1_n_0 ));
  FDCE \count_upto_6_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_99),
        .Q(\count_upto_6_1_reg[6]__1_n_0 ));
  FDCE \count_upto_6_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_98),
        .Q(\count_upto_6_1_reg[7]__1_n_0 ));
  FDCE \count_upto_6_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_97),
        .Q(\count_upto_6_1_reg[8]__1_n_0 ));
  FDCE \count_upto_6_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_6_10__0_n_96),
        .Q(\count_upto_6_1_reg[9]__1_n_0 ));
  FDCE \count_upto_6_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_105),
        .Q(\count_upto_6_reg[0]__1_n_0 ));
  FDCE \count_upto_6_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_95),
        .Q(\count_upto_6_reg[10]__1_n_0 ));
  FDCE \count_upto_6_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_94),
        .Q(\count_upto_6_reg[11]__1_n_0 ));
  FDCE \count_upto_6_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_93),
        .Q(\count_upto_6_reg[12]__1_n_0 ));
  FDCE \count_upto_6_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_92),
        .Q(\count_upto_6_reg[13]__1_n_0 ));
  FDCE \count_upto_6_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_91),
        .Q(\count_upto_6_reg[14]__1_n_0 ));
  FDCE \count_upto_6_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_90),
        .Q(\count_upto_6_reg[15]__1_n_0 ));
  FDCE \count_upto_6_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_89),
        .Q(\count_upto_6_reg[16]__1_n_0 ));
  FDCE \count_upto_6_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_104),
        .Q(\count_upto_6_reg[1]__1_n_0 ));
  FDCE \count_upto_6_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_103),
        .Q(\count_upto_6_reg[2]__1_n_0 ));
  FDCE \count_upto_6_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_102),
        .Q(\count_upto_6_reg[3]__1_n_0 ));
  FDCE \count_upto_6_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_101),
        .Q(\count_upto_6_reg[4]__1_n_0 ));
  FDCE \count_upto_6_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_100),
        .Q(\count_upto_6_reg[5]__1_n_0 ));
  FDCE \count_upto_6_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_99),
        .Q(\count_upto_6_reg[6]__1_n_0 ));
  FDCE \count_upto_6_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_98),
        .Q(\count_upto_6_reg[7]__1_n_0 ));
  FDCE \count_upto_6_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_97),
        .Q(\count_upto_6_reg[8]__1_n_0 ));
  FDCE \count_upto_6_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_60__0_n_96),
        .Q(\count_upto_6_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_70
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_70_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg16_reg_n_0_[31] ,\slv_reg16_reg_n_0_[30] ,\slv_reg16_reg_n_0_[29] ,\slv_reg16_reg_n_0_[28] ,\slv_reg16_reg_n_0_[27] ,\slv_reg16_reg_n_0_[26] ,\slv_reg16_reg_n_0_[25] ,\slv_reg16_reg_n_0_[24] ,\slv_reg16_reg_n_0_[23] ,\slv_reg16_reg_n_0_[22] ,\slv_reg16_reg_n_0_[21] ,\slv_reg16_reg_n_0_[20] ,\slv_reg16_reg_n_0_[19] ,\slv_reg16_reg_n_0_[18] ,\slv_reg16_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_70_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_70_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_70_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_70_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_70_OVERFLOW_UNCONNECTED),
        .P({count_upto_70_n_58,count_upto_70_n_59,count_upto_70_n_60,count_upto_70_n_61,count_upto_70_n_62,count_upto_70_n_63,count_upto_70_n_64,count_upto_70_n_65,count_upto_70_n_66,count_upto_70_n_67,count_upto_70_n_68,count_upto_70_n_69,count_upto_70_n_70,count_upto_70_n_71,count_upto_70_n_72,count_upto_70_n_73,count_upto_70_n_74,count_upto_70_n_75,count_upto_70_n_76,count_upto_70_n_77,count_upto_70_n_78,count_upto_70_n_79,count_upto_70_n_80,count_upto_70_n_81,count_upto_70_n_82,count_upto_70_n_83,count_upto_70_n_84,count_upto_70_n_85,count_upto_70_n_86,count_upto_70_n_87,count_upto_70_n_88,count_upto_70_n_89,count_upto_70_n_90,count_upto_70_n_91,count_upto_70_n_92,count_upto_70_n_93,count_upto_70_n_94,count_upto_70_n_95,count_upto_70_n_96,count_upto_70_n_97,count_upto_70_n_98,count_upto_70_n_99,count_upto_70_n_100,count_upto_70_n_101,count_upto_70_n_102,count_upto_70_n_103,count_upto_70_n_104,count_upto_70_n_105}),
        .PATTERNBDETECT(NLW_count_upto_70_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_70_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_70_n_106,count_upto_70_n_107,count_upto_70_n_108,count_upto_70_n_109,count_upto_70_n_110,count_upto_70_n_111,count_upto_70_n_112,count_upto_70_n_113,count_upto_70_n_114,count_upto_70_n_115,count_upto_70_n_116,count_upto_70_n_117,count_upto_70_n_118,count_upto_70_n_119,count_upto_70_n_120,count_upto_70_n_121,count_upto_70_n_122,count_upto_70_n_123,count_upto_70_n_124,count_upto_70_n_125,count_upto_70_n_126,count_upto_70_n_127,count_upto_70_n_128,count_upto_70_n_129,count_upto_70_n_130,count_upto_70_n_131,count_upto_70_n_132,count_upto_70_n_133,count_upto_70_n_134,count_upto_70_n_135,count_upto_70_n_136,count_upto_70_n_137,count_upto_70_n_138,count_upto_70_n_139,count_upto_70_n_140,count_upto_70_n_141,count_upto_70_n_142,count_upto_70_n_143,count_upto_70_n_144,count_upto_70_n_145,count_upto_70_n_146,count_upto_70_n_147,count_upto_70_n_148,count_upto_70_n_149,count_upto_70_n_150,count_upto_70_n_151,count_upto_70_n_152,count_upto_70_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_70_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_70__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg16_reg_n_0_[16] ,\slv_reg16_reg_n_0_[15] ,\slv_reg16_reg_n_0_[14] ,\slv_reg16_reg_n_0_[13] ,\slv_reg16_reg_n_0_[12] ,\slv_reg16_reg_n_0_[11] ,\slv_reg16_reg_n_0_[10] ,\slv_reg16_reg_n_0_[9] ,\slv_reg16_reg_n_0_[8] ,\slv_reg16_reg_n_0_[7] ,\slv_reg16_reg_n_0_[6] ,\slv_reg16_reg_n_0_[5] ,\slv_reg16_reg_n_0_[4] ,\slv_reg16_reg_n_0_[3] ,\slv_reg16_reg_n_0_[2] ,\slv_reg16_reg_n_0_[1] ,\slv_reg16_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_70__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_70__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_70__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_70__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_70__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_70__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_70__0_n_58,count_upto_70__0_n_59,count_upto_70__0_n_60,count_upto_70__0_n_61,count_upto_70__0_n_62,count_upto_70__0_n_63,count_upto_70__0_n_64,count_upto_70__0_n_65,count_upto_70__0_n_66,count_upto_70__0_n_67,count_upto_70__0_n_68,count_upto_70__0_n_69,count_upto_70__0_n_70,count_upto_70__0_n_71,count_upto_70__0_n_72,count_upto_70__0_n_73,count_upto_70__0_n_74,count_upto_70__0_n_75,count_upto_70__0_n_76,count_upto_70__0_n_77,count_upto_70__0_n_78,count_upto_70__0_n_79,count_upto_70__0_n_80,count_upto_70__0_n_81,count_upto_70__0_n_82,count_upto_70__0_n_83,count_upto_70__0_n_84,count_upto_70__0_n_85,count_upto_70__0_n_86,count_upto_70__0_n_87,count_upto_70__0_n_88,count_upto_70__0_n_89,count_upto_70__0_n_90,count_upto_70__0_n_91,count_upto_70__0_n_92,count_upto_70__0_n_93,count_upto_70__0_n_94,count_upto_70__0_n_95,count_upto_70__0_n_96,count_upto_70__0_n_97,count_upto_70__0_n_98,count_upto_70__0_n_99,count_upto_70__0_n_100,count_upto_70__0_n_101,count_upto_70__0_n_102,count_upto_70__0_n_103,count_upto_70__0_n_104,count_upto_70__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_70__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_70__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_70__0_n_106,count_upto_70__0_n_107,count_upto_70__0_n_108,count_upto_70__0_n_109,count_upto_70__0_n_110,count_upto_70__0_n_111,count_upto_70__0_n_112,count_upto_70__0_n_113,count_upto_70__0_n_114,count_upto_70__0_n_115,count_upto_70__0_n_116,count_upto_70__0_n_117,count_upto_70__0_n_118,count_upto_70__0_n_119,count_upto_70__0_n_120,count_upto_70__0_n_121,count_upto_70__0_n_122,count_upto_70__0_n_123,count_upto_70__0_n_124,count_upto_70__0_n_125,count_upto_70__0_n_126,count_upto_70__0_n_127,count_upto_70__0_n_128,count_upto_70__0_n_129,count_upto_70__0_n_130,count_upto_70__0_n_131,count_upto_70__0_n_132,count_upto_70__0_n_133,count_upto_70__0_n_134,count_upto_70__0_n_135,count_upto_70__0_n_136,count_upto_70__0_n_137,count_upto_70__0_n_138,count_upto_70__0_n_139,count_upto_70__0_n_140,count_upto_70__0_n_141,count_upto_70__0_n_142,count_upto_70__0_n_143,count_upto_70__0_n_144,count_upto_70__0_n_145,count_upto_70__0_n_146,count_upto_70__0_n_147,count_upto_70__0_n_148,count_upto_70__0_n_149,count_upto_70__0_n_150,count_upto_70__0_n_151,count_upto_70__0_n_152,count_upto_70__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_70__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_70__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg16_reg_n_0_[16] ,\slv_reg16_reg_n_0_[15] ,\slv_reg16_reg_n_0_[14] ,\slv_reg16_reg_n_0_[13] ,\slv_reg16_reg_n_0_[12] ,\slv_reg16_reg_n_0_[11] ,\slv_reg16_reg_n_0_[10] ,\slv_reg16_reg_n_0_[9] ,\slv_reg16_reg_n_0_[8] ,\slv_reg16_reg_n_0_[7] ,\slv_reg16_reg_n_0_[6] ,\slv_reg16_reg_n_0_[5] ,\slv_reg16_reg_n_0_[4] ,\slv_reg16_reg_n_0_[3] ,\slv_reg16_reg_n_0_[2] ,\slv_reg16_reg_n_0_[1] ,\slv_reg16_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_70__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_70__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_70__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_70__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_70__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_70__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_70__1_n_58,count_upto_70__1_n_59,count_upto_70__1_n_60,count_upto_70__1_n_61,count_upto_70__1_n_62,count_upto_70__1_n_63,count_upto_70__1_n_64,count_upto_70__1_n_65,count_upto_70__1_n_66,count_upto_70__1_n_67,count_upto_70__1_n_68,count_upto_70__1_n_69,count_upto_70__1_n_70,count_upto_70__1_n_71,count_upto_70__1_n_72,count_upto_70__1_n_73,count_upto_70__1_n_74,count_upto_70__1_n_75,count_upto_70__1_n_76,count_upto_70__1_n_77,count_upto_70__1_n_78,count_upto_70__1_n_79,count_upto_70__1_n_80,count_upto_70__1_n_81,count_upto_70__1_n_82,count_upto_70__1_n_83,count_upto_70__1_n_84,count_upto_70__1_n_85,count_upto_70__1_n_86,count_upto_70__1_n_87,count_upto_70__1_n_88,count_upto_70__1_n_89,count_upto_70__1_n_90,count_upto_70__1_n_91,count_upto_70__1_n_92,count_upto_70__1_n_93,count_upto_70__1_n_94,count_upto_70__1_n_95,count_upto_70__1_n_96,count_upto_70__1_n_97,count_upto_70__1_n_98,count_upto_70__1_n_99,count_upto_70__1_n_100,count_upto_70__1_n_101,count_upto_70__1_n_102,count_upto_70__1_n_103,count_upto_70__1_n_104,count_upto_70__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_70__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_70__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_70__0_n_106,count_upto_70__0_n_107,count_upto_70__0_n_108,count_upto_70__0_n_109,count_upto_70__0_n_110,count_upto_70__0_n_111,count_upto_70__0_n_112,count_upto_70__0_n_113,count_upto_70__0_n_114,count_upto_70__0_n_115,count_upto_70__0_n_116,count_upto_70__0_n_117,count_upto_70__0_n_118,count_upto_70__0_n_119,count_upto_70__0_n_120,count_upto_70__0_n_121,count_upto_70__0_n_122,count_upto_70__0_n_123,count_upto_70__0_n_124,count_upto_70__0_n_125,count_upto_70__0_n_126,count_upto_70__0_n_127,count_upto_70__0_n_128,count_upto_70__0_n_129,count_upto_70__0_n_130,count_upto_70__0_n_131,count_upto_70__0_n_132,count_upto_70__0_n_133,count_upto_70__0_n_134,count_upto_70__0_n_135,count_upto_70__0_n_136,count_upto_70__0_n_137,count_upto_70__0_n_138,count_upto_70__0_n_139,count_upto_70__0_n_140,count_upto_70__0_n_141,count_upto_70__0_n_142,count_upto_70__0_n_143,count_upto_70__0_n_144,count_upto_70__0_n_145,count_upto_70__0_n_146,count_upto_70__0_n_147,count_upto_70__0_n_148,count_upto_70__0_n_149,count_upto_70__0_n_150,count_upto_70__0_n_151,count_upto_70__0_n_152,count_upto_70__0_n_153}),
        .PCOUT(NLW_count_upto_70__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_70__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_7_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_7_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg15_reg_n_0_[31] ,\slv_reg15_reg_n_0_[30] ,\slv_reg15_reg_n_0_[29] ,\slv_reg15_reg_n_0_[28] ,\slv_reg15_reg_n_0_[27] ,\slv_reg15_reg_n_0_[26] ,\slv_reg15_reg_n_0_[25] ,\slv_reg15_reg_n_0_[24] ,\slv_reg15_reg_n_0_[23] ,\slv_reg15_reg_n_0_[22] ,\slv_reg15_reg_n_0_[21] ,\slv_reg15_reg_n_0_[20] ,\slv_reg15_reg_n_0_[19] ,\slv_reg15_reg_n_0_[18] ,\slv_reg15_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_7_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_7_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_7_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_7_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_7_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_7_10_n_58,count_upto_7_10_n_59,count_upto_7_10_n_60,count_upto_7_10_n_61,count_upto_7_10_n_62,count_upto_7_10_n_63,count_upto_7_10_n_64,count_upto_7_10_n_65,count_upto_7_10_n_66,count_upto_7_10_n_67,count_upto_7_10_n_68,count_upto_7_10_n_69,count_upto_7_10_n_70,count_upto_7_10_n_71,count_upto_7_10_n_72,count_upto_7_10_n_73,count_upto_7_10_n_74,count_upto_7_10_n_75,count_upto_7_10_n_76,count_upto_7_10_n_77,count_upto_7_10_n_78,count_upto_7_10_n_79,count_upto_7_10_n_80,count_upto_7_10_n_81,count_upto_7_10_n_82,count_upto_7_10_n_83,count_upto_7_10_n_84,count_upto_7_10_n_85,count_upto_7_10_n_86,count_upto_7_10_n_87,count_upto_7_10_n_88,count_upto_7_10_n_89,count_upto_7_10_n_90,count_upto_7_10_n_91,count_upto_7_10_n_92,count_upto_7_10_n_93,count_upto_7_10_n_94,count_upto_7_10_n_95,count_upto_7_10_n_96,count_upto_7_10_n_97,count_upto_7_10_n_98,count_upto_7_10_n_99,count_upto_7_10_n_100,count_upto_7_10_n_101,count_upto_7_10_n_102,count_upto_7_10_n_103,count_upto_7_10_n_104,count_upto_7_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_7_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_7_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_7_10_n_106,count_upto_7_10_n_107,count_upto_7_10_n_108,count_upto_7_10_n_109,count_upto_7_10_n_110,count_upto_7_10_n_111,count_upto_7_10_n_112,count_upto_7_10_n_113,count_upto_7_10_n_114,count_upto_7_10_n_115,count_upto_7_10_n_116,count_upto_7_10_n_117,count_upto_7_10_n_118,count_upto_7_10_n_119,count_upto_7_10_n_120,count_upto_7_10_n_121,count_upto_7_10_n_122,count_upto_7_10_n_123,count_upto_7_10_n_124,count_upto_7_10_n_125,count_upto_7_10_n_126,count_upto_7_10_n_127,count_upto_7_10_n_128,count_upto_7_10_n_129,count_upto_7_10_n_130,count_upto_7_10_n_131,count_upto_7_10_n_132,count_upto_7_10_n_133,count_upto_7_10_n_134,count_upto_7_10_n_135,count_upto_7_10_n_136,count_upto_7_10_n_137,count_upto_7_10_n_138,count_upto_7_10_n_139,count_upto_7_10_n_140,count_upto_7_10_n_141,count_upto_7_10_n_142,count_upto_7_10_n_143,count_upto_7_10_n_144,count_upto_7_10_n_145,count_upto_7_10_n_146,count_upto_7_10_n_147,count_upto_7_10_n_148,count_upto_7_10_n_149,count_upto_7_10_n_150,count_upto_7_10_n_151,count_upto_7_10_n_152,count_upto_7_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_7_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_7_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg15_reg_n_0_[16] ,\slv_reg15_reg_n_0_[15] ,\slv_reg15_reg_n_0_[14] ,\slv_reg15_reg_n_0_[13] ,\slv_reg15_reg_n_0_[12] ,\slv_reg15_reg_n_0_[11] ,\slv_reg15_reg_n_0_[10] ,\slv_reg15_reg_n_0_[9] ,\slv_reg15_reg_n_0_[8] ,\slv_reg15_reg_n_0_[7] ,\slv_reg15_reg_n_0_[6] ,\slv_reg15_reg_n_0_[5] ,\slv_reg15_reg_n_0_[4] ,\slv_reg15_reg_n_0_[3] ,\slv_reg15_reg_n_0_[2] ,\slv_reg15_reg_n_0_[1] ,\slv_reg15_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_7_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_7_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_7_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_7_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_7_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_7_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_7_10__0_n_58,count_upto_7_10__0_n_59,count_upto_7_10__0_n_60,count_upto_7_10__0_n_61,count_upto_7_10__0_n_62,count_upto_7_10__0_n_63,count_upto_7_10__0_n_64,count_upto_7_10__0_n_65,count_upto_7_10__0_n_66,count_upto_7_10__0_n_67,count_upto_7_10__0_n_68,count_upto_7_10__0_n_69,count_upto_7_10__0_n_70,count_upto_7_10__0_n_71,count_upto_7_10__0_n_72,count_upto_7_10__0_n_73,count_upto_7_10__0_n_74,count_upto_7_10__0_n_75,count_upto_7_10__0_n_76,count_upto_7_10__0_n_77,count_upto_7_10__0_n_78,count_upto_7_10__0_n_79,count_upto_7_10__0_n_80,count_upto_7_10__0_n_81,count_upto_7_10__0_n_82,count_upto_7_10__0_n_83,count_upto_7_10__0_n_84,count_upto_7_10__0_n_85,count_upto_7_10__0_n_86,count_upto_7_10__0_n_87,count_upto_7_10__0_n_88,count_upto_7_10__0_n_89,count_upto_7_10__0_n_90,count_upto_7_10__0_n_91,count_upto_7_10__0_n_92,count_upto_7_10__0_n_93,count_upto_7_10__0_n_94,count_upto_7_10__0_n_95,count_upto_7_10__0_n_96,count_upto_7_10__0_n_97,count_upto_7_10__0_n_98,count_upto_7_10__0_n_99,count_upto_7_10__0_n_100,count_upto_7_10__0_n_101,count_upto_7_10__0_n_102,count_upto_7_10__0_n_103,count_upto_7_10__0_n_104,count_upto_7_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_7_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_7_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_7_10__0_n_106,count_upto_7_10__0_n_107,count_upto_7_10__0_n_108,count_upto_7_10__0_n_109,count_upto_7_10__0_n_110,count_upto_7_10__0_n_111,count_upto_7_10__0_n_112,count_upto_7_10__0_n_113,count_upto_7_10__0_n_114,count_upto_7_10__0_n_115,count_upto_7_10__0_n_116,count_upto_7_10__0_n_117,count_upto_7_10__0_n_118,count_upto_7_10__0_n_119,count_upto_7_10__0_n_120,count_upto_7_10__0_n_121,count_upto_7_10__0_n_122,count_upto_7_10__0_n_123,count_upto_7_10__0_n_124,count_upto_7_10__0_n_125,count_upto_7_10__0_n_126,count_upto_7_10__0_n_127,count_upto_7_10__0_n_128,count_upto_7_10__0_n_129,count_upto_7_10__0_n_130,count_upto_7_10__0_n_131,count_upto_7_10__0_n_132,count_upto_7_10__0_n_133,count_upto_7_10__0_n_134,count_upto_7_10__0_n_135,count_upto_7_10__0_n_136,count_upto_7_10__0_n_137,count_upto_7_10__0_n_138,count_upto_7_10__0_n_139,count_upto_7_10__0_n_140,count_upto_7_10__0_n_141,count_upto_7_10__0_n_142,count_upto_7_10__0_n_143,count_upto_7_10__0_n_144,count_upto_7_10__0_n_145,count_upto_7_10__0_n_146,count_upto_7_10__0_n_147,count_upto_7_10__0_n_148,count_upto_7_10__0_n_149,count_upto_7_10__0_n_150,count_upto_7_10__0_n_151,count_upto_7_10__0_n_152,count_upto_7_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_7_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_7_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg15_reg_n_0_[16] ,\slv_reg15_reg_n_0_[15] ,\slv_reg15_reg_n_0_[14] ,\slv_reg15_reg_n_0_[13] ,\slv_reg15_reg_n_0_[12] ,\slv_reg15_reg_n_0_[11] ,\slv_reg15_reg_n_0_[10] ,\slv_reg15_reg_n_0_[9] ,\slv_reg15_reg_n_0_[8] ,\slv_reg15_reg_n_0_[7] ,\slv_reg15_reg_n_0_[6] ,\slv_reg15_reg_n_0_[5] ,\slv_reg15_reg_n_0_[4] ,\slv_reg15_reg_n_0_[3] ,\slv_reg15_reg_n_0_[2] ,\slv_reg15_reg_n_0_[1] ,\slv_reg15_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_7_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_7_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_7_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_7_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_7_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_7_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_7_10__1_n_58,count_upto_7_10__1_n_59,count_upto_7_10__1_n_60,count_upto_7_10__1_n_61,count_upto_7_10__1_n_62,count_upto_7_10__1_n_63,count_upto_7_10__1_n_64,count_upto_7_10__1_n_65,count_upto_7_10__1_n_66,count_upto_7_10__1_n_67,count_upto_7_10__1_n_68,count_upto_7_10__1_n_69,count_upto_7_10__1_n_70,count_upto_7_10__1_n_71,count_upto_7_10__1_n_72,count_upto_7_10__1_n_73,count_upto_7_10__1_n_74,count_upto_7_10__1_n_75,count_upto_7_10__1_n_76,count_upto_7_10__1_n_77,count_upto_7_10__1_n_78,count_upto_7_10__1_n_79,count_upto_7_10__1_n_80,count_upto_7_10__1_n_81,count_upto_7_10__1_n_82,count_upto_7_10__1_n_83,count_upto_7_10__1_n_84,count_upto_7_10__1_n_85,count_upto_7_10__1_n_86,count_upto_7_10__1_n_87,count_upto_7_10__1_n_88,count_upto_7_10__1_n_89,count_upto_7_10__1_n_90,count_upto_7_10__1_n_91,count_upto_7_10__1_n_92,count_upto_7_10__1_n_93,count_upto_7_10__1_n_94,count_upto_7_10__1_n_95,count_upto_7_10__1_n_96,count_upto_7_10__1_n_97,count_upto_7_10__1_n_98,count_upto_7_10__1_n_99,count_upto_7_10__1_n_100,count_upto_7_10__1_n_101,count_upto_7_10__1_n_102,count_upto_7_10__1_n_103,count_upto_7_10__1_n_104,count_upto_7_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_7_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_7_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_7_10__0_n_106,count_upto_7_10__0_n_107,count_upto_7_10__0_n_108,count_upto_7_10__0_n_109,count_upto_7_10__0_n_110,count_upto_7_10__0_n_111,count_upto_7_10__0_n_112,count_upto_7_10__0_n_113,count_upto_7_10__0_n_114,count_upto_7_10__0_n_115,count_upto_7_10__0_n_116,count_upto_7_10__0_n_117,count_upto_7_10__0_n_118,count_upto_7_10__0_n_119,count_upto_7_10__0_n_120,count_upto_7_10__0_n_121,count_upto_7_10__0_n_122,count_upto_7_10__0_n_123,count_upto_7_10__0_n_124,count_upto_7_10__0_n_125,count_upto_7_10__0_n_126,count_upto_7_10__0_n_127,count_upto_7_10__0_n_128,count_upto_7_10__0_n_129,count_upto_7_10__0_n_130,count_upto_7_10__0_n_131,count_upto_7_10__0_n_132,count_upto_7_10__0_n_133,count_upto_7_10__0_n_134,count_upto_7_10__0_n_135,count_upto_7_10__0_n_136,count_upto_7_10__0_n_137,count_upto_7_10__0_n_138,count_upto_7_10__0_n_139,count_upto_7_10__0_n_140,count_upto_7_10__0_n_141,count_upto_7_10__0_n_142,count_upto_7_10__0_n_143,count_upto_7_10__0_n_144,count_upto_7_10__0_n_145,count_upto_7_10__0_n_146,count_upto_7_10__0_n_147,count_upto_7_10__0_n_148,count_upto_7_10__0_n_149,count_upto_7_10__0_n_150,count_upto_7_10__0_n_151,count_upto_7_10__0_n_152,count_upto_7_10__0_n_153}),
        .PCOUT(NLW_count_upto_7_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_7_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_7_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_105),
        .Q(\count_upto_7_1_reg[0]__1_n_0 ));
  FDCE \count_upto_7_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_95),
        .Q(\count_upto_7_1_reg[10]__1_n_0 ));
  FDCE \count_upto_7_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_94),
        .Q(\count_upto_7_1_reg[11]__1_n_0 ));
  FDCE \count_upto_7_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_93),
        .Q(\count_upto_7_1_reg[12]__1_n_0 ));
  FDCE \count_upto_7_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_92),
        .Q(\count_upto_7_1_reg[13]__1_n_0 ));
  FDCE \count_upto_7_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_91),
        .Q(\count_upto_7_1_reg[14]__1_n_0 ));
  FDCE \count_upto_7_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_90),
        .Q(\count_upto_7_1_reg[15]__1_n_0 ));
  FDCE \count_upto_7_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_89),
        .Q(\count_upto_7_1_reg[16]__1_n_0 ));
  FDCE \count_upto_7_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_104),
        .Q(\count_upto_7_1_reg[1]__1_n_0 ));
  FDCE \count_upto_7_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_103),
        .Q(\count_upto_7_1_reg[2]__1_n_0 ));
  FDCE \count_upto_7_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_102),
        .Q(\count_upto_7_1_reg[3]__1_n_0 ));
  FDCE \count_upto_7_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_101),
        .Q(\count_upto_7_1_reg[4]__1_n_0 ));
  FDCE \count_upto_7_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_100),
        .Q(\count_upto_7_1_reg[5]__1_n_0 ));
  FDCE \count_upto_7_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_99),
        .Q(\count_upto_7_1_reg[6]__1_n_0 ));
  FDCE \count_upto_7_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_98),
        .Q(\count_upto_7_1_reg[7]__1_n_0 ));
  FDCE \count_upto_7_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_97),
        .Q(\count_upto_7_1_reg[8]__1_n_0 ));
  FDCE \count_upto_7_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_7_10__0_n_96),
        .Q(\count_upto_7_1_reg[9]__1_n_0 ));
  FDCE \count_upto_7_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_105),
        .Q(\count_upto_7_reg[0]__1_n_0 ));
  FDCE \count_upto_7_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_95),
        .Q(\count_upto_7_reg[10]__1_n_0 ));
  FDCE \count_upto_7_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_94),
        .Q(\count_upto_7_reg[11]__1_n_0 ));
  FDCE \count_upto_7_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_93),
        .Q(\count_upto_7_reg[12]__1_n_0 ));
  FDCE \count_upto_7_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_92),
        .Q(\count_upto_7_reg[13]__1_n_0 ));
  FDCE \count_upto_7_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_91),
        .Q(\count_upto_7_reg[14]__1_n_0 ));
  FDCE \count_upto_7_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_90),
        .Q(\count_upto_7_reg[15]__1_n_0 ));
  FDCE \count_upto_7_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_89),
        .Q(\count_upto_7_reg[16]__1_n_0 ));
  FDCE \count_upto_7_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_104),
        .Q(\count_upto_7_reg[1]__1_n_0 ));
  FDCE \count_upto_7_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_103),
        .Q(\count_upto_7_reg[2]__1_n_0 ));
  FDCE \count_upto_7_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_102),
        .Q(\count_upto_7_reg[3]__1_n_0 ));
  FDCE \count_upto_7_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_101),
        .Q(\count_upto_7_reg[4]__1_n_0 ));
  FDCE \count_upto_7_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_100),
        .Q(\count_upto_7_reg[5]__1_n_0 ));
  FDCE \count_upto_7_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_99),
        .Q(\count_upto_7_reg[6]__1_n_0 ));
  FDCE \count_upto_7_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_98),
        .Q(\count_upto_7_reg[7]__1_n_0 ));
  FDCE \count_upto_7_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_97),
        .Q(\count_upto_7_reg[8]__1_n_0 ));
  FDCE \count_upto_7_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_70__0_n_96),
        .Q(\count_upto_7_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_80
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_80_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg18_reg_n_0_[31] ,\slv_reg18_reg_n_0_[30] ,\slv_reg18_reg_n_0_[29] ,\slv_reg18_reg_n_0_[28] ,\slv_reg18_reg_n_0_[27] ,\slv_reg18_reg_n_0_[26] ,\slv_reg18_reg_n_0_[25] ,\slv_reg18_reg_n_0_[24] ,\slv_reg18_reg_n_0_[23] ,\slv_reg18_reg_n_0_[22] ,\slv_reg18_reg_n_0_[21] ,\slv_reg18_reg_n_0_[20] ,\slv_reg18_reg_n_0_[19] ,\slv_reg18_reg_n_0_[18] ,\slv_reg18_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_80_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_80_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_80_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_80_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_80_OVERFLOW_UNCONNECTED),
        .P({count_upto_80_n_58,count_upto_80_n_59,count_upto_80_n_60,count_upto_80_n_61,count_upto_80_n_62,count_upto_80_n_63,count_upto_80_n_64,count_upto_80_n_65,count_upto_80_n_66,count_upto_80_n_67,count_upto_80_n_68,count_upto_80_n_69,count_upto_80_n_70,count_upto_80_n_71,count_upto_80_n_72,count_upto_80_n_73,count_upto_80_n_74,count_upto_80_n_75,count_upto_80_n_76,count_upto_80_n_77,count_upto_80_n_78,count_upto_80_n_79,count_upto_80_n_80,count_upto_80_n_81,count_upto_80_n_82,count_upto_80_n_83,count_upto_80_n_84,count_upto_80_n_85,count_upto_80_n_86,count_upto_80_n_87,count_upto_80_n_88,count_upto_80_n_89,count_upto_80_n_90,count_upto_80_n_91,count_upto_80_n_92,count_upto_80_n_93,count_upto_80_n_94,count_upto_80_n_95,count_upto_80_n_96,count_upto_80_n_97,count_upto_80_n_98,count_upto_80_n_99,count_upto_80_n_100,count_upto_80_n_101,count_upto_80_n_102,count_upto_80_n_103,count_upto_80_n_104,count_upto_80_n_105}),
        .PATTERNBDETECT(NLW_count_upto_80_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_80_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_80_n_106,count_upto_80_n_107,count_upto_80_n_108,count_upto_80_n_109,count_upto_80_n_110,count_upto_80_n_111,count_upto_80_n_112,count_upto_80_n_113,count_upto_80_n_114,count_upto_80_n_115,count_upto_80_n_116,count_upto_80_n_117,count_upto_80_n_118,count_upto_80_n_119,count_upto_80_n_120,count_upto_80_n_121,count_upto_80_n_122,count_upto_80_n_123,count_upto_80_n_124,count_upto_80_n_125,count_upto_80_n_126,count_upto_80_n_127,count_upto_80_n_128,count_upto_80_n_129,count_upto_80_n_130,count_upto_80_n_131,count_upto_80_n_132,count_upto_80_n_133,count_upto_80_n_134,count_upto_80_n_135,count_upto_80_n_136,count_upto_80_n_137,count_upto_80_n_138,count_upto_80_n_139,count_upto_80_n_140,count_upto_80_n_141,count_upto_80_n_142,count_upto_80_n_143,count_upto_80_n_144,count_upto_80_n_145,count_upto_80_n_146,count_upto_80_n_147,count_upto_80_n_148,count_upto_80_n_149,count_upto_80_n_150,count_upto_80_n_151,count_upto_80_n_152,count_upto_80_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_80_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_80__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg18_reg_n_0_[16] ,\slv_reg18_reg_n_0_[15] ,\slv_reg18_reg_n_0_[14] ,\slv_reg18_reg_n_0_[13] ,\slv_reg18_reg_n_0_[12] ,\slv_reg18_reg_n_0_[11] ,\slv_reg18_reg_n_0_[10] ,\slv_reg18_reg_n_0_[9] ,\slv_reg18_reg_n_0_[8] ,\slv_reg18_reg_n_0_[7] ,\slv_reg18_reg_n_0_[6] ,\slv_reg18_reg_n_0_[5] ,\slv_reg18_reg_n_0_[4] ,\slv_reg18_reg_n_0_[3] ,\slv_reg18_reg_n_0_[2] ,\slv_reg18_reg_n_0_[1] ,\slv_reg18_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_80__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_80__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_80__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_80__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_80__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_80__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_80__0_n_58,count_upto_80__0_n_59,count_upto_80__0_n_60,count_upto_80__0_n_61,count_upto_80__0_n_62,count_upto_80__0_n_63,count_upto_80__0_n_64,count_upto_80__0_n_65,count_upto_80__0_n_66,count_upto_80__0_n_67,count_upto_80__0_n_68,count_upto_80__0_n_69,count_upto_80__0_n_70,count_upto_80__0_n_71,count_upto_80__0_n_72,count_upto_80__0_n_73,count_upto_80__0_n_74,count_upto_80__0_n_75,count_upto_80__0_n_76,count_upto_80__0_n_77,count_upto_80__0_n_78,count_upto_80__0_n_79,count_upto_80__0_n_80,count_upto_80__0_n_81,count_upto_80__0_n_82,count_upto_80__0_n_83,count_upto_80__0_n_84,count_upto_80__0_n_85,count_upto_80__0_n_86,count_upto_80__0_n_87,count_upto_80__0_n_88,count_upto_80__0_n_89,count_upto_80__0_n_90,count_upto_80__0_n_91,count_upto_80__0_n_92,count_upto_80__0_n_93,count_upto_80__0_n_94,count_upto_80__0_n_95,count_upto_80__0_n_96,count_upto_80__0_n_97,count_upto_80__0_n_98,count_upto_80__0_n_99,count_upto_80__0_n_100,count_upto_80__0_n_101,count_upto_80__0_n_102,count_upto_80__0_n_103,count_upto_80__0_n_104,count_upto_80__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_80__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_80__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_80__0_n_106,count_upto_80__0_n_107,count_upto_80__0_n_108,count_upto_80__0_n_109,count_upto_80__0_n_110,count_upto_80__0_n_111,count_upto_80__0_n_112,count_upto_80__0_n_113,count_upto_80__0_n_114,count_upto_80__0_n_115,count_upto_80__0_n_116,count_upto_80__0_n_117,count_upto_80__0_n_118,count_upto_80__0_n_119,count_upto_80__0_n_120,count_upto_80__0_n_121,count_upto_80__0_n_122,count_upto_80__0_n_123,count_upto_80__0_n_124,count_upto_80__0_n_125,count_upto_80__0_n_126,count_upto_80__0_n_127,count_upto_80__0_n_128,count_upto_80__0_n_129,count_upto_80__0_n_130,count_upto_80__0_n_131,count_upto_80__0_n_132,count_upto_80__0_n_133,count_upto_80__0_n_134,count_upto_80__0_n_135,count_upto_80__0_n_136,count_upto_80__0_n_137,count_upto_80__0_n_138,count_upto_80__0_n_139,count_upto_80__0_n_140,count_upto_80__0_n_141,count_upto_80__0_n_142,count_upto_80__0_n_143,count_upto_80__0_n_144,count_upto_80__0_n_145,count_upto_80__0_n_146,count_upto_80__0_n_147,count_upto_80__0_n_148,count_upto_80__0_n_149,count_upto_80__0_n_150,count_upto_80__0_n_151,count_upto_80__0_n_152,count_upto_80__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_80__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_80__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg18_reg_n_0_[16] ,\slv_reg18_reg_n_0_[15] ,\slv_reg18_reg_n_0_[14] ,\slv_reg18_reg_n_0_[13] ,\slv_reg18_reg_n_0_[12] ,\slv_reg18_reg_n_0_[11] ,\slv_reg18_reg_n_0_[10] ,\slv_reg18_reg_n_0_[9] ,\slv_reg18_reg_n_0_[8] ,\slv_reg18_reg_n_0_[7] ,\slv_reg18_reg_n_0_[6] ,\slv_reg18_reg_n_0_[5] ,\slv_reg18_reg_n_0_[4] ,\slv_reg18_reg_n_0_[3] ,\slv_reg18_reg_n_0_[2] ,\slv_reg18_reg_n_0_[1] ,\slv_reg18_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_80__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_80__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_80__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_80__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_80__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_80__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_80__1_n_58,count_upto_80__1_n_59,count_upto_80__1_n_60,count_upto_80__1_n_61,count_upto_80__1_n_62,count_upto_80__1_n_63,count_upto_80__1_n_64,count_upto_80__1_n_65,count_upto_80__1_n_66,count_upto_80__1_n_67,count_upto_80__1_n_68,count_upto_80__1_n_69,count_upto_80__1_n_70,count_upto_80__1_n_71,count_upto_80__1_n_72,count_upto_80__1_n_73,count_upto_80__1_n_74,count_upto_80__1_n_75,count_upto_80__1_n_76,count_upto_80__1_n_77,count_upto_80__1_n_78,count_upto_80__1_n_79,count_upto_80__1_n_80,count_upto_80__1_n_81,count_upto_80__1_n_82,count_upto_80__1_n_83,count_upto_80__1_n_84,count_upto_80__1_n_85,count_upto_80__1_n_86,count_upto_80__1_n_87,count_upto_80__1_n_88,count_upto_80__1_n_89,count_upto_80__1_n_90,count_upto_80__1_n_91,count_upto_80__1_n_92,count_upto_80__1_n_93,count_upto_80__1_n_94,count_upto_80__1_n_95,count_upto_80__1_n_96,count_upto_80__1_n_97,count_upto_80__1_n_98,count_upto_80__1_n_99,count_upto_80__1_n_100,count_upto_80__1_n_101,count_upto_80__1_n_102,count_upto_80__1_n_103,count_upto_80__1_n_104,count_upto_80__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_80__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_80__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_80__0_n_106,count_upto_80__0_n_107,count_upto_80__0_n_108,count_upto_80__0_n_109,count_upto_80__0_n_110,count_upto_80__0_n_111,count_upto_80__0_n_112,count_upto_80__0_n_113,count_upto_80__0_n_114,count_upto_80__0_n_115,count_upto_80__0_n_116,count_upto_80__0_n_117,count_upto_80__0_n_118,count_upto_80__0_n_119,count_upto_80__0_n_120,count_upto_80__0_n_121,count_upto_80__0_n_122,count_upto_80__0_n_123,count_upto_80__0_n_124,count_upto_80__0_n_125,count_upto_80__0_n_126,count_upto_80__0_n_127,count_upto_80__0_n_128,count_upto_80__0_n_129,count_upto_80__0_n_130,count_upto_80__0_n_131,count_upto_80__0_n_132,count_upto_80__0_n_133,count_upto_80__0_n_134,count_upto_80__0_n_135,count_upto_80__0_n_136,count_upto_80__0_n_137,count_upto_80__0_n_138,count_upto_80__0_n_139,count_upto_80__0_n_140,count_upto_80__0_n_141,count_upto_80__0_n_142,count_upto_80__0_n_143,count_upto_80__0_n_144,count_upto_80__0_n_145,count_upto_80__0_n_146,count_upto_80__0_n_147,count_upto_80__0_n_148,count_upto_80__0_n_149,count_upto_80__0_n_150,count_upto_80__0_n_151,count_upto_80__0_n_152,count_upto_80__0_n_153}),
        .PCOUT(NLW_count_upto_80__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_80__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_8_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_8_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg17_reg_n_0_[31] ,\slv_reg17_reg_n_0_[30] ,\slv_reg17_reg_n_0_[29] ,\slv_reg17_reg_n_0_[28] ,\slv_reg17_reg_n_0_[27] ,\slv_reg17_reg_n_0_[26] ,\slv_reg17_reg_n_0_[25] ,\slv_reg17_reg_n_0_[24] ,\slv_reg17_reg_n_0_[23] ,\slv_reg17_reg_n_0_[22] ,\slv_reg17_reg_n_0_[21] ,\slv_reg17_reg_n_0_[20] ,\slv_reg17_reg_n_0_[19] ,\slv_reg17_reg_n_0_[18] ,\slv_reg17_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_8_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_8_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_8_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_8_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_8_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_8_10_n_58,count_upto_8_10_n_59,count_upto_8_10_n_60,count_upto_8_10_n_61,count_upto_8_10_n_62,count_upto_8_10_n_63,count_upto_8_10_n_64,count_upto_8_10_n_65,count_upto_8_10_n_66,count_upto_8_10_n_67,count_upto_8_10_n_68,count_upto_8_10_n_69,count_upto_8_10_n_70,count_upto_8_10_n_71,count_upto_8_10_n_72,count_upto_8_10_n_73,count_upto_8_10_n_74,count_upto_8_10_n_75,count_upto_8_10_n_76,count_upto_8_10_n_77,count_upto_8_10_n_78,count_upto_8_10_n_79,count_upto_8_10_n_80,count_upto_8_10_n_81,count_upto_8_10_n_82,count_upto_8_10_n_83,count_upto_8_10_n_84,count_upto_8_10_n_85,count_upto_8_10_n_86,count_upto_8_10_n_87,count_upto_8_10_n_88,count_upto_8_10_n_89,count_upto_8_10_n_90,count_upto_8_10_n_91,count_upto_8_10_n_92,count_upto_8_10_n_93,count_upto_8_10_n_94,count_upto_8_10_n_95,count_upto_8_10_n_96,count_upto_8_10_n_97,count_upto_8_10_n_98,count_upto_8_10_n_99,count_upto_8_10_n_100,count_upto_8_10_n_101,count_upto_8_10_n_102,count_upto_8_10_n_103,count_upto_8_10_n_104,count_upto_8_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_8_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_8_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_8_10_n_106,count_upto_8_10_n_107,count_upto_8_10_n_108,count_upto_8_10_n_109,count_upto_8_10_n_110,count_upto_8_10_n_111,count_upto_8_10_n_112,count_upto_8_10_n_113,count_upto_8_10_n_114,count_upto_8_10_n_115,count_upto_8_10_n_116,count_upto_8_10_n_117,count_upto_8_10_n_118,count_upto_8_10_n_119,count_upto_8_10_n_120,count_upto_8_10_n_121,count_upto_8_10_n_122,count_upto_8_10_n_123,count_upto_8_10_n_124,count_upto_8_10_n_125,count_upto_8_10_n_126,count_upto_8_10_n_127,count_upto_8_10_n_128,count_upto_8_10_n_129,count_upto_8_10_n_130,count_upto_8_10_n_131,count_upto_8_10_n_132,count_upto_8_10_n_133,count_upto_8_10_n_134,count_upto_8_10_n_135,count_upto_8_10_n_136,count_upto_8_10_n_137,count_upto_8_10_n_138,count_upto_8_10_n_139,count_upto_8_10_n_140,count_upto_8_10_n_141,count_upto_8_10_n_142,count_upto_8_10_n_143,count_upto_8_10_n_144,count_upto_8_10_n_145,count_upto_8_10_n_146,count_upto_8_10_n_147,count_upto_8_10_n_148,count_upto_8_10_n_149,count_upto_8_10_n_150,count_upto_8_10_n_151,count_upto_8_10_n_152,count_upto_8_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_8_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_8_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg17_reg_n_0_[16] ,\slv_reg17_reg_n_0_[15] ,\slv_reg17_reg_n_0_[14] ,\slv_reg17_reg_n_0_[13] ,\slv_reg17_reg_n_0_[12] ,\slv_reg17_reg_n_0_[11] ,\slv_reg17_reg_n_0_[10] ,\slv_reg17_reg_n_0_[9] ,\slv_reg17_reg_n_0_[8] ,\slv_reg17_reg_n_0_[7] ,\slv_reg17_reg_n_0_[6] ,\slv_reg17_reg_n_0_[5] ,\slv_reg17_reg_n_0_[4] ,\slv_reg17_reg_n_0_[3] ,\slv_reg17_reg_n_0_[2] ,\slv_reg17_reg_n_0_[1] ,\slv_reg17_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_8_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_8_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_8_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_8_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_8_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_8_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_8_10__0_n_58,count_upto_8_10__0_n_59,count_upto_8_10__0_n_60,count_upto_8_10__0_n_61,count_upto_8_10__0_n_62,count_upto_8_10__0_n_63,count_upto_8_10__0_n_64,count_upto_8_10__0_n_65,count_upto_8_10__0_n_66,count_upto_8_10__0_n_67,count_upto_8_10__0_n_68,count_upto_8_10__0_n_69,count_upto_8_10__0_n_70,count_upto_8_10__0_n_71,count_upto_8_10__0_n_72,count_upto_8_10__0_n_73,count_upto_8_10__0_n_74,count_upto_8_10__0_n_75,count_upto_8_10__0_n_76,count_upto_8_10__0_n_77,count_upto_8_10__0_n_78,count_upto_8_10__0_n_79,count_upto_8_10__0_n_80,count_upto_8_10__0_n_81,count_upto_8_10__0_n_82,count_upto_8_10__0_n_83,count_upto_8_10__0_n_84,count_upto_8_10__0_n_85,count_upto_8_10__0_n_86,count_upto_8_10__0_n_87,count_upto_8_10__0_n_88,count_upto_8_10__0_n_89,count_upto_8_10__0_n_90,count_upto_8_10__0_n_91,count_upto_8_10__0_n_92,count_upto_8_10__0_n_93,count_upto_8_10__0_n_94,count_upto_8_10__0_n_95,count_upto_8_10__0_n_96,count_upto_8_10__0_n_97,count_upto_8_10__0_n_98,count_upto_8_10__0_n_99,count_upto_8_10__0_n_100,count_upto_8_10__0_n_101,count_upto_8_10__0_n_102,count_upto_8_10__0_n_103,count_upto_8_10__0_n_104,count_upto_8_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_8_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_8_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_8_10__0_n_106,count_upto_8_10__0_n_107,count_upto_8_10__0_n_108,count_upto_8_10__0_n_109,count_upto_8_10__0_n_110,count_upto_8_10__0_n_111,count_upto_8_10__0_n_112,count_upto_8_10__0_n_113,count_upto_8_10__0_n_114,count_upto_8_10__0_n_115,count_upto_8_10__0_n_116,count_upto_8_10__0_n_117,count_upto_8_10__0_n_118,count_upto_8_10__0_n_119,count_upto_8_10__0_n_120,count_upto_8_10__0_n_121,count_upto_8_10__0_n_122,count_upto_8_10__0_n_123,count_upto_8_10__0_n_124,count_upto_8_10__0_n_125,count_upto_8_10__0_n_126,count_upto_8_10__0_n_127,count_upto_8_10__0_n_128,count_upto_8_10__0_n_129,count_upto_8_10__0_n_130,count_upto_8_10__0_n_131,count_upto_8_10__0_n_132,count_upto_8_10__0_n_133,count_upto_8_10__0_n_134,count_upto_8_10__0_n_135,count_upto_8_10__0_n_136,count_upto_8_10__0_n_137,count_upto_8_10__0_n_138,count_upto_8_10__0_n_139,count_upto_8_10__0_n_140,count_upto_8_10__0_n_141,count_upto_8_10__0_n_142,count_upto_8_10__0_n_143,count_upto_8_10__0_n_144,count_upto_8_10__0_n_145,count_upto_8_10__0_n_146,count_upto_8_10__0_n_147,count_upto_8_10__0_n_148,count_upto_8_10__0_n_149,count_upto_8_10__0_n_150,count_upto_8_10__0_n_151,count_upto_8_10__0_n_152,count_upto_8_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_8_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_8_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg17_reg_n_0_[16] ,\slv_reg17_reg_n_0_[15] ,\slv_reg17_reg_n_0_[14] ,\slv_reg17_reg_n_0_[13] ,\slv_reg17_reg_n_0_[12] ,\slv_reg17_reg_n_0_[11] ,\slv_reg17_reg_n_0_[10] ,\slv_reg17_reg_n_0_[9] ,\slv_reg17_reg_n_0_[8] ,\slv_reg17_reg_n_0_[7] ,\slv_reg17_reg_n_0_[6] ,\slv_reg17_reg_n_0_[5] ,\slv_reg17_reg_n_0_[4] ,\slv_reg17_reg_n_0_[3] ,\slv_reg17_reg_n_0_[2] ,\slv_reg17_reg_n_0_[1] ,\slv_reg17_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_8_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_8_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_8_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_8_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_8_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_8_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_8_10__1_n_58,count_upto_8_10__1_n_59,count_upto_8_10__1_n_60,count_upto_8_10__1_n_61,count_upto_8_10__1_n_62,count_upto_8_10__1_n_63,count_upto_8_10__1_n_64,count_upto_8_10__1_n_65,count_upto_8_10__1_n_66,count_upto_8_10__1_n_67,count_upto_8_10__1_n_68,count_upto_8_10__1_n_69,count_upto_8_10__1_n_70,count_upto_8_10__1_n_71,count_upto_8_10__1_n_72,count_upto_8_10__1_n_73,count_upto_8_10__1_n_74,count_upto_8_10__1_n_75,count_upto_8_10__1_n_76,count_upto_8_10__1_n_77,count_upto_8_10__1_n_78,count_upto_8_10__1_n_79,count_upto_8_10__1_n_80,count_upto_8_10__1_n_81,count_upto_8_10__1_n_82,count_upto_8_10__1_n_83,count_upto_8_10__1_n_84,count_upto_8_10__1_n_85,count_upto_8_10__1_n_86,count_upto_8_10__1_n_87,count_upto_8_10__1_n_88,count_upto_8_10__1_n_89,count_upto_8_10__1_n_90,count_upto_8_10__1_n_91,count_upto_8_10__1_n_92,count_upto_8_10__1_n_93,count_upto_8_10__1_n_94,count_upto_8_10__1_n_95,count_upto_8_10__1_n_96,count_upto_8_10__1_n_97,count_upto_8_10__1_n_98,count_upto_8_10__1_n_99,count_upto_8_10__1_n_100,count_upto_8_10__1_n_101,count_upto_8_10__1_n_102,count_upto_8_10__1_n_103,count_upto_8_10__1_n_104,count_upto_8_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_8_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_8_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_8_10__0_n_106,count_upto_8_10__0_n_107,count_upto_8_10__0_n_108,count_upto_8_10__0_n_109,count_upto_8_10__0_n_110,count_upto_8_10__0_n_111,count_upto_8_10__0_n_112,count_upto_8_10__0_n_113,count_upto_8_10__0_n_114,count_upto_8_10__0_n_115,count_upto_8_10__0_n_116,count_upto_8_10__0_n_117,count_upto_8_10__0_n_118,count_upto_8_10__0_n_119,count_upto_8_10__0_n_120,count_upto_8_10__0_n_121,count_upto_8_10__0_n_122,count_upto_8_10__0_n_123,count_upto_8_10__0_n_124,count_upto_8_10__0_n_125,count_upto_8_10__0_n_126,count_upto_8_10__0_n_127,count_upto_8_10__0_n_128,count_upto_8_10__0_n_129,count_upto_8_10__0_n_130,count_upto_8_10__0_n_131,count_upto_8_10__0_n_132,count_upto_8_10__0_n_133,count_upto_8_10__0_n_134,count_upto_8_10__0_n_135,count_upto_8_10__0_n_136,count_upto_8_10__0_n_137,count_upto_8_10__0_n_138,count_upto_8_10__0_n_139,count_upto_8_10__0_n_140,count_upto_8_10__0_n_141,count_upto_8_10__0_n_142,count_upto_8_10__0_n_143,count_upto_8_10__0_n_144,count_upto_8_10__0_n_145,count_upto_8_10__0_n_146,count_upto_8_10__0_n_147,count_upto_8_10__0_n_148,count_upto_8_10__0_n_149,count_upto_8_10__0_n_150,count_upto_8_10__0_n_151,count_upto_8_10__0_n_152,count_upto_8_10__0_n_153}),
        .PCOUT(NLW_count_upto_8_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_8_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_8_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_105),
        .Q(\count_upto_8_1_reg[0]__1_n_0 ));
  FDCE \count_upto_8_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_95),
        .Q(\count_upto_8_1_reg[10]__1_n_0 ));
  FDCE \count_upto_8_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_94),
        .Q(\count_upto_8_1_reg[11]__1_n_0 ));
  FDCE \count_upto_8_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_93),
        .Q(\count_upto_8_1_reg[12]__1_n_0 ));
  FDCE \count_upto_8_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_92),
        .Q(\count_upto_8_1_reg[13]__1_n_0 ));
  FDCE \count_upto_8_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_91),
        .Q(\count_upto_8_1_reg[14]__1_n_0 ));
  FDCE \count_upto_8_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_90),
        .Q(\count_upto_8_1_reg[15]__1_n_0 ));
  FDCE \count_upto_8_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_89),
        .Q(\count_upto_8_1_reg[16]__1_n_0 ));
  FDCE \count_upto_8_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_104),
        .Q(\count_upto_8_1_reg[1]__1_n_0 ));
  FDCE \count_upto_8_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_103),
        .Q(\count_upto_8_1_reg[2]__1_n_0 ));
  FDCE \count_upto_8_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_102),
        .Q(\count_upto_8_1_reg[3]__1_n_0 ));
  FDCE \count_upto_8_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_101),
        .Q(\count_upto_8_1_reg[4]__1_n_0 ));
  FDCE \count_upto_8_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_100),
        .Q(\count_upto_8_1_reg[5]__1_n_0 ));
  FDCE \count_upto_8_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_99),
        .Q(\count_upto_8_1_reg[6]__1_n_0 ));
  FDCE \count_upto_8_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_98),
        .Q(\count_upto_8_1_reg[7]__1_n_0 ));
  FDCE \count_upto_8_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_97),
        .Q(\count_upto_8_1_reg[8]__1_n_0 ));
  FDCE \count_upto_8_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_8_10__0_n_96),
        .Q(\count_upto_8_1_reg[9]__1_n_0 ));
  FDCE \count_upto_8_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_105),
        .Q(\count_upto_8_reg[0]__1_n_0 ));
  FDCE \count_upto_8_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_95),
        .Q(\count_upto_8_reg[10]__1_n_0 ));
  FDCE \count_upto_8_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_94),
        .Q(\count_upto_8_reg[11]__1_n_0 ));
  FDCE \count_upto_8_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_93),
        .Q(\count_upto_8_reg[12]__1_n_0 ));
  FDCE \count_upto_8_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_92),
        .Q(\count_upto_8_reg[13]__1_n_0 ));
  FDCE \count_upto_8_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_91),
        .Q(\count_upto_8_reg[14]__1_n_0 ));
  FDCE \count_upto_8_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_90),
        .Q(\count_upto_8_reg[15]__1_n_0 ));
  FDCE \count_upto_8_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_89),
        .Q(\count_upto_8_reg[16]__1_n_0 ));
  FDCE \count_upto_8_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_104),
        .Q(\count_upto_8_reg[1]__1_n_0 ));
  FDCE \count_upto_8_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_103),
        .Q(\count_upto_8_reg[2]__1_n_0 ));
  FDCE \count_upto_8_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_102),
        .Q(\count_upto_8_reg[3]__1_n_0 ));
  FDCE \count_upto_8_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_101),
        .Q(\count_upto_8_reg[4]__1_n_0 ));
  FDCE \count_upto_8_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_100),
        .Q(\count_upto_8_reg[5]__1_n_0 ));
  FDCE \count_upto_8_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_99),
        .Q(\count_upto_8_reg[6]__1_n_0 ));
  FDCE \count_upto_8_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_98),
        .Q(\count_upto_8_reg[7]__1_n_0 ));
  FDCE \count_upto_8_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_97),
        .Q(\count_upto_8_reg[8]__1_n_0 ));
  FDCE \count_upto_8_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_80__0_n_96),
        .Q(\count_upto_8_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_90
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_90_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg20_reg_n_0_[31] ,\slv_reg20_reg_n_0_[30] ,\slv_reg20_reg_n_0_[29] ,\slv_reg20_reg_n_0_[28] ,\slv_reg20_reg_n_0_[27] ,\slv_reg20_reg_n_0_[26] ,\slv_reg20_reg_n_0_[25] ,\slv_reg20_reg_n_0_[24] ,\slv_reg20_reg_n_0_[23] ,\slv_reg20_reg_n_0_[22] ,\slv_reg20_reg_n_0_[21] ,\slv_reg20_reg_n_0_[20] ,\slv_reg20_reg_n_0_[19] ,\slv_reg20_reg_n_0_[18] ,\slv_reg20_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_90_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_90_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_90_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_90_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_90_OVERFLOW_UNCONNECTED),
        .P({count_upto_90_n_58,count_upto_90_n_59,count_upto_90_n_60,count_upto_90_n_61,count_upto_90_n_62,count_upto_90_n_63,count_upto_90_n_64,count_upto_90_n_65,count_upto_90_n_66,count_upto_90_n_67,count_upto_90_n_68,count_upto_90_n_69,count_upto_90_n_70,count_upto_90_n_71,count_upto_90_n_72,count_upto_90_n_73,count_upto_90_n_74,count_upto_90_n_75,count_upto_90_n_76,count_upto_90_n_77,count_upto_90_n_78,count_upto_90_n_79,count_upto_90_n_80,count_upto_90_n_81,count_upto_90_n_82,count_upto_90_n_83,count_upto_90_n_84,count_upto_90_n_85,count_upto_90_n_86,count_upto_90_n_87,count_upto_90_n_88,count_upto_90_n_89,count_upto_90_n_90,count_upto_90_n_91,count_upto_90_n_92,count_upto_90_n_93,count_upto_90_n_94,count_upto_90_n_95,count_upto_90_n_96,count_upto_90_n_97,count_upto_90_n_98,count_upto_90_n_99,count_upto_90_n_100,count_upto_90_n_101,count_upto_90_n_102,count_upto_90_n_103,count_upto_90_n_104,count_upto_90_n_105}),
        .PATTERNBDETECT(NLW_count_upto_90_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_90_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_90_n_106,count_upto_90_n_107,count_upto_90_n_108,count_upto_90_n_109,count_upto_90_n_110,count_upto_90_n_111,count_upto_90_n_112,count_upto_90_n_113,count_upto_90_n_114,count_upto_90_n_115,count_upto_90_n_116,count_upto_90_n_117,count_upto_90_n_118,count_upto_90_n_119,count_upto_90_n_120,count_upto_90_n_121,count_upto_90_n_122,count_upto_90_n_123,count_upto_90_n_124,count_upto_90_n_125,count_upto_90_n_126,count_upto_90_n_127,count_upto_90_n_128,count_upto_90_n_129,count_upto_90_n_130,count_upto_90_n_131,count_upto_90_n_132,count_upto_90_n_133,count_upto_90_n_134,count_upto_90_n_135,count_upto_90_n_136,count_upto_90_n_137,count_upto_90_n_138,count_upto_90_n_139,count_upto_90_n_140,count_upto_90_n_141,count_upto_90_n_142,count_upto_90_n_143,count_upto_90_n_144,count_upto_90_n_145,count_upto_90_n_146,count_upto_90_n_147,count_upto_90_n_148,count_upto_90_n_149,count_upto_90_n_150,count_upto_90_n_151,count_upto_90_n_152,count_upto_90_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_90_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_90__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg20_reg_n_0_[16] ,\slv_reg20_reg_n_0_[15] ,\slv_reg20_reg_n_0_[14] ,\slv_reg20_reg_n_0_[13] ,\slv_reg20_reg_n_0_[12] ,\slv_reg20_reg_n_0_[11] ,\slv_reg20_reg_n_0_[10] ,\slv_reg20_reg_n_0_[9] ,\slv_reg20_reg_n_0_[8] ,\slv_reg20_reg_n_0_[7] ,\slv_reg20_reg_n_0_[6] ,\slv_reg20_reg_n_0_[5] ,\slv_reg20_reg_n_0_[4] ,\slv_reg20_reg_n_0_[3] ,\slv_reg20_reg_n_0_[2] ,\slv_reg20_reg_n_0_[1] ,\slv_reg20_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_90__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_90__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_90__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_90__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_90__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_90__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_90__0_n_58,count_upto_90__0_n_59,count_upto_90__0_n_60,count_upto_90__0_n_61,count_upto_90__0_n_62,count_upto_90__0_n_63,count_upto_90__0_n_64,count_upto_90__0_n_65,count_upto_90__0_n_66,count_upto_90__0_n_67,count_upto_90__0_n_68,count_upto_90__0_n_69,count_upto_90__0_n_70,count_upto_90__0_n_71,count_upto_90__0_n_72,count_upto_90__0_n_73,count_upto_90__0_n_74,count_upto_90__0_n_75,count_upto_90__0_n_76,count_upto_90__0_n_77,count_upto_90__0_n_78,count_upto_90__0_n_79,count_upto_90__0_n_80,count_upto_90__0_n_81,count_upto_90__0_n_82,count_upto_90__0_n_83,count_upto_90__0_n_84,count_upto_90__0_n_85,count_upto_90__0_n_86,count_upto_90__0_n_87,count_upto_90__0_n_88,count_upto_90__0_n_89,count_upto_90__0_n_90,count_upto_90__0_n_91,count_upto_90__0_n_92,count_upto_90__0_n_93,count_upto_90__0_n_94,count_upto_90__0_n_95,count_upto_90__0_n_96,count_upto_90__0_n_97,count_upto_90__0_n_98,count_upto_90__0_n_99,count_upto_90__0_n_100,count_upto_90__0_n_101,count_upto_90__0_n_102,count_upto_90__0_n_103,count_upto_90__0_n_104,count_upto_90__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_90__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_90__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_90__0_n_106,count_upto_90__0_n_107,count_upto_90__0_n_108,count_upto_90__0_n_109,count_upto_90__0_n_110,count_upto_90__0_n_111,count_upto_90__0_n_112,count_upto_90__0_n_113,count_upto_90__0_n_114,count_upto_90__0_n_115,count_upto_90__0_n_116,count_upto_90__0_n_117,count_upto_90__0_n_118,count_upto_90__0_n_119,count_upto_90__0_n_120,count_upto_90__0_n_121,count_upto_90__0_n_122,count_upto_90__0_n_123,count_upto_90__0_n_124,count_upto_90__0_n_125,count_upto_90__0_n_126,count_upto_90__0_n_127,count_upto_90__0_n_128,count_upto_90__0_n_129,count_upto_90__0_n_130,count_upto_90__0_n_131,count_upto_90__0_n_132,count_upto_90__0_n_133,count_upto_90__0_n_134,count_upto_90__0_n_135,count_upto_90__0_n_136,count_upto_90__0_n_137,count_upto_90__0_n_138,count_upto_90__0_n_139,count_upto_90__0_n_140,count_upto_90__0_n_141,count_upto_90__0_n_142,count_upto_90__0_n_143,count_upto_90__0_n_144,count_upto_90__0_n_145,count_upto_90__0_n_146,count_upto_90__0_n_147,count_upto_90__0_n_148,count_upto_90__0_n_149,count_upto_90__0_n_150,count_upto_90__0_n_151,count_upto_90__0_n_152,count_upto_90__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_90__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_90__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg20_reg_n_0_[16] ,\slv_reg20_reg_n_0_[15] ,\slv_reg20_reg_n_0_[14] ,\slv_reg20_reg_n_0_[13] ,\slv_reg20_reg_n_0_[12] ,\slv_reg20_reg_n_0_[11] ,\slv_reg20_reg_n_0_[10] ,\slv_reg20_reg_n_0_[9] ,\slv_reg20_reg_n_0_[8] ,\slv_reg20_reg_n_0_[7] ,\slv_reg20_reg_n_0_[6] ,\slv_reg20_reg_n_0_[5] ,\slv_reg20_reg_n_0_[4] ,\slv_reg20_reg_n_0_[3] ,\slv_reg20_reg_n_0_[2] ,\slv_reg20_reg_n_0_[1] ,\slv_reg20_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_90__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_90__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_90__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_90__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_90__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_90__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_90__1_n_58,count_upto_90__1_n_59,count_upto_90__1_n_60,count_upto_90__1_n_61,count_upto_90__1_n_62,count_upto_90__1_n_63,count_upto_90__1_n_64,count_upto_90__1_n_65,count_upto_90__1_n_66,count_upto_90__1_n_67,count_upto_90__1_n_68,count_upto_90__1_n_69,count_upto_90__1_n_70,count_upto_90__1_n_71,count_upto_90__1_n_72,count_upto_90__1_n_73,count_upto_90__1_n_74,count_upto_90__1_n_75,count_upto_90__1_n_76,count_upto_90__1_n_77,count_upto_90__1_n_78,count_upto_90__1_n_79,count_upto_90__1_n_80,count_upto_90__1_n_81,count_upto_90__1_n_82,count_upto_90__1_n_83,count_upto_90__1_n_84,count_upto_90__1_n_85,count_upto_90__1_n_86,count_upto_90__1_n_87,count_upto_90__1_n_88,count_upto_90__1_n_89,count_upto_90__1_n_90,count_upto_90__1_n_91,count_upto_90__1_n_92,count_upto_90__1_n_93,count_upto_90__1_n_94,count_upto_90__1_n_95,count_upto_90__1_n_96,count_upto_90__1_n_97,count_upto_90__1_n_98,count_upto_90__1_n_99,count_upto_90__1_n_100,count_upto_90__1_n_101,count_upto_90__1_n_102,count_upto_90__1_n_103,count_upto_90__1_n_104,count_upto_90__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_90__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_90__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_90__0_n_106,count_upto_90__0_n_107,count_upto_90__0_n_108,count_upto_90__0_n_109,count_upto_90__0_n_110,count_upto_90__0_n_111,count_upto_90__0_n_112,count_upto_90__0_n_113,count_upto_90__0_n_114,count_upto_90__0_n_115,count_upto_90__0_n_116,count_upto_90__0_n_117,count_upto_90__0_n_118,count_upto_90__0_n_119,count_upto_90__0_n_120,count_upto_90__0_n_121,count_upto_90__0_n_122,count_upto_90__0_n_123,count_upto_90__0_n_124,count_upto_90__0_n_125,count_upto_90__0_n_126,count_upto_90__0_n_127,count_upto_90__0_n_128,count_upto_90__0_n_129,count_upto_90__0_n_130,count_upto_90__0_n_131,count_upto_90__0_n_132,count_upto_90__0_n_133,count_upto_90__0_n_134,count_upto_90__0_n_135,count_upto_90__0_n_136,count_upto_90__0_n_137,count_upto_90__0_n_138,count_upto_90__0_n_139,count_upto_90__0_n_140,count_upto_90__0_n_141,count_upto_90__0_n_142,count_upto_90__0_n_143,count_upto_90__0_n_144,count_upto_90__0_n_145,count_upto_90__0_n_146,count_upto_90__0_n_147,count_upto_90__0_n_148,count_upto_90__0_n_149,count_upto_90__0_n_150,count_upto_90__0_n_151,count_upto_90__0_n_152,count_upto_90__0_n_153}),
        .PCOUT(NLW_count_upto_90__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_90__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_9_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_9_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg19_reg_n_0_[31] ,\slv_reg19_reg_n_0_[30] ,\slv_reg19_reg_n_0_[29] ,\slv_reg19_reg_n_0_[28] ,\slv_reg19_reg_n_0_[27] ,\slv_reg19_reg_n_0_[26] ,\slv_reg19_reg_n_0_[25] ,\slv_reg19_reg_n_0_[24] ,\slv_reg19_reg_n_0_[23] ,\slv_reg19_reg_n_0_[22] ,\slv_reg19_reg_n_0_[21] ,\slv_reg19_reg_n_0_[20] ,\slv_reg19_reg_n_0_[19] ,\slv_reg19_reg_n_0_[18] ,\slv_reg19_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_9_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_9_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_9_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_9_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_9_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_9_10_n_58,count_upto_9_10_n_59,count_upto_9_10_n_60,count_upto_9_10_n_61,count_upto_9_10_n_62,count_upto_9_10_n_63,count_upto_9_10_n_64,count_upto_9_10_n_65,count_upto_9_10_n_66,count_upto_9_10_n_67,count_upto_9_10_n_68,count_upto_9_10_n_69,count_upto_9_10_n_70,count_upto_9_10_n_71,count_upto_9_10_n_72,count_upto_9_10_n_73,count_upto_9_10_n_74,count_upto_9_10_n_75,count_upto_9_10_n_76,count_upto_9_10_n_77,count_upto_9_10_n_78,count_upto_9_10_n_79,count_upto_9_10_n_80,count_upto_9_10_n_81,count_upto_9_10_n_82,count_upto_9_10_n_83,count_upto_9_10_n_84,count_upto_9_10_n_85,count_upto_9_10_n_86,count_upto_9_10_n_87,count_upto_9_10_n_88,count_upto_9_10_n_89,count_upto_9_10_n_90,count_upto_9_10_n_91,count_upto_9_10_n_92,count_upto_9_10_n_93,count_upto_9_10_n_94,count_upto_9_10_n_95,count_upto_9_10_n_96,count_upto_9_10_n_97,count_upto_9_10_n_98,count_upto_9_10_n_99,count_upto_9_10_n_100,count_upto_9_10_n_101,count_upto_9_10_n_102,count_upto_9_10_n_103,count_upto_9_10_n_104,count_upto_9_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_9_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_9_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_9_10_n_106,count_upto_9_10_n_107,count_upto_9_10_n_108,count_upto_9_10_n_109,count_upto_9_10_n_110,count_upto_9_10_n_111,count_upto_9_10_n_112,count_upto_9_10_n_113,count_upto_9_10_n_114,count_upto_9_10_n_115,count_upto_9_10_n_116,count_upto_9_10_n_117,count_upto_9_10_n_118,count_upto_9_10_n_119,count_upto_9_10_n_120,count_upto_9_10_n_121,count_upto_9_10_n_122,count_upto_9_10_n_123,count_upto_9_10_n_124,count_upto_9_10_n_125,count_upto_9_10_n_126,count_upto_9_10_n_127,count_upto_9_10_n_128,count_upto_9_10_n_129,count_upto_9_10_n_130,count_upto_9_10_n_131,count_upto_9_10_n_132,count_upto_9_10_n_133,count_upto_9_10_n_134,count_upto_9_10_n_135,count_upto_9_10_n_136,count_upto_9_10_n_137,count_upto_9_10_n_138,count_upto_9_10_n_139,count_upto_9_10_n_140,count_upto_9_10_n_141,count_upto_9_10_n_142,count_upto_9_10_n_143,count_upto_9_10_n_144,count_upto_9_10_n_145,count_upto_9_10_n_146,count_upto_9_10_n_147,count_upto_9_10_n_148,count_upto_9_10_n_149,count_upto_9_10_n_150,count_upto_9_10_n_151,count_upto_9_10_n_152,count_upto_9_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_9_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_9_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg19_reg_n_0_[16] ,\slv_reg19_reg_n_0_[15] ,\slv_reg19_reg_n_0_[14] ,\slv_reg19_reg_n_0_[13] ,\slv_reg19_reg_n_0_[12] ,\slv_reg19_reg_n_0_[11] ,\slv_reg19_reg_n_0_[10] ,\slv_reg19_reg_n_0_[9] ,\slv_reg19_reg_n_0_[8] ,\slv_reg19_reg_n_0_[7] ,\slv_reg19_reg_n_0_[6] ,\slv_reg19_reg_n_0_[5] ,\slv_reg19_reg_n_0_[4] ,\slv_reg19_reg_n_0_[3] ,\slv_reg19_reg_n_0_[2] ,\slv_reg19_reg_n_0_[1] ,\slv_reg19_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_9_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_9_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_9_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_9_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_9_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_9_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_9_10__0_n_58,count_upto_9_10__0_n_59,count_upto_9_10__0_n_60,count_upto_9_10__0_n_61,count_upto_9_10__0_n_62,count_upto_9_10__0_n_63,count_upto_9_10__0_n_64,count_upto_9_10__0_n_65,count_upto_9_10__0_n_66,count_upto_9_10__0_n_67,count_upto_9_10__0_n_68,count_upto_9_10__0_n_69,count_upto_9_10__0_n_70,count_upto_9_10__0_n_71,count_upto_9_10__0_n_72,count_upto_9_10__0_n_73,count_upto_9_10__0_n_74,count_upto_9_10__0_n_75,count_upto_9_10__0_n_76,count_upto_9_10__0_n_77,count_upto_9_10__0_n_78,count_upto_9_10__0_n_79,count_upto_9_10__0_n_80,count_upto_9_10__0_n_81,count_upto_9_10__0_n_82,count_upto_9_10__0_n_83,count_upto_9_10__0_n_84,count_upto_9_10__0_n_85,count_upto_9_10__0_n_86,count_upto_9_10__0_n_87,count_upto_9_10__0_n_88,count_upto_9_10__0_n_89,count_upto_9_10__0_n_90,count_upto_9_10__0_n_91,count_upto_9_10__0_n_92,count_upto_9_10__0_n_93,count_upto_9_10__0_n_94,count_upto_9_10__0_n_95,count_upto_9_10__0_n_96,count_upto_9_10__0_n_97,count_upto_9_10__0_n_98,count_upto_9_10__0_n_99,count_upto_9_10__0_n_100,count_upto_9_10__0_n_101,count_upto_9_10__0_n_102,count_upto_9_10__0_n_103,count_upto_9_10__0_n_104,count_upto_9_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_9_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_9_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_9_10__0_n_106,count_upto_9_10__0_n_107,count_upto_9_10__0_n_108,count_upto_9_10__0_n_109,count_upto_9_10__0_n_110,count_upto_9_10__0_n_111,count_upto_9_10__0_n_112,count_upto_9_10__0_n_113,count_upto_9_10__0_n_114,count_upto_9_10__0_n_115,count_upto_9_10__0_n_116,count_upto_9_10__0_n_117,count_upto_9_10__0_n_118,count_upto_9_10__0_n_119,count_upto_9_10__0_n_120,count_upto_9_10__0_n_121,count_upto_9_10__0_n_122,count_upto_9_10__0_n_123,count_upto_9_10__0_n_124,count_upto_9_10__0_n_125,count_upto_9_10__0_n_126,count_upto_9_10__0_n_127,count_upto_9_10__0_n_128,count_upto_9_10__0_n_129,count_upto_9_10__0_n_130,count_upto_9_10__0_n_131,count_upto_9_10__0_n_132,count_upto_9_10__0_n_133,count_upto_9_10__0_n_134,count_upto_9_10__0_n_135,count_upto_9_10__0_n_136,count_upto_9_10__0_n_137,count_upto_9_10__0_n_138,count_upto_9_10__0_n_139,count_upto_9_10__0_n_140,count_upto_9_10__0_n_141,count_upto_9_10__0_n_142,count_upto_9_10__0_n_143,count_upto_9_10__0_n_144,count_upto_9_10__0_n_145,count_upto_9_10__0_n_146,count_upto_9_10__0_n_147,count_upto_9_10__0_n_148,count_upto_9_10__0_n_149,count_upto_9_10__0_n_150,count_upto_9_10__0_n_151,count_upto_9_10__0_n_152,count_upto_9_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_9_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_9_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg19_reg_n_0_[16] ,\slv_reg19_reg_n_0_[15] ,\slv_reg19_reg_n_0_[14] ,\slv_reg19_reg_n_0_[13] ,\slv_reg19_reg_n_0_[12] ,\slv_reg19_reg_n_0_[11] ,\slv_reg19_reg_n_0_[10] ,\slv_reg19_reg_n_0_[9] ,\slv_reg19_reg_n_0_[8] ,\slv_reg19_reg_n_0_[7] ,\slv_reg19_reg_n_0_[6] ,\slv_reg19_reg_n_0_[5] ,\slv_reg19_reg_n_0_[4] ,\slv_reg19_reg_n_0_[3] ,\slv_reg19_reg_n_0_[2] ,\slv_reg19_reg_n_0_[1] ,\slv_reg19_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_9_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_9_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_9_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_9_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_9_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_9_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_9_10__1_n_58,count_upto_9_10__1_n_59,count_upto_9_10__1_n_60,count_upto_9_10__1_n_61,count_upto_9_10__1_n_62,count_upto_9_10__1_n_63,count_upto_9_10__1_n_64,count_upto_9_10__1_n_65,count_upto_9_10__1_n_66,count_upto_9_10__1_n_67,count_upto_9_10__1_n_68,count_upto_9_10__1_n_69,count_upto_9_10__1_n_70,count_upto_9_10__1_n_71,count_upto_9_10__1_n_72,count_upto_9_10__1_n_73,count_upto_9_10__1_n_74,count_upto_9_10__1_n_75,count_upto_9_10__1_n_76,count_upto_9_10__1_n_77,count_upto_9_10__1_n_78,count_upto_9_10__1_n_79,count_upto_9_10__1_n_80,count_upto_9_10__1_n_81,count_upto_9_10__1_n_82,count_upto_9_10__1_n_83,count_upto_9_10__1_n_84,count_upto_9_10__1_n_85,count_upto_9_10__1_n_86,count_upto_9_10__1_n_87,count_upto_9_10__1_n_88,count_upto_9_10__1_n_89,count_upto_9_10__1_n_90,count_upto_9_10__1_n_91,count_upto_9_10__1_n_92,count_upto_9_10__1_n_93,count_upto_9_10__1_n_94,count_upto_9_10__1_n_95,count_upto_9_10__1_n_96,count_upto_9_10__1_n_97,count_upto_9_10__1_n_98,count_upto_9_10__1_n_99,count_upto_9_10__1_n_100,count_upto_9_10__1_n_101,count_upto_9_10__1_n_102,count_upto_9_10__1_n_103,count_upto_9_10__1_n_104,count_upto_9_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_9_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_9_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_9_10__0_n_106,count_upto_9_10__0_n_107,count_upto_9_10__0_n_108,count_upto_9_10__0_n_109,count_upto_9_10__0_n_110,count_upto_9_10__0_n_111,count_upto_9_10__0_n_112,count_upto_9_10__0_n_113,count_upto_9_10__0_n_114,count_upto_9_10__0_n_115,count_upto_9_10__0_n_116,count_upto_9_10__0_n_117,count_upto_9_10__0_n_118,count_upto_9_10__0_n_119,count_upto_9_10__0_n_120,count_upto_9_10__0_n_121,count_upto_9_10__0_n_122,count_upto_9_10__0_n_123,count_upto_9_10__0_n_124,count_upto_9_10__0_n_125,count_upto_9_10__0_n_126,count_upto_9_10__0_n_127,count_upto_9_10__0_n_128,count_upto_9_10__0_n_129,count_upto_9_10__0_n_130,count_upto_9_10__0_n_131,count_upto_9_10__0_n_132,count_upto_9_10__0_n_133,count_upto_9_10__0_n_134,count_upto_9_10__0_n_135,count_upto_9_10__0_n_136,count_upto_9_10__0_n_137,count_upto_9_10__0_n_138,count_upto_9_10__0_n_139,count_upto_9_10__0_n_140,count_upto_9_10__0_n_141,count_upto_9_10__0_n_142,count_upto_9_10__0_n_143,count_upto_9_10__0_n_144,count_upto_9_10__0_n_145,count_upto_9_10__0_n_146,count_upto_9_10__0_n_147,count_upto_9_10__0_n_148,count_upto_9_10__0_n_149,count_upto_9_10__0_n_150,count_upto_9_10__0_n_151,count_upto_9_10__0_n_152,count_upto_9_10__0_n_153}),
        .PCOUT(NLW_count_upto_9_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_9_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_9_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_105),
        .Q(\count_upto_9_1_reg[0]__1_n_0 ));
  FDCE \count_upto_9_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_95),
        .Q(\count_upto_9_1_reg[10]__1_n_0 ));
  FDCE \count_upto_9_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_94),
        .Q(\count_upto_9_1_reg[11]__1_n_0 ));
  FDCE \count_upto_9_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_93),
        .Q(\count_upto_9_1_reg[12]__1_n_0 ));
  FDCE \count_upto_9_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_92),
        .Q(\count_upto_9_1_reg[13]__1_n_0 ));
  FDCE \count_upto_9_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_91),
        .Q(\count_upto_9_1_reg[14]__1_n_0 ));
  FDCE \count_upto_9_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_90),
        .Q(\count_upto_9_1_reg[15]__1_n_0 ));
  FDCE \count_upto_9_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_89),
        .Q(\count_upto_9_1_reg[16]__1_n_0 ));
  FDCE \count_upto_9_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_104),
        .Q(\count_upto_9_1_reg[1]__1_n_0 ));
  FDCE \count_upto_9_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_103),
        .Q(\count_upto_9_1_reg[2]__1_n_0 ));
  FDCE \count_upto_9_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_102),
        .Q(\count_upto_9_1_reg[3]__1_n_0 ));
  FDCE \count_upto_9_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_101),
        .Q(\count_upto_9_1_reg[4]__1_n_0 ));
  FDCE \count_upto_9_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_100),
        .Q(\count_upto_9_1_reg[5]__1_n_0 ));
  FDCE \count_upto_9_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_99),
        .Q(\count_upto_9_1_reg[6]__1_n_0 ));
  FDCE \count_upto_9_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_98),
        .Q(\count_upto_9_1_reg[7]__1_n_0 ));
  FDCE \count_upto_9_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_97),
        .Q(\count_upto_9_1_reg[8]__1_n_0 ));
  FDCE \count_upto_9_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_9_10__0_n_96),
        .Q(\count_upto_9_1_reg[9]__1_n_0 ));
  FDCE \count_upto_9_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_105),
        .Q(\count_upto_9_reg[0]__1_n_0 ));
  FDCE \count_upto_9_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_95),
        .Q(\count_upto_9_reg[10]__1_n_0 ));
  FDCE \count_upto_9_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_94),
        .Q(\count_upto_9_reg[11]__1_n_0 ));
  FDCE \count_upto_9_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_93),
        .Q(\count_upto_9_reg[12]__1_n_0 ));
  FDCE \count_upto_9_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_92),
        .Q(\count_upto_9_reg[13]__1_n_0 ));
  FDCE \count_upto_9_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_91),
        .Q(\count_upto_9_reg[14]__1_n_0 ));
  FDCE \count_upto_9_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_90),
        .Q(\count_upto_9_reg[15]__1_n_0 ));
  FDCE \count_upto_9_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_89),
        .Q(\count_upto_9_reg[16]__1_n_0 ));
  FDCE \count_upto_9_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_104),
        .Q(\count_upto_9_reg[1]__1_n_0 ));
  FDCE \count_upto_9_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_103),
        .Q(\count_upto_9_reg[2]__1_n_0 ));
  FDCE \count_upto_9_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_102),
        .Q(\count_upto_9_reg[3]__1_n_0 ));
  FDCE \count_upto_9_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_101),
        .Q(\count_upto_9_reg[4]__1_n_0 ));
  FDCE \count_upto_9_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_100),
        .Q(\count_upto_9_reg[5]__1_n_0 ));
  FDCE \count_upto_9_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_99),
        .Q(\count_upto_9_reg[6]__1_n_0 ));
  FDCE \count_upto_9_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_98),
        .Q(\count_upto_9_reg[7]__1_n_0 ));
  FDCE \count_upto_9_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_97),
        .Q(\count_upto_9_reg[8]__1_n_0 ));
  FDCE \count_upto_9_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_90__0_n_96),
        .Q(\count_upto_9_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_all1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_all1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg2_reg_n_0_[31] ,\slv_reg2_reg_n_0_[30] ,\slv_reg2_reg_n_0_[29] ,\slv_reg2_reg_n_0_[28] ,\slv_reg2_reg_n_0_[27] ,\slv_reg2_reg_n_0_[26] ,\slv_reg2_reg_n_0_[25] ,\slv_reg2_reg_n_0_[24] ,\slv_reg2_reg_n_0_[23] ,\slv_reg2_reg_n_0_[22] ,\slv_reg2_reg_n_0_[21] ,\slv_reg2_reg_n_0_[20] ,\slv_reg2_reg_n_0_[19] ,\slv_reg2_reg_n_0_[18] ,\slv_reg2_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_all1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_all1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_all1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_all1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_all1_OVERFLOW_UNCONNECTED),
        .P({count_upto_all1_n_58,count_upto_all1_n_59,count_upto_all1_n_60,count_upto_all1_n_61,count_upto_all1_n_62,count_upto_all1_n_63,count_upto_all1_n_64,count_upto_all1_n_65,count_upto_all1_n_66,count_upto_all1_n_67,count_upto_all1_n_68,count_upto_all1_n_69,count_upto_all1_n_70,count_upto_all1_n_71,count_upto_all1_n_72,count_upto_all1_n_73,count_upto_all1_n_74,count_upto_all1_n_75,count_upto_all1_n_76,count_upto_all1_n_77,count_upto_all1_n_78,count_upto_all1_n_79,count_upto_all1_n_80,count_upto_all1_n_81,count_upto_all1_n_82,count_upto_all1_n_83,count_upto_all1_n_84,count_upto_all1_n_85,count_upto_all1_n_86,count_upto_all1_n_87,count_upto_all1_n_88,count_upto_all1_n_89,count_upto_all1_n_90,count_upto_all1_n_91,count_upto_all1_n_92,count_upto_all1_n_93,count_upto_all1_n_94,count_upto_all1_n_95,count_upto_all1_n_96,count_upto_all1_n_97,count_upto_all1_n_98,count_upto_all1_n_99,count_upto_all1_n_100,count_upto_all1_n_101,count_upto_all1_n_102,count_upto_all1_n_103,count_upto_all1_n_104,count_upto_all1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_all1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_all1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_all1_n_106,count_upto_all1_n_107,count_upto_all1_n_108,count_upto_all1_n_109,count_upto_all1_n_110,count_upto_all1_n_111,count_upto_all1_n_112,count_upto_all1_n_113,count_upto_all1_n_114,count_upto_all1_n_115,count_upto_all1_n_116,count_upto_all1_n_117,count_upto_all1_n_118,count_upto_all1_n_119,count_upto_all1_n_120,count_upto_all1_n_121,count_upto_all1_n_122,count_upto_all1_n_123,count_upto_all1_n_124,count_upto_all1_n_125,count_upto_all1_n_126,count_upto_all1_n_127,count_upto_all1_n_128,count_upto_all1_n_129,count_upto_all1_n_130,count_upto_all1_n_131,count_upto_all1_n_132,count_upto_all1_n_133,count_upto_all1_n_134,count_upto_all1_n_135,count_upto_all1_n_136,count_upto_all1_n_137,count_upto_all1_n_138,count_upto_all1_n_139,count_upto_all1_n_140,count_upto_all1_n_141,count_upto_all1_n_142,count_upto_all1_n_143,count_upto_all1_n_144,count_upto_all1_n_145,count_upto_all1_n_146,count_upto_all1_n_147,count_upto_all1_n_148,count_upto_all1_n_149,count_upto_all1_n_150,count_upto_all1_n_151,count_upto_all1_n_152,count_upto_all1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_all1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_all1__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg2_reg_n_0_[16] ,\slv_reg2_reg_n_0_[15] ,\slv_reg2_reg_n_0_[14] ,\slv_reg2_reg_n_0_[13] ,\slv_reg2_reg_n_0_[12] ,\slv_reg2_reg_n_0_[11] ,\slv_reg2_reg_n_0_[10] ,\slv_reg2_reg_n_0_[9] ,\slv_reg2_reg_n_0_[8] ,\slv_reg2_reg_n_0_[7] ,\slv_reg2_reg_n_0_[6] ,\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_all1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg0_reg_n_0_[16] ,\slv_reg0_reg_n_0_[15] ,\slv_reg0_reg_n_0_[14] ,\slv_reg0_reg_n_0_[13] ,\slv_reg0_reg_n_0_[12] ,\slv_reg0_reg_n_0_[11] ,\slv_reg0_reg_n_0_[10] ,\slv_reg0_reg_n_0_[9] ,\slv_reg0_reg_n_0_[8] ,\slv_reg0_reg_n_0_[7] ,\slv_reg0_reg_n_0_[6] ,\slv_reg0_reg_n_0_[5] ,\slv_reg0_reg_n_0_[4] ,\slv_reg0_reg_n_0_[3] ,\slv_reg0_reg_n_0_[2] ,\slv_reg0_reg_n_0_[1] ,\slv_reg0_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_all1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_all1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_all1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_all1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_all1__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_all1__0_n_58,count_upto_all1__0_n_59,count_upto_all1__0_n_60,count_upto_all1__0_n_61,count_upto_all1__0_n_62,count_upto_all1__0_n_63,count_upto_all1__0_n_64,count_upto_all1__0_n_65,count_upto_all1__0_n_66,count_upto_all1__0_n_67,count_upto_all1__0_n_68,count_upto_all1__0_n_69,count_upto_all1__0_n_70,count_upto_all1__0_n_71,count_upto_all1__0_n_72,count_upto_all1__0_n_73,count_upto_all1__0_n_74,count_upto_all1__0_n_75,count_upto_all1__0_n_76,count_upto_all1__0_n_77,count_upto_all1__0_n_78,count_upto_all1__0_n_79,count_upto_all1__0_n_80,count_upto_all1__0_n_81,count_upto_all1__0_n_82,count_upto_all1__0_n_83,count_upto_all1__0_n_84,count_upto_all1__0_n_85,count_upto_all1__0_n_86,count_upto_all1__0_n_87,count_upto_all1__0_n_88,count_upto_all1__0_n_89,count_upto_all1__0_n_90,count_upto_all1__0_n_91,count_upto_all1__0_n_92,count_upto_all1__0_n_93,count_upto_all1__0_n_94,count_upto_all1__0_n_95,count_upto_all1__0_n_96,count_upto_all1__0_n_97,count_upto_all1__0_n_98,count_upto_all1__0_n_99,count_upto_all1__0_n_100,count_upto_all1__0_n_101,count_upto_all1__0_n_102,count_upto_all1__0_n_103,count_upto_all1__0_n_104,count_upto_all1__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_all1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_all1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_all1__0_n_106,count_upto_all1__0_n_107,count_upto_all1__0_n_108,count_upto_all1__0_n_109,count_upto_all1__0_n_110,count_upto_all1__0_n_111,count_upto_all1__0_n_112,count_upto_all1__0_n_113,count_upto_all1__0_n_114,count_upto_all1__0_n_115,count_upto_all1__0_n_116,count_upto_all1__0_n_117,count_upto_all1__0_n_118,count_upto_all1__0_n_119,count_upto_all1__0_n_120,count_upto_all1__0_n_121,count_upto_all1__0_n_122,count_upto_all1__0_n_123,count_upto_all1__0_n_124,count_upto_all1__0_n_125,count_upto_all1__0_n_126,count_upto_all1__0_n_127,count_upto_all1__0_n_128,count_upto_all1__0_n_129,count_upto_all1__0_n_130,count_upto_all1__0_n_131,count_upto_all1__0_n_132,count_upto_all1__0_n_133,count_upto_all1__0_n_134,count_upto_all1__0_n_135,count_upto_all1__0_n_136,count_upto_all1__0_n_137,count_upto_all1__0_n_138,count_upto_all1__0_n_139,count_upto_all1__0_n_140,count_upto_all1__0_n_141,count_upto_all1__0_n_142,count_upto_all1__0_n_143,count_upto_all1__0_n_144,count_upto_all1__0_n_145,count_upto_all1__0_n_146,count_upto_all1__0_n_147,count_upto_all1__0_n_148,count_upto_all1__0_n_149,count_upto_all1__0_n_150,count_upto_all1__0_n_151,count_upto_all1__0_n_152,count_upto_all1__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_all1__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_all1__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg2_reg_n_0_[16] ,\slv_reg2_reg_n_0_[15] ,\slv_reg2_reg_n_0_[14] ,\slv_reg2_reg_n_0_[13] ,\slv_reg2_reg_n_0_[12] ,\slv_reg2_reg_n_0_[11] ,\slv_reg2_reg_n_0_[10] ,\slv_reg2_reg_n_0_[9] ,\slv_reg2_reg_n_0_[8] ,\slv_reg2_reg_n_0_[7] ,\slv_reg2_reg_n_0_[6] ,\slv_reg2_reg_n_0_[5] ,\slv_reg2_reg_n_0_[4] ,\slv_reg2_reg_n_0_[3] ,\slv_reg2_reg_n_0_[2] ,\slv_reg2_reg_n_0_[1] ,\slv_reg2_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_all1__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg0_reg_n_0_[31] ,\slv_reg0_reg_n_0_[30] ,\slv_reg0_reg_n_0_[29] ,\slv_reg0_reg_n_0_[28] ,\slv_reg0_reg_n_0_[27] ,\slv_reg0_reg_n_0_[26] ,\slv_reg0_reg_n_0_[25] ,\slv_reg0_reg_n_0_[24] ,\slv_reg0_reg_n_0_[23] ,\slv_reg0_reg_n_0_[22] ,\slv_reg0_reg_n_0_[21] ,\slv_reg0_reg_n_0_[20] ,\slv_reg0_reg_n_0_[19] ,\slv_reg0_reg_n_0_[18] ,\slv_reg0_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_all1__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_all1__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_all1__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_all1__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_all1__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_all1__1_n_58,count_upto_all1__1_n_59,count_upto_all1__1_n_60,count_upto_all1__1_n_61,count_upto_all1__1_n_62,count_upto_all1__1_n_63,count_upto_all1__1_n_64,count_upto_all1__1_n_65,count_upto_all1__1_n_66,count_upto_all1__1_n_67,count_upto_all1__1_n_68,count_upto_all1__1_n_69,count_upto_all1__1_n_70,count_upto_all1__1_n_71,count_upto_all1__1_n_72,count_upto_all1__1_n_73,count_upto_all1__1_n_74,count_upto_all1__1_n_75,count_upto_all1__1_n_76,count_upto_all1__1_n_77,count_upto_all1__1_n_78,count_upto_all1__1_n_79,count_upto_all1__1_n_80,count_upto_all1__1_n_81,count_upto_all1__1_n_82,count_upto_all1__1_n_83,count_upto_all1__1_n_84,count_upto_all1__1_n_85,count_upto_all1__1_n_86,count_upto_all1__1_n_87,count_upto_all1__1_n_88,count_upto_all1__1_n_89,count_upto_all1__1_n_90,count_upto_all1__1_n_91,count_upto_all1__1_n_92,count_upto_all1__1_n_93,count_upto_all1__1_n_94,count_upto_all1__1_n_95,count_upto_all1__1_n_96,count_upto_all1__1_n_97,count_upto_all1__1_n_98,count_upto_all1__1_n_99,count_upto_all1__1_n_100,count_upto_all1__1_n_101,count_upto_all1__1_n_102,count_upto_all1__1_n_103,count_upto_all1__1_n_104,count_upto_all1__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_all1__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_all1__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_all1__0_n_106,count_upto_all1__0_n_107,count_upto_all1__0_n_108,count_upto_all1__0_n_109,count_upto_all1__0_n_110,count_upto_all1__0_n_111,count_upto_all1__0_n_112,count_upto_all1__0_n_113,count_upto_all1__0_n_114,count_upto_all1__0_n_115,count_upto_all1__0_n_116,count_upto_all1__0_n_117,count_upto_all1__0_n_118,count_upto_all1__0_n_119,count_upto_all1__0_n_120,count_upto_all1__0_n_121,count_upto_all1__0_n_122,count_upto_all1__0_n_123,count_upto_all1__0_n_124,count_upto_all1__0_n_125,count_upto_all1__0_n_126,count_upto_all1__0_n_127,count_upto_all1__0_n_128,count_upto_all1__0_n_129,count_upto_all1__0_n_130,count_upto_all1__0_n_131,count_upto_all1__0_n_132,count_upto_all1__0_n_133,count_upto_all1__0_n_134,count_upto_all1__0_n_135,count_upto_all1__0_n_136,count_upto_all1__0_n_137,count_upto_all1__0_n_138,count_upto_all1__0_n_139,count_upto_all1__0_n_140,count_upto_all1__0_n_141,count_upto_all1__0_n_142,count_upto_all1__0_n_143,count_upto_all1__0_n_144,count_upto_all1__0_n_145,count_upto_all1__0_n_146,count_upto_all1__0_n_147,count_upto_all1__0_n_148,count_upto_all1__0_n_149,count_upto_all1__0_n_150,count_upto_all1__0_n_151,count_upto_all1__0_n_152,count_upto_all1__0_n_153}),
        .PCOUT(NLW_count_upto_all1__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_all1__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[0]_i_1 
       (.I0(count_upto_all1__0_n_105),
        .O(count_upto_all0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[12]_i_2 
       (.I0(count_upto_all1__0_n_93),
        .O(\count_upto_all[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[12]_i_3 
       (.I0(count_upto_all1__0_n_94),
        .O(\count_upto_all[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[12]_i_4 
       (.I0(count_upto_all1__0_n_95),
        .O(\count_upto_all[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[12]_i_5 
       (.I0(count_upto_all1__0_n_96),
        .O(\count_upto_all[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[16]_i_2 
       (.I0(\count_upto_all_reg[20]_i_2_n_7 ),
        .O(\count_upto_all[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[16]_i_3 
       (.I0(count_upto_all1__0_n_90),
        .O(\count_upto_all[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[16]_i_4 
       (.I0(count_upto_all1__0_n_91),
        .O(\count_upto_all[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[16]_i_5 
       (.I0(count_upto_all1__0_n_92),
        .O(\count_upto_all[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[20]_i_3 
       (.I0(\count_upto_all_reg[24]_i_2_n_7 ),
        .O(\count_upto_all[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[20]_i_4 
       (.I0(\count_upto_all_reg[20]_i_2_n_4 ),
        .O(\count_upto_all[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[20]_i_5 
       (.I0(\count_upto_all_reg[20]_i_2_n_5 ),
        .O(\count_upto_all[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[20]_i_6 
       (.I0(\count_upto_all_reg[20]_i_2_n_6 ),
        .O(\count_upto_all[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[20]_i_7 
       (.I0(count_upto_all1__1_n_103),
        .I1(count_upto_all1_n_103),
        .O(\count_upto_all[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[20]_i_8 
       (.I0(count_upto_all1__1_n_104),
        .I1(count_upto_all1_n_104),
        .O(\count_upto_all[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[20]_i_9 
       (.I0(count_upto_all1__1_n_105),
        .I1(count_upto_all1_n_105),
        .O(\count_upto_all[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[24]_i_10 
       (.I0(count_upto_all1__1_n_102),
        .I1(count_upto_all1_n_102),
        .O(\count_upto_all[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[24]_i_3 
       (.I0(\count_upto_all_reg[28]_i_2_n_7 ),
        .O(\count_upto_all[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[24]_i_4 
       (.I0(\count_upto_all_reg[24]_i_2_n_4 ),
        .O(\count_upto_all[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[24]_i_5 
       (.I0(\count_upto_all_reg[24]_i_2_n_5 ),
        .O(\count_upto_all[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[24]_i_6 
       (.I0(\count_upto_all_reg[24]_i_2_n_6 ),
        .O(\count_upto_all[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[24]_i_7 
       (.I0(count_upto_all1__1_n_99),
        .I1(count_upto_all1_n_99),
        .O(\count_upto_all[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[24]_i_8 
       (.I0(count_upto_all1__1_n_100),
        .I1(count_upto_all1_n_100),
        .O(\count_upto_all[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[24]_i_9 
       (.I0(count_upto_all1__1_n_101),
        .I1(count_upto_all1_n_101),
        .O(\count_upto_all[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[28]_i_10 
       (.I0(count_upto_all1__1_n_98),
        .I1(count_upto_all1_n_98),
        .O(\count_upto_all[28]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[28]_i_3 
       (.I0(\count_upto_all_reg[31]_i_2_n_7 ),
        .O(\count_upto_all[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[28]_i_4 
       (.I0(\count_upto_all_reg[28]_i_2_n_4 ),
        .O(\count_upto_all[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[28]_i_5 
       (.I0(\count_upto_all_reg[28]_i_2_n_5 ),
        .O(\count_upto_all[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[28]_i_6 
       (.I0(\count_upto_all_reg[28]_i_2_n_6 ),
        .O(\count_upto_all[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[28]_i_7 
       (.I0(count_upto_all1__1_n_95),
        .I1(count_upto_all1_n_95),
        .O(\count_upto_all[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[28]_i_8 
       (.I0(count_upto_all1__1_n_96),
        .I1(count_upto_all1_n_96),
        .O(\count_upto_all[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[28]_i_9 
       (.I0(count_upto_all1__1_n_97),
        .I1(count_upto_all1_n_97),
        .O(\count_upto_all[28]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[31]_i_3 
       (.I0(\count_upto_all_reg[31]_i_2_n_4 ),
        .O(\count_upto_all[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[31]_i_4 
       (.I0(\count_upto_all_reg[31]_i_2_n_5 ),
        .O(\count_upto_all[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[31]_i_5 
       (.I0(\count_upto_all_reg[31]_i_2_n_6 ),
        .O(\count_upto_all[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[31]_i_6 
       (.I0(count_upto_all1__1_n_91),
        .I1(count_upto_all1_n_91),
        .O(\count_upto_all[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[31]_i_7 
       (.I0(count_upto_all1__1_n_92),
        .I1(count_upto_all1_n_92),
        .O(\count_upto_all[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[31]_i_8 
       (.I0(count_upto_all1__1_n_93),
        .I1(count_upto_all1_n_93),
        .O(\count_upto_all[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all[31]_i_9 
       (.I0(count_upto_all1__1_n_94),
        .I1(count_upto_all1_n_94),
        .O(\count_upto_all[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[4]_i_2 
       (.I0(count_upto_all1__0_n_101),
        .O(\count_upto_all[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[4]_i_3 
       (.I0(count_upto_all1__0_n_102),
        .O(\count_upto_all[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[4]_i_4 
       (.I0(count_upto_all1__0_n_103),
        .O(\count_upto_all[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[4]_i_5 
       (.I0(count_upto_all1__0_n_104),
        .O(\count_upto_all[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[8]_i_2 
       (.I0(count_upto_all1__0_n_97),
        .O(\count_upto_all[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[8]_i_3 
       (.I0(count_upto_all1__0_n_98),
        .O(\count_upto_all[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[8]_i_4 
       (.I0(count_upto_all1__0_n_99),
        .O(\count_upto_all[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all[8]_i_5 
       (.I0(count_upto_all1__0_n_100),
        .O(\count_upto_all[8]_i_5_n_0 ));
  FDCE \count_upto_all_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[0]),
        .Q(count_upto_all[0]));
  FDCE \count_upto_all_reg[10] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[10]),
        .Q(count_upto_all[10]));
  FDCE \count_upto_all_reg[11] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[11]),
        .Q(count_upto_all[11]));
  FDCE \count_upto_all_reg[12] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[12]),
        .Q(count_upto_all[12]));
  CARRY4 \count_upto_all_reg[12]_i_1 
       (.CI(\count_upto_all_reg[8]_i_1_n_0 ),
        .CO({\count_upto_all_reg[12]_i_1_n_0 ,\count_upto_all_reg[12]_i_1_n_1 ,\count_upto_all_reg[12]_i_1_n_2 ,\count_upto_all_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all1__0_n_93,count_upto_all1__0_n_94,count_upto_all1__0_n_95,count_upto_all1__0_n_96}),
        .O(count_upto_all0[12:9]),
        .S({\count_upto_all[12]_i_2_n_0 ,\count_upto_all[12]_i_3_n_0 ,\count_upto_all[12]_i_4_n_0 ,\count_upto_all[12]_i_5_n_0 }));
  FDCE \count_upto_all_reg[13] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[13]),
        .Q(count_upto_all[13]));
  FDCE \count_upto_all_reg[14] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[14]),
        .Q(count_upto_all[14]));
  FDCE \count_upto_all_reg[15] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[15]),
        .Q(count_upto_all[15]));
  FDCE \count_upto_all_reg[16] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[16]),
        .Q(count_upto_all[16]));
  CARRY4 \count_upto_all_reg[16]_i_1 
       (.CI(\count_upto_all_reg[12]_i_1_n_0 ),
        .CO({\count_upto_all_reg[16]_i_1_n_0 ,\count_upto_all_reg[16]_i_1_n_1 ,\count_upto_all_reg[16]_i_1_n_2 ,\count_upto_all_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_reg[20]_i_2_n_7 ,count_upto_all1__0_n_90,count_upto_all1__0_n_91,count_upto_all1__0_n_92}),
        .O(count_upto_all0[16:13]),
        .S({\count_upto_all[16]_i_2_n_0 ,\count_upto_all[16]_i_3_n_0 ,\count_upto_all[16]_i_4_n_0 ,\count_upto_all[16]_i_5_n_0 }));
  FDCE \count_upto_all_reg[17] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[17]),
        .Q(count_upto_all[17]));
  FDCE \count_upto_all_reg[18] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[18]),
        .Q(count_upto_all[18]));
  FDCE \count_upto_all_reg[19] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[19]),
        .Q(count_upto_all[19]));
  FDCE \count_upto_all_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[1]),
        .Q(count_upto_all[1]));
  FDCE \count_upto_all_reg[20] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[20]),
        .Q(count_upto_all[20]));
  CARRY4 \count_upto_all_reg[20]_i_1 
       (.CI(\count_upto_all_reg[16]_i_1_n_0 ),
        .CO({\count_upto_all_reg[20]_i_1_n_0 ,\count_upto_all_reg[20]_i_1_n_1 ,\count_upto_all_reg[20]_i_1_n_2 ,\count_upto_all_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_reg[24]_i_2_n_7 ,\count_upto_all_reg[20]_i_2_n_4 ,\count_upto_all_reg[20]_i_2_n_5 ,\count_upto_all_reg[20]_i_2_n_6 }),
        .O(count_upto_all0[20:17]),
        .S({\count_upto_all[20]_i_3_n_0 ,\count_upto_all[20]_i_4_n_0 ,\count_upto_all[20]_i_5_n_0 ,\count_upto_all[20]_i_6_n_0 }));
  CARRY4 \count_upto_all_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\count_upto_all_reg[20]_i_2_n_0 ,\count_upto_all_reg[20]_i_2_n_1 ,\count_upto_all_reg[20]_i_2_n_2 ,\count_upto_all_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all1__1_n_103,count_upto_all1__1_n_104,count_upto_all1__1_n_105,1'b0}),
        .O({\count_upto_all_reg[20]_i_2_n_4 ,\count_upto_all_reg[20]_i_2_n_5 ,\count_upto_all_reg[20]_i_2_n_6 ,\count_upto_all_reg[20]_i_2_n_7 }),
        .S({\count_upto_all[20]_i_7_n_0 ,\count_upto_all[20]_i_8_n_0 ,\count_upto_all[20]_i_9_n_0 ,count_upto_all1__0_n_89}));
  FDCE \count_upto_all_reg[21] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[21]),
        .Q(count_upto_all[21]));
  FDCE \count_upto_all_reg[22] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[22]),
        .Q(count_upto_all[22]));
  FDCE \count_upto_all_reg[23] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[23]),
        .Q(count_upto_all[23]));
  FDCE \count_upto_all_reg[24] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[24]),
        .Q(count_upto_all[24]));
  CARRY4 \count_upto_all_reg[24]_i_1 
       (.CI(\count_upto_all_reg[20]_i_1_n_0 ),
        .CO({\count_upto_all_reg[24]_i_1_n_0 ,\count_upto_all_reg[24]_i_1_n_1 ,\count_upto_all_reg[24]_i_1_n_2 ,\count_upto_all_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_reg[28]_i_2_n_7 ,\count_upto_all_reg[24]_i_2_n_4 ,\count_upto_all_reg[24]_i_2_n_5 ,\count_upto_all_reg[24]_i_2_n_6 }),
        .O(count_upto_all0[24:21]),
        .S({\count_upto_all[24]_i_3_n_0 ,\count_upto_all[24]_i_4_n_0 ,\count_upto_all[24]_i_5_n_0 ,\count_upto_all[24]_i_6_n_0 }));
  CARRY4 \count_upto_all_reg[24]_i_2 
       (.CI(\count_upto_all_reg[20]_i_2_n_0 ),
        .CO({\count_upto_all_reg[24]_i_2_n_0 ,\count_upto_all_reg[24]_i_2_n_1 ,\count_upto_all_reg[24]_i_2_n_2 ,\count_upto_all_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all1__1_n_99,count_upto_all1__1_n_100,count_upto_all1__1_n_101,count_upto_all1__1_n_102}),
        .O({\count_upto_all_reg[24]_i_2_n_4 ,\count_upto_all_reg[24]_i_2_n_5 ,\count_upto_all_reg[24]_i_2_n_6 ,\count_upto_all_reg[24]_i_2_n_7 }),
        .S({\count_upto_all[24]_i_7_n_0 ,\count_upto_all[24]_i_8_n_0 ,\count_upto_all[24]_i_9_n_0 ,\count_upto_all[24]_i_10_n_0 }));
  FDCE \count_upto_all_reg[25] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[25]),
        .Q(count_upto_all[25]));
  FDCE \count_upto_all_reg[26] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[26]),
        .Q(count_upto_all[26]));
  FDCE \count_upto_all_reg[27] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[27]),
        .Q(count_upto_all[27]));
  FDCE \count_upto_all_reg[28] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[28]),
        .Q(count_upto_all[28]));
  CARRY4 \count_upto_all_reg[28]_i_1 
       (.CI(\count_upto_all_reg[24]_i_1_n_0 ),
        .CO({\count_upto_all_reg[28]_i_1_n_0 ,\count_upto_all_reg[28]_i_1_n_1 ,\count_upto_all_reg[28]_i_1_n_2 ,\count_upto_all_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_reg[31]_i_2_n_7 ,\count_upto_all_reg[28]_i_2_n_4 ,\count_upto_all_reg[28]_i_2_n_5 ,\count_upto_all_reg[28]_i_2_n_6 }),
        .O(count_upto_all0[28:25]),
        .S({\count_upto_all[28]_i_3_n_0 ,\count_upto_all[28]_i_4_n_0 ,\count_upto_all[28]_i_5_n_0 ,\count_upto_all[28]_i_6_n_0 }));
  CARRY4 \count_upto_all_reg[28]_i_2 
       (.CI(\count_upto_all_reg[24]_i_2_n_0 ),
        .CO({\count_upto_all_reg[28]_i_2_n_0 ,\count_upto_all_reg[28]_i_2_n_1 ,\count_upto_all_reg[28]_i_2_n_2 ,\count_upto_all_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all1__1_n_95,count_upto_all1__1_n_96,count_upto_all1__1_n_97,count_upto_all1__1_n_98}),
        .O({\count_upto_all_reg[28]_i_2_n_4 ,\count_upto_all_reg[28]_i_2_n_5 ,\count_upto_all_reg[28]_i_2_n_6 ,\count_upto_all_reg[28]_i_2_n_7 }),
        .S({\count_upto_all[28]_i_7_n_0 ,\count_upto_all[28]_i_8_n_0 ,\count_upto_all[28]_i_9_n_0 ,\count_upto_all[28]_i_10_n_0 }));
  FDCE \count_upto_all_reg[29] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[29]),
        .Q(count_upto_all[29]));
  FDCE \count_upto_all_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[2]),
        .Q(count_upto_all[2]));
  FDCE \count_upto_all_reg[30] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[30]),
        .Q(count_upto_all[30]));
  FDCE \count_upto_all_reg[31] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[31]),
        .Q(count_upto_all[31]));
  CARRY4 \count_upto_all_reg[31]_i_1 
       (.CI(\count_upto_all_reg[28]_i_1_n_0 ),
        .CO({\NLW_count_upto_all_reg[31]_i_1_CO_UNCONNECTED [3:2],\count_upto_all_reg[31]_i_1_n_2 ,\count_upto_all_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\count_upto_all_reg[31]_i_2_n_5 ,\count_upto_all_reg[31]_i_2_n_6 }),
        .O({\NLW_count_upto_all_reg[31]_i_1_O_UNCONNECTED [3],count_upto_all0[31:29]}),
        .S({1'b0,\count_upto_all[31]_i_3_n_0 ,\count_upto_all[31]_i_4_n_0 ,\count_upto_all[31]_i_5_n_0 }));
  CARRY4 \count_upto_all_reg[31]_i_2 
       (.CI(\count_upto_all_reg[28]_i_2_n_0 ),
        .CO({\NLW_count_upto_all_reg[31]_i_2_CO_UNCONNECTED [3],\count_upto_all_reg[31]_i_2_n_1 ,\count_upto_all_reg[31]_i_2_n_2 ,\count_upto_all_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_all1__1_n_92,count_upto_all1__1_n_93,count_upto_all1__1_n_94}),
        .O({\count_upto_all_reg[31]_i_2_n_4 ,\count_upto_all_reg[31]_i_2_n_5 ,\count_upto_all_reg[31]_i_2_n_6 ,\count_upto_all_reg[31]_i_2_n_7 }),
        .S({\count_upto_all[31]_i_6_n_0 ,\count_upto_all[31]_i_7_n_0 ,\count_upto_all[31]_i_8_n_0 ,\count_upto_all[31]_i_9_n_0 }));
  FDCE \count_upto_all_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[3]),
        .Q(count_upto_all[3]));
  FDCE \count_upto_all_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[4]),
        .Q(count_upto_all[4]));
  CARRY4 \count_upto_all_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_upto_all_reg[4]_i_1_n_0 ,\count_upto_all_reg[4]_i_1_n_1 ,\count_upto_all_reg[4]_i_1_n_2 ,\count_upto_all_reg[4]_i_1_n_3 }),
        .CYINIT(count_upto_all1__0_n_105),
        .DI({count_upto_all1__0_n_101,count_upto_all1__0_n_102,count_upto_all1__0_n_103,count_upto_all1__0_n_104}),
        .O(count_upto_all0[4:1]),
        .S({\count_upto_all[4]_i_2_n_0 ,\count_upto_all[4]_i_3_n_0 ,\count_upto_all[4]_i_4_n_0 ,\count_upto_all[4]_i_5_n_0 }));
  FDCE \count_upto_all_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[5]),
        .Q(count_upto_all[5]));
  FDCE \count_upto_all_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[6]),
        .Q(count_upto_all[6]));
  FDCE \count_upto_all_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[7]),
        .Q(count_upto_all[7]));
  FDCE \count_upto_all_reg[8] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[8]),
        .Q(count_upto_all[8]));
  CARRY4 \count_upto_all_reg[8]_i_1 
       (.CI(\count_upto_all_reg[4]_i_1_n_0 ),
        .CO({\count_upto_all_reg[8]_i_1_n_0 ,\count_upto_all_reg[8]_i_1_n_1 ,\count_upto_all_reg[8]_i_1_n_2 ,\count_upto_all_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all1__0_n_97,count_upto_all1__0_n_98,count_upto_all1__0_n_99,count_upto_all1__0_n_100}),
        .O(count_upto_all0[8:5]),
        .S({\count_upto_all[8]_i_2_n_0 ,\count_upto_all[8]_i_3_n_0 ,\count_upto_all[8]_i_4_n_0 ,\count_upto_all[8]_i_5_n_0 }));
  FDCE \count_upto_all_reg[9] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_all0[9]),
        .Q(count_upto_all[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_all_slow1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_all_slow1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg31_reg_n_0_[31] ,\slv_reg31_reg_n_0_[30] ,\slv_reg31_reg_n_0_[29] ,\slv_reg31_reg_n_0_[28] ,\slv_reg31_reg_n_0_[27] ,\slv_reg31_reg_n_0_[26] ,\slv_reg31_reg_n_0_[25] ,\slv_reg31_reg_n_0_[24] ,\slv_reg31_reg_n_0_[23] ,\slv_reg31_reg_n_0_[22] ,\slv_reg31_reg_n_0_[21] ,\slv_reg31_reg_n_0_[20] ,\slv_reg31_reg_n_0_[19] ,\slv_reg31_reg_n_0_[18] ,\slv_reg31_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_all_slow1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_all_slow1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_all_slow1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_all_slow1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_all_slow1_OVERFLOW_UNCONNECTED),
        .P({count_upto_all_slow1_n_58,count_upto_all_slow1_n_59,count_upto_all_slow1_n_60,count_upto_all_slow1_n_61,count_upto_all_slow1_n_62,count_upto_all_slow1_n_63,count_upto_all_slow1_n_64,count_upto_all_slow1_n_65,count_upto_all_slow1_n_66,count_upto_all_slow1_n_67,count_upto_all_slow1_n_68,count_upto_all_slow1_n_69,count_upto_all_slow1_n_70,count_upto_all_slow1_n_71,count_upto_all_slow1_n_72,count_upto_all_slow1_n_73,count_upto_all_slow1_n_74,count_upto_all_slow1_n_75,count_upto_all_slow1_n_76,count_upto_all_slow1_n_77,count_upto_all_slow1_n_78,count_upto_all_slow1_n_79,count_upto_all_slow1_n_80,count_upto_all_slow1_n_81,count_upto_all_slow1_n_82,count_upto_all_slow1_n_83,count_upto_all_slow1_n_84,count_upto_all_slow1_n_85,count_upto_all_slow1_n_86,count_upto_all_slow1_n_87,count_upto_all_slow1_n_88,count_upto_all_slow1_n_89,count_upto_all_slow1_n_90,count_upto_all_slow1_n_91,count_upto_all_slow1_n_92,count_upto_all_slow1_n_93,count_upto_all_slow1_n_94,count_upto_all_slow1_n_95,count_upto_all_slow1_n_96,count_upto_all_slow1_n_97,count_upto_all_slow1_n_98,count_upto_all_slow1_n_99,count_upto_all_slow1_n_100,count_upto_all_slow1_n_101,count_upto_all_slow1_n_102,count_upto_all_slow1_n_103,count_upto_all_slow1_n_104,count_upto_all_slow1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_all_slow1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_all_slow1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_all_slow1_n_106,count_upto_all_slow1_n_107,count_upto_all_slow1_n_108,count_upto_all_slow1_n_109,count_upto_all_slow1_n_110,count_upto_all_slow1_n_111,count_upto_all_slow1_n_112,count_upto_all_slow1_n_113,count_upto_all_slow1_n_114,count_upto_all_slow1_n_115,count_upto_all_slow1_n_116,count_upto_all_slow1_n_117,count_upto_all_slow1_n_118,count_upto_all_slow1_n_119,count_upto_all_slow1_n_120,count_upto_all_slow1_n_121,count_upto_all_slow1_n_122,count_upto_all_slow1_n_123,count_upto_all_slow1_n_124,count_upto_all_slow1_n_125,count_upto_all_slow1_n_126,count_upto_all_slow1_n_127,count_upto_all_slow1_n_128,count_upto_all_slow1_n_129,count_upto_all_slow1_n_130,count_upto_all_slow1_n_131,count_upto_all_slow1_n_132,count_upto_all_slow1_n_133,count_upto_all_slow1_n_134,count_upto_all_slow1_n_135,count_upto_all_slow1_n_136,count_upto_all_slow1_n_137,count_upto_all_slow1_n_138,count_upto_all_slow1_n_139,count_upto_all_slow1_n_140,count_upto_all_slow1_n_141,count_upto_all_slow1_n_142,count_upto_all_slow1_n_143,count_upto_all_slow1_n_144,count_upto_all_slow1_n_145,count_upto_all_slow1_n_146,count_upto_all_slow1_n_147,count_upto_all_slow1_n_148,count_upto_all_slow1_n_149,count_upto_all_slow1_n_150,count_upto_all_slow1_n_151,count_upto_all_slow1_n_152,count_upto_all_slow1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_all_slow1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_all_slow1__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg31_reg_n_0_[16] ,\slv_reg31_reg_n_0_[15] ,\slv_reg31_reg_n_0_[14] ,\slv_reg31_reg_n_0_[13] ,\slv_reg31_reg_n_0_[12] ,\slv_reg31_reg_n_0_[11] ,\slv_reg31_reg_n_0_[10] ,\slv_reg31_reg_n_0_[9] ,\slv_reg31_reg_n_0_[8] ,\slv_reg31_reg_n_0_[7] ,\slv_reg31_reg_n_0_[6] ,\slv_reg31_reg_n_0_[5] ,\slv_reg31_reg_n_0_[4] ,\slv_reg31_reg_n_0_[3] ,\slv_reg31_reg_n_0_[2] ,\slv_reg31_reg_n_0_[1] ,\slv_reg31_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_all_slow1__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_all_slow1__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_all_slow1__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_all_slow1__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_all_slow1__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_all_slow1__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_all_slow1__0_n_58,count_upto_all_slow1__0_n_59,count_upto_all_slow1__0_n_60,count_upto_all_slow1__0_n_61,count_upto_all_slow1__0_n_62,count_upto_all_slow1__0_n_63,count_upto_all_slow1__0_n_64,count_upto_all_slow1__0_n_65,count_upto_all_slow1__0_n_66,count_upto_all_slow1__0_n_67,count_upto_all_slow1__0_n_68,count_upto_all_slow1__0_n_69,count_upto_all_slow1__0_n_70,count_upto_all_slow1__0_n_71,count_upto_all_slow1__0_n_72,count_upto_all_slow1__0_n_73,count_upto_all_slow1__0_n_74,count_upto_all_slow1__0_n_75,count_upto_all_slow1__0_n_76,count_upto_all_slow1__0_n_77,count_upto_all_slow1__0_n_78,count_upto_all_slow1__0_n_79,count_upto_all_slow1__0_n_80,count_upto_all_slow1__0_n_81,count_upto_all_slow1__0_n_82,count_upto_all_slow1__0_n_83,count_upto_all_slow1__0_n_84,count_upto_all_slow1__0_n_85,count_upto_all_slow1__0_n_86,count_upto_all_slow1__0_n_87,count_upto_all_slow1__0_n_88,count_upto_all_slow1__0_n_89,count_upto_all_slow1__0_n_90,count_upto_all_slow1__0_n_91,count_upto_all_slow1__0_n_92,count_upto_all_slow1__0_n_93,count_upto_all_slow1__0_n_94,count_upto_all_slow1__0_n_95,count_upto_all_slow1__0_n_96,count_upto_all_slow1__0_n_97,count_upto_all_slow1__0_n_98,count_upto_all_slow1__0_n_99,count_upto_all_slow1__0_n_100,count_upto_all_slow1__0_n_101,count_upto_all_slow1__0_n_102,count_upto_all_slow1__0_n_103,count_upto_all_slow1__0_n_104,count_upto_all_slow1__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_all_slow1__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_all_slow1__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_all_slow1__0_n_106,count_upto_all_slow1__0_n_107,count_upto_all_slow1__0_n_108,count_upto_all_slow1__0_n_109,count_upto_all_slow1__0_n_110,count_upto_all_slow1__0_n_111,count_upto_all_slow1__0_n_112,count_upto_all_slow1__0_n_113,count_upto_all_slow1__0_n_114,count_upto_all_slow1__0_n_115,count_upto_all_slow1__0_n_116,count_upto_all_slow1__0_n_117,count_upto_all_slow1__0_n_118,count_upto_all_slow1__0_n_119,count_upto_all_slow1__0_n_120,count_upto_all_slow1__0_n_121,count_upto_all_slow1__0_n_122,count_upto_all_slow1__0_n_123,count_upto_all_slow1__0_n_124,count_upto_all_slow1__0_n_125,count_upto_all_slow1__0_n_126,count_upto_all_slow1__0_n_127,count_upto_all_slow1__0_n_128,count_upto_all_slow1__0_n_129,count_upto_all_slow1__0_n_130,count_upto_all_slow1__0_n_131,count_upto_all_slow1__0_n_132,count_upto_all_slow1__0_n_133,count_upto_all_slow1__0_n_134,count_upto_all_slow1__0_n_135,count_upto_all_slow1__0_n_136,count_upto_all_slow1__0_n_137,count_upto_all_slow1__0_n_138,count_upto_all_slow1__0_n_139,count_upto_all_slow1__0_n_140,count_upto_all_slow1__0_n_141,count_upto_all_slow1__0_n_142,count_upto_all_slow1__0_n_143,count_upto_all_slow1__0_n_144,count_upto_all_slow1__0_n_145,count_upto_all_slow1__0_n_146,count_upto_all_slow1__0_n_147,count_upto_all_slow1__0_n_148,count_upto_all_slow1__0_n_149,count_upto_all_slow1__0_n_150,count_upto_all_slow1__0_n_151,count_upto_all_slow1__0_n_152,count_upto_all_slow1__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_all_slow1__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_all_slow1__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg31_reg_n_0_[16] ,\slv_reg31_reg_n_0_[15] ,\slv_reg31_reg_n_0_[14] ,\slv_reg31_reg_n_0_[13] ,\slv_reg31_reg_n_0_[12] ,\slv_reg31_reg_n_0_[11] ,\slv_reg31_reg_n_0_[10] ,\slv_reg31_reg_n_0_[9] ,\slv_reg31_reg_n_0_[8] ,\slv_reg31_reg_n_0_[7] ,\slv_reg31_reg_n_0_[6] ,\slv_reg31_reg_n_0_[5] ,\slv_reg31_reg_n_0_[4] ,\slv_reg31_reg_n_0_[3] ,\slv_reg31_reg_n_0_[2] ,\slv_reg31_reg_n_0_[1] ,\slv_reg31_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_all_slow1__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[31] ,\slv_reg29_reg_n_0_[30] ,\slv_reg29_reg_n_0_[29] ,\slv_reg29_reg_n_0_[28] ,\slv_reg29_reg_n_0_[27] ,\slv_reg29_reg_n_0_[26] ,\slv_reg29_reg_n_0_[25] ,\slv_reg29_reg_n_0_[24] ,\slv_reg29_reg_n_0_[23] ,\slv_reg29_reg_n_0_[22] ,\slv_reg29_reg_n_0_[21] ,\slv_reg29_reg_n_0_[20] ,\slv_reg29_reg_n_0_[19] ,\slv_reg29_reg_n_0_[18] ,\slv_reg29_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_all_slow1__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_all_slow1__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_all_slow1__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_all_slow1__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_all_slow1__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_all_slow1__1_n_58,count_upto_all_slow1__1_n_59,count_upto_all_slow1__1_n_60,count_upto_all_slow1__1_n_61,count_upto_all_slow1__1_n_62,count_upto_all_slow1__1_n_63,count_upto_all_slow1__1_n_64,count_upto_all_slow1__1_n_65,count_upto_all_slow1__1_n_66,count_upto_all_slow1__1_n_67,count_upto_all_slow1__1_n_68,count_upto_all_slow1__1_n_69,count_upto_all_slow1__1_n_70,count_upto_all_slow1__1_n_71,count_upto_all_slow1__1_n_72,count_upto_all_slow1__1_n_73,count_upto_all_slow1__1_n_74,count_upto_all_slow1__1_n_75,count_upto_all_slow1__1_n_76,count_upto_all_slow1__1_n_77,count_upto_all_slow1__1_n_78,count_upto_all_slow1__1_n_79,count_upto_all_slow1__1_n_80,count_upto_all_slow1__1_n_81,count_upto_all_slow1__1_n_82,count_upto_all_slow1__1_n_83,count_upto_all_slow1__1_n_84,count_upto_all_slow1__1_n_85,count_upto_all_slow1__1_n_86,count_upto_all_slow1__1_n_87,count_upto_all_slow1__1_n_88,count_upto_all_slow1__1_n_89,count_upto_all_slow1__1_n_90,count_upto_all_slow1__1_n_91,count_upto_all_slow1__1_n_92,count_upto_all_slow1__1_n_93,count_upto_all_slow1__1_n_94,count_upto_all_slow1__1_n_95,count_upto_all_slow1__1_n_96,count_upto_all_slow1__1_n_97,count_upto_all_slow1__1_n_98,count_upto_all_slow1__1_n_99,count_upto_all_slow1__1_n_100,count_upto_all_slow1__1_n_101,count_upto_all_slow1__1_n_102,count_upto_all_slow1__1_n_103,count_upto_all_slow1__1_n_104,count_upto_all_slow1__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_all_slow1__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_all_slow1__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_all_slow1__0_n_106,count_upto_all_slow1__0_n_107,count_upto_all_slow1__0_n_108,count_upto_all_slow1__0_n_109,count_upto_all_slow1__0_n_110,count_upto_all_slow1__0_n_111,count_upto_all_slow1__0_n_112,count_upto_all_slow1__0_n_113,count_upto_all_slow1__0_n_114,count_upto_all_slow1__0_n_115,count_upto_all_slow1__0_n_116,count_upto_all_slow1__0_n_117,count_upto_all_slow1__0_n_118,count_upto_all_slow1__0_n_119,count_upto_all_slow1__0_n_120,count_upto_all_slow1__0_n_121,count_upto_all_slow1__0_n_122,count_upto_all_slow1__0_n_123,count_upto_all_slow1__0_n_124,count_upto_all_slow1__0_n_125,count_upto_all_slow1__0_n_126,count_upto_all_slow1__0_n_127,count_upto_all_slow1__0_n_128,count_upto_all_slow1__0_n_129,count_upto_all_slow1__0_n_130,count_upto_all_slow1__0_n_131,count_upto_all_slow1__0_n_132,count_upto_all_slow1__0_n_133,count_upto_all_slow1__0_n_134,count_upto_all_slow1__0_n_135,count_upto_all_slow1__0_n_136,count_upto_all_slow1__0_n_137,count_upto_all_slow1__0_n_138,count_upto_all_slow1__0_n_139,count_upto_all_slow1__0_n_140,count_upto_all_slow1__0_n_141,count_upto_all_slow1__0_n_142,count_upto_all_slow1__0_n_143,count_upto_all_slow1__0_n_144,count_upto_all_slow1__0_n_145,count_upto_all_slow1__0_n_146,count_upto_all_slow1__0_n_147,count_upto_all_slow1__0_n_148,count_upto_all_slow1__0_n_149,count_upto_all_slow1__0_n_150,count_upto_all_slow1__0_n_151,count_upto_all_slow1__0_n_152,count_upto_all_slow1__0_n_153}),
        .PCOUT(NLW_count_upto_all_slow1__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_all_slow1__1_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[0]_i_1 
       (.I0(count_upto_all_slow1__0_n_105),
        .O(count_upto_all_slow0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[12]_i_2 
       (.I0(count_upto_all_slow1__0_n_93),
        .O(\count_upto_all_slow[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[12]_i_3 
       (.I0(count_upto_all_slow1__0_n_94),
        .O(\count_upto_all_slow[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[12]_i_4 
       (.I0(count_upto_all_slow1__0_n_95),
        .O(\count_upto_all_slow[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[12]_i_5 
       (.I0(count_upto_all_slow1__0_n_96),
        .O(\count_upto_all_slow[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[16]_i_2 
       (.I0(\count_upto_all_slow_reg[20]_i_2_n_7 ),
        .O(\count_upto_all_slow[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[16]_i_3 
       (.I0(count_upto_all_slow1__0_n_90),
        .O(\count_upto_all_slow[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[16]_i_4 
       (.I0(count_upto_all_slow1__0_n_91),
        .O(\count_upto_all_slow[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[16]_i_5 
       (.I0(count_upto_all_slow1__0_n_92),
        .O(\count_upto_all_slow[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[20]_i_3 
       (.I0(\count_upto_all_slow_reg[24]_i_2_n_7 ),
        .O(\count_upto_all_slow[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[20]_i_4 
       (.I0(\count_upto_all_slow_reg[20]_i_2_n_4 ),
        .O(\count_upto_all_slow[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[20]_i_5 
       (.I0(\count_upto_all_slow_reg[20]_i_2_n_5 ),
        .O(\count_upto_all_slow[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[20]_i_6 
       (.I0(\count_upto_all_slow_reg[20]_i_2_n_6 ),
        .O(\count_upto_all_slow[20]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[20]_i_7 
       (.I0(count_upto_all_slow1__1_n_103),
        .I1(count_upto_all_slow1_n_103),
        .O(\count_upto_all_slow[20]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[20]_i_8 
       (.I0(count_upto_all_slow1__1_n_104),
        .I1(count_upto_all_slow1_n_104),
        .O(\count_upto_all_slow[20]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[20]_i_9 
       (.I0(count_upto_all_slow1__1_n_105),
        .I1(count_upto_all_slow1_n_105),
        .O(\count_upto_all_slow[20]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[24]_i_10 
       (.I0(count_upto_all_slow1__1_n_102),
        .I1(count_upto_all_slow1_n_102),
        .O(\count_upto_all_slow[24]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[24]_i_3 
       (.I0(\count_upto_all_slow_reg[28]_i_2_n_7 ),
        .O(\count_upto_all_slow[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[24]_i_4 
       (.I0(\count_upto_all_slow_reg[24]_i_2_n_4 ),
        .O(\count_upto_all_slow[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[24]_i_5 
       (.I0(\count_upto_all_slow_reg[24]_i_2_n_5 ),
        .O(\count_upto_all_slow[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[24]_i_6 
       (.I0(\count_upto_all_slow_reg[24]_i_2_n_6 ),
        .O(\count_upto_all_slow[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[24]_i_7 
       (.I0(count_upto_all_slow1__1_n_99),
        .I1(count_upto_all_slow1_n_99),
        .O(\count_upto_all_slow[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[24]_i_8 
       (.I0(count_upto_all_slow1__1_n_100),
        .I1(count_upto_all_slow1_n_100),
        .O(\count_upto_all_slow[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[24]_i_9 
       (.I0(count_upto_all_slow1__1_n_101),
        .I1(count_upto_all_slow1_n_101),
        .O(\count_upto_all_slow[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[28]_i_10 
       (.I0(count_upto_all_slow1__1_n_98),
        .I1(count_upto_all_slow1_n_98),
        .O(\count_upto_all_slow[28]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[28]_i_3 
       (.I0(\count_upto_all_slow_reg[31]_i_2_n_7 ),
        .O(\count_upto_all_slow[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[28]_i_4 
       (.I0(\count_upto_all_slow_reg[28]_i_2_n_4 ),
        .O(\count_upto_all_slow[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[28]_i_5 
       (.I0(\count_upto_all_slow_reg[28]_i_2_n_5 ),
        .O(\count_upto_all_slow[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[28]_i_6 
       (.I0(\count_upto_all_slow_reg[28]_i_2_n_6 ),
        .O(\count_upto_all_slow[28]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[28]_i_7 
       (.I0(count_upto_all_slow1__1_n_95),
        .I1(count_upto_all_slow1_n_95),
        .O(\count_upto_all_slow[28]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[28]_i_8 
       (.I0(count_upto_all_slow1__1_n_96),
        .I1(count_upto_all_slow1_n_96),
        .O(\count_upto_all_slow[28]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[28]_i_9 
       (.I0(count_upto_all_slow1__1_n_97),
        .I1(count_upto_all_slow1_n_97),
        .O(\count_upto_all_slow[28]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[31]_i_3 
       (.I0(\count_upto_all_slow_reg[31]_i_2_n_4 ),
        .O(\count_upto_all_slow[31]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[31]_i_4 
       (.I0(\count_upto_all_slow_reg[31]_i_2_n_5 ),
        .O(\count_upto_all_slow[31]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[31]_i_5 
       (.I0(\count_upto_all_slow_reg[31]_i_2_n_6 ),
        .O(\count_upto_all_slow[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[31]_i_6 
       (.I0(count_upto_all_slow1__1_n_91),
        .I1(count_upto_all_slow1_n_91),
        .O(\count_upto_all_slow[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[31]_i_7 
       (.I0(count_upto_all_slow1__1_n_92),
        .I1(count_upto_all_slow1_n_92),
        .O(\count_upto_all_slow[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[31]_i_8 
       (.I0(count_upto_all_slow1__1_n_93),
        .I1(count_upto_all_slow1_n_93),
        .O(\count_upto_all_slow[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_upto_all_slow[31]_i_9 
       (.I0(count_upto_all_slow1__1_n_94),
        .I1(count_upto_all_slow1_n_94),
        .O(\count_upto_all_slow[31]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[4]_i_2 
       (.I0(count_upto_all_slow1__0_n_101),
        .O(\count_upto_all_slow[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[4]_i_3 
       (.I0(count_upto_all_slow1__0_n_102),
        .O(\count_upto_all_slow[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[4]_i_4 
       (.I0(count_upto_all_slow1__0_n_103),
        .O(\count_upto_all_slow[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[4]_i_5 
       (.I0(count_upto_all_slow1__0_n_104),
        .O(\count_upto_all_slow[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[8]_i_2 
       (.I0(count_upto_all_slow1__0_n_97),
        .O(\count_upto_all_slow[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[8]_i_3 
       (.I0(count_upto_all_slow1__0_n_98),
        .O(\count_upto_all_slow[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[8]_i_4 
       (.I0(count_upto_all_slow1__0_n_99),
        .O(\count_upto_all_slow[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_upto_all_slow[8]_i_5 
       (.I0(count_upto_all_slow1__0_n_100),
        .O(\count_upto_all_slow[8]_i_5_n_0 ));
  FDRE \count_upto_all_slow_reg[0] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[0]),
        .Q(count_upto_all_slow[0]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[10] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[10]),
        .Q(count_upto_all_slow[10]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[11] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[11]),
        .Q(count_upto_all_slow[11]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[12] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[12]),
        .Q(count_upto_all_slow[12]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[12]_i_1 
       (.CI(\count_upto_all_slow_reg[8]_i_1_n_0 ),
        .CO({\count_upto_all_slow_reg[12]_i_1_n_0 ,\count_upto_all_slow_reg[12]_i_1_n_1 ,\count_upto_all_slow_reg[12]_i_1_n_2 ,\count_upto_all_slow_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all_slow1__0_n_93,count_upto_all_slow1__0_n_94,count_upto_all_slow1__0_n_95,count_upto_all_slow1__0_n_96}),
        .O(count_upto_all_slow0[12:9]),
        .S({\count_upto_all_slow[12]_i_2_n_0 ,\count_upto_all_slow[12]_i_3_n_0 ,\count_upto_all_slow[12]_i_4_n_0 ,\count_upto_all_slow[12]_i_5_n_0 }));
  FDRE \count_upto_all_slow_reg[13] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[13]),
        .Q(count_upto_all_slow[13]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[14] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[14]),
        .Q(count_upto_all_slow[14]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[15] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[15]),
        .Q(count_upto_all_slow[15]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[16] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[16]),
        .Q(count_upto_all_slow[16]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[16]_i_1 
       (.CI(\count_upto_all_slow_reg[12]_i_1_n_0 ),
        .CO({\count_upto_all_slow_reg[16]_i_1_n_0 ,\count_upto_all_slow_reg[16]_i_1_n_1 ,\count_upto_all_slow_reg[16]_i_1_n_2 ,\count_upto_all_slow_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_slow_reg[20]_i_2_n_7 ,count_upto_all_slow1__0_n_90,count_upto_all_slow1__0_n_91,count_upto_all_slow1__0_n_92}),
        .O(count_upto_all_slow0[16:13]),
        .S({\count_upto_all_slow[16]_i_2_n_0 ,\count_upto_all_slow[16]_i_3_n_0 ,\count_upto_all_slow[16]_i_4_n_0 ,\count_upto_all_slow[16]_i_5_n_0 }));
  FDRE \count_upto_all_slow_reg[17] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[17]),
        .Q(count_upto_all_slow[17]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[18] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[18]),
        .Q(count_upto_all_slow[18]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[19] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[19]),
        .Q(count_upto_all_slow[19]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[1] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[1]),
        .Q(count_upto_all_slow[1]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[20] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[20]),
        .Q(count_upto_all_slow[20]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[20]_i_1 
       (.CI(\count_upto_all_slow_reg[16]_i_1_n_0 ),
        .CO({\count_upto_all_slow_reg[20]_i_1_n_0 ,\count_upto_all_slow_reg[20]_i_1_n_1 ,\count_upto_all_slow_reg[20]_i_1_n_2 ,\count_upto_all_slow_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_slow_reg[24]_i_2_n_7 ,\count_upto_all_slow_reg[20]_i_2_n_4 ,\count_upto_all_slow_reg[20]_i_2_n_5 ,\count_upto_all_slow_reg[20]_i_2_n_6 }),
        .O(count_upto_all_slow0[20:17]),
        .S({\count_upto_all_slow[20]_i_3_n_0 ,\count_upto_all_slow[20]_i_4_n_0 ,\count_upto_all_slow[20]_i_5_n_0 ,\count_upto_all_slow[20]_i_6_n_0 }));
  CARRY4 \count_upto_all_slow_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\count_upto_all_slow_reg[20]_i_2_n_0 ,\count_upto_all_slow_reg[20]_i_2_n_1 ,\count_upto_all_slow_reg[20]_i_2_n_2 ,\count_upto_all_slow_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all_slow1__1_n_103,count_upto_all_slow1__1_n_104,count_upto_all_slow1__1_n_105,1'b0}),
        .O({\count_upto_all_slow_reg[20]_i_2_n_4 ,\count_upto_all_slow_reg[20]_i_2_n_5 ,\count_upto_all_slow_reg[20]_i_2_n_6 ,\count_upto_all_slow_reg[20]_i_2_n_7 }),
        .S({\count_upto_all_slow[20]_i_7_n_0 ,\count_upto_all_slow[20]_i_8_n_0 ,\count_upto_all_slow[20]_i_9_n_0 ,count_upto_all_slow1__0_n_89}));
  FDRE \count_upto_all_slow_reg[21] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[21]),
        .Q(count_upto_all_slow[21]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[22] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[22]),
        .Q(count_upto_all_slow[22]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[23] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[23]),
        .Q(count_upto_all_slow[23]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[24] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[24]),
        .Q(count_upto_all_slow[24]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[24]_i_1 
       (.CI(\count_upto_all_slow_reg[20]_i_1_n_0 ),
        .CO({\count_upto_all_slow_reg[24]_i_1_n_0 ,\count_upto_all_slow_reg[24]_i_1_n_1 ,\count_upto_all_slow_reg[24]_i_1_n_2 ,\count_upto_all_slow_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_slow_reg[28]_i_2_n_7 ,\count_upto_all_slow_reg[24]_i_2_n_4 ,\count_upto_all_slow_reg[24]_i_2_n_5 ,\count_upto_all_slow_reg[24]_i_2_n_6 }),
        .O(count_upto_all_slow0[24:21]),
        .S({\count_upto_all_slow[24]_i_3_n_0 ,\count_upto_all_slow[24]_i_4_n_0 ,\count_upto_all_slow[24]_i_5_n_0 ,\count_upto_all_slow[24]_i_6_n_0 }));
  CARRY4 \count_upto_all_slow_reg[24]_i_2 
       (.CI(\count_upto_all_slow_reg[20]_i_2_n_0 ),
        .CO({\count_upto_all_slow_reg[24]_i_2_n_0 ,\count_upto_all_slow_reg[24]_i_2_n_1 ,\count_upto_all_slow_reg[24]_i_2_n_2 ,\count_upto_all_slow_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all_slow1__1_n_99,count_upto_all_slow1__1_n_100,count_upto_all_slow1__1_n_101,count_upto_all_slow1__1_n_102}),
        .O({\count_upto_all_slow_reg[24]_i_2_n_4 ,\count_upto_all_slow_reg[24]_i_2_n_5 ,\count_upto_all_slow_reg[24]_i_2_n_6 ,\count_upto_all_slow_reg[24]_i_2_n_7 }),
        .S({\count_upto_all_slow[24]_i_7_n_0 ,\count_upto_all_slow[24]_i_8_n_0 ,\count_upto_all_slow[24]_i_9_n_0 ,\count_upto_all_slow[24]_i_10_n_0 }));
  FDRE \count_upto_all_slow_reg[25] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[25]),
        .Q(count_upto_all_slow[25]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[26] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[26]),
        .Q(count_upto_all_slow[26]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[27] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[27]),
        .Q(count_upto_all_slow[27]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[28] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[28]),
        .Q(count_upto_all_slow[28]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[28]_i_1 
       (.CI(\count_upto_all_slow_reg[24]_i_1_n_0 ),
        .CO({\count_upto_all_slow_reg[28]_i_1_n_0 ,\count_upto_all_slow_reg[28]_i_1_n_1 ,\count_upto_all_slow_reg[28]_i_1_n_2 ,\count_upto_all_slow_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\count_upto_all_slow_reg[31]_i_2_n_7 ,\count_upto_all_slow_reg[28]_i_2_n_4 ,\count_upto_all_slow_reg[28]_i_2_n_5 ,\count_upto_all_slow_reg[28]_i_2_n_6 }),
        .O(count_upto_all_slow0[28:25]),
        .S({\count_upto_all_slow[28]_i_3_n_0 ,\count_upto_all_slow[28]_i_4_n_0 ,\count_upto_all_slow[28]_i_5_n_0 ,\count_upto_all_slow[28]_i_6_n_0 }));
  CARRY4 \count_upto_all_slow_reg[28]_i_2 
       (.CI(\count_upto_all_slow_reg[24]_i_2_n_0 ),
        .CO({\count_upto_all_slow_reg[28]_i_2_n_0 ,\count_upto_all_slow_reg[28]_i_2_n_1 ,\count_upto_all_slow_reg[28]_i_2_n_2 ,\count_upto_all_slow_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all_slow1__1_n_95,count_upto_all_slow1__1_n_96,count_upto_all_slow1__1_n_97,count_upto_all_slow1__1_n_98}),
        .O({\count_upto_all_slow_reg[28]_i_2_n_4 ,\count_upto_all_slow_reg[28]_i_2_n_5 ,\count_upto_all_slow_reg[28]_i_2_n_6 ,\count_upto_all_slow_reg[28]_i_2_n_7 }),
        .S({\count_upto_all_slow[28]_i_7_n_0 ,\count_upto_all_slow[28]_i_8_n_0 ,\count_upto_all_slow[28]_i_9_n_0 ,\count_upto_all_slow[28]_i_10_n_0 }));
  FDRE \count_upto_all_slow_reg[29] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[29]),
        .Q(count_upto_all_slow[29]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[2] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[2]),
        .Q(count_upto_all_slow[2]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[30] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[30]),
        .Q(count_upto_all_slow[30]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[31] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[31]),
        .Q(count_upto_all_slow[31]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[31]_i_1 
       (.CI(\count_upto_all_slow_reg[28]_i_1_n_0 ),
        .CO({\NLW_count_upto_all_slow_reg[31]_i_1_CO_UNCONNECTED [3:2],\count_upto_all_slow_reg[31]_i_1_n_2 ,\count_upto_all_slow_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\count_upto_all_slow_reg[31]_i_2_n_5 ,\count_upto_all_slow_reg[31]_i_2_n_6 }),
        .O({\NLW_count_upto_all_slow_reg[31]_i_1_O_UNCONNECTED [3],count_upto_all_slow0[31:29]}),
        .S({1'b0,\count_upto_all_slow[31]_i_3_n_0 ,\count_upto_all_slow[31]_i_4_n_0 ,\count_upto_all_slow[31]_i_5_n_0 }));
  CARRY4 \count_upto_all_slow_reg[31]_i_2 
       (.CI(\count_upto_all_slow_reg[28]_i_2_n_0 ),
        .CO({\NLW_count_upto_all_slow_reg[31]_i_2_CO_UNCONNECTED [3],\count_upto_all_slow_reg[31]_i_2_n_1 ,\count_upto_all_slow_reg[31]_i_2_n_2 ,\count_upto_all_slow_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,count_upto_all_slow1__1_n_92,count_upto_all_slow1__1_n_93,count_upto_all_slow1__1_n_94}),
        .O({\count_upto_all_slow_reg[31]_i_2_n_4 ,\count_upto_all_slow_reg[31]_i_2_n_5 ,\count_upto_all_slow_reg[31]_i_2_n_6 ,\count_upto_all_slow_reg[31]_i_2_n_7 }),
        .S({\count_upto_all_slow[31]_i_6_n_0 ,\count_upto_all_slow[31]_i_7_n_0 ,\count_upto_all_slow[31]_i_8_n_0 ,\count_upto_all_slow[31]_i_9_n_0 }));
  FDRE \count_upto_all_slow_reg[3] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[3]),
        .Q(count_upto_all_slow[3]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[4] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[4]),
        .Q(count_upto_all_slow[4]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\count_upto_all_slow_reg[4]_i_1_n_0 ,\count_upto_all_slow_reg[4]_i_1_n_1 ,\count_upto_all_slow_reg[4]_i_1_n_2 ,\count_upto_all_slow_reg[4]_i_1_n_3 }),
        .CYINIT(count_upto_all_slow1__0_n_105),
        .DI({count_upto_all_slow1__0_n_101,count_upto_all_slow1__0_n_102,count_upto_all_slow1__0_n_103,count_upto_all_slow1__0_n_104}),
        .O(count_upto_all_slow0[4:1]),
        .S({\count_upto_all_slow[4]_i_2_n_0 ,\count_upto_all_slow[4]_i_3_n_0 ,\count_upto_all_slow[4]_i_4_n_0 ,\count_upto_all_slow[4]_i_5_n_0 }));
  FDRE \count_upto_all_slow_reg[5] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[5]),
        .Q(count_upto_all_slow[5]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[6] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[6]),
        .Q(count_upto_all_slow[6]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[7] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[7]),
        .Q(count_upto_all_slow[7]),
        .R(1'b0));
  FDRE \count_upto_all_slow_reg[8] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[8]),
        .Q(count_upto_all_slow[8]),
        .R(1'b0));
  CARRY4 \count_upto_all_slow_reg[8]_i_1 
       (.CI(\count_upto_all_slow_reg[4]_i_1_n_0 ),
        .CO({\count_upto_all_slow_reg[8]_i_1_n_0 ,\count_upto_all_slow_reg[8]_i_1_n_1 ,\count_upto_all_slow_reg[8]_i_1_n_2 ,\count_upto_all_slow_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({count_upto_all_slow1__0_n_97,count_upto_all_slow1__0_n_98,count_upto_all_slow1__0_n_99,count_upto_all_slow1__0_n_100}),
        .O(count_upto_all_slow0[8:5]),
        .S({\count_upto_all_slow[8]_i_2_n_0 ,\count_upto_all_slow[8]_i_3_n_0 ,\count_upto_all_slow[8]_i_4_n_0 ,\count_upto_all_slow[8]_i_5_n_0 }));
  FDRE \count_upto_all_slow_reg[9] 
       (.C(clk_in_sys),
        .CE(\count_all_half[31]_i_1_n_0 ),
        .D(count_upto_all_slow0[9]),
        .Q(count_upto_all_slow[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg26_reg_n_0_[31] ,\slv_reg26_reg_n_0_[30] ,\slv_reg26_reg_n_0_[29] ,\slv_reg26_reg_n_0_[28] ,\slv_reg26_reg_n_0_[27] ,\slv_reg26_reg_n_0_[26] ,\slv_reg26_reg_n_0_[25] ,\slv_reg26_reg_n_0_[24] ,\slv_reg26_reg_n_0_[23] ,\slv_reg26_reg_n_0_[22] ,\slv_reg26_reg_n_0_[21] ,\slv_reg26_reg_n_0_[20] ,\slv_reg26_reg_n_0_[19] ,\slv_reg26_reg_n_0_[18] ,\slv_reg26_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample0_n_58,count_upto_sample0_n_59,count_upto_sample0_n_60,count_upto_sample0_n_61,count_upto_sample0_n_62,count_upto_sample0_n_63,count_upto_sample0_n_64,count_upto_sample0_n_65,count_upto_sample0_n_66,count_upto_sample0_n_67,count_upto_sample0_n_68,count_upto_sample0_n_69,count_upto_sample0_n_70,count_upto_sample0_n_71,count_upto_sample0_n_72,count_upto_sample0_n_73,count_upto_sample0_n_74,count_upto_sample0_n_75,count_upto_sample0_n_76,count_upto_sample0_n_77,count_upto_sample0_n_78,count_upto_sample0_n_79,count_upto_sample0_n_80,count_upto_sample0_n_81,count_upto_sample0_n_82,count_upto_sample0_n_83,count_upto_sample0_n_84,count_upto_sample0_n_85,count_upto_sample0_n_86,count_upto_sample0_n_87,count_upto_sample0_n_88,count_upto_sample0_n_89,count_upto_sample0_n_90,count_upto_sample0_n_91,count_upto_sample0_n_92,count_upto_sample0_n_93,count_upto_sample0_n_94,count_upto_sample0_n_95,count_upto_sample0_n_96,count_upto_sample0_n_97,count_upto_sample0_n_98,count_upto_sample0_n_99,count_upto_sample0_n_100,count_upto_sample0_n_101,count_upto_sample0_n_102,count_upto_sample0_n_103,count_upto_sample0_n_104,count_upto_sample0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample0_n_106,count_upto_sample0_n_107,count_upto_sample0_n_108,count_upto_sample0_n_109,count_upto_sample0_n_110,count_upto_sample0_n_111,count_upto_sample0_n_112,count_upto_sample0_n_113,count_upto_sample0_n_114,count_upto_sample0_n_115,count_upto_sample0_n_116,count_upto_sample0_n_117,count_upto_sample0_n_118,count_upto_sample0_n_119,count_upto_sample0_n_120,count_upto_sample0_n_121,count_upto_sample0_n_122,count_upto_sample0_n_123,count_upto_sample0_n_124,count_upto_sample0_n_125,count_upto_sample0_n_126,count_upto_sample0_n_127,count_upto_sample0_n_128,count_upto_sample0_n_129,count_upto_sample0_n_130,count_upto_sample0_n_131,count_upto_sample0_n_132,count_upto_sample0_n_133,count_upto_sample0_n_134,count_upto_sample0_n_135,count_upto_sample0_n_136,count_upto_sample0_n_137,count_upto_sample0_n_138,count_upto_sample0_n_139,count_upto_sample0_n_140,count_upto_sample0_n_141,count_upto_sample0_n_142,count_upto_sample0_n_143,count_upto_sample0_n_144,count_upto_sample0_n_145,count_upto_sample0_n_146,count_upto_sample0_n_147,count_upto_sample0_n_148,count_upto_sample0_n_149,count_upto_sample0_n_150,count_upto_sample0_n_151,count_upto_sample0_n_152,count_upto_sample0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg26_reg_n_0_[16] ,\slv_reg26_reg_n_0_[15] ,\slv_reg26_reg_n_0_[14] ,\slv_reg26_reg_n_0_[13] ,\slv_reg26_reg_n_0_[12] ,\slv_reg26_reg_n_0_[11] ,\slv_reg26_reg_n_0_[10] ,\slv_reg26_reg_n_0_[9] ,\slv_reg26_reg_n_0_[8] ,\slv_reg26_reg_n_0_[7] ,\slv_reg26_reg_n_0_[6] ,\slv_reg26_reg_n_0_[5] ,\slv_reg26_reg_n_0_[4] ,\slv_reg26_reg_n_0_[3] ,\slv_reg26_reg_n_0_[2] ,\slv_reg26_reg_n_0_[1] ,\slv_reg26_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample0__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample0__0_n_58,count_upto_sample0__0_n_59,count_upto_sample0__0_n_60,count_upto_sample0__0_n_61,count_upto_sample0__0_n_62,count_upto_sample0__0_n_63,count_upto_sample0__0_n_64,count_upto_sample0__0_n_65,count_upto_sample0__0_n_66,count_upto_sample0__0_n_67,count_upto_sample0__0_n_68,count_upto_sample0__0_n_69,count_upto_sample0__0_n_70,count_upto_sample0__0_n_71,count_upto_sample0__0_n_72,count_upto_sample0__0_n_73,count_upto_sample0__0_n_74,count_upto_sample0__0_n_75,count_upto_sample0__0_n_76,count_upto_sample0__0_n_77,count_upto_sample0__0_n_78,count_upto_sample0__0_n_79,count_upto_sample0__0_n_80,count_upto_sample0__0_n_81,count_upto_sample0__0_n_82,count_upto_sample0__0_n_83,count_upto_sample0__0_n_84,count_upto_sample0__0_n_85,count_upto_sample0__0_n_86,count_upto_sample0__0_n_87,count_upto_sample0__0_n_88,count_upto_sample0__0_n_89,count_upto_sample0__0_n_90,count_upto_sample0__0_n_91,count_upto_sample0__0_n_92,count_upto_sample0__0_n_93,count_upto_sample0__0_n_94,count_upto_sample0__0_n_95,count_upto_sample0__0_n_96,count_upto_sample0__0_n_97,count_upto_sample0__0_n_98,count_upto_sample0__0_n_99,count_upto_sample0__0_n_100,count_upto_sample0__0_n_101,count_upto_sample0__0_n_102,count_upto_sample0__0_n_103,count_upto_sample0__0_n_104,count_upto_sample0__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample0__0_n_106,count_upto_sample0__0_n_107,count_upto_sample0__0_n_108,count_upto_sample0__0_n_109,count_upto_sample0__0_n_110,count_upto_sample0__0_n_111,count_upto_sample0__0_n_112,count_upto_sample0__0_n_113,count_upto_sample0__0_n_114,count_upto_sample0__0_n_115,count_upto_sample0__0_n_116,count_upto_sample0__0_n_117,count_upto_sample0__0_n_118,count_upto_sample0__0_n_119,count_upto_sample0__0_n_120,count_upto_sample0__0_n_121,count_upto_sample0__0_n_122,count_upto_sample0__0_n_123,count_upto_sample0__0_n_124,count_upto_sample0__0_n_125,count_upto_sample0__0_n_126,count_upto_sample0__0_n_127,count_upto_sample0__0_n_128,count_upto_sample0__0_n_129,count_upto_sample0__0_n_130,count_upto_sample0__0_n_131,count_upto_sample0__0_n_132,count_upto_sample0__0_n_133,count_upto_sample0__0_n_134,count_upto_sample0__0_n_135,count_upto_sample0__0_n_136,count_upto_sample0__0_n_137,count_upto_sample0__0_n_138,count_upto_sample0__0_n_139,count_upto_sample0__0_n_140,count_upto_sample0__0_n_141,count_upto_sample0__0_n_142,count_upto_sample0__0_n_143,count_upto_sample0__0_n_144,count_upto_sample0__0_n_145,count_upto_sample0__0_n_146,count_upto_sample0__0_n_147,count_upto_sample0__0_n_148,count_upto_sample0__0_n_149,count_upto_sample0__0_n_150,count_upto_sample0__0_n_151,count_upto_sample0__0_n_152,count_upto_sample0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample0__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg26_reg_n_0_[16] ,\slv_reg26_reg_n_0_[15] ,\slv_reg26_reg_n_0_[14] ,\slv_reg26_reg_n_0_[13] ,\slv_reg26_reg_n_0_[12] ,\slv_reg26_reg_n_0_[11] ,\slv_reg26_reg_n_0_[10] ,\slv_reg26_reg_n_0_[9] ,\slv_reg26_reg_n_0_[8] ,\slv_reg26_reg_n_0_[7] ,\slv_reg26_reg_n_0_[6] ,\slv_reg26_reg_n_0_[5] ,\slv_reg26_reg_n_0_[4] ,\slv_reg26_reg_n_0_[3] ,\slv_reg26_reg_n_0_[2] ,\slv_reg26_reg_n_0_[1] ,\slv_reg26_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample0__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[31] ,\slv_reg29_reg_n_0_[30] ,\slv_reg29_reg_n_0_[29] ,\slv_reg29_reg_n_0_[28] ,\slv_reg29_reg_n_0_[27] ,\slv_reg29_reg_n_0_[26] ,\slv_reg29_reg_n_0_[25] ,\slv_reg29_reg_n_0_[24] ,\slv_reg29_reg_n_0_[23] ,\slv_reg29_reg_n_0_[22] ,\slv_reg29_reg_n_0_[21] ,\slv_reg29_reg_n_0_[20] ,\slv_reg29_reg_n_0_[19] ,\slv_reg29_reg_n_0_[18] ,\slv_reg29_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample0__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample0__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample0__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample0__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample0__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample0__1_n_58,count_upto_sample0__1_n_59,count_upto_sample0__1_n_60,count_upto_sample0__1_n_61,count_upto_sample0__1_n_62,count_upto_sample0__1_n_63,count_upto_sample0__1_n_64,count_upto_sample0__1_n_65,count_upto_sample0__1_n_66,count_upto_sample0__1_n_67,count_upto_sample0__1_n_68,count_upto_sample0__1_n_69,count_upto_sample0__1_n_70,count_upto_sample0__1_n_71,count_upto_sample0__1_n_72,count_upto_sample0__1_n_73,count_upto_sample0__1_n_74,count_upto_sample0__1_n_75,count_upto_sample0__1_n_76,count_upto_sample0__1_n_77,count_upto_sample0__1_n_78,count_upto_sample0__1_n_79,count_upto_sample0__1_n_80,count_upto_sample0__1_n_81,count_upto_sample0__1_n_82,count_upto_sample0__1_n_83,count_upto_sample0__1_n_84,count_upto_sample0__1_n_85,count_upto_sample0__1_n_86,count_upto_sample0__1_n_87,count_upto_sample0__1_n_88,count_upto_sample0__1_n_89,count_upto_sample0__1_n_90,count_upto_sample0__1_n_91,count_upto_sample0__1_n_92,count_upto_sample0__1_n_93,count_upto_sample0__1_n_94,count_upto_sample0__1_n_95,count_upto_sample0__1_n_96,count_upto_sample0__1_n_97,count_upto_sample0__1_n_98,count_upto_sample0__1_n_99,count_upto_sample0__1_n_100,count_upto_sample0__1_n_101,count_upto_sample0__1_n_102,count_upto_sample0__1_n_103,count_upto_sample0__1_n_104,count_upto_sample0__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample0__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample0__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_sample0__0_n_106,count_upto_sample0__0_n_107,count_upto_sample0__0_n_108,count_upto_sample0__0_n_109,count_upto_sample0__0_n_110,count_upto_sample0__0_n_111,count_upto_sample0__0_n_112,count_upto_sample0__0_n_113,count_upto_sample0__0_n_114,count_upto_sample0__0_n_115,count_upto_sample0__0_n_116,count_upto_sample0__0_n_117,count_upto_sample0__0_n_118,count_upto_sample0__0_n_119,count_upto_sample0__0_n_120,count_upto_sample0__0_n_121,count_upto_sample0__0_n_122,count_upto_sample0__0_n_123,count_upto_sample0__0_n_124,count_upto_sample0__0_n_125,count_upto_sample0__0_n_126,count_upto_sample0__0_n_127,count_upto_sample0__0_n_128,count_upto_sample0__0_n_129,count_upto_sample0__0_n_130,count_upto_sample0__0_n_131,count_upto_sample0__0_n_132,count_upto_sample0__0_n_133,count_upto_sample0__0_n_134,count_upto_sample0__0_n_135,count_upto_sample0__0_n_136,count_upto_sample0__0_n_137,count_upto_sample0__0_n_138,count_upto_sample0__0_n_139,count_upto_sample0__0_n_140,count_upto_sample0__0_n_141,count_upto_sample0__0_n_142,count_upto_sample0__0_n_143,count_upto_sample0__0_n_144,count_upto_sample0__0_n_145,count_upto_sample0__0_n_146,count_upto_sample0__0_n_147,count_upto_sample0__0_n_148,count_upto_sample0__0_n_149,count_upto_sample0__0_n_150,count_upto_sample0__0_n_151,count_upto_sample0__0_n_152,count_upto_sample0__0_n_153}),
        .PCOUT(NLW_count_upto_sample0__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample0__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg25_reg_n_0_[31] ,\slv_reg25_reg_n_0_[30] ,\slv_reg25_reg_n_0_[29] ,\slv_reg25_reg_n_0_[28] ,\slv_reg25_reg_n_0_[27] ,\slv_reg25_reg_n_0_[26] ,\slv_reg25_reg_n_0_[25] ,\slv_reg25_reg_n_0_[24] ,\slv_reg25_reg_n_0_[23] ,\slv_reg25_reg_n_0_[22] ,\slv_reg25_reg_n_0_[21] ,\slv_reg25_reg_n_0_[20] ,\slv_reg25_reg_n_0_[19] ,\slv_reg25_reg_n_0_[18] ,\slv_reg25_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_10_n_58,count_upto_sample_10_n_59,count_upto_sample_10_n_60,count_upto_sample_10_n_61,count_upto_sample_10_n_62,count_upto_sample_10_n_63,count_upto_sample_10_n_64,count_upto_sample_10_n_65,count_upto_sample_10_n_66,count_upto_sample_10_n_67,count_upto_sample_10_n_68,count_upto_sample_10_n_69,count_upto_sample_10_n_70,count_upto_sample_10_n_71,count_upto_sample_10_n_72,count_upto_sample_10_n_73,count_upto_sample_10_n_74,count_upto_sample_10_n_75,count_upto_sample_10_n_76,count_upto_sample_10_n_77,count_upto_sample_10_n_78,count_upto_sample_10_n_79,count_upto_sample_10_n_80,count_upto_sample_10_n_81,count_upto_sample_10_n_82,count_upto_sample_10_n_83,count_upto_sample_10_n_84,count_upto_sample_10_n_85,count_upto_sample_10_n_86,count_upto_sample_10_n_87,count_upto_sample_10_n_88,count_upto_sample_10_n_89,count_upto_sample_10_n_90,count_upto_sample_10_n_91,count_upto_sample_10_n_92,count_upto_sample_10_n_93,count_upto_sample_10_n_94,count_upto_sample_10_n_95,count_upto_sample_10_n_96,count_upto_sample_10_n_97,count_upto_sample_10_n_98,count_upto_sample_10_n_99,count_upto_sample_10_n_100,count_upto_sample_10_n_101,count_upto_sample_10_n_102,count_upto_sample_10_n_103,count_upto_sample_10_n_104,count_upto_sample_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_10_n_106,count_upto_sample_10_n_107,count_upto_sample_10_n_108,count_upto_sample_10_n_109,count_upto_sample_10_n_110,count_upto_sample_10_n_111,count_upto_sample_10_n_112,count_upto_sample_10_n_113,count_upto_sample_10_n_114,count_upto_sample_10_n_115,count_upto_sample_10_n_116,count_upto_sample_10_n_117,count_upto_sample_10_n_118,count_upto_sample_10_n_119,count_upto_sample_10_n_120,count_upto_sample_10_n_121,count_upto_sample_10_n_122,count_upto_sample_10_n_123,count_upto_sample_10_n_124,count_upto_sample_10_n_125,count_upto_sample_10_n_126,count_upto_sample_10_n_127,count_upto_sample_10_n_128,count_upto_sample_10_n_129,count_upto_sample_10_n_130,count_upto_sample_10_n_131,count_upto_sample_10_n_132,count_upto_sample_10_n_133,count_upto_sample_10_n_134,count_upto_sample_10_n_135,count_upto_sample_10_n_136,count_upto_sample_10_n_137,count_upto_sample_10_n_138,count_upto_sample_10_n_139,count_upto_sample_10_n_140,count_upto_sample_10_n_141,count_upto_sample_10_n_142,count_upto_sample_10_n_143,count_upto_sample_10_n_144,count_upto_sample_10_n_145,count_upto_sample_10_n_146,count_upto_sample_10_n_147,count_upto_sample_10_n_148,count_upto_sample_10_n_149,count_upto_sample_10_n_150,count_upto_sample_10_n_151,count_upto_sample_10_n_152,count_upto_sample_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg25_reg_n_0_[16] ,\slv_reg25_reg_n_0_[15] ,\slv_reg25_reg_n_0_[14] ,\slv_reg25_reg_n_0_[13] ,\slv_reg25_reg_n_0_[12] ,\slv_reg25_reg_n_0_[11] ,\slv_reg25_reg_n_0_[10] ,\slv_reg25_reg_n_0_[9] ,\slv_reg25_reg_n_0_[8] ,\slv_reg25_reg_n_0_[7] ,\slv_reg25_reg_n_0_[6] ,\slv_reg25_reg_n_0_[5] ,\slv_reg25_reg_n_0_[4] ,\slv_reg25_reg_n_0_[3] ,\slv_reg25_reg_n_0_[2] ,\slv_reg25_reg_n_0_[1] ,\slv_reg25_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_10__0_n_58,count_upto_sample_10__0_n_59,count_upto_sample_10__0_n_60,count_upto_sample_10__0_n_61,count_upto_sample_10__0_n_62,count_upto_sample_10__0_n_63,count_upto_sample_10__0_n_64,count_upto_sample_10__0_n_65,count_upto_sample_10__0_n_66,count_upto_sample_10__0_n_67,count_upto_sample_10__0_n_68,count_upto_sample_10__0_n_69,count_upto_sample_10__0_n_70,count_upto_sample_10__0_n_71,count_upto_sample_10__0_n_72,count_upto_sample_10__0_n_73,count_upto_sample_10__0_n_74,count_upto_sample_10__0_n_75,count_upto_sample_10__0_n_76,count_upto_sample_10__0_n_77,count_upto_sample_10__0_n_78,count_upto_sample_10__0_n_79,count_upto_sample_10__0_n_80,count_upto_sample_10__0_n_81,count_upto_sample_10__0_n_82,count_upto_sample_10__0_n_83,count_upto_sample_10__0_n_84,count_upto_sample_10__0_n_85,count_upto_sample_10__0_n_86,count_upto_sample_10__0_n_87,count_upto_sample_10__0_n_88,count_upto_sample_10__0_n_89,count_upto_sample_10__0_n_90,count_upto_sample_10__0_n_91,count_upto_sample_10__0_n_92,count_upto_sample_10__0_n_93,count_upto_sample_10__0_n_94,count_upto_sample_10__0_n_95,count_upto_sample_10__0_n_96,count_upto_sample_10__0_n_97,count_upto_sample_10__0_n_98,count_upto_sample_10__0_n_99,count_upto_sample_10__0_n_100,count_upto_sample_10__0_n_101,count_upto_sample_10__0_n_102,count_upto_sample_10__0_n_103,count_upto_sample_10__0_n_104,count_upto_sample_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_10__0_n_106,count_upto_sample_10__0_n_107,count_upto_sample_10__0_n_108,count_upto_sample_10__0_n_109,count_upto_sample_10__0_n_110,count_upto_sample_10__0_n_111,count_upto_sample_10__0_n_112,count_upto_sample_10__0_n_113,count_upto_sample_10__0_n_114,count_upto_sample_10__0_n_115,count_upto_sample_10__0_n_116,count_upto_sample_10__0_n_117,count_upto_sample_10__0_n_118,count_upto_sample_10__0_n_119,count_upto_sample_10__0_n_120,count_upto_sample_10__0_n_121,count_upto_sample_10__0_n_122,count_upto_sample_10__0_n_123,count_upto_sample_10__0_n_124,count_upto_sample_10__0_n_125,count_upto_sample_10__0_n_126,count_upto_sample_10__0_n_127,count_upto_sample_10__0_n_128,count_upto_sample_10__0_n_129,count_upto_sample_10__0_n_130,count_upto_sample_10__0_n_131,count_upto_sample_10__0_n_132,count_upto_sample_10__0_n_133,count_upto_sample_10__0_n_134,count_upto_sample_10__0_n_135,count_upto_sample_10__0_n_136,count_upto_sample_10__0_n_137,count_upto_sample_10__0_n_138,count_upto_sample_10__0_n_139,count_upto_sample_10__0_n_140,count_upto_sample_10__0_n_141,count_upto_sample_10__0_n_142,count_upto_sample_10__0_n_143,count_upto_sample_10__0_n_144,count_upto_sample_10__0_n_145,count_upto_sample_10__0_n_146,count_upto_sample_10__0_n_147,count_upto_sample_10__0_n_148,count_upto_sample_10__0_n_149,count_upto_sample_10__0_n_150,count_upto_sample_10__0_n_151,count_upto_sample_10__0_n_152,count_upto_sample_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg25_reg_n_0_[16] ,\slv_reg25_reg_n_0_[15] ,\slv_reg25_reg_n_0_[14] ,\slv_reg25_reg_n_0_[13] ,\slv_reg25_reg_n_0_[12] ,\slv_reg25_reg_n_0_[11] ,\slv_reg25_reg_n_0_[10] ,\slv_reg25_reg_n_0_[9] ,\slv_reg25_reg_n_0_[8] ,\slv_reg25_reg_n_0_[7] ,\slv_reg25_reg_n_0_[6] ,\slv_reg25_reg_n_0_[5] ,\slv_reg25_reg_n_0_[4] ,\slv_reg25_reg_n_0_[3] ,\slv_reg25_reg_n_0_[2] ,\slv_reg25_reg_n_0_[1] ,\slv_reg25_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[31] ,\slv_reg29_reg_n_0_[30] ,\slv_reg29_reg_n_0_[29] ,\slv_reg29_reg_n_0_[28] ,\slv_reg29_reg_n_0_[27] ,\slv_reg29_reg_n_0_[26] ,\slv_reg29_reg_n_0_[25] ,\slv_reg29_reg_n_0_[24] ,\slv_reg29_reg_n_0_[23] ,\slv_reg29_reg_n_0_[22] ,\slv_reg29_reg_n_0_[21] ,\slv_reg29_reg_n_0_[20] ,\slv_reg29_reg_n_0_[19] ,\slv_reg29_reg_n_0_[18] ,\slv_reg29_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_10__1_n_58,count_upto_sample_10__1_n_59,count_upto_sample_10__1_n_60,count_upto_sample_10__1_n_61,count_upto_sample_10__1_n_62,count_upto_sample_10__1_n_63,count_upto_sample_10__1_n_64,count_upto_sample_10__1_n_65,count_upto_sample_10__1_n_66,count_upto_sample_10__1_n_67,count_upto_sample_10__1_n_68,count_upto_sample_10__1_n_69,count_upto_sample_10__1_n_70,count_upto_sample_10__1_n_71,count_upto_sample_10__1_n_72,count_upto_sample_10__1_n_73,count_upto_sample_10__1_n_74,count_upto_sample_10__1_n_75,count_upto_sample_10__1_n_76,count_upto_sample_10__1_n_77,count_upto_sample_10__1_n_78,count_upto_sample_10__1_n_79,count_upto_sample_10__1_n_80,count_upto_sample_10__1_n_81,count_upto_sample_10__1_n_82,count_upto_sample_10__1_n_83,count_upto_sample_10__1_n_84,count_upto_sample_10__1_n_85,count_upto_sample_10__1_n_86,count_upto_sample_10__1_n_87,count_upto_sample_10__1_n_88,count_upto_sample_10__1_n_89,count_upto_sample_10__1_n_90,count_upto_sample_10__1_n_91,count_upto_sample_10__1_n_92,count_upto_sample_10__1_n_93,count_upto_sample_10__1_n_94,count_upto_sample_10__1_n_95,count_upto_sample_10__1_n_96,count_upto_sample_10__1_n_97,count_upto_sample_10__1_n_98,count_upto_sample_10__1_n_99,count_upto_sample_10__1_n_100,count_upto_sample_10__1_n_101,count_upto_sample_10__1_n_102,count_upto_sample_10__1_n_103,count_upto_sample_10__1_n_104,count_upto_sample_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_sample_10__0_n_106,count_upto_sample_10__0_n_107,count_upto_sample_10__0_n_108,count_upto_sample_10__0_n_109,count_upto_sample_10__0_n_110,count_upto_sample_10__0_n_111,count_upto_sample_10__0_n_112,count_upto_sample_10__0_n_113,count_upto_sample_10__0_n_114,count_upto_sample_10__0_n_115,count_upto_sample_10__0_n_116,count_upto_sample_10__0_n_117,count_upto_sample_10__0_n_118,count_upto_sample_10__0_n_119,count_upto_sample_10__0_n_120,count_upto_sample_10__0_n_121,count_upto_sample_10__0_n_122,count_upto_sample_10__0_n_123,count_upto_sample_10__0_n_124,count_upto_sample_10__0_n_125,count_upto_sample_10__0_n_126,count_upto_sample_10__0_n_127,count_upto_sample_10__0_n_128,count_upto_sample_10__0_n_129,count_upto_sample_10__0_n_130,count_upto_sample_10__0_n_131,count_upto_sample_10__0_n_132,count_upto_sample_10__0_n_133,count_upto_sample_10__0_n_134,count_upto_sample_10__0_n_135,count_upto_sample_10__0_n_136,count_upto_sample_10__0_n_137,count_upto_sample_10__0_n_138,count_upto_sample_10__0_n_139,count_upto_sample_10__0_n_140,count_upto_sample_10__0_n_141,count_upto_sample_10__0_n_142,count_upto_sample_10__0_n_143,count_upto_sample_10__0_n_144,count_upto_sample_10__0_n_145,count_upto_sample_10__0_n_146,count_upto_sample_10__0_n_147,count_upto_sample_10__0_n_148,count_upto_sample_10__0_n_149,count_upto_sample_10__0_n_150,count_upto_sample_10__0_n_151,count_upto_sample_10__0_n_152,count_upto_sample_10__0_n_153}),
        .PCOUT(NLW_count_upto_sample_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_sample_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_105),
        .Q(\count_upto_sample_1_reg[0]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_95),
        .Q(\count_upto_sample_1_reg[10]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_94),
        .Q(\count_upto_sample_1_reg[11]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_93),
        .Q(\count_upto_sample_1_reg[12]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_92),
        .Q(\count_upto_sample_1_reg[13]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_91),
        .Q(\count_upto_sample_1_reg[14]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_90),
        .Q(\count_upto_sample_1_reg[15]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_89),
        .Q(\count_upto_sample_1_reg[16]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_104),
        .Q(\count_upto_sample_1_reg[1]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_103),
        .Q(\count_upto_sample_1_reg[2]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_102),
        .Q(\count_upto_sample_1_reg[3]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_101),
        .Q(\count_upto_sample_1_reg[4]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_100),
        .Q(\count_upto_sample_1_reg[5]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_99),
        .Q(\count_upto_sample_1_reg[6]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_98),
        .Q(\count_upto_sample_1_reg[7]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_97),
        .Q(\count_upto_sample_1_reg[8]__1_n_0 ));
  FDCE \count_upto_sample_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_10__0_n_96),
        .Q(\count_upto_sample_1_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_c0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_c0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg24_reg_n_0_[31] ,\slv_reg24_reg_n_0_[30] ,\slv_reg24_reg_n_0_[29] ,\slv_reg24_reg_n_0_[28] ,\slv_reg24_reg_n_0_[27] ,\slv_reg24_reg_n_0_[26] ,\slv_reg24_reg_n_0_[25] ,\slv_reg24_reg_n_0_[24] ,\slv_reg24_reg_n_0_[23] ,\slv_reg24_reg_n_0_[22] ,\slv_reg24_reg_n_0_[21] ,\slv_reg24_reg_n_0_[20] ,\slv_reg24_reg_n_0_[19] ,\slv_reg24_reg_n_0_[18] ,\slv_reg24_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_c0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_c0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_c0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_c0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_c0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_c0_n_58,count_upto_sample_c0_n_59,count_upto_sample_c0_n_60,count_upto_sample_c0_n_61,count_upto_sample_c0_n_62,count_upto_sample_c0_n_63,count_upto_sample_c0_n_64,count_upto_sample_c0_n_65,count_upto_sample_c0_n_66,count_upto_sample_c0_n_67,count_upto_sample_c0_n_68,count_upto_sample_c0_n_69,count_upto_sample_c0_n_70,count_upto_sample_c0_n_71,count_upto_sample_c0_n_72,count_upto_sample_c0_n_73,count_upto_sample_c0_n_74,count_upto_sample_c0_n_75,count_upto_sample_c0_n_76,count_upto_sample_c0_n_77,count_upto_sample_c0_n_78,count_upto_sample_c0_n_79,count_upto_sample_c0_n_80,count_upto_sample_c0_n_81,count_upto_sample_c0_n_82,count_upto_sample_c0_n_83,count_upto_sample_c0_n_84,count_upto_sample_c0_n_85,count_upto_sample_c0_n_86,count_upto_sample_c0_n_87,count_upto_sample_c0_n_88,count_upto_sample_c0_n_89,count_upto_sample_c0_n_90,count_upto_sample_c0_n_91,count_upto_sample_c0_n_92,count_upto_sample_c0_n_93,count_upto_sample_c0_n_94,count_upto_sample_c0_n_95,count_upto_sample_c0_n_96,count_upto_sample_c0_n_97,count_upto_sample_c0_n_98,count_upto_sample_c0_n_99,count_upto_sample_c0_n_100,count_upto_sample_c0_n_101,count_upto_sample_c0_n_102,count_upto_sample_c0_n_103,count_upto_sample_c0_n_104,count_upto_sample_c0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_c0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_c0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_c0_n_106,count_upto_sample_c0_n_107,count_upto_sample_c0_n_108,count_upto_sample_c0_n_109,count_upto_sample_c0_n_110,count_upto_sample_c0_n_111,count_upto_sample_c0_n_112,count_upto_sample_c0_n_113,count_upto_sample_c0_n_114,count_upto_sample_c0_n_115,count_upto_sample_c0_n_116,count_upto_sample_c0_n_117,count_upto_sample_c0_n_118,count_upto_sample_c0_n_119,count_upto_sample_c0_n_120,count_upto_sample_c0_n_121,count_upto_sample_c0_n_122,count_upto_sample_c0_n_123,count_upto_sample_c0_n_124,count_upto_sample_c0_n_125,count_upto_sample_c0_n_126,count_upto_sample_c0_n_127,count_upto_sample_c0_n_128,count_upto_sample_c0_n_129,count_upto_sample_c0_n_130,count_upto_sample_c0_n_131,count_upto_sample_c0_n_132,count_upto_sample_c0_n_133,count_upto_sample_c0_n_134,count_upto_sample_c0_n_135,count_upto_sample_c0_n_136,count_upto_sample_c0_n_137,count_upto_sample_c0_n_138,count_upto_sample_c0_n_139,count_upto_sample_c0_n_140,count_upto_sample_c0_n_141,count_upto_sample_c0_n_142,count_upto_sample_c0_n_143,count_upto_sample_c0_n_144,count_upto_sample_c0_n_145,count_upto_sample_c0_n_146,count_upto_sample_c0_n_147,count_upto_sample_c0_n_148,count_upto_sample_c0_n_149,count_upto_sample_c0_n_150,count_upto_sample_c0_n_151,count_upto_sample_c0_n_152,count_upto_sample_c0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_c0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_c0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg24_reg_n_0_[16] ,\slv_reg24_reg_n_0_[15] ,\slv_reg24_reg_n_0_[14] ,\slv_reg24_reg_n_0_[13] ,\slv_reg24_reg_n_0_[12] ,\slv_reg24_reg_n_0_[11] ,\slv_reg24_reg_n_0_[10] ,\slv_reg24_reg_n_0_[9] ,\slv_reg24_reg_n_0_[8] ,\slv_reg24_reg_n_0_[7] ,\slv_reg24_reg_n_0_[6] ,\slv_reg24_reg_n_0_[5] ,\slv_reg24_reg_n_0_[4] ,\slv_reg24_reg_n_0_[3] ,\slv_reg24_reg_n_0_[2] ,\slv_reg24_reg_n_0_[1] ,\slv_reg24_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_c0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_c0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_c0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_c0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_c0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_c0__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_c0__0_n_58,count_upto_sample_c0__0_n_59,count_upto_sample_c0__0_n_60,count_upto_sample_c0__0_n_61,count_upto_sample_c0__0_n_62,count_upto_sample_c0__0_n_63,count_upto_sample_c0__0_n_64,count_upto_sample_c0__0_n_65,count_upto_sample_c0__0_n_66,count_upto_sample_c0__0_n_67,count_upto_sample_c0__0_n_68,count_upto_sample_c0__0_n_69,count_upto_sample_c0__0_n_70,count_upto_sample_c0__0_n_71,count_upto_sample_c0__0_n_72,count_upto_sample_c0__0_n_73,count_upto_sample_c0__0_n_74,count_upto_sample_c0__0_n_75,count_upto_sample_c0__0_n_76,count_upto_sample_c0__0_n_77,count_upto_sample_c0__0_n_78,count_upto_sample_c0__0_n_79,count_upto_sample_c0__0_n_80,count_upto_sample_c0__0_n_81,count_upto_sample_c0__0_n_82,count_upto_sample_c0__0_n_83,count_upto_sample_c0__0_n_84,count_upto_sample_c0__0_n_85,count_upto_sample_c0__0_n_86,count_upto_sample_c0__0_n_87,count_upto_sample_c0__0_n_88,count_upto_sample_c0__0_n_89,count_upto_sample_c0__0_n_90,count_upto_sample_c0__0_n_91,count_upto_sample_c0__0_n_92,count_upto_sample_c0__0_n_93,count_upto_sample_c0__0_n_94,count_upto_sample_c0__0_n_95,count_upto_sample_c0__0_n_96,count_upto_sample_c0__0_n_97,count_upto_sample_c0__0_n_98,count_upto_sample_c0__0_n_99,count_upto_sample_c0__0_n_100,count_upto_sample_c0__0_n_101,count_upto_sample_c0__0_n_102,count_upto_sample_c0__0_n_103,count_upto_sample_c0__0_n_104,count_upto_sample_c0__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_c0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_c0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_c0__0_n_106,count_upto_sample_c0__0_n_107,count_upto_sample_c0__0_n_108,count_upto_sample_c0__0_n_109,count_upto_sample_c0__0_n_110,count_upto_sample_c0__0_n_111,count_upto_sample_c0__0_n_112,count_upto_sample_c0__0_n_113,count_upto_sample_c0__0_n_114,count_upto_sample_c0__0_n_115,count_upto_sample_c0__0_n_116,count_upto_sample_c0__0_n_117,count_upto_sample_c0__0_n_118,count_upto_sample_c0__0_n_119,count_upto_sample_c0__0_n_120,count_upto_sample_c0__0_n_121,count_upto_sample_c0__0_n_122,count_upto_sample_c0__0_n_123,count_upto_sample_c0__0_n_124,count_upto_sample_c0__0_n_125,count_upto_sample_c0__0_n_126,count_upto_sample_c0__0_n_127,count_upto_sample_c0__0_n_128,count_upto_sample_c0__0_n_129,count_upto_sample_c0__0_n_130,count_upto_sample_c0__0_n_131,count_upto_sample_c0__0_n_132,count_upto_sample_c0__0_n_133,count_upto_sample_c0__0_n_134,count_upto_sample_c0__0_n_135,count_upto_sample_c0__0_n_136,count_upto_sample_c0__0_n_137,count_upto_sample_c0__0_n_138,count_upto_sample_c0__0_n_139,count_upto_sample_c0__0_n_140,count_upto_sample_c0__0_n_141,count_upto_sample_c0__0_n_142,count_upto_sample_c0__0_n_143,count_upto_sample_c0__0_n_144,count_upto_sample_c0__0_n_145,count_upto_sample_c0__0_n_146,count_upto_sample_c0__0_n_147,count_upto_sample_c0__0_n_148,count_upto_sample_c0__0_n_149,count_upto_sample_c0__0_n_150,count_upto_sample_c0__0_n_151,count_upto_sample_c0__0_n_152,count_upto_sample_c0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_c0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_c0__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg24_reg_n_0_[16] ,\slv_reg24_reg_n_0_[15] ,\slv_reg24_reg_n_0_[14] ,\slv_reg24_reg_n_0_[13] ,\slv_reg24_reg_n_0_[12] ,\slv_reg24_reg_n_0_[11] ,\slv_reg24_reg_n_0_[10] ,\slv_reg24_reg_n_0_[9] ,\slv_reg24_reg_n_0_[8] ,\slv_reg24_reg_n_0_[7] ,\slv_reg24_reg_n_0_[6] ,\slv_reg24_reg_n_0_[5] ,\slv_reg24_reg_n_0_[4] ,\slv_reg24_reg_n_0_[3] ,\slv_reg24_reg_n_0_[2] ,\slv_reg24_reg_n_0_[1] ,\slv_reg24_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_c0__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[31] ,\slv_reg29_reg_n_0_[30] ,\slv_reg29_reg_n_0_[29] ,\slv_reg29_reg_n_0_[28] ,\slv_reg29_reg_n_0_[27] ,\slv_reg29_reg_n_0_[26] ,\slv_reg29_reg_n_0_[25] ,\slv_reg29_reg_n_0_[24] ,\slv_reg29_reg_n_0_[23] ,\slv_reg29_reg_n_0_[22] ,\slv_reg29_reg_n_0_[21] ,\slv_reg29_reg_n_0_[20] ,\slv_reg29_reg_n_0_[19] ,\slv_reg29_reg_n_0_[18] ,\slv_reg29_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_c0__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_c0__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_c0__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_c0__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_c0__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_c0__1_n_58,count_upto_sample_c0__1_n_59,count_upto_sample_c0__1_n_60,count_upto_sample_c0__1_n_61,count_upto_sample_c0__1_n_62,count_upto_sample_c0__1_n_63,count_upto_sample_c0__1_n_64,count_upto_sample_c0__1_n_65,count_upto_sample_c0__1_n_66,count_upto_sample_c0__1_n_67,count_upto_sample_c0__1_n_68,count_upto_sample_c0__1_n_69,count_upto_sample_c0__1_n_70,count_upto_sample_c0__1_n_71,count_upto_sample_c0__1_n_72,count_upto_sample_c0__1_n_73,count_upto_sample_c0__1_n_74,count_upto_sample_c0__1_n_75,count_upto_sample_c0__1_n_76,count_upto_sample_c0__1_n_77,count_upto_sample_c0__1_n_78,count_upto_sample_c0__1_n_79,count_upto_sample_c0__1_n_80,count_upto_sample_c0__1_n_81,count_upto_sample_c0__1_n_82,count_upto_sample_c0__1_n_83,count_upto_sample_c0__1_n_84,count_upto_sample_c0__1_n_85,count_upto_sample_c0__1_n_86,count_upto_sample_c0__1_n_87,count_upto_sample_c0__1_n_88,count_upto_sample_c0__1_n_89,count_upto_sample_c0__1_n_90,count_upto_sample_c0__1_n_91,count_upto_sample_c0__1_n_92,count_upto_sample_c0__1_n_93,count_upto_sample_c0__1_n_94,count_upto_sample_c0__1_n_95,count_upto_sample_c0__1_n_96,count_upto_sample_c0__1_n_97,count_upto_sample_c0__1_n_98,count_upto_sample_c0__1_n_99,count_upto_sample_c0__1_n_100,count_upto_sample_c0__1_n_101,count_upto_sample_c0__1_n_102,count_upto_sample_c0__1_n_103,count_upto_sample_c0__1_n_104,count_upto_sample_c0__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_c0__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_c0__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_sample_c0__0_n_106,count_upto_sample_c0__0_n_107,count_upto_sample_c0__0_n_108,count_upto_sample_c0__0_n_109,count_upto_sample_c0__0_n_110,count_upto_sample_c0__0_n_111,count_upto_sample_c0__0_n_112,count_upto_sample_c0__0_n_113,count_upto_sample_c0__0_n_114,count_upto_sample_c0__0_n_115,count_upto_sample_c0__0_n_116,count_upto_sample_c0__0_n_117,count_upto_sample_c0__0_n_118,count_upto_sample_c0__0_n_119,count_upto_sample_c0__0_n_120,count_upto_sample_c0__0_n_121,count_upto_sample_c0__0_n_122,count_upto_sample_c0__0_n_123,count_upto_sample_c0__0_n_124,count_upto_sample_c0__0_n_125,count_upto_sample_c0__0_n_126,count_upto_sample_c0__0_n_127,count_upto_sample_c0__0_n_128,count_upto_sample_c0__0_n_129,count_upto_sample_c0__0_n_130,count_upto_sample_c0__0_n_131,count_upto_sample_c0__0_n_132,count_upto_sample_c0__0_n_133,count_upto_sample_c0__0_n_134,count_upto_sample_c0__0_n_135,count_upto_sample_c0__0_n_136,count_upto_sample_c0__0_n_137,count_upto_sample_c0__0_n_138,count_upto_sample_c0__0_n_139,count_upto_sample_c0__0_n_140,count_upto_sample_c0__0_n_141,count_upto_sample_c0__0_n_142,count_upto_sample_c0__0_n_143,count_upto_sample_c0__0_n_144,count_upto_sample_c0__0_n_145,count_upto_sample_c0__0_n_146,count_upto_sample_c0__0_n_147,count_upto_sample_c0__0_n_148,count_upto_sample_c0__0_n_149,count_upto_sample_c0__0_n_150,count_upto_sample_c0__0_n_151,count_upto_sample_c0__0_n_152,count_upto_sample_c0__0_n_153}),
        .PCOUT(NLW_count_upto_sample_c0__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_c0__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_c_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_c_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg23_reg_n_0_[31] ,\slv_reg23_reg_n_0_[30] ,\slv_reg23_reg_n_0_[29] ,\slv_reg23_reg_n_0_[28] ,\slv_reg23_reg_n_0_[27] ,\slv_reg23_reg_n_0_[26] ,\slv_reg23_reg_n_0_[25] ,\slv_reg23_reg_n_0_[24] ,\slv_reg23_reg_n_0_[23] ,\slv_reg23_reg_n_0_[22] ,\slv_reg23_reg_n_0_[21] ,\slv_reg23_reg_n_0_[20] ,\slv_reg23_reg_n_0_[19] ,\slv_reg23_reg_n_0_[18] ,\slv_reg23_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_c_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_c_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_c_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_c_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_c_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_c_10_n_58,count_upto_sample_c_10_n_59,count_upto_sample_c_10_n_60,count_upto_sample_c_10_n_61,count_upto_sample_c_10_n_62,count_upto_sample_c_10_n_63,count_upto_sample_c_10_n_64,count_upto_sample_c_10_n_65,count_upto_sample_c_10_n_66,count_upto_sample_c_10_n_67,count_upto_sample_c_10_n_68,count_upto_sample_c_10_n_69,count_upto_sample_c_10_n_70,count_upto_sample_c_10_n_71,count_upto_sample_c_10_n_72,count_upto_sample_c_10_n_73,count_upto_sample_c_10_n_74,count_upto_sample_c_10_n_75,count_upto_sample_c_10_n_76,count_upto_sample_c_10_n_77,count_upto_sample_c_10_n_78,count_upto_sample_c_10_n_79,count_upto_sample_c_10_n_80,count_upto_sample_c_10_n_81,count_upto_sample_c_10_n_82,count_upto_sample_c_10_n_83,count_upto_sample_c_10_n_84,count_upto_sample_c_10_n_85,count_upto_sample_c_10_n_86,count_upto_sample_c_10_n_87,count_upto_sample_c_10_n_88,count_upto_sample_c_10_n_89,count_upto_sample_c_10_n_90,count_upto_sample_c_10_n_91,count_upto_sample_c_10_n_92,count_upto_sample_c_10_n_93,count_upto_sample_c_10_n_94,count_upto_sample_c_10_n_95,count_upto_sample_c_10_n_96,count_upto_sample_c_10_n_97,count_upto_sample_c_10_n_98,count_upto_sample_c_10_n_99,count_upto_sample_c_10_n_100,count_upto_sample_c_10_n_101,count_upto_sample_c_10_n_102,count_upto_sample_c_10_n_103,count_upto_sample_c_10_n_104,count_upto_sample_c_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_c_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_c_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_c_10_n_106,count_upto_sample_c_10_n_107,count_upto_sample_c_10_n_108,count_upto_sample_c_10_n_109,count_upto_sample_c_10_n_110,count_upto_sample_c_10_n_111,count_upto_sample_c_10_n_112,count_upto_sample_c_10_n_113,count_upto_sample_c_10_n_114,count_upto_sample_c_10_n_115,count_upto_sample_c_10_n_116,count_upto_sample_c_10_n_117,count_upto_sample_c_10_n_118,count_upto_sample_c_10_n_119,count_upto_sample_c_10_n_120,count_upto_sample_c_10_n_121,count_upto_sample_c_10_n_122,count_upto_sample_c_10_n_123,count_upto_sample_c_10_n_124,count_upto_sample_c_10_n_125,count_upto_sample_c_10_n_126,count_upto_sample_c_10_n_127,count_upto_sample_c_10_n_128,count_upto_sample_c_10_n_129,count_upto_sample_c_10_n_130,count_upto_sample_c_10_n_131,count_upto_sample_c_10_n_132,count_upto_sample_c_10_n_133,count_upto_sample_c_10_n_134,count_upto_sample_c_10_n_135,count_upto_sample_c_10_n_136,count_upto_sample_c_10_n_137,count_upto_sample_c_10_n_138,count_upto_sample_c_10_n_139,count_upto_sample_c_10_n_140,count_upto_sample_c_10_n_141,count_upto_sample_c_10_n_142,count_upto_sample_c_10_n_143,count_upto_sample_c_10_n_144,count_upto_sample_c_10_n_145,count_upto_sample_c_10_n_146,count_upto_sample_c_10_n_147,count_upto_sample_c_10_n_148,count_upto_sample_c_10_n_149,count_upto_sample_c_10_n_150,count_upto_sample_c_10_n_151,count_upto_sample_c_10_n_152,count_upto_sample_c_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_c_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_c_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg23_reg_n_0_[16] ,\slv_reg23_reg_n_0_[15] ,\slv_reg23_reg_n_0_[14] ,\slv_reg23_reg_n_0_[13] ,\slv_reg23_reg_n_0_[12] ,\slv_reg23_reg_n_0_[11] ,\slv_reg23_reg_n_0_[10] ,\slv_reg23_reg_n_0_[9] ,\slv_reg23_reg_n_0_[8] ,\slv_reg23_reg_n_0_[7] ,\slv_reg23_reg_n_0_[6] ,\slv_reg23_reg_n_0_[5] ,\slv_reg23_reg_n_0_[4] ,\slv_reg23_reg_n_0_[3] ,\slv_reg23_reg_n_0_[2] ,\slv_reg23_reg_n_0_[1] ,\slv_reg23_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_c_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_c_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_c_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_c_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_c_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_c_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_c_10__0_n_58,count_upto_sample_c_10__0_n_59,count_upto_sample_c_10__0_n_60,count_upto_sample_c_10__0_n_61,count_upto_sample_c_10__0_n_62,count_upto_sample_c_10__0_n_63,count_upto_sample_c_10__0_n_64,count_upto_sample_c_10__0_n_65,count_upto_sample_c_10__0_n_66,count_upto_sample_c_10__0_n_67,count_upto_sample_c_10__0_n_68,count_upto_sample_c_10__0_n_69,count_upto_sample_c_10__0_n_70,count_upto_sample_c_10__0_n_71,count_upto_sample_c_10__0_n_72,count_upto_sample_c_10__0_n_73,count_upto_sample_c_10__0_n_74,count_upto_sample_c_10__0_n_75,count_upto_sample_c_10__0_n_76,count_upto_sample_c_10__0_n_77,count_upto_sample_c_10__0_n_78,count_upto_sample_c_10__0_n_79,count_upto_sample_c_10__0_n_80,count_upto_sample_c_10__0_n_81,count_upto_sample_c_10__0_n_82,count_upto_sample_c_10__0_n_83,count_upto_sample_c_10__0_n_84,count_upto_sample_c_10__0_n_85,count_upto_sample_c_10__0_n_86,count_upto_sample_c_10__0_n_87,count_upto_sample_c_10__0_n_88,count_upto_sample_c_10__0_n_89,count_upto_sample_c_10__0_n_90,count_upto_sample_c_10__0_n_91,count_upto_sample_c_10__0_n_92,count_upto_sample_c_10__0_n_93,count_upto_sample_c_10__0_n_94,count_upto_sample_c_10__0_n_95,count_upto_sample_c_10__0_n_96,count_upto_sample_c_10__0_n_97,count_upto_sample_c_10__0_n_98,count_upto_sample_c_10__0_n_99,count_upto_sample_c_10__0_n_100,count_upto_sample_c_10__0_n_101,count_upto_sample_c_10__0_n_102,count_upto_sample_c_10__0_n_103,count_upto_sample_c_10__0_n_104,count_upto_sample_c_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_c_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_c_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_c_10__0_n_106,count_upto_sample_c_10__0_n_107,count_upto_sample_c_10__0_n_108,count_upto_sample_c_10__0_n_109,count_upto_sample_c_10__0_n_110,count_upto_sample_c_10__0_n_111,count_upto_sample_c_10__0_n_112,count_upto_sample_c_10__0_n_113,count_upto_sample_c_10__0_n_114,count_upto_sample_c_10__0_n_115,count_upto_sample_c_10__0_n_116,count_upto_sample_c_10__0_n_117,count_upto_sample_c_10__0_n_118,count_upto_sample_c_10__0_n_119,count_upto_sample_c_10__0_n_120,count_upto_sample_c_10__0_n_121,count_upto_sample_c_10__0_n_122,count_upto_sample_c_10__0_n_123,count_upto_sample_c_10__0_n_124,count_upto_sample_c_10__0_n_125,count_upto_sample_c_10__0_n_126,count_upto_sample_c_10__0_n_127,count_upto_sample_c_10__0_n_128,count_upto_sample_c_10__0_n_129,count_upto_sample_c_10__0_n_130,count_upto_sample_c_10__0_n_131,count_upto_sample_c_10__0_n_132,count_upto_sample_c_10__0_n_133,count_upto_sample_c_10__0_n_134,count_upto_sample_c_10__0_n_135,count_upto_sample_c_10__0_n_136,count_upto_sample_c_10__0_n_137,count_upto_sample_c_10__0_n_138,count_upto_sample_c_10__0_n_139,count_upto_sample_c_10__0_n_140,count_upto_sample_c_10__0_n_141,count_upto_sample_c_10__0_n_142,count_upto_sample_c_10__0_n_143,count_upto_sample_c_10__0_n_144,count_upto_sample_c_10__0_n_145,count_upto_sample_c_10__0_n_146,count_upto_sample_c_10__0_n_147,count_upto_sample_c_10__0_n_148,count_upto_sample_c_10__0_n_149,count_upto_sample_c_10__0_n_150,count_upto_sample_c_10__0_n_151,count_upto_sample_c_10__0_n_152,count_upto_sample_c_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_c_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_c_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg23_reg_n_0_[16] ,\slv_reg23_reg_n_0_[15] ,\slv_reg23_reg_n_0_[14] ,\slv_reg23_reg_n_0_[13] ,\slv_reg23_reg_n_0_[12] ,\slv_reg23_reg_n_0_[11] ,\slv_reg23_reg_n_0_[10] ,\slv_reg23_reg_n_0_[9] ,\slv_reg23_reg_n_0_[8] ,\slv_reg23_reg_n_0_[7] ,\slv_reg23_reg_n_0_[6] ,\slv_reg23_reg_n_0_[5] ,\slv_reg23_reg_n_0_[4] ,\slv_reg23_reg_n_0_[3] ,\slv_reg23_reg_n_0_[2] ,\slv_reg23_reg_n_0_[1] ,\slv_reg23_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_c_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[31] ,\slv_reg29_reg_n_0_[30] ,\slv_reg29_reg_n_0_[29] ,\slv_reg29_reg_n_0_[28] ,\slv_reg29_reg_n_0_[27] ,\slv_reg29_reg_n_0_[26] ,\slv_reg29_reg_n_0_[25] ,\slv_reg29_reg_n_0_[24] ,\slv_reg29_reg_n_0_[23] ,\slv_reg29_reg_n_0_[22] ,\slv_reg29_reg_n_0_[21] ,\slv_reg29_reg_n_0_[20] ,\slv_reg29_reg_n_0_[19] ,\slv_reg29_reg_n_0_[18] ,\slv_reg29_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_c_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_c_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_c_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_c_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_c_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_c_10__1_n_58,count_upto_sample_c_10__1_n_59,count_upto_sample_c_10__1_n_60,count_upto_sample_c_10__1_n_61,count_upto_sample_c_10__1_n_62,count_upto_sample_c_10__1_n_63,count_upto_sample_c_10__1_n_64,count_upto_sample_c_10__1_n_65,count_upto_sample_c_10__1_n_66,count_upto_sample_c_10__1_n_67,count_upto_sample_c_10__1_n_68,count_upto_sample_c_10__1_n_69,count_upto_sample_c_10__1_n_70,count_upto_sample_c_10__1_n_71,count_upto_sample_c_10__1_n_72,count_upto_sample_c_10__1_n_73,count_upto_sample_c_10__1_n_74,count_upto_sample_c_10__1_n_75,count_upto_sample_c_10__1_n_76,count_upto_sample_c_10__1_n_77,count_upto_sample_c_10__1_n_78,count_upto_sample_c_10__1_n_79,count_upto_sample_c_10__1_n_80,count_upto_sample_c_10__1_n_81,count_upto_sample_c_10__1_n_82,count_upto_sample_c_10__1_n_83,count_upto_sample_c_10__1_n_84,count_upto_sample_c_10__1_n_85,count_upto_sample_c_10__1_n_86,count_upto_sample_c_10__1_n_87,count_upto_sample_c_10__1_n_88,count_upto_sample_c_10__1_n_89,count_upto_sample_c_10__1_n_90,count_upto_sample_c_10__1_n_91,count_upto_sample_c_10__1_n_92,count_upto_sample_c_10__1_n_93,count_upto_sample_c_10__1_n_94,count_upto_sample_c_10__1_n_95,count_upto_sample_c_10__1_n_96,count_upto_sample_c_10__1_n_97,count_upto_sample_c_10__1_n_98,count_upto_sample_c_10__1_n_99,count_upto_sample_c_10__1_n_100,count_upto_sample_c_10__1_n_101,count_upto_sample_c_10__1_n_102,count_upto_sample_c_10__1_n_103,count_upto_sample_c_10__1_n_104,count_upto_sample_c_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_c_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_c_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_sample_c_10__0_n_106,count_upto_sample_c_10__0_n_107,count_upto_sample_c_10__0_n_108,count_upto_sample_c_10__0_n_109,count_upto_sample_c_10__0_n_110,count_upto_sample_c_10__0_n_111,count_upto_sample_c_10__0_n_112,count_upto_sample_c_10__0_n_113,count_upto_sample_c_10__0_n_114,count_upto_sample_c_10__0_n_115,count_upto_sample_c_10__0_n_116,count_upto_sample_c_10__0_n_117,count_upto_sample_c_10__0_n_118,count_upto_sample_c_10__0_n_119,count_upto_sample_c_10__0_n_120,count_upto_sample_c_10__0_n_121,count_upto_sample_c_10__0_n_122,count_upto_sample_c_10__0_n_123,count_upto_sample_c_10__0_n_124,count_upto_sample_c_10__0_n_125,count_upto_sample_c_10__0_n_126,count_upto_sample_c_10__0_n_127,count_upto_sample_c_10__0_n_128,count_upto_sample_c_10__0_n_129,count_upto_sample_c_10__0_n_130,count_upto_sample_c_10__0_n_131,count_upto_sample_c_10__0_n_132,count_upto_sample_c_10__0_n_133,count_upto_sample_c_10__0_n_134,count_upto_sample_c_10__0_n_135,count_upto_sample_c_10__0_n_136,count_upto_sample_c_10__0_n_137,count_upto_sample_c_10__0_n_138,count_upto_sample_c_10__0_n_139,count_upto_sample_c_10__0_n_140,count_upto_sample_c_10__0_n_141,count_upto_sample_c_10__0_n_142,count_upto_sample_c_10__0_n_143,count_upto_sample_c_10__0_n_144,count_upto_sample_c_10__0_n_145,count_upto_sample_c_10__0_n_146,count_upto_sample_c_10__0_n_147,count_upto_sample_c_10__0_n_148,count_upto_sample_c_10__0_n_149,count_upto_sample_c_10__0_n_150,count_upto_sample_c_10__0_n_151,count_upto_sample_c_10__0_n_152,count_upto_sample_c_10__0_n_153}),
        .PCOUT(NLW_count_upto_sample_c_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_c_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_sample_c_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_105),
        .Q(\count_upto_sample_c_1_reg[0]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_95),
        .Q(\count_upto_sample_c_1_reg[10]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_94),
        .Q(\count_upto_sample_c_1_reg[11]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_93),
        .Q(\count_upto_sample_c_1_reg[12]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_92),
        .Q(\count_upto_sample_c_1_reg[13]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_91),
        .Q(\count_upto_sample_c_1_reg[14]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_90),
        .Q(\count_upto_sample_c_1_reg[15]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_89),
        .Q(\count_upto_sample_c_1_reg[16]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_104),
        .Q(\count_upto_sample_c_1_reg[1]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_103),
        .Q(\count_upto_sample_c_1_reg[2]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_102),
        .Q(\count_upto_sample_c_1_reg[3]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_101),
        .Q(\count_upto_sample_c_1_reg[4]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_100),
        .Q(\count_upto_sample_c_1_reg[5]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_99),
        .Q(\count_upto_sample_c_1_reg[6]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_98),
        .Q(\count_upto_sample_c_1_reg[7]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_97),
        .Q(\count_upto_sample_c_1_reg[8]__1_n_0 ));
  FDCE \count_upto_sample_c_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c_10__0_n_96),
        .Q(\count_upto_sample_c_1_reg[9]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_105),
        .Q(\count_upto_sample_c_reg[0]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_95),
        .Q(\count_upto_sample_c_reg[10]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_94),
        .Q(\count_upto_sample_c_reg[11]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_93),
        .Q(\count_upto_sample_c_reg[12]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_92),
        .Q(\count_upto_sample_c_reg[13]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_91),
        .Q(\count_upto_sample_c_reg[14]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_90),
        .Q(\count_upto_sample_c_reg[15]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_89),
        .Q(\count_upto_sample_c_reg[16]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_104),
        .Q(\count_upto_sample_c_reg[1]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_103),
        .Q(\count_upto_sample_c_reg[2]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_102),
        .Q(\count_upto_sample_c_reg[3]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_101),
        .Q(\count_upto_sample_c_reg[4]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_100),
        .Q(\count_upto_sample_c_reg[5]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_99),
        .Q(\count_upto_sample_c_reg[6]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_98),
        .Q(\count_upto_sample_c_reg[7]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_97),
        .Q(\count_upto_sample_c_reg[8]__1_n_0 ));
  FDCE \count_upto_sample_c_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_c0__0_n_96),
        .Q(\count_upto_sample_c_reg[9]__1_n_0 ));
  FDCE \count_upto_sample_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_105),
        .Q(\count_upto_sample_reg[0]__1_n_0 ));
  FDCE \count_upto_sample_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_95),
        .Q(\count_upto_sample_reg[10]__1_n_0 ));
  FDCE \count_upto_sample_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_94),
        .Q(\count_upto_sample_reg[11]__1_n_0 ));
  FDCE \count_upto_sample_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_93),
        .Q(\count_upto_sample_reg[12]__1_n_0 ));
  FDCE \count_upto_sample_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_92),
        .Q(\count_upto_sample_reg[13]__1_n_0 ));
  FDCE \count_upto_sample_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_91),
        .Q(\count_upto_sample_reg[14]__1_n_0 ));
  FDCE \count_upto_sample_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_90),
        .Q(\count_upto_sample_reg[15]__1_n_0 ));
  FDCE \count_upto_sample_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_89),
        .Q(\count_upto_sample_reg[16]__1_n_0 ));
  FDCE \count_upto_sample_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_104),
        .Q(\count_upto_sample_reg[1]__1_n_0 ));
  FDCE \count_upto_sample_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_103),
        .Q(\count_upto_sample_reg[2]__1_n_0 ));
  FDCE \count_upto_sample_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_102),
        .Q(\count_upto_sample_reg[3]__1_n_0 ));
  FDCE \count_upto_sample_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_101),
        .Q(\count_upto_sample_reg[4]__1_n_0 ));
  FDCE \count_upto_sample_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_100),
        .Q(\count_upto_sample_reg[5]__1_n_0 ));
  FDCE \count_upto_sample_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_99),
        .Q(\count_upto_sample_reg[6]__1_n_0 ));
  FDCE \count_upto_sample_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_98),
        .Q(\count_upto_sample_reg[7]__1_n_0 ));
  FDCE \count_upto_sample_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_97),
        .Q(\count_upto_sample_reg[8]__1_n_0 ));
  FDCE \count_upto_sample_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample0__0_n_96),
        .Q(\count_upto_sample_reg[9]__1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_tr0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_tr0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg28_reg_n_0_[31] ,\slv_reg28_reg_n_0_[30] ,\slv_reg28_reg_n_0_[29] ,\slv_reg28_reg_n_0_[28] ,\slv_reg28_reg_n_0_[27] ,\slv_reg28_reg_n_0_[26] ,\slv_reg28_reg_n_0_[25] ,\slv_reg28_reg_n_0_[24] ,\slv_reg28_reg_n_0_[23] ,\slv_reg28_reg_n_0_[22] ,\slv_reg28_reg_n_0_[21] ,\slv_reg28_reg_n_0_[20] ,\slv_reg28_reg_n_0_[19] ,\slv_reg28_reg_n_0_[18] ,\slv_reg28_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_tr0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_tr0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_tr0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_tr0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_tr0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_tr0_n_58,count_upto_sample_tr0_n_59,count_upto_sample_tr0_n_60,count_upto_sample_tr0_n_61,count_upto_sample_tr0_n_62,count_upto_sample_tr0_n_63,count_upto_sample_tr0_n_64,count_upto_sample_tr0_n_65,count_upto_sample_tr0_n_66,count_upto_sample_tr0_n_67,count_upto_sample_tr0_n_68,count_upto_sample_tr0_n_69,count_upto_sample_tr0_n_70,count_upto_sample_tr0_n_71,count_upto_sample_tr0_n_72,count_upto_sample_tr0_n_73,count_upto_sample_tr0_n_74,count_upto_sample_tr0_n_75,count_upto_sample_tr0_n_76,count_upto_sample_tr0_n_77,count_upto_sample_tr0_n_78,count_upto_sample_tr0_n_79,count_upto_sample_tr0_n_80,count_upto_sample_tr0_n_81,count_upto_sample_tr0_n_82,count_upto_sample_tr0_n_83,count_upto_sample_tr0_n_84,count_upto_sample_tr0_n_85,count_upto_sample_tr0_n_86,count_upto_sample_tr0_n_87,count_upto_sample_tr0_n_88,count_upto_sample_tr0_n_89,count_upto_sample_tr0_n_90,count_upto_sample_tr0_n_91,count_upto_sample_tr0_n_92,count_upto_sample_tr0_n_93,count_upto_sample_tr0_n_94,count_upto_sample_tr0_n_95,count_upto_sample_tr0_n_96,count_upto_sample_tr0_n_97,count_upto_sample_tr0_n_98,count_upto_sample_tr0_n_99,count_upto_sample_tr0_n_100,count_upto_sample_tr0_n_101,count_upto_sample_tr0_n_102,count_upto_sample_tr0_n_103,count_upto_sample_tr0_n_104,count_upto_sample_tr0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_tr0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_tr0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_tr0_n_106,count_upto_sample_tr0_n_107,count_upto_sample_tr0_n_108,count_upto_sample_tr0_n_109,count_upto_sample_tr0_n_110,count_upto_sample_tr0_n_111,count_upto_sample_tr0_n_112,count_upto_sample_tr0_n_113,count_upto_sample_tr0_n_114,count_upto_sample_tr0_n_115,count_upto_sample_tr0_n_116,count_upto_sample_tr0_n_117,count_upto_sample_tr0_n_118,count_upto_sample_tr0_n_119,count_upto_sample_tr0_n_120,count_upto_sample_tr0_n_121,count_upto_sample_tr0_n_122,count_upto_sample_tr0_n_123,count_upto_sample_tr0_n_124,count_upto_sample_tr0_n_125,count_upto_sample_tr0_n_126,count_upto_sample_tr0_n_127,count_upto_sample_tr0_n_128,count_upto_sample_tr0_n_129,count_upto_sample_tr0_n_130,count_upto_sample_tr0_n_131,count_upto_sample_tr0_n_132,count_upto_sample_tr0_n_133,count_upto_sample_tr0_n_134,count_upto_sample_tr0_n_135,count_upto_sample_tr0_n_136,count_upto_sample_tr0_n_137,count_upto_sample_tr0_n_138,count_upto_sample_tr0_n_139,count_upto_sample_tr0_n_140,count_upto_sample_tr0_n_141,count_upto_sample_tr0_n_142,count_upto_sample_tr0_n_143,count_upto_sample_tr0_n_144,count_upto_sample_tr0_n_145,count_upto_sample_tr0_n_146,count_upto_sample_tr0_n_147,count_upto_sample_tr0_n_148,count_upto_sample_tr0_n_149,count_upto_sample_tr0_n_150,count_upto_sample_tr0_n_151,count_upto_sample_tr0_n_152,count_upto_sample_tr0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_tr0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_tr0__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg28_reg_n_0_[16] ,\slv_reg28_reg_n_0_[15] ,\slv_reg28_reg_n_0_[14] ,\slv_reg28_reg_n_0_[13] ,\slv_reg28_reg_n_0_[12] ,\slv_reg28_reg_n_0_[11] ,\slv_reg28_reg_n_0_[10] ,\slv_reg28_reg_n_0_[9] ,\slv_reg28_reg_n_0_[8] ,\slv_reg28_reg_n_0_[7] ,\slv_reg28_reg_n_0_[6] ,\slv_reg28_reg_n_0_[5] ,\slv_reg28_reg_n_0_[4] ,\slv_reg28_reg_n_0_[3] ,\slv_reg28_reg_n_0_[2] ,\slv_reg28_reg_n_0_[1] ,\slv_reg28_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_tr0__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_tr0__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_tr0__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_tr0__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_tr0__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_tr0__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_tr0__0_n_58,count_upto_sample_tr0__0_n_59,count_upto_sample_tr0__0_n_60,count_upto_sample_tr0__0_n_61,count_upto_sample_tr0__0_n_62,count_upto_sample_tr0__0_n_63,count_upto_sample_tr0__0_n_64,count_upto_sample_tr0__0_n_65,count_upto_sample_tr0__0_n_66,count_upto_sample_tr0__0_n_67,count_upto_sample_tr0__0_n_68,count_upto_sample_tr0__0_n_69,count_upto_sample_tr0__0_n_70,count_upto_sample_tr0__0_n_71,count_upto_sample_tr0__0_n_72,count_upto_sample_tr0__0_n_73,count_upto_sample_tr0__0_n_74,count_upto_sample_tr0__0_n_75,count_upto_sample_tr0__0_n_76,count_upto_sample_tr0__0_n_77,count_upto_sample_tr0__0_n_78,count_upto_sample_tr0__0_n_79,count_upto_sample_tr0__0_n_80,count_upto_sample_tr0__0_n_81,count_upto_sample_tr0__0_n_82,count_upto_sample_tr0__0_n_83,count_upto_sample_tr0__0_n_84,count_upto_sample_tr0__0_n_85,count_upto_sample_tr0__0_n_86,count_upto_sample_tr0__0_n_87,count_upto_sample_tr0__0_n_88,count_upto_sample_tr0__0_n_89,count_upto_sample_tr0__0_n_90,count_upto_sample_tr0__0_n_91,count_upto_sample_tr0__0_n_92,count_upto_sample_tr0__0_n_93,count_upto_sample_tr0__0_n_94,count_upto_sample_tr0__0_n_95,count_upto_sample_tr0__0_n_96,count_upto_sample_tr0__0_n_97,count_upto_sample_tr0__0_n_98,count_upto_sample_tr0__0_n_99,count_upto_sample_tr0__0_n_100,count_upto_sample_tr0__0_n_101,count_upto_sample_tr0__0_n_102,count_upto_sample_tr0__0_n_103,count_upto_sample_tr0__0_n_104,count_upto_sample_tr0__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_tr0__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_tr0__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_tr0__0_n_106,count_upto_sample_tr0__0_n_107,count_upto_sample_tr0__0_n_108,count_upto_sample_tr0__0_n_109,count_upto_sample_tr0__0_n_110,count_upto_sample_tr0__0_n_111,count_upto_sample_tr0__0_n_112,count_upto_sample_tr0__0_n_113,count_upto_sample_tr0__0_n_114,count_upto_sample_tr0__0_n_115,count_upto_sample_tr0__0_n_116,count_upto_sample_tr0__0_n_117,count_upto_sample_tr0__0_n_118,count_upto_sample_tr0__0_n_119,count_upto_sample_tr0__0_n_120,count_upto_sample_tr0__0_n_121,count_upto_sample_tr0__0_n_122,count_upto_sample_tr0__0_n_123,count_upto_sample_tr0__0_n_124,count_upto_sample_tr0__0_n_125,count_upto_sample_tr0__0_n_126,count_upto_sample_tr0__0_n_127,count_upto_sample_tr0__0_n_128,count_upto_sample_tr0__0_n_129,count_upto_sample_tr0__0_n_130,count_upto_sample_tr0__0_n_131,count_upto_sample_tr0__0_n_132,count_upto_sample_tr0__0_n_133,count_upto_sample_tr0__0_n_134,count_upto_sample_tr0__0_n_135,count_upto_sample_tr0__0_n_136,count_upto_sample_tr0__0_n_137,count_upto_sample_tr0__0_n_138,count_upto_sample_tr0__0_n_139,count_upto_sample_tr0__0_n_140,count_upto_sample_tr0__0_n_141,count_upto_sample_tr0__0_n_142,count_upto_sample_tr0__0_n_143,count_upto_sample_tr0__0_n_144,count_upto_sample_tr0__0_n_145,count_upto_sample_tr0__0_n_146,count_upto_sample_tr0__0_n_147,count_upto_sample_tr0__0_n_148,count_upto_sample_tr0__0_n_149,count_upto_sample_tr0__0_n_150,count_upto_sample_tr0__0_n_151,count_upto_sample_tr0__0_n_152,count_upto_sample_tr0__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_tr0__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_tr0__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg28_reg_n_0_[16] ,\slv_reg28_reg_n_0_[15] ,\slv_reg28_reg_n_0_[14] ,\slv_reg28_reg_n_0_[13] ,\slv_reg28_reg_n_0_[12] ,\slv_reg28_reg_n_0_[11] ,\slv_reg28_reg_n_0_[10] ,\slv_reg28_reg_n_0_[9] ,\slv_reg28_reg_n_0_[8] ,\slv_reg28_reg_n_0_[7] ,\slv_reg28_reg_n_0_[6] ,\slv_reg28_reg_n_0_[5] ,\slv_reg28_reg_n_0_[4] ,\slv_reg28_reg_n_0_[3] ,\slv_reg28_reg_n_0_[2] ,\slv_reg28_reg_n_0_[1] ,\slv_reg28_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_tr0__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[31] ,\slv_reg29_reg_n_0_[30] ,\slv_reg29_reg_n_0_[29] ,\slv_reg29_reg_n_0_[28] ,\slv_reg29_reg_n_0_[27] ,\slv_reg29_reg_n_0_[26] ,\slv_reg29_reg_n_0_[25] ,\slv_reg29_reg_n_0_[24] ,\slv_reg29_reg_n_0_[23] ,\slv_reg29_reg_n_0_[22] ,\slv_reg29_reg_n_0_[21] ,\slv_reg29_reg_n_0_[20] ,\slv_reg29_reg_n_0_[19] ,\slv_reg29_reg_n_0_[18] ,\slv_reg29_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_tr0__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_tr0__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_tr0__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_tr0__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_tr0__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_tr0__1_n_58,count_upto_sample_tr0__1_n_59,count_upto_sample_tr0__1_n_60,count_upto_sample_tr0__1_n_61,count_upto_sample_tr0__1_n_62,count_upto_sample_tr0__1_n_63,count_upto_sample_tr0__1_n_64,count_upto_sample_tr0__1_n_65,count_upto_sample_tr0__1_n_66,count_upto_sample_tr0__1_n_67,count_upto_sample_tr0__1_n_68,count_upto_sample_tr0__1_n_69,count_upto_sample_tr0__1_n_70,count_upto_sample_tr0__1_n_71,count_upto_sample_tr0__1_n_72,count_upto_sample_tr0__1_n_73,count_upto_sample_tr0__1_n_74,count_upto_sample_tr0__1_n_75,count_upto_sample_tr0__1_n_76,count_upto_sample_tr0__1_n_77,count_upto_sample_tr0__1_n_78,count_upto_sample_tr0__1_n_79,count_upto_sample_tr0__1_n_80,count_upto_sample_tr0__1_n_81,count_upto_sample_tr0__1_n_82,count_upto_sample_tr0__1_n_83,count_upto_sample_tr0__1_n_84,count_upto_sample_tr0__1_n_85,count_upto_sample_tr0__1_n_86,count_upto_sample_tr0__1_n_87,count_upto_sample_tr0__1_n_88,count_upto_sample_tr0__1_n_89,count_upto_sample_tr0__1_n_90,count_upto_sample_tr0__1_n_91,count_upto_sample_tr0__1_n_92,count_upto_sample_tr0__1_n_93,count_upto_sample_tr0__1_n_94,count_upto_sample_tr0__1_n_95,count_upto_sample_tr0__1_n_96,count_upto_sample_tr0__1_n_97,count_upto_sample_tr0__1_n_98,count_upto_sample_tr0__1_n_99,count_upto_sample_tr0__1_n_100,count_upto_sample_tr0__1_n_101,count_upto_sample_tr0__1_n_102,count_upto_sample_tr0__1_n_103,count_upto_sample_tr0__1_n_104,count_upto_sample_tr0__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_tr0__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_tr0__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_sample_tr0__0_n_106,count_upto_sample_tr0__0_n_107,count_upto_sample_tr0__0_n_108,count_upto_sample_tr0__0_n_109,count_upto_sample_tr0__0_n_110,count_upto_sample_tr0__0_n_111,count_upto_sample_tr0__0_n_112,count_upto_sample_tr0__0_n_113,count_upto_sample_tr0__0_n_114,count_upto_sample_tr0__0_n_115,count_upto_sample_tr0__0_n_116,count_upto_sample_tr0__0_n_117,count_upto_sample_tr0__0_n_118,count_upto_sample_tr0__0_n_119,count_upto_sample_tr0__0_n_120,count_upto_sample_tr0__0_n_121,count_upto_sample_tr0__0_n_122,count_upto_sample_tr0__0_n_123,count_upto_sample_tr0__0_n_124,count_upto_sample_tr0__0_n_125,count_upto_sample_tr0__0_n_126,count_upto_sample_tr0__0_n_127,count_upto_sample_tr0__0_n_128,count_upto_sample_tr0__0_n_129,count_upto_sample_tr0__0_n_130,count_upto_sample_tr0__0_n_131,count_upto_sample_tr0__0_n_132,count_upto_sample_tr0__0_n_133,count_upto_sample_tr0__0_n_134,count_upto_sample_tr0__0_n_135,count_upto_sample_tr0__0_n_136,count_upto_sample_tr0__0_n_137,count_upto_sample_tr0__0_n_138,count_upto_sample_tr0__0_n_139,count_upto_sample_tr0__0_n_140,count_upto_sample_tr0__0_n_141,count_upto_sample_tr0__0_n_142,count_upto_sample_tr0__0_n_143,count_upto_sample_tr0__0_n_144,count_upto_sample_tr0__0_n_145,count_upto_sample_tr0__0_n_146,count_upto_sample_tr0__0_n_147,count_upto_sample_tr0__0_n_148,count_upto_sample_tr0__0_n_149,count_upto_sample_tr0__0_n_150,count_upto_sample_tr0__0_n_151,count_upto_sample_tr0__0_n_152,count_upto_sample_tr0__0_n_153}),
        .PCOUT(NLW_count_upto_sample_tr0__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_tr0__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_tr_10
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_tr_10_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg27_reg_n_0_[31] ,\slv_reg27_reg_n_0_[30] ,\slv_reg27_reg_n_0_[29] ,\slv_reg27_reg_n_0_[28] ,\slv_reg27_reg_n_0_[27] ,\slv_reg27_reg_n_0_[26] ,\slv_reg27_reg_n_0_[25] ,\slv_reg27_reg_n_0_[24] ,\slv_reg27_reg_n_0_[23] ,\slv_reg27_reg_n_0_[22] ,\slv_reg27_reg_n_0_[21] ,\slv_reg27_reg_n_0_[20] ,\slv_reg27_reg_n_0_[19] ,\slv_reg27_reg_n_0_[18] ,\slv_reg27_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_tr_10_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_tr_10_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_tr_10_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_tr_10_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_tr_10_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_tr_10_n_58,count_upto_sample_tr_10_n_59,count_upto_sample_tr_10_n_60,count_upto_sample_tr_10_n_61,count_upto_sample_tr_10_n_62,count_upto_sample_tr_10_n_63,count_upto_sample_tr_10_n_64,count_upto_sample_tr_10_n_65,count_upto_sample_tr_10_n_66,count_upto_sample_tr_10_n_67,count_upto_sample_tr_10_n_68,count_upto_sample_tr_10_n_69,count_upto_sample_tr_10_n_70,count_upto_sample_tr_10_n_71,count_upto_sample_tr_10_n_72,count_upto_sample_tr_10_n_73,count_upto_sample_tr_10_n_74,count_upto_sample_tr_10_n_75,count_upto_sample_tr_10_n_76,count_upto_sample_tr_10_n_77,count_upto_sample_tr_10_n_78,count_upto_sample_tr_10_n_79,count_upto_sample_tr_10_n_80,count_upto_sample_tr_10_n_81,count_upto_sample_tr_10_n_82,count_upto_sample_tr_10_n_83,count_upto_sample_tr_10_n_84,count_upto_sample_tr_10_n_85,count_upto_sample_tr_10_n_86,count_upto_sample_tr_10_n_87,count_upto_sample_tr_10_n_88,count_upto_sample_tr_10_n_89,count_upto_sample_tr_10_n_90,count_upto_sample_tr_10_n_91,count_upto_sample_tr_10_n_92,count_upto_sample_tr_10_n_93,count_upto_sample_tr_10_n_94,count_upto_sample_tr_10_n_95,count_upto_sample_tr_10_n_96,count_upto_sample_tr_10_n_97,count_upto_sample_tr_10_n_98,count_upto_sample_tr_10_n_99,count_upto_sample_tr_10_n_100,count_upto_sample_tr_10_n_101,count_upto_sample_tr_10_n_102,count_upto_sample_tr_10_n_103,count_upto_sample_tr_10_n_104,count_upto_sample_tr_10_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_tr_10_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_tr_10_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_tr_10_n_106,count_upto_sample_tr_10_n_107,count_upto_sample_tr_10_n_108,count_upto_sample_tr_10_n_109,count_upto_sample_tr_10_n_110,count_upto_sample_tr_10_n_111,count_upto_sample_tr_10_n_112,count_upto_sample_tr_10_n_113,count_upto_sample_tr_10_n_114,count_upto_sample_tr_10_n_115,count_upto_sample_tr_10_n_116,count_upto_sample_tr_10_n_117,count_upto_sample_tr_10_n_118,count_upto_sample_tr_10_n_119,count_upto_sample_tr_10_n_120,count_upto_sample_tr_10_n_121,count_upto_sample_tr_10_n_122,count_upto_sample_tr_10_n_123,count_upto_sample_tr_10_n_124,count_upto_sample_tr_10_n_125,count_upto_sample_tr_10_n_126,count_upto_sample_tr_10_n_127,count_upto_sample_tr_10_n_128,count_upto_sample_tr_10_n_129,count_upto_sample_tr_10_n_130,count_upto_sample_tr_10_n_131,count_upto_sample_tr_10_n_132,count_upto_sample_tr_10_n_133,count_upto_sample_tr_10_n_134,count_upto_sample_tr_10_n_135,count_upto_sample_tr_10_n_136,count_upto_sample_tr_10_n_137,count_upto_sample_tr_10_n_138,count_upto_sample_tr_10_n_139,count_upto_sample_tr_10_n_140,count_upto_sample_tr_10_n_141,count_upto_sample_tr_10_n_142,count_upto_sample_tr_10_n_143,count_upto_sample_tr_10_n_144,count_upto_sample_tr_10_n_145,count_upto_sample_tr_10_n_146,count_upto_sample_tr_10_n_147,count_upto_sample_tr_10_n_148,count_upto_sample_tr_10_n_149,count_upto_sample_tr_10_n_150,count_upto_sample_tr_10_n_151,count_upto_sample_tr_10_n_152,count_upto_sample_tr_10_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_tr_10_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_tr_10__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg27_reg_n_0_[16] ,\slv_reg27_reg_n_0_[15] ,\slv_reg27_reg_n_0_[14] ,\slv_reg27_reg_n_0_[13] ,\slv_reg27_reg_n_0_[12] ,\slv_reg27_reg_n_0_[11] ,\slv_reg27_reg_n_0_[10] ,\slv_reg27_reg_n_0_[9] ,\slv_reg27_reg_n_0_[8] ,\slv_reg27_reg_n_0_[7] ,\slv_reg27_reg_n_0_[6] ,\slv_reg27_reg_n_0_[5] ,\slv_reg27_reg_n_0_[4] ,\slv_reg27_reg_n_0_[3] ,\slv_reg27_reg_n_0_[2] ,\slv_reg27_reg_n_0_[1] ,\slv_reg27_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_tr_10__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\slv_reg29_reg_n_0_[16] ,\slv_reg29_reg_n_0_[15] ,\slv_reg29_reg_n_0_[14] ,\slv_reg29_reg_n_0_[13] ,\slv_reg29_reg_n_0_[12] ,\slv_reg29_reg_n_0_[11] ,\slv_reg29_reg_n_0_[10] ,\slv_reg29_reg_n_0_[9] ,\slv_reg29_reg_n_0_[8] ,\slv_reg29_reg_n_0_[7] ,\slv_reg29_reg_n_0_[6] ,\slv_reg29_reg_n_0_[5] ,\slv_reg29_reg_n_0_[4] ,\slv_reg29_reg_n_0_[3] ,\slv_reg29_reg_n_0_[2] ,\slv_reg29_reg_n_0_[1] ,\slv_reg29_reg_n_0_[0] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_tr_10__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_tr_10__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_tr_10__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_tr_10__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_tr_10__0_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_tr_10__0_n_58,count_upto_sample_tr_10__0_n_59,count_upto_sample_tr_10__0_n_60,count_upto_sample_tr_10__0_n_61,count_upto_sample_tr_10__0_n_62,count_upto_sample_tr_10__0_n_63,count_upto_sample_tr_10__0_n_64,count_upto_sample_tr_10__0_n_65,count_upto_sample_tr_10__0_n_66,count_upto_sample_tr_10__0_n_67,count_upto_sample_tr_10__0_n_68,count_upto_sample_tr_10__0_n_69,count_upto_sample_tr_10__0_n_70,count_upto_sample_tr_10__0_n_71,count_upto_sample_tr_10__0_n_72,count_upto_sample_tr_10__0_n_73,count_upto_sample_tr_10__0_n_74,count_upto_sample_tr_10__0_n_75,count_upto_sample_tr_10__0_n_76,count_upto_sample_tr_10__0_n_77,count_upto_sample_tr_10__0_n_78,count_upto_sample_tr_10__0_n_79,count_upto_sample_tr_10__0_n_80,count_upto_sample_tr_10__0_n_81,count_upto_sample_tr_10__0_n_82,count_upto_sample_tr_10__0_n_83,count_upto_sample_tr_10__0_n_84,count_upto_sample_tr_10__0_n_85,count_upto_sample_tr_10__0_n_86,count_upto_sample_tr_10__0_n_87,count_upto_sample_tr_10__0_n_88,count_upto_sample_tr_10__0_n_89,count_upto_sample_tr_10__0_n_90,count_upto_sample_tr_10__0_n_91,count_upto_sample_tr_10__0_n_92,count_upto_sample_tr_10__0_n_93,count_upto_sample_tr_10__0_n_94,count_upto_sample_tr_10__0_n_95,count_upto_sample_tr_10__0_n_96,count_upto_sample_tr_10__0_n_97,count_upto_sample_tr_10__0_n_98,count_upto_sample_tr_10__0_n_99,count_upto_sample_tr_10__0_n_100,count_upto_sample_tr_10__0_n_101,count_upto_sample_tr_10__0_n_102,count_upto_sample_tr_10__0_n_103,count_upto_sample_tr_10__0_n_104,count_upto_sample_tr_10__0_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_tr_10__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_tr_10__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({count_upto_sample_tr_10__0_n_106,count_upto_sample_tr_10__0_n_107,count_upto_sample_tr_10__0_n_108,count_upto_sample_tr_10__0_n_109,count_upto_sample_tr_10__0_n_110,count_upto_sample_tr_10__0_n_111,count_upto_sample_tr_10__0_n_112,count_upto_sample_tr_10__0_n_113,count_upto_sample_tr_10__0_n_114,count_upto_sample_tr_10__0_n_115,count_upto_sample_tr_10__0_n_116,count_upto_sample_tr_10__0_n_117,count_upto_sample_tr_10__0_n_118,count_upto_sample_tr_10__0_n_119,count_upto_sample_tr_10__0_n_120,count_upto_sample_tr_10__0_n_121,count_upto_sample_tr_10__0_n_122,count_upto_sample_tr_10__0_n_123,count_upto_sample_tr_10__0_n_124,count_upto_sample_tr_10__0_n_125,count_upto_sample_tr_10__0_n_126,count_upto_sample_tr_10__0_n_127,count_upto_sample_tr_10__0_n_128,count_upto_sample_tr_10__0_n_129,count_upto_sample_tr_10__0_n_130,count_upto_sample_tr_10__0_n_131,count_upto_sample_tr_10__0_n_132,count_upto_sample_tr_10__0_n_133,count_upto_sample_tr_10__0_n_134,count_upto_sample_tr_10__0_n_135,count_upto_sample_tr_10__0_n_136,count_upto_sample_tr_10__0_n_137,count_upto_sample_tr_10__0_n_138,count_upto_sample_tr_10__0_n_139,count_upto_sample_tr_10__0_n_140,count_upto_sample_tr_10__0_n_141,count_upto_sample_tr_10__0_n_142,count_upto_sample_tr_10__0_n_143,count_upto_sample_tr_10__0_n_144,count_upto_sample_tr_10__0_n_145,count_upto_sample_tr_10__0_n_146,count_upto_sample_tr_10__0_n_147,count_upto_sample_tr_10__0_n_148,count_upto_sample_tr_10__0_n_149,count_upto_sample_tr_10__0_n_150,count_upto_sample_tr_10__0_n_151,count_upto_sample_tr_10__0_n_152,count_upto_sample_tr_10__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_tr_10__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    count_upto_sample_tr_10__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\slv_reg27_reg_n_0_[16] ,\slv_reg27_reg_n_0_[15] ,\slv_reg27_reg_n_0_[14] ,\slv_reg27_reg_n_0_[13] ,\slv_reg27_reg_n_0_[12] ,\slv_reg27_reg_n_0_[11] ,\slv_reg27_reg_n_0_[10] ,\slv_reg27_reg_n_0_[9] ,\slv_reg27_reg_n_0_[8] ,\slv_reg27_reg_n_0_[7] ,\slv_reg27_reg_n_0_[6] ,\slv_reg27_reg_n_0_[5] ,\slv_reg27_reg_n_0_[4] ,\slv_reg27_reg_n_0_[3] ,\slv_reg27_reg_n_0_[2] ,\slv_reg27_reg_n_0_[1] ,\slv_reg27_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_count_upto_sample_tr_10__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,\slv_reg29_reg_n_0_[31] ,\slv_reg29_reg_n_0_[30] ,\slv_reg29_reg_n_0_[29] ,\slv_reg29_reg_n_0_[28] ,\slv_reg29_reg_n_0_[27] ,\slv_reg29_reg_n_0_[26] ,\slv_reg29_reg_n_0_[25] ,\slv_reg29_reg_n_0_[24] ,\slv_reg29_reg_n_0_[23] ,\slv_reg29_reg_n_0_[22] ,\slv_reg29_reg_n_0_[21] ,\slv_reg29_reg_n_0_[20] ,\slv_reg29_reg_n_0_[19] ,\slv_reg29_reg_n_0_[18] ,\slv_reg29_reg_n_0_[17] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_count_upto_sample_tr_10__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_count_upto_sample_tr_10__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_count_upto_sample_tr_10__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk_in_sys),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_count_upto_sample_tr_10__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_count_upto_sample_tr_10__1_OVERFLOW_UNCONNECTED),
        .P({count_upto_sample_tr_10__1_n_58,count_upto_sample_tr_10__1_n_59,count_upto_sample_tr_10__1_n_60,count_upto_sample_tr_10__1_n_61,count_upto_sample_tr_10__1_n_62,count_upto_sample_tr_10__1_n_63,count_upto_sample_tr_10__1_n_64,count_upto_sample_tr_10__1_n_65,count_upto_sample_tr_10__1_n_66,count_upto_sample_tr_10__1_n_67,count_upto_sample_tr_10__1_n_68,count_upto_sample_tr_10__1_n_69,count_upto_sample_tr_10__1_n_70,count_upto_sample_tr_10__1_n_71,count_upto_sample_tr_10__1_n_72,count_upto_sample_tr_10__1_n_73,count_upto_sample_tr_10__1_n_74,count_upto_sample_tr_10__1_n_75,count_upto_sample_tr_10__1_n_76,count_upto_sample_tr_10__1_n_77,count_upto_sample_tr_10__1_n_78,count_upto_sample_tr_10__1_n_79,count_upto_sample_tr_10__1_n_80,count_upto_sample_tr_10__1_n_81,count_upto_sample_tr_10__1_n_82,count_upto_sample_tr_10__1_n_83,count_upto_sample_tr_10__1_n_84,count_upto_sample_tr_10__1_n_85,count_upto_sample_tr_10__1_n_86,count_upto_sample_tr_10__1_n_87,count_upto_sample_tr_10__1_n_88,count_upto_sample_tr_10__1_n_89,count_upto_sample_tr_10__1_n_90,count_upto_sample_tr_10__1_n_91,count_upto_sample_tr_10__1_n_92,count_upto_sample_tr_10__1_n_93,count_upto_sample_tr_10__1_n_94,count_upto_sample_tr_10__1_n_95,count_upto_sample_tr_10__1_n_96,count_upto_sample_tr_10__1_n_97,count_upto_sample_tr_10__1_n_98,count_upto_sample_tr_10__1_n_99,count_upto_sample_tr_10__1_n_100,count_upto_sample_tr_10__1_n_101,count_upto_sample_tr_10__1_n_102,count_upto_sample_tr_10__1_n_103,count_upto_sample_tr_10__1_n_104,count_upto_sample_tr_10__1_n_105}),
        .PATTERNBDETECT(NLW_count_upto_sample_tr_10__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_count_upto_sample_tr_10__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({count_upto_sample_tr_10__0_n_106,count_upto_sample_tr_10__0_n_107,count_upto_sample_tr_10__0_n_108,count_upto_sample_tr_10__0_n_109,count_upto_sample_tr_10__0_n_110,count_upto_sample_tr_10__0_n_111,count_upto_sample_tr_10__0_n_112,count_upto_sample_tr_10__0_n_113,count_upto_sample_tr_10__0_n_114,count_upto_sample_tr_10__0_n_115,count_upto_sample_tr_10__0_n_116,count_upto_sample_tr_10__0_n_117,count_upto_sample_tr_10__0_n_118,count_upto_sample_tr_10__0_n_119,count_upto_sample_tr_10__0_n_120,count_upto_sample_tr_10__0_n_121,count_upto_sample_tr_10__0_n_122,count_upto_sample_tr_10__0_n_123,count_upto_sample_tr_10__0_n_124,count_upto_sample_tr_10__0_n_125,count_upto_sample_tr_10__0_n_126,count_upto_sample_tr_10__0_n_127,count_upto_sample_tr_10__0_n_128,count_upto_sample_tr_10__0_n_129,count_upto_sample_tr_10__0_n_130,count_upto_sample_tr_10__0_n_131,count_upto_sample_tr_10__0_n_132,count_upto_sample_tr_10__0_n_133,count_upto_sample_tr_10__0_n_134,count_upto_sample_tr_10__0_n_135,count_upto_sample_tr_10__0_n_136,count_upto_sample_tr_10__0_n_137,count_upto_sample_tr_10__0_n_138,count_upto_sample_tr_10__0_n_139,count_upto_sample_tr_10__0_n_140,count_upto_sample_tr_10__0_n_141,count_upto_sample_tr_10__0_n_142,count_upto_sample_tr_10__0_n_143,count_upto_sample_tr_10__0_n_144,count_upto_sample_tr_10__0_n_145,count_upto_sample_tr_10__0_n_146,count_upto_sample_tr_10__0_n_147,count_upto_sample_tr_10__0_n_148,count_upto_sample_tr_10__0_n_149,count_upto_sample_tr_10__0_n_150,count_upto_sample_tr_10__0_n_151,count_upto_sample_tr_10__0_n_152,count_upto_sample_tr_10__0_n_153}),
        .PCOUT(NLW_count_upto_sample_tr_10__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_count_upto_sample_tr_10__1_UNDERFLOW_UNCONNECTED));
  FDCE \count_upto_sample_tr_1_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_105),
        .Q(\count_upto_sample_tr_1_reg[0]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_95),
        .Q(\count_upto_sample_tr_1_reg[10]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_94),
        .Q(\count_upto_sample_tr_1_reg[11]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_93),
        .Q(\count_upto_sample_tr_1_reg[12]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_92),
        .Q(\count_upto_sample_tr_1_reg[13]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_91),
        .Q(\count_upto_sample_tr_1_reg[14]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_90),
        .Q(\count_upto_sample_tr_1_reg[15]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_89),
        .Q(\count_upto_sample_tr_1_reg[16]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_104),
        .Q(\count_upto_sample_tr_1_reg[1]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_103),
        .Q(\count_upto_sample_tr_1_reg[2]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_102),
        .Q(\count_upto_sample_tr_1_reg[3]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_101),
        .Q(\count_upto_sample_tr_1_reg[4]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_100),
        .Q(\count_upto_sample_tr_1_reg[5]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_99),
        .Q(\count_upto_sample_tr_1_reg[6]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_98),
        .Q(\count_upto_sample_tr_1_reg[7]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_97),
        .Q(\count_upto_sample_tr_1_reg[8]__1_n_0 ));
  FDCE \count_upto_sample_tr_1_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr_10__0_n_96),
        .Q(\count_upto_sample_tr_1_reg[9]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[0]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_105),
        .Q(\count_upto_sample_tr_reg[0]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[10]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_95),
        .Q(\count_upto_sample_tr_reg[10]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[11]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_94),
        .Q(\count_upto_sample_tr_reg[11]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[12]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_93),
        .Q(\count_upto_sample_tr_reg[12]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[13]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_92),
        .Q(\count_upto_sample_tr_reg[13]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[14]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_91),
        .Q(\count_upto_sample_tr_reg[14]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[15]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_90),
        .Q(\count_upto_sample_tr_reg[15]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[16]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_89),
        .Q(\count_upto_sample_tr_reg[16]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[1]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_104),
        .Q(\count_upto_sample_tr_reg[1]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[2]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_103),
        .Q(\count_upto_sample_tr_reg[2]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[3]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_102),
        .Q(\count_upto_sample_tr_reg[3]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[4]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_101),
        .Q(\count_upto_sample_tr_reg[4]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[5]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_100),
        .Q(\count_upto_sample_tr_reg[5]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[6]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_99),
        .Q(\count_upto_sample_tr_reg[6]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[7]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_98),
        .Q(\count_upto_sample_tr_reg[7]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[8]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_97),
        .Q(\count_upto_sample_tr_reg[8]__1_n_0 ));
  FDCE \count_upto_sample_tr_reg[9]__1 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(count_upto_sample_tr0__0_n_96),
        .Q(\count_upto_sample_tr_reg[9]__1_n_0 ));
  FDRE \counter_1_ns_reg[0] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[0]),
        .Q(counter_1_ns[0]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[10] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[10]),
        .Q(counter_1_ns[10]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[11] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[11]),
        .Q(counter_1_ns[11]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[12] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[12]),
        .Q(counter_1_ns[12]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[13] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[13]),
        .Q(counter_1_ns[13]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[14] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[14]),
        .Q(counter_1_ns[14]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[15] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[15]),
        .Q(counter_1_ns[15]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[16] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[16]),
        .Q(counter_1_ns[16]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[17] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[17]),
        .Q(counter_1_ns[17]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[18] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[18]),
        .Q(counter_1_ns[18]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[19] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[19]),
        .Q(counter_1_ns[19]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[1] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[1]),
        .Q(counter_1_ns[1]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[20] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[20]),
        .Q(counter_1_ns[20]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[21] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[21]),
        .Q(counter_1_ns[21]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[22] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[22]),
        .Q(counter_1_ns[22]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[23] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[23]),
        .Q(counter_1_ns[23]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[24] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[24]),
        .Q(counter_1_ns[24]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[25] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[25]),
        .Q(counter_1_ns[25]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[26] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[26]),
        .Q(counter_1_ns[26]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[27] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[27]),
        .Q(counter_1_ns[27]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[28] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[28]),
        .Q(counter_1_ns[28]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[29] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[29]),
        .Q(counter_1_ns[29]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[2] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[2]),
        .Q(counter_1_ns[2]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[30] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[30]),
        .Q(counter_1_ns[30]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[31] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[31]),
        .Q(counter_1_ns[31]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[3] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[3]),
        .Q(counter_1_ns[3]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[4] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[4]),
        .Q(counter_1_ns[4]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[5] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[5]),
        .Q(counter_1_ns[5]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[6] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[6]),
        .Q(counter_1_ns[6]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[7] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[7]),
        .Q(counter_1_ns[7]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[8] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[8]),
        .Q(counter_1_ns[8]),
        .R(1'b0));
  FDRE \counter_1_ns_reg[9] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_small[9]),
        .Q(counter_1_ns[9]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[0] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[0]),
        .Q(counter_1ns_buffer1[0]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[10] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[10]),
        .Q(counter_1ns_buffer1[10]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[11] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[11]),
        .Q(counter_1ns_buffer1[11]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[12] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[12]),
        .Q(counter_1ns_buffer1[12]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[13] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[13]),
        .Q(counter_1ns_buffer1[13]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[14] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[14]),
        .Q(counter_1ns_buffer1[14]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[15] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[15]),
        .Q(counter_1ns_buffer1[15]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[16] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[16]),
        .Q(counter_1ns_buffer1[16]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[17] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[17]),
        .Q(counter_1ns_buffer1[17]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[18] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[18]),
        .Q(counter_1ns_buffer1[18]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[19] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[19]),
        .Q(counter_1ns_buffer1[19]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[1] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[1]),
        .Q(counter_1ns_buffer1[1]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[20] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[20]),
        .Q(counter_1ns_buffer1[20]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[21] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[21]),
        .Q(counter_1ns_buffer1[21]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[22] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[22]),
        .Q(counter_1ns_buffer1[22]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[23] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[23]),
        .Q(counter_1ns_buffer1[23]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[24] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[24]),
        .Q(counter_1ns_buffer1[24]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[25] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[25]),
        .Q(counter_1ns_buffer1[25]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[26] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[26]),
        .Q(counter_1ns_buffer1[26]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[27] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[27]),
        .Q(counter_1ns_buffer1[27]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[28] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[28]),
        .Q(counter_1ns_buffer1[28]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[29] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[29]),
        .Q(counter_1ns_buffer1[29]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[2] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[2]),
        .Q(counter_1ns_buffer1[2]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[30] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[30]),
        .Q(counter_1ns_buffer1[30]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[31] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[31]),
        .Q(counter_1ns_buffer1[31]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[3] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[3]),
        .Q(counter_1ns_buffer1[3]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[4] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[4]),
        .Q(counter_1ns_buffer1[4]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[5] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[5]),
        .Q(counter_1ns_buffer1[5]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[6] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[6]),
        .Q(counter_1ns_buffer1[6]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[7] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[7]),
        .Q(counter_1ns_buffer1[7]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[8] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[8]),
        .Q(counter_1ns_buffer1[8]),
        .R(1'b0));
  FDRE \counter_1ns_buffer1_reg[9] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_1_ns[9]),
        .Q(counter_1ns_buffer1[9]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[0] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[0]),
        .Q(counter_1ns_buffer_sample[0]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[10] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[10]),
        .Q(counter_1ns_buffer_sample[10]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[11] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[11]),
        .Q(counter_1ns_buffer_sample[11]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[12] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[12]),
        .Q(counter_1ns_buffer_sample[12]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[13] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[13]),
        .Q(counter_1ns_buffer_sample[13]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[14] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[14]),
        .Q(counter_1ns_buffer_sample[14]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[15] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[15]),
        .Q(counter_1ns_buffer_sample[15]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[16] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[16]),
        .Q(counter_1ns_buffer_sample[16]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[17] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[17]),
        .Q(counter_1ns_buffer_sample[17]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[18] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[18]),
        .Q(counter_1ns_buffer_sample[18]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[19] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[19]),
        .Q(counter_1ns_buffer_sample[19]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[1] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[1]),
        .Q(counter_1ns_buffer_sample[1]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[20] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[20]),
        .Q(counter_1ns_buffer_sample[20]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[21] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[21]),
        .Q(counter_1ns_buffer_sample[21]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[22] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[22]),
        .Q(counter_1ns_buffer_sample[22]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[23] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[23]),
        .Q(counter_1ns_buffer_sample[23]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[24] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[24]),
        .Q(counter_1ns_buffer_sample[24]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[25] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[25]),
        .Q(counter_1ns_buffer_sample[25]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[26] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[26]),
        .Q(counter_1ns_buffer_sample[26]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[27] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[27]),
        .Q(counter_1ns_buffer_sample[27]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[28] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[28]),
        .Q(counter_1ns_buffer_sample[28]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[29] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[29]),
        .Q(counter_1ns_buffer_sample[29]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[2] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[2]),
        .Q(counter_1ns_buffer_sample[2]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[30] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[30]),
        .Q(counter_1ns_buffer_sample[30]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[31] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[31]),
        .Q(counter_1ns_buffer_sample[31]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[3] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[3]),
        .Q(counter_1ns_buffer_sample[3]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[4] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[4]),
        .Q(counter_1ns_buffer_sample[4]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[5] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[5]),
        .Q(counter_1ns_buffer_sample[5]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[6] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[6]),
        .Q(counter_1ns_buffer_sample[6]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[7] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[7]),
        .Q(counter_1ns_buffer_sample[7]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[8] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[8]),
        .Q(counter_1ns_buffer_sample[8]),
        .R(1'b0));
  FDRE \counter_1ns_buffer_sample_reg[9] 
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(counter_large[9]),
        .Q(counter_1ns_buffer_sample[9]),
        .R(1'b0));
  FDCE dd0_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd0_1_reg_inv_n_0),
        .Q(dd0_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    dd0_1_inv_i_1
       (.I0(dd0_11),
        .I1(dd0_115_in),
        .O(dd0_10));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_10_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_10_1_reg[29]),
        .O(dd0_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_10_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_10_1_reg[27]),
        .O(dd0_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_10_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_10_1_reg[25]),
        .O(dd0_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_14
       (.I0(condition_10_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_10_1[31]),
        .O(dd0_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_15
       (.I0(condition_10_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_10_1[29]),
        .O(dd0_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_16
       (.I0(condition_10_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_10_1[27]),
        .O(dd0_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_17
       (.I0(condition_10_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_10_1[25]),
        .O(dd0_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_18
       (.I0(condition_10_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_10_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd0_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_19
       (.I0(condition_10_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_10_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd0_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_20
       (.I0(condition_10_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_10_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd0_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_21
       (.I0(condition_10_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_10_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd0_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_10_1_reg[22]),
        .I2(count_upto_10_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd0_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_10_1_reg[20]),
        .I2(count_upto_10_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd0_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_10_1_reg[18]),
        .I2(count_upto_10_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd0_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_10_1_reg[16]),
        .I2(count_upto_10_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd0_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_10_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_10_1_reg[23]),
        .O(dd0_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_10_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_10_1_reg[21]),
        .O(dd0_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_10_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_10_1_reg[19]),
        .O(dd0_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_10_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_10_1_reg[17]),
        .O(dd0_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_32
       (.I0(condition_10_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_10_1[23]),
        .O(dd0_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_33
       (.I0(condition_10_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_10_1[21]),
        .O(dd0_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_34
       (.I0(condition_10_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_10_1[19]),
        .O(dd0_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_35
       (.I0(condition_10_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_10_1[17]),
        .O(dd0_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_36
       (.I0(condition_10_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_10_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd0_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_37
       (.I0(condition_10_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_10_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd0_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_38
       (.I0(condition_10_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_10_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd0_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_39
       (.I0(condition_10_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_10_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd0_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_10_1_reg[14]__1_n_0 ),
        .I2(\count_upto_10_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(dd0_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_10_1_reg[12]__1_n_0 ),
        .I2(\count_upto_10_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(dd0_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_10_1_reg[10]__1_n_0 ),
        .I2(\count_upto_10_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(dd0_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_10_1_reg[8]__1_n_0 ),
        .I2(\count_upto_10_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(dd0_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_10_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_10_1_reg[15]__1_n_0 ),
        .O(dd0_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_10_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_10_1_reg[13]__1_n_0 ),
        .O(dd0_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_10_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_10_1_reg[11]__1_n_0 ),
        .O(dd0_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_10_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_10_1_reg[9]__1_n_0 ),
        .O(dd0_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_10_1_reg[30]),
        .I2(count_upto_10_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd0_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_50
       (.I0(condition_10_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_10_1[15]),
        .O(dd0_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_51
       (.I0(condition_10_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_10_1[13]),
        .O(dd0_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_52
       (.I0(condition_10_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_10_1[11]),
        .O(dd0_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_53
       (.I0(condition_10_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_10_1[9]),
        .O(dd0_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_54
       (.I0(condition_10_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_10_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(dd0_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_55
       (.I0(condition_10_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_10_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(dd0_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_56
       (.I0(condition_10_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_10_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(dd0_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_57
       (.I0(condition_10_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_10_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(dd0_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_10_1_reg[6]__1_n_0 ),
        .I2(\count_upto_10_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(dd0_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_10_1_reg[4]__1_n_0 ),
        .I2(\count_upto_10_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(dd0_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_10_1_reg[28]),
        .I2(count_upto_10_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd0_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_10_1_reg[2]__1_n_0 ),
        .I2(\count_upto_10_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(dd0_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_10_1_reg[0]__1_n_0 ),
        .I2(\count_upto_10_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(dd0_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_10_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_10_1_reg[7]__1_n_0 ),
        .O(dd0_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_10_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_10_1_reg[5]__1_n_0 ),
        .O(dd0_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_10_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_10_1_reg[3]__1_n_0 ),
        .O(dd0_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_10_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_10_1_reg[1]__1_n_0 ),
        .O(dd0_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_66
       (.I0(condition_10_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_10_1[7]),
        .O(dd0_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_67
       (.I0(condition_10_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_10_1[5]),
        .O(dd0_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_68
       (.I0(condition_10_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_10_1[3]),
        .O(dd0_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_69
       (.I0(condition_10_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_10_1[1]),
        .O(dd0_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_10_1_reg[26]),
        .I2(count_upto_10_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd0_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_70
       (.I0(condition_10_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_10_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(dd0_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_71
       (.I0(condition_10_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_10_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(dd0_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_72
       (.I0(condition_10_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_10_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(dd0_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_73
       (.I0(condition_10_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_10_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(dd0_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd0_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_10_1_reg[24]),
        .I2(count_upto_10_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd0_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd0_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_10_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_10_1_reg[31]),
        .O(dd0_1_inv_i_9_n_0));
  FDPE dd0_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(dd0_10),
        .PRE(reset1),
        .Q(dd0_1_reg_inv_n_0));
  CARRY4 dd0_1_reg_inv_i_13
       (.CI(dd0_1_reg_inv_i_31_n_0),
        .CO({dd0_1_reg_inv_i_13_n_0,dd0_1_reg_inv_i_13_n_1,dd0_1_reg_inv_i_13_n_2,dd0_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({dd0_1_inv_i_32_n_0,dd0_1_inv_i_33_n_0,dd0_1_inv_i_34_n_0,dd0_1_inv_i_35_n_0}),
        .O(NLW_dd0_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_36_n_0,dd0_1_inv_i_37_n_0,dd0_1_inv_i_38_n_0,dd0_1_inv_i_39_n_0}));
  CARRY4 dd0_1_reg_inv_i_2
       (.CI(dd0_1_reg_inv_i_4_n_0),
        .CO({dd0_11,dd0_1_reg_inv_i_2_n_1,dd0_1_reg_inv_i_2_n_2,dd0_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({dd0_1_inv_i_5_n_0,dd0_1_inv_i_6_n_0,dd0_1_inv_i_7_n_0,dd0_1_inv_i_8_n_0}),
        .O(NLW_dd0_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_9_n_0,dd0_1_inv_i_10_n_0,dd0_1_inv_i_11_n_0,dd0_1_inv_i_12_n_0}));
  CARRY4 dd0_1_reg_inv_i_22
       (.CI(dd0_1_reg_inv_i_40_n_0),
        .CO({dd0_1_reg_inv_i_22_n_0,dd0_1_reg_inv_i_22_n_1,dd0_1_reg_inv_i_22_n_2,dd0_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({dd0_1_inv_i_41_n_0,dd0_1_inv_i_42_n_0,dd0_1_inv_i_43_n_0,dd0_1_inv_i_44_n_0}),
        .O(NLW_dd0_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_45_n_0,dd0_1_inv_i_46_n_0,dd0_1_inv_i_47_n_0,dd0_1_inv_i_48_n_0}));
  CARRY4 dd0_1_reg_inv_i_3
       (.CI(dd0_1_reg_inv_i_13_n_0),
        .CO({dd0_115_in,dd0_1_reg_inv_i_3_n_1,dd0_1_reg_inv_i_3_n_2,dd0_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({dd0_1_inv_i_14_n_0,dd0_1_inv_i_15_n_0,dd0_1_inv_i_16_n_0,dd0_1_inv_i_17_n_0}),
        .O(NLW_dd0_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_18_n_0,dd0_1_inv_i_19_n_0,dd0_1_inv_i_20_n_0,dd0_1_inv_i_21_n_0}));
  CARRY4 dd0_1_reg_inv_i_31
       (.CI(dd0_1_reg_inv_i_49_n_0),
        .CO({dd0_1_reg_inv_i_31_n_0,dd0_1_reg_inv_i_31_n_1,dd0_1_reg_inv_i_31_n_2,dd0_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({dd0_1_inv_i_50_n_0,dd0_1_inv_i_51_n_0,dd0_1_inv_i_52_n_0,dd0_1_inv_i_53_n_0}),
        .O(NLW_dd0_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_54_n_0,dd0_1_inv_i_55_n_0,dd0_1_inv_i_56_n_0,dd0_1_inv_i_57_n_0}));
  CARRY4 dd0_1_reg_inv_i_4
       (.CI(dd0_1_reg_inv_i_22_n_0),
        .CO({dd0_1_reg_inv_i_4_n_0,dd0_1_reg_inv_i_4_n_1,dd0_1_reg_inv_i_4_n_2,dd0_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({dd0_1_inv_i_23_n_0,dd0_1_inv_i_24_n_0,dd0_1_inv_i_25_n_0,dd0_1_inv_i_26_n_0}),
        .O(NLW_dd0_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_27_n_0,dd0_1_inv_i_28_n_0,dd0_1_inv_i_29_n_0,dd0_1_inv_i_30_n_0}));
  CARRY4 dd0_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({dd0_1_reg_inv_i_40_n_0,dd0_1_reg_inv_i_40_n_1,dd0_1_reg_inv_i_40_n_2,dd0_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({dd0_1_inv_i_58_n_0,dd0_1_inv_i_59_n_0,dd0_1_inv_i_60_n_0,dd0_1_inv_i_61_n_0}),
        .O(NLW_dd0_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_62_n_0,dd0_1_inv_i_63_n_0,dd0_1_inv_i_64_n_0,dd0_1_inv_i_65_n_0}));
  CARRY4 dd0_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({dd0_1_reg_inv_i_49_n_0,dd0_1_reg_inv_i_49_n_1,dd0_1_reg_inv_i_49_n_2,dd0_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({dd0_1_inv_i_66_n_0,dd0_1_inv_i_67_n_0,dd0_1_inv_i_68_n_0,dd0_1_inv_i_69_n_0}),
        .O(NLW_dd0_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({dd0_1_inv_i_70_n_0,dd0_1_inv_i_71_n_0,dd0_1_inv_i_72_n_0,dd0_1_inv_i_73_n_0}));
  FDCE dd0_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_dd0),
        .Q(dd0));
  FDCE dd1_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd1_1_reg_inv_n_0),
        .Q(dd1_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    dd1_1_inv_i_1
       (.I0(dd1_11),
        .I1(dd1_116_in),
        .O(dd1_10));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_9_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_9_1_reg[29]),
        .O(dd1_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_9_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_9_1_reg[27]),
        .O(dd1_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_9_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_9_1_reg[25]),
        .O(dd1_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_14
       (.I0(condition_9_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_9_1[31]),
        .O(dd1_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_15
       (.I0(condition_9_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_9_1[29]),
        .O(dd1_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_16
       (.I0(condition_9_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_9_1[27]),
        .O(dd1_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_17
       (.I0(condition_9_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_9_1[25]),
        .O(dd1_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_18
       (.I0(condition_9_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_9_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd1_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_19
       (.I0(condition_9_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_9_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd1_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_20
       (.I0(condition_9_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_9_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd1_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_21
       (.I0(condition_9_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_9_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd1_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_9_1_reg[22]),
        .I2(count_upto_9_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd1_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_9_1_reg[20]),
        .I2(count_upto_9_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd1_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_9_1_reg[18]),
        .I2(count_upto_9_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd1_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_9_1_reg[16]),
        .I2(count_upto_9_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd1_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_9_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_9_1_reg[23]),
        .O(dd1_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_9_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_9_1_reg[21]),
        .O(dd1_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_9_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_9_1_reg[19]),
        .O(dd1_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_9_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_9_1_reg[17]),
        .O(dd1_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_32
       (.I0(condition_9_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_9_1[23]),
        .O(dd1_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_33
       (.I0(condition_9_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_9_1[21]),
        .O(dd1_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_34
       (.I0(condition_9_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_9_1[19]),
        .O(dd1_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_35
       (.I0(condition_9_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_9_1[17]),
        .O(dd1_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_36
       (.I0(condition_9_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_9_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd1_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_37
       (.I0(condition_9_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_9_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd1_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_38
       (.I0(condition_9_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_9_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd1_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_39
       (.I0(condition_9_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_9_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd1_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_9_1_reg[14]__1_n_0 ),
        .I2(\count_upto_9_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(dd1_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_9_1_reg[12]__1_n_0 ),
        .I2(\count_upto_9_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(dd1_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_9_1_reg[10]__1_n_0 ),
        .I2(\count_upto_9_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(dd1_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_9_1_reg[8]__1_n_0 ),
        .I2(\count_upto_9_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(dd1_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_9_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_9_1_reg[15]__1_n_0 ),
        .O(dd1_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_9_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_9_1_reg[13]__1_n_0 ),
        .O(dd1_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_9_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_9_1_reg[11]__1_n_0 ),
        .O(dd1_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_9_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_9_1_reg[9]__1_n_0 ),
        .O(dd1_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_9_1_reg[30]),
        .I2(count_upto_9_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd1_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_50
       (.I0(condition_9_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_9_1[15]),
        .O(dd1_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_51
       (.I0(condition_9_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_9_1[13]),
        .O(dd1_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_52
       (.I0(condition_9_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_9_1[11]),
        .O(dd1_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_53
       (.I0(condition_9_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_9_1[9]),
        .O(dd1_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_54
       (.I0(condition_9_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_9_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(dd1_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_55
       (.I0(condition_9_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_9_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(dd1_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_56
       (.I0(condition_9_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_9_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(dd1_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_57
       (.I0(condition_9_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_9_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(dd1_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_9_1_reg[6]__1_n_0 ),
        .I2(\count_upto_9_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(dd1_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_9_1_reg[4]__1_n_0 ),
        .I2(\count_upto_9_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(dd1_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_9_1_reg[28]),
        .I2(count_upto_9_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd1_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_9_1_reg[2]__1_n_0 ),
        .I2(\count_upto_9_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(dd1_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_9_1_reg[0]__1_n_0 ),
        .I2(\count_upto_9_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(dd1_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_9_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_9_1_reg[7]__1_n_0 ),
        .O(dd1_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_9_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_9_1_reg[5]__1_n_0 ),
        .O(dd1_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_9_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_9_1_reg[3]__1_n_0 ),
        .O(dd1_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_9_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_9_1_reg[1]__1_n_0 ),
        .O(dd1_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_66
       (.I0(condition_9_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_9_1[7]),
        .O(dd1_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_67
       (.I0(condition_9_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_9_1[5]),
        .O(dd1_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_68
       (.I0(condition_9_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_9_1[3]),
        .O(dd1_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_69
       (.I0(condition_9_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_9_1[1]),
        .O(dd1_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_9_1_reg[26]),
        .I2(count_upto_9_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd1_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_70
       (.I0(condition_9_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_9_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(dd1_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_71
       (.I0(condition_9_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_9_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(dd1_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_72
       (.I0(condition_9_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_9_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(dd1_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_73
       (.I0(condition_9_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_9_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(dd1_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd1_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_9_1_reg[24]),
        .I2(count_upto_9_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd1_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd1_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_9_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_9_1_reg[31]),
        .O(dd1_1_inv_i_9_n_0));
  FDPE dd1_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(dd1_10),
        .PRE(reset1),
        .Q(dd1_1_reg_inv_n_0));
  CARRY4 dd1_1_reg_inv_i_13
       (.CI(dd1_1_reg_inv_i_31_n_0),
        .CO({dd1_1_reg_inv_i_13_n_0,dd1_1_reg_inv_i_13_n_1,dd1_1_reg_inv_i_13_n_2,dd1_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({dd1_1_inv_i_32_n_0,dd1_1_inv_i_33_n_0,dd1_1_inv_i_34_n_0,dd1_1_inv_i_35_n_0}),
        .O(NLW_dd1_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_36_n_0,dd1_1_inv_i_37_n_0,dd1_1_inv_i_38_n_0,dd1_1_inv_i_39_n_0}));
  CARRY4 dd1_1_reg_inv_i_2
       (.CI(dd1_1_reg_inv_i_4_n_0),
        .CO({dd1_11,dd1_1_reg_inv_i_2_n_1,dd1_1_reg_inv_i_2_n_2,dd1_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({dd1_1_inv_i_5_n_0,dd1_1_inv_i_6_n_0,dd1_1_inv_i_7_n_0,dd1_1_inv_i_8_n_0}),
        .O(NLW_dd1_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_9_n_0,dd1_1_inv_i_10_n_0,dd1_1_inv_i_11_n_0,dd1_1_inv_i_12_n_0}));
  CARRY4 dd1_1_reg_inv_i_22
       (.CI(dd1_1_reg_inv_i_40_n_0),
        .CO({dd1_1_reg_inv_i_22_n_0,dd1_1_reg_inv_i_22_n_1,dd1_1_reg_inv_i_22_n_2,dd1_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({dd1_1_inv_i_41_n_0,dd1_1_inv_i_42_n_0,dd1_1_inv_i_43_n_0,dd1_1_inv_i_44_n_0}),
        .O(NLW_dd1_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_45_n_0,dd1_1_inv_i_46_n_0,dd1_1_inv_i_47_n_0,dd1_1_inv_i_48_n_0}));
  CARRY4 dd1_1_reg_inv_i_3
       (.CI(dd1_1_reg_inv_i_13_n_0),
        .CO({dd1_116_in,dd1_1_reg_inv_i_3_n_1,dd1_1_reg_inv_i_3_n_2,dd1_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({dd1_1_inv_i_14_n_0,dd1_1_inv_i_15_n_0,dd1_1_inv_i_16_n_0,dd1_1_inv_i_17_n_0}),
        .O(NLW_dd1_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_18_n_0,dd1_1_inv_i_19_n_0,dd1_1_inv_i_20_n_0,dd1_1_inv_i_21_n_0}));
  CARRY4 dd1_1_reg_inv_i_31
       (.CI(dd1_1_reg_inv_i_49_n_0),
        .CO({dd1_1_reg_inv_i_31_n_0,dd1_1_reg_inv_i_31_n_1,dd1_1_reg_inv_i_31_n_2,dd1_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({dd1_1_inv_i_50_n_0,dd1_1_inv_i_51_n_0,dd1_1_inv_i_52_n_0,dd1_1_inv_i_53_n_0}),
        .O(NLW_dd1_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_54_n_0,dd1_1_inv_i_55_n_0,dd1_1_inv_i_56_n_0,dd1_1_inv_i_57_n_0}));
  CARRY4 dd1_1_reg_inv_i_4
       (.CI(dd1_1_reg_inv_i_22_n_0),
        .CO({dd1_1_reg_inv_i_4_n_0,dd1_1_reg_inv_i_4_n_1,dd1_1_reg_inv_i_4_n_2,dd1_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({dd1_1_inv_i_23_n_0,dd1_1_inv_i_24_n_0,dd1_1_inv_i_25_n_0,dd1_1_inv_i_26_n_0}),
        .O(NLW_dd1_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_27_n_0,dd1_1_inv_i_28_n_0,dd1_1_inv_i_29_n_0,dd1_1_inv_i_30_n_0}));
  CARRY4 dd1_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({dd1_1_reg_inv_i_40_n_0,dd1_1_reg_inv_i_40_n_1,dd1_1_reg_inv_i_40_n_2,dd1_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({dd1_1_inv_i_58_n_0,dd1_1_inv_i_59_n_0,dd1_1_inv_i_60_n_0,dd1_1_inv_i_61_n_0}),
        .O(NLW_dd1_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_62_n_0,dd1_1_inv_i_63_n_0,dd1_1_inv_i_64_n_0,dd1_1_inv_i_65_n_0}));
  CARRY4 dd1_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({dd1_1_reg_inv_i_49_n_0,dd1_1_reg_inv_i_49_n_1,dd1_1_reg_inv_i_49_n_2,dd1_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({dd1_1_inv_i_66_n_0,dd1_1_inv_i_67_n_0,dd1_1_inv_i_68_n_0,dd1_1_inv_i_69_n_0}),
        .O(NLW_dd1_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({dd1_1_inv_i_70_n_0,dd1_1_inv_i_71_n_0,dd1_1_inv_i_72_n_0,dd1_1_inv_i_73_n_0}));
  FDCE dd1_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_dd1),
        .Q(dd1));
  FDCE dd2_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd2_1_reg_inv_n_0),
        .Q(dd2_1_i));
  LUT2 #(
    .INIT(4'h8)) 
    dd2_1_inv_i_1
       (.I0(dd2_12),
        .I1(dd2_128_in),
        .O(dd2_1_inv_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_7_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_7_1_reg[29]),
        .O(dd2_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_7_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_7_1_reg[27]),
        .O(dd2_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_7_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_7_1_reg[25]),
        .O(dd2_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_14
       (.I0(condition_7_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_7_1[31]),
        .O(dd2_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_15
       (.I0(condition_7_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_7_1[29]),
        .O(dd2_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_16
       (.I0(condition_7_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_7_1[27]),
        .O(dd2_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_17
       (.I0(condition_7_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_7_1[25]),
        .O(dd2_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_18
       (.I0(condition_7_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_7_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd2_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_19
       (.I0(condition_7_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_7_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd2_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_20
       (.I0(condition_7_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_7_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd2_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_21
       (.I0(condition_7_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_7_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd2_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_7_1_reg[22]),
        .I2(count_upto_7_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd2_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_7_1_reg[20]),
        .I2(count_upto_7_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd2_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_7_1_reg[18]),
        .I2(count_upto_7_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd2_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_7_1_reg[16]),
        .I2(count_upto_7_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd2_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_7_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_7_1_reg[23]),
        .O(dd2_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_7_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_7_1_reg[21]),
        .O(dd2_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_7_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_7_1_reg[19]),
        .O(dd2_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_7_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_7_1_reg[17]),
        .O(dd2_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_32
       (.I0(condition_7_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_7_1[23]),
        .O(dd2_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_33
       (.I0(condition_7_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_7_1[21]),
        .O(dd2_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_34
       (.I0(condition_7_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_7_1[19]),
        .O(dd2_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_35
       (.I0(condition_7_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_7_1[17]),
        .O(dd2_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_36
       (.I0(condition_7_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_7_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd2_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_37
       (.I0(condition_7_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_7_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd2_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_38
       (.I0(condition_7_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_7_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd2_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_39
       (.I0(condition_7_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_7_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd2_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_7_1_reg[14]__1_n_0 ),
        .I2(\count_upto_7_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(dd2_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_7_1_reg[12]__1_n_0 ),
        .I2(\count_upto_7_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(dd2_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_7_1_reg[10]__1_n_0 ),
        .I2(\count_upto_7_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(dd2_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_7_1_reg[8]__1_n_0 ),
        .I2(\count_upto_7_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(dd2_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_7_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_7_1_reg[15]__1_n_0 ),
        .O(dd2_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_7_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_7_1_reg[13]__1_n_0 ),
        .O(dd2_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_7_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_7_1_reg[11]__1_n_0 ),
        .O(dd2_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_7_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_7_1_reg[9]__1_n_0 ),
        .O(dd2_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_7_1_reg[30]),
        .I2(count_upto_7_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd2_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_50
       (.I0(condition_7_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_7_1[15]),
        .O(dd2_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_51
       (.I0(condition_7_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_7_1[13]),
        .O(dd2_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_52
       (.I0(condition_7_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_7_1[11]),
        .O(dd2_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_53
       (.I0(condition_7_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_7_1[9]),
        .O(dd2_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_54
       (.I0(condition_7_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_7_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(dd2_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_55
       (.I0(condition_7_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_7_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(dd2_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_56
       (.I0(condition_7_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_7_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(dd2_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_57
       (.I0(condition_7_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_7_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(dd2_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_7_1_reg[6]__1_n_0 ),
        .I2(\count_upto_7_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(dd2_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_7_1_reg[4]__1_n_0 ),
        .I2(\count_upto_7_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(dd2_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_7_1_reg[28]),
        .I2(count_upto_7_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd2_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_7_1_reg[2]__1_n_0 ),
        .I2(\count_upto_7_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(dd2_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_7_1_reg[0]__1_n_0 ),
        .I2(\count_upto_7_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(dd2_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_7_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_7_1_reg[7]__1_n_0 ),
        .O(dd2_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_7_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_7_1_reg[5]__1_n_0 ),
        .O(dd2_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_7_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_7_1_reg[3]__1_n_0 ),
        .O(dd2_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_7_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_7_1_reg[1]__1_n_0 ),
        .O(dd2_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_66
       (.I0(condition_7_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_7_1[7]),
        .O(dd2_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_67
       (.I0(condition_7_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_7_1[5]),
        .O(dd2_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_68
       (.I0(condition_7_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_7_1[3]),
        .O(dd2_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_69
       (.I0(condition_7_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_7_1[1]),
        .O(dd2_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_7_1_reg[26]),
        .I2(count_upto_7_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd2_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_70
       (.I0(condition_7_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_7_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(dd2_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_71
       (.I0(condition_7_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_7_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(dd2_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_72
       (.I0(condition_7_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_7_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(dd2_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_73
       (.I0(condition_7_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_7_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(dd2_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd2_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_7_1_reg[24]),
        .I2(count_upto_7_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd2_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd2_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_7_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_7_1_reg[31]),
        .O(dd2_1_inv_i_9_n_0));
  FDCE dd2_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset1),
        .D(dd2_1_inv_i_1_n_0),
        .Q(dd2_1_reg_inv_n_0));
  CARRY4 dd2_1_reg_inv_i_13
       (.CI(dd2_1_reg_inv_i_31_n_0),
        .CO({dd2_1_reg_inv_i_13_n_0,dd2_1_reg_inv_i_13_n_1,dd2_1_reg_inv_i_13_n_2,dd2_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({dd2_1_inv_i_32_n_0,dd2_1_inv_i_33_n_0,dd2_1_inv_i_34_n_0,dd2_1_inv_i_35_n_0}),
        .O(NLW_dd2_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_36_n_0,dd2_1_inv_i_37_n_0,dd2_1_inv_i_38_n_0,dd2_1_inv_i_39_n_0}));
  CARRY4 dd2_1_reg_inv_i_2
       (.CI(dd2_1_reg_inv_i_4_n_0),
        .CO({dd2_12,dd2_1_reg_inv_i_2_n_1,dd2_1_reg_inv_i_2_n_2,dd2_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({dd2_1_inv_i_5_n_0,dd2_1_inv_i_6_n_0,dd2_1_inv_i_7_n_0,dd2_1_inv_i_8_n_0}),
        .O(NLW_dd2_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_9_n_0,dd2_1_inv_i_10_n_0,dd2_1_inv_i_11_n_0,dd2_1_inv_i_12_n_0}));
  CARRY4 dd2_1_reg_inv_i_22
       (.CI(dd2_1_reg_inv_i_40_n_0),
        .CO({dd2_1_reg_inv_i_22_n_0,dd2_1_reg_inv_i_22_n_1,dd2_1_reg_inv_i_22_n_2,dd2_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({dd2_1_inv_i_41_n_0,dd2_1_inv_i_42_n_0,dd2_1_inv_i_43_n_0,dd2_1_inv_i_44_n_0}),
        .O(NLW_dd2_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_45_n_0,dd2_1_inv_i_46_n_0,dd2_1_inv_i_47_n_0,dd2_1_inv_i_48_n_0}));
  CARRY4 dd2_1_reg_inv_i_3
       (.CI(dd2_1_reg_inv_i_13_n_0),
        .CO({dd2_128_in,dd2_1_reg_inv_i_3_n_1,dd2_1_reg_inv_i_3_n_2,dd2_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({dd2_1_inv_i_14_n_0,dd2_1_inv_i_15_n_0,dd2_1_inv_i_16_n_0,dd2_1_inv_i_17_n_0}),
        .O(NLW_dd2_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_18_n_0,dd2_1_inv_i_19_n_0,dd2_1_inv_i_20_n_0,dd2_1_inv_i_21_n_0}));
  CARRY4 dd2_1_reg_inv_i_31
       (.CI(dd2_1_reg_inv_i_49_n_0),
        .CO({dd2_1_reg_inv_i_31_n_0,dd2_1_reg_inv_i_31_n_1,dd2_1_reg_inv_i_31_n_2,dd2_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({dd2_1_inv_i_50_n_0,dd2_1_inv_i_51_n_0,dd2_1_inv_i_52_n_0,dd2_1_inv_i_53_n_0}),
        .O(NLW_dd2_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_54_n_0,dd2_1_inv_i_55_n_0,dd2_1_inv_i_56_n_0,dd2_1_inv_i_57_n_0}));
  CARRY4 dd2_1_reg_inv_i_4
       (.CI(dd2_1_reg_inv_i_22_n_0),
        .CO({dd2_1_reg_inv_i_4_n_0,dd2_1_reg_inv_i_4_n_1,dd2_1_reg_inv_i_4_n_2,dd2_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({dd2_1_inv_i_23_n_0,dd2_1_inv_i_24_n_0,dd2_1_inv_i_25_n_0,dd2_1_inv_i_26_n_0}),
        .O(NLW_dd2_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_27_n_0,dd2_1_inv_i_28_n_0,dd2_1_inv_i_29_n_0,dd2_1_inv_i_30_n_0}));
  CARRY4 dd2_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({dd2_1_reg_inv_i_40_n_0,dd2_1_reg_inv_i_40_n_1,dd2_1_reg_inv_i_40_n_2,dd2_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({dd2_1_inv_i_58_n_0,dd2_1_inv_i_59_n_0,dd2_1_inv_i_60_n_0,dd2_1_inv_i_61_n_0}),
        .O(NLW_dd2_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_62_n_0,dd2_1_inv_i_63_n_0,dd2_1_inv_i_64_n_0,dd2_1_inv_i_65_n_0}));
  CARRY4 dd2_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({dd2_1_reg_inv_i_49_n_0,dd2_1_reg_inv_i_49_n_1,dd2_1_reg_inv_i_49_n_2,dd2_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({dd2_1_inv_i_66_n_0,dd2_1_inv_i_67_n_0,dd2_1_inv_i_68_n_0,dd2_1_inv_i_69_n_0}),
        .O(NLW_dd2_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({dd2_1_inv_i_70_n_0,dd2_1_inv_i_71_n_0,dd2_1_inv_i_72_n_0,dd2_1_inv_i_73_n_0}));
  FDCE dd2_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_dd2),
        .Q(dd2));
  FDCE dd3_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(dd3_1_reg_inv_n_0),
        .Q(dd3_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    dd3_1_inv_i_1
       (.I0(dd3_11),
        .I1(dd3_117_in),
        .O(dd3_10));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_10
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_8_1_reg[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(count_upto_8_1_reg[29]),
        .O(dd3_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_11
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_8_1_reg[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(count_upto_8_1_reg[27]),
        .O(dd3_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_12
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_8_1_reg[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(count_upto_8_1_reg[25]),
        .O(dd3_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_14
       (.I0(condition_8_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_8_1[31]),
        .O(dd3_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_15
       (.I0(condition_8_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_8_1[29]),
        .O(dd3_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_16
       (.I0(condition_8_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_8_1[27]),
        .O(dd3_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_17
       (.I0(condition_8_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_8_1[25]),
        .O(dd3_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_18
       (.I0(condition_8_1[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_8_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd3_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_19
       (.I0(condition_8_1[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_8_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd3_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_20
       (.I0(condition_8_1[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_8_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd3_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_21
       (.I0(condition_8_1[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_8_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd3_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_23
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_8_1_reg[22]),
        .I2(count_upto_8_1_reg[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd3_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_24
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_8_1_reg[20]),
        .I2(count_upto_8_1_reg[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd3_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_25
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_8_1_reg[18]),
        .I2(count_upto_8_1_reg[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd3_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_26
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_8_1_reg[16]),
        .I2(count_upto_8_1_reg[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd3_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_27
       (.I0(counter_1ns_buffer1[22]),
        .I1(count_upto_8_1_reg[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(count_upto_8_1_reg[23]),
        .O(dd3_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_28
       (.I0(counter_1ns_buffer1[20]),
        .I1(count_upto_8_1_reg[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(count_upto_8_1_reg[21]),
        .O(dd3_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_29
       (.I0(counter_1ns_buffer1[18]),
        .I1(count_upto_8_1_reg[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(count_upto_8_1_reg[19]),
        .O(dd3_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_30
       (.I0(counter_1ns_buffer1[16]),
        .I1(count_upto_8_1_reg[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(count_upto_8_1_reg[17]),
        .O(dd3_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_32
       (.I0(condition_8_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_8_1[23]),
        .O(dd3_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_33
       (.I0(condition_8_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_8_1[21]),
        .O(dd3_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_34
       (.I0(condition_8_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_8_1[19]),
        .O(dd3_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_35
       (.I0(condition_8_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_8_1[17]),
        .O(dd3_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_36
       (.I0(condition_8_1[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_8_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(dd3_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_37
       (.I0(condition_8_1[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_8_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(dd3_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_38
       (.I0(condition_8_1[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_8_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(dd3_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_39
       (.I0(condition_8_1[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_8_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(dd3_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_41
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_8_1_reg[14]__1_n_0 ),
        .I2(\count_upto_8_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer1[15]),
        .O(dd3_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_42
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_8_1_reg[12]__1_n_0 ),
        .I2(\count_upto_8_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer1[13]),
        .O(dd3_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_43
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_8_1_reg[10]__1_n_0 ),
        .I2(\count_upto_8_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer1[11]),
        .O(dd3_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_44
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_8_1_reg[8]__1_n_0 ),
        .I2(\count_upto_8_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer1[9]),
        .O(dd3_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_45
       (.I0(counter_1ns_buffer1[14]),
        .I1(\count_upto_8_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer1[15]),
        .I3(\count_upto_8_1_reg[15]__1_n_0 ),
        .O(dd3_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_46
       (.I0(counter_1ns_buffer1[12]),
        .I1(\count_upto_8_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer1[13]),
        .I3(\count_upto_8_1_reg[13]__1_n_0 ),
        .O(dd3_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_47
       (.I0(counter_1ns_buffer1[10]),
        .I1(\count_upto_8_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer1[11]),
        .I3(\count_upto_8_1_reg[11]__1_n_0 ),
        .O(dd3_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_48
       (.I0(counter_1ns_buffer1[8]),
        .I1(\count_upto_8_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer1[9]),
        .I3(\count_upto_8_1_reg[9]__1_n_0 ),
        .O(dd3_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_5
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_8_1_reg[30]),
        .I2(count_upto_8_1_reg[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(dd3_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_50
       (.I0(condition_8_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_8_1[15]),
        .O(dd3_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_51
       (.I0(condition_8_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_8_1[13]),
        .O(dd3_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_52
       (.I0(condition_8_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_8_1[11]),
        .O(dd3_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_53
       (.I0(condition_8_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_8_1[9]),
        .O(dd3_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_54
       (.I0(condition_8_1[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_8_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(dd3_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_55
       (.I0(condition_8_1[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_8_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(dd3_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_56
       (.I0(condition_8_1[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_8_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(dd3_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_57
       (.I0(condition_8_1[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_8_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(dd3_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_58
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_8_1_reg[6]__1_n_0 ),
        .I2(\count_upto_8_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer1[7]),
        .O(dd3_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_59
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_8_1_reg[4]__1_n_0 ),
        .I2(\count_upto_8_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer1[5]),
        .O(dd3_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_6
       (.I0(counter_1ns_buffer1[28]),
        .I1(count_upto_8_1_reg[28]),
        .I2(count_upto_8_1_reg[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(dd3_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_60
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_8_1_reg[2]__1_n_0 ),
        .I2(\count_upto_8_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer1[3]),
        .O(dd3_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_61
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_8_1_reg[0]__1_n_0 ),
        .I2(\count_upto_8_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer1[1]),
        .O(dd3_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_62
       (.I0(counter_1ns_buffer1[6]),
        .I1(\count_upto_8_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer1[7]),
        .I3(\count_upto_8_1_reg[7]__1_n_0 ),
        .O(dd3_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_63
       (.I0(counter_1ns_buffer1[4]),
        .I1(\count_upto_8_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer1[5]),
        .I3(\count_upto_8_1_reg[5]__1_n_0 ),
        .O(dd3_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_64
       (.I0(counter_1ns_buffer1[2]),
        .I1(\count_upto_8_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer1[3]),
        .I3(\count_upto_8_1_reg[3]__1_n_0 ),
        .O(dd3_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_65
       (.I0(counter_1ns_buffer1[0]),
        .I1(\count_upto_8_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer1[1]),
        .I3(\count_upto_8_1_reg[1]__1_n_0 ),
        .O(dd3_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_66
       (.I0(condition_8_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_8_1[7]),
        .O(dd3_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_67
       (.I0(condition_8_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_8_1[5]),
        .O(dd3_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_68
       (.I0(condition_8_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_8_1[3]),
        .O(dd3_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_69
       (.I0(condition_8_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_8_1[1]),
        .O(dd3_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_7
       (.I0(counter_1ns_buffer1[26]),
        .I1(count_upto_8_1_reg[26]),
        .I2(count_upto_8_1_reg[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(dd3_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_70
       (.I0(condition_8_1[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_8_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(dd3_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_71
       (.I0(condition_8_1[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_8_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(dd3_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_72
       (.I0(condition_8_1[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_8_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(dd3_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_73
       (.I0(condition_8_1[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_8_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(dd3_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    dd3_1_inv_i_8
       (.I0(counter_1ns_buffer1[24]),
        .I1(count_upto_8_1_reg[24]),
        .I2(count_upto_8_1_reg[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(dd3_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    dd3_1_inv_i_9
       (.I0(counter_1ns_buffer1[30]),
        .I1(count_upto_8_1_reg[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(count_upto_8_1_reg[31]),
        .O(dd3_1_inv_i_9_n_0));
  FDPE dd3_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(dd3_10),
        .PRE(reset1),
        .Q(dd3_1_reg_inv_n_0));
  CARRY4 dd3_1_reg_inv_i_13
       (.CI(dd3_1_reg_inv_i_31_n_0),
        .CO({dd3_1_reg_inv_i_13_n_0,dd3_1_reg_inv_i_13_n_1,dd3_1_reg_inv_i_13_n_2,dd3_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({dd3_1_inv_i_32_n_0,dd3_1_inv_i_33_n_0,dd3_1_inv_i_34_n_0,dd3_1_inv_i_35_n_0}),
        .O(NLW_dd3_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_36_n_0,dd3_1_inv_i_37_n_0,dd3_1_inv_i_38_n_0,dd3_1_inv_i_39_n_0}));
  CARRY4 dd3_1_reg_inv_i_2
       (.CI(dd3_1_reg_inv_i_4_n_0),
        .CO({dd3_11,dd3_1_reg_inv_i_2_n_1,dd3_1_reg_inv_i_2_n_2,dd3_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({dd3_1_inv_i_5_n_0,dd3_1_inv_i_6_n_0,dd3_1_inv_i_7_n_0,dd3_1_inv_i_8_n_0}),
        .O(NLW_dd3_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_9_n_0,dd3_1_inv_i_10_n_0,dd3_1_inv_i_11_n_0,dd3_1_inv_i_12_n_0}));
  CARRY4 dd3_1_reg_inv_i_22
       (.CI(dd3_1_reg_inv_i_40_n_0),
        .CO({dd3_1_reg_inv_i_22_n_0,dd3_1_reg_inv_i_22_n_1,dd3_1_reg_inv_i_22_n_2,dd3_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({dd3_1_inv_i_41_n_0,dd3_1_inv_i_42_n_0,dd3_1_inv_i_43_n_0,dd3_1_inv_i_44_n_0}),
        .O(NLW_dd3_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_45_n_0,dd3_1_inv_i_46_n_0,dd3_1_inv_i_47_n_0,dd3_1_inv_i_48_n_0}));
  CARRY4 dd3_1_reg_inv_i_3
       (.CI(dd3_1_reg_inv_i_13_n_0),
        .CO({dd3_117_in,dd3_1_reg_inv_i_3_n_1,dd3_1_reg_inv_i_3_n_2,dd3_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({dd3_1_inv_i_14_n_0,dd3_1_inv_i_15_n_0,dd3_1_inv_i_16_n_0,dd3_1_inv_i_17_n_0}),
        .O(NLW_dd3_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_18_n_0,dd3_1_inv_i_19_n_0,dd3_1_inv_i_20_n_0,dd3_1_inv_i_21_n_0}));
  CARRY4 dd3_1_reg_inv_i_31
       (.CI(dd3_1_reg_inv_i_49_n_0),
        .CO({dd3_1_reg_inv_i_31_n_0,dd3_1_reg_inv_i_31_n_1,dd3_1_reg_inv_i_31_n_2,dd3_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({dd3_1_inv_i_50_n_0,dd3_1_inv_i_51_n_0,dd3_1_inv_i_52_n_0,dd3_1_inv_i_53_n_0}),
        .O(NLW_dd3_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_54_n_0,dd3_1_inv_i_55_n_0,dd3_1_inv_i_56_n_0,dd3_1_inv_i_57_n_0}));
  CARRY4 dd3_1_reg_inv_i_4
       (.CI(dd3_1_reg_inv_i_22_n_0),
        .CO({dd3_1_reg_inv_i_4_n_0,dd3_1_reg_inv_i_4_n_1,dd3_1_reg_inv_i_4_n_2,dd3_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({dd3_1_inv_i_23_n_0,dd3_1_inv_i_24_n_0,dd3_1_inv_i_25_n_0,dd3_1_inv_i_26_n_0}),
        .O(NLW_dd3_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_27_n_0,dd3_1_inv_i_28_n_0,dd3_1_inv_i_29_n_0,dd3_1_inv_i_30_n_0}));
  CARRY4 dd3_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({dd3_1_reg_inv_i_40_n_0,dd3_1_reg_inv_i_40_n_1,dd3_1_reg_inv_i_40_n_2,dd3_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({dd3_1_inv_i_58_n_0,dd3_1_inv_i_59_n_0,dd3_1_inv_i_60_n_0,dd3_1_inv_i_61_n_0}),
        .O(NLW_dd3_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_62_n_0,dd3_1_inv_i_63_n_0,dd3_1_inv_i_64_n_0,dd3_1_inv_i_65_n_0}));
  CARRY4 dd3_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({dd3_1_reg_inv_i_49_n_0,dd3_1_reg_inv_i_49_n_1,dd3_1_reg_inv_i_49_n_2,dd3_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({dd3_1_inv_i_66_n_0,dd3_1_inv_i_67_n_0,dd3_1_inv_i_68_n_0,dd3_1_inv_i_69_n_0}),
        .O(NLW_dd3_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({dd3_1_inv_i_70_n_0,dd3_1_inv_i_71_n_0,dd3_1_inv_i_72_n_0,dd3_1_inv_i_73_n_0}));
  FDCE dd3_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_dd3),
        .Q(dd3));
  FDCE \led_reg[0] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[0] ),
        .Q(led[0]));
  FDCE \led_reg[1] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[1] ),
        .Q(led[1]));
  FDCE \led_reg[2] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[2] ),
        .Q(led[2]));
  FDCE \led_reg[3] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[3] ),
        .Q(led[3]));
  FDCE \led_reg[4] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[4] ),
        .Q(led[4]));
  FDCE \led_reg[5] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[5] ),
        .Q(led[5]));
  FDCE \led_reg[6] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[6] ),
        .Q(led[6]));
  FDCE \led_reg[7] 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(\slv_reg0_reg_n_0_[7] ),
        .Q(led[7]));
  LUT2 #(
    .INIT(4'h8)) 
    reset_buffer_i_1
       (.I0(reset_buffer1),
        .I1(reset_buffer115_in),
        .O(reset_buffer0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_10
       (.I0(condition_11_2[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(condition_11_2[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(reset_buffer_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_11
       (.I0(condition_11_2[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(condition_11_2[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(reset_buffer_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_12
       (.I0(condition_11_2[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(condition_11_2[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(reset_buffer_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_14
       (.I0(counter_1ns_buffer1[30]),
        .I1(condition_11_1[30]),
        .I2(condition_11_1[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(reset_buffer_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_15
       (.I0(counter_1ns_buffer1[28]),
        .I1(condition_11_1[28]),
        .I2(condition_11_1[29]),
        .I3(counter_1ns_buffer1[29]),
        .O(reset_buffer_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_16
       (.I0(counter_1ns_buffer1[26]),
        .I1(condition_11_1[26]),
        .I2(condition_11_1[27]),
        .I3(counter_1ns_buffer1[27]),
        .O(reset_buffer_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_17
       (.I0(counter_1ns_buffer1[24]),
        .I1(condition_11_1[24]),
        .I2(condition_11_1[25]),
        .I3(counter_1ns_buffer1[25]),
        .O(reset_buffer_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_18
       (.I0(counter_1ns_buffer1[30]),
        .I1(condition_11_1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_11_1[31]),
        .O(reset_buffer_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_19
       (.I0(counter_1ns_buffer1[28]),
        .I1(condition_11_1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_11_1[29]),
        .O(reset_buffer_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_20
       (.I0(counter_1ns_buffer1[26]),
        .I1(condition_11_1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_11_1[27]),
        .O(reset_buffer_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_21
       (.I0(counter_1ns_buffer1[24]),
        .I1(condition_11_1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_11_1[25]),
        .O(reset_buffer_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_23
       (.I0(condition_11_2[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_11_2[23]),
        .O(reset_buffer_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_24
       (.I0(condition_11_2[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_11_2[21]),
        .O(reset_buffer_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_25
       (.I0(condition_11_2[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_11_2[19]),
        .O(reset_buffer_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_26
       (.I0(condition_11_2[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_11_2[17]),
        .O(reset_buffer_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_27
       (.I0(condition_11_2[22]),
        .I1(counter_1ns_buffer1[22]),
        .I2(condition_11_2[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(reset_buffer_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_28
       (.I0(condition_11_2[20]),
        .I1(counter_1ns_buffer1[20]),
        .I2(condition_11_2[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(reset_buffer_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_29
       (.I0(condition_11_2[18]),
        .I1(counter_1ns_buffer1[18]),
        .I2(condition_11_2[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(reset_buffer_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_30
       (.I0(condition_11_2[16]),
        .I1(counter_1ns_buffer1[16]),
        .I2(condition_11_2[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(reset_buffer_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_32
       (.I0(counter_1ns_buffer1[22]),
        .I1(condition_11_1[22]),
        .I2(condition_11_1[23]),
        .I3(counter_1ns_buffer1[23]),
        .O(reset_buffer_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_33
       (.I0(counter_1ns_buffer1[20]),
        .I1(condition_11_1[20]),
        .I2(condition_11_1[21]),
        .I3(counter_1ns_buffer1[21]),
        .O(reset_buffer_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_34
       (.I0(counter_1ns_buffer1[18]),
        .I1(condition_11_1[18]),
        .I2(condition_11_1[19]),
        .I3(counter_1ns_buffer1[19]),
        .O(reset_buffer_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_35
       (.I0(counter_1ns_buffer1[16]),
        .I1(condition_11_1[16]),
        .I2(condition_11_1[17]),
        .I3(counter_1ns_buffer1[17]),
        .O(reset_buffer_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_36
       (.I0(counter_1ns_buffer1[22]),
        .I1(condition_11_1[22]),
        .I2(counter_1ns_buffer1[23]),
        .I3(condition_11_1[23]),
        .O(reset_buffer_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_37
       (.I0(counter_1ns_buffer1[20]),
        .I1(condition_11_1[20]),
        .I2(counter_1ns_buffer1[21]),
        .I3(condition_11_1[21]),
        .O(reset_buffer_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_38
       (.I0(counter_1ns_buffer1[18]),
        .I1(condition_11_1[18]),
        .I2(counter_1ns_buffer1[19]),
        .I3(condition_11_1[19]),
        .O(reset_buffer_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_39
       (.I0(counter_1ns_buffer1[16]),
        .I1(condition_11_1[16]),
        .I2(counter_1ns_buffer1[17]),
        .I3(condition_11_1[17]),
        .O(reset_buffer_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_41
       (.I0(condition_11_2[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_11_2[15]),
        .O(reset_buffer_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_42
       (.I0(condition_11_2[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_11_2[13]),
        .O(reset_buffer_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_43
       (.I0(condition_11_2[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_11_2[11]),
        .O(reset_buffer_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_44
       (.I0(condition_11_2[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_11_2[9]),
        .O(reset_buffer_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_45
       (.I0(condition_11_2[14]),
        .I1(counter_1ns_buffer1[14]),
        .I2(condition_11_2[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(reset_buffer_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_46
       (.I0(condition_11_2[12]),
        .I1(counter_1ns_buffer1[12]),
        .I2(condition_11_2[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(reset_buffer_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_47
       (.I0(condition_11_2[10]),
        .I1(counter_1ns_buffer1[10]),
        .I2(condition_11_2[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(reset_buffer_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_48
       (.I0(condition_11_2[8]),
        .I1(counter_1ns_buffer1[8]),
        .I2(condition_11_2[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(reset_buffer_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_5
       (.I0(condition_11_2[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(counter_1ns_buffer1[31]),
        .I3(condition_11_2[31]),
        .O(reset_buffer_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_50
       (.I0(counter_1ns_buffer1[14]),
        .I1(condition_11_1[14]),
        .I2(condition_11_1[15]),
        .I3(counter_1ns_buffer1[15]),
        .O(reset_buffer_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_51
       (.I0(counter_1ns_buffer1[12]),
        .I1(condition_11_1[12]),
        .I2(condition_11_1[13]),
        .I3(counter_1ns_buffer1[13]),
        .O(reset_buffer_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_52
       (.I0(counter_1ns_buffer1[10]),
        .I1(condition_11_1[10]),
        .I2(condition_11_1[11]),
        .I3(counter_1ns_buffer1[11]),
        .O(reset_buffer_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_53
       (.I0(counter_1ns_buffer1[8]),
        .I1(condition_11_1[8]),
        .I2(condition_11_1[9]),
        .I3(counter_1ns_buffer1[9]),
        .O(reset_buffer_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_54
       (.I0(counter_1ns_buffer1[14]),
        .I1(condition_11_1[14]),
        .I2(counter_1ns_buffer1[15]),
        .I3(condition_11_1[15]),
        .O(reset_buffer_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_55
       (.I0(counter_1ns_buffer1[12]),
        .I1(condition_11_1[12]),
        .I2(counter_1ns_buffer1[13]),
        .I3(condition_11_1[13]),
        .O(reset_buffer_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_56
       (.I0(counter_1ns_buffer1[10]),
        .I1(condition_11_1[10]),
        .I2(counter_1ns_buffer1[11]),
        .I3(condition_11_1[11]),
        .O(reset_buffer_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_57
       (.I0(counter_1ns_buffer1[8]),
        .I1(condition_11_1[8]),
        .I2(counter_1ns_buffer1[9]),
        .I3(condition_11_1[9]),
        .O(reset_buffer_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_58
       (.I0(condition_11_2[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_11_2[7]),
        .O(reset_buffer_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_59
       (.I0(condition_11_2[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_11_2[5]),
        .O(reset_buffer_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_6
       (.I0(condition_11_2[28]),
        .I1(counter_1ns_buffer1[28]),
        .I2(counter_1ns_buffer1[29]),
        .I3(condition_11_2[29]),
        .O(reset_buffer_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_60
       (.I0(condition_11_2[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_11_2[3]),
        .O(reset_buffer_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_61
       (.I0(condition_11_2[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_11_2[1]),
        .O(reset_buffer_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_62
       (.I0(condition_11_2[6]),
        .I1(counter_1ns_buffer1[6]),
        .I2(condition_11_2[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(reset_buffer_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_63
       (.I0(condition_11_2[4]),
        .I1(counter_1ns_buffer1[4]),
        .I2(condition_11_2[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(reset_buffer_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_64
       (.I0(condition_11_2[2]),
        .I1(counter_1ns_buffer1[2]),
        .I2(condition_11_2[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(reset_buffer_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_65
       (.I0(condition_11_2[0]),
        .I1(counter_1ns_buffer1[0]),
        .I2(condition_11_2[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(reset_buffer_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_66
       (.I0(counter_1ns_buffer1[6]),
        .I1(condition_11_1[6]),
        .I2(condition_11_1[7]),
        .I3(counter_1ns_buffer1[7]),
        .O(reset_buffer_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_67
       (.I0(counter_1ns_buffer1[4]),
        .I1(condition_11_1[4]),
        .I2(condition_11_1[5]),
        .I3(counter_1ns_buffer1[5]),
        .O(reset_buffer_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_68
       (.I0(counter_1ns_buffer1[2]),
        .I1(condition_11_1[2]),
        .I2(condition_11_1[3]),
        .I3(counter_1ns_buffer1[3]),
        .O(reset_buffer_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_69
       (.I0(counter_1ns_buffer1[0]),
        .I1(condition_11_1[0]),
        .I2(condition_11_1[1]),
        .I3(counter_1ns_buffer1[1]),
        .O(reset_buffer_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_7
       (.I0(condition_11_2[26]),
        .I1(counter_1ns_buffer1[26]),
        .I2(counter_1ns_buffer1[27]),
        .I3(condition_11_2[27]),
        .O(reset_buffer_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_70
       (.I0(counter_1ns_buffer1[6]),
        .I1(condition_11_1[6]),
        .I2(counter_1ns_buffer1[7]),
        .I3(condition_11_1[7]),
        .O(reset_buffer_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_71
       (.I0(counter_1ns_buffer1[4]),
        .I1(condition_11_1[4]),
        .I2(counter_1ns_buffer1[5]),
        .I3(condition_11_1[5]),
        .O(reset_buffer_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_72
       (.I0(counter_1ns_buffer1[2]),
        .I1(condition_11_1[2]),
        .I2(counter_1ns_buffer1[3]),
        .I3(condition_11_1[3]),
        .O(reset_buffer_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_73
       (.I0(counter_1ns_buffer1[0]),
        .I1(condition_11_1[0]),
        .I2(counter_1ns_buffer1[1]),
        .I3(condition_11_1[1]),
        .O(reset_buffer_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    reset_buffer_i_8
       (.I0(condition_11_2[24]),
        .I1(counter_1ns_buffer1[24]),
        .I2(counter_1ns_buffer1[25]),
        .I3(condition_11_2[25]),
        .O(reset_buffer_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    reset_buffer_i_9
       (.I0(condition_11_2[30]),
        .I1(counter_1ns_buffer1[30]),
        .I2(condition_11_2[31]),
        .I3(counter_1ns_buffer1[31]),
        .O(reset_buffer_i_9_n_0));
  FDCE reset_buffer_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(reset_buffer0),
        .Q(reset_buffer));
  CARRY4 reset_buffer_reg_i_13
       (.CI(reset_buffer_reg_i_31_n_0),
        .CO({reset_buffer_reg_i_13_n_0,reset_buffer_reg_i_13_n_1,reset_buffer_reg_i_13_n_2,reset_buffer_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_32_n_0,reset_buffer_i_33_n_0,reset_buffer_i_34_n_0,reset_buffer_i_35_n_0}),
        .O(NLW_reset_buffer_reg_i_13_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_36_n_0,reset_buffer_i_37_n_0,reset_buffer_i_38_n_0,reset_buffer_i_39_n_0}));
  CARRY4 reset_buffer_reg_i_2
       (.CI(reset_buffer_reg_i_4_n_0),
        .CO({reset_buffer1,reset_buffer_reg_i_2_n_1,reset_buffer_reg_i_2_n_2,reset_buffer_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_5_n_0,reset_buffer_i_6_n_0,reset_buffer_i_7_n_0,reset_buffer_i_8_n_0}),
        .O(NLW_reset_buffer_reg_i_2_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_9_n_0,reset_buffer_i_10_n_0,reset_buffer_i_11_n_0,reset_buffer_i_12_n_0}));
  CARRY4 reset_buffer_reg_i_22
       (.CI(reset_buffer_reg_i_40_n_0),
        .CO({reset_buffer_reg_i_22_n_0,reset_buffer_reg_i_22_n_1,reset_buffer_reg_i_22_n_2,reset_buffer_reg_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_41_n_0,reset_buffer_i_42_n_0,reset_buffer_i_43_n_0,reset_buffer_i_44_n_0}),
        .O(NLW_reset_buffer_reg_i_22_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_45_n_0,reset_buffer_i_46_n_0,reset_buffer_i_47_n_0,reset_buffer_i_48_n_0}));
  CARRY4 reset_buffer_reg_i_3
       (.CI(reset_buffer_reg_i_13_n_0),
        .CO({reset_buffer115_in,reset_buffer_reg_i_3_n_1,reset_buffer_reg_i_3_n_2,reset_buffer_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_14_n_0,reset_buffer_i_15_n_0,reset_buffer_i_16_n_0,reset_buffer_i_17_n_0}),
        .O(NLW_reset_buffer_reg_i_3_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_18_n_0,reset_buffer_i_19_n_0,reset_buffer_i_20_n_0,reset_buffer_i_21_n_0}));
  CARRY4 reset_buffer_reg_i_31
       (.CI(reset_buffer_reg_i_49_n_0),
        .CO({reset_buffer_reg_i_31_n_0,reset_buffer_reg_i_31_n_1,reset_buffer_reg_i_31_n_2,reset_buffer_reg_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_50_n_0,reset_buffer_i_51_n_0,reset_buffer_i_52_n_0,reset_buffer_i_53_n_0}),
        .O(NLW_reset_buffer_reg_i_31_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_54_n_0,reset_buffer_i_55_n_0,reset_buffer_i_56_n_0,reset_buffer_i_57_n_0}));
  CARRY4 reset_buffer_reg_i_4
       (.CI(reset_buffer_reg_i_22_n_0),
        .CO({reset_buffer_reg_i_4_n_0,reset_buffer_reg_i_4_n_1,reset_buffer_reg_i_4_n_2,reset_buffer_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_23_n_0,reset_buffer_i_24_n_0,reset_buffer_i_25_n_0,reset_buffer_i_26_n_0}),
        .O(NLW_reset_buffer_reg_i_4_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_27_n_0,reset_buffer_i_28_n_0,reset_buffer_i_29_n_0,reset_buffer_i_30_n_0}));
  CARRY4 reset_buffer_reg_i_40
       (.CI(1'b0),
        .CO({reset_buffer_reg_i_40_n_0,reset_buffer_reg_i_40_n_1,reset_buffer_reg_i_40_n_2,reset_buffer_reg_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_58_n_0,reset_buffer_i_59_n_0,reset_buffer_i_60_n_0,reset_buffer_i_61_n_0}),
        .O(NLW_reset_buffer_reg_i_40_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_62_n_0,reset_buffer_i_63_n_0,reset_buffer_i_64_n_0,reset_buffer_i_65_n_0}));
  CARRY4 reset_buffer_reg_i_49
       (.CI(1'b0),
        .CO({reset_buffer_reg_i_49_n_0,reset_buffer_reg_i_49_n_1,reset_buffer_reg_i_49_n_2,reset_buffer_reg_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({reset_buffer_i_66_n_0,reset_buffer_i_67_n_0,reset_buffer_i_68_n_0,reset_buffer_i_69_n_0}),
        .O(NLW_reset_buffer_reg_i_49_O_UNCONNECTED[3:0]),
        .S({reset_buffer_i_70_n_0,reset_buffer_i_71_n_0,reset_buffer_i_72_n_0,reset_buffer_i_73_n_0}));
  FDCE sample_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(sample_1_reg_inv_n_0),
        .Q(sample_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    sample_1_inv_i_1
       (.I0(sample_11),
        .I1(sample_114_in),
        .O(sample_10));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_10
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_sample_1_reg[28]),
        .I2(counter_1ns_buffer_sample[29]),
        .I3(count_upto_sample_1_reg[29]),
        .O(sample_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_11
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_sample_1_reg[26]),
        .I2(counter_1ns_buffer_sample[27]),
        .I3(count_upto_sample_1_reg[27]),
        .O(sample_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_12
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_sample_1_reg[24]),
        .I2(counter_1ns_buffer_sample[25]),
        .I3(count_upto_sample_1_reg[25]),
        .O(sample_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_14
       (.I0(condition_sample_1[30]),
        .I1(counter_1ns_buffer_sample[30]),
        .I2(counter_1ns_buffer_sample[31]),
        .I3(condition_sample_1[31]),
        .O(sample_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_15
       (.I0(condition_sample_1[28]),
        .I1(counter_1ns_buffer_sample[28]),
        .I2(counter_1ns_buffer_sample[29]),
        .I3(condition_sample_1[29]),
        .O(sample_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_16
       (.I0(condition_sample_1[26]),
        .I1(counter_1ns_buffer_sample[26]),
        .I2(counter_1ns_buffer_sample[27]),
        .I3(condition_sample_1[27]),
        .O(sample_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_17
       (.I0(condition_sample_1[24]),
        .I1(counter_1ns_buffer_sample[24]),
        .I2(counter_1ns_buffer_sample[25]),
        .I3(condition_sample_1[25]),
        .O(sample_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_18
       (.I0(condition_sample_1[30]),
        .I1(counter_1ns_buffer_sample[30]),
        .I2(condition_sample_1[31]),
        .I3(counter_1ns_buffer_sample[31]),
        .O(sample_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_19
       (.I0(condition_sample_1[28]),
        .I1(counter_1ns_buffer_sample[28]),
        .I2(condition_sample_1[29]),
        .I3(counter_1ns_buffer_sample[29]),
        .O(sample_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_20
       (.I0(condition_sample_1[26]),
        .I1(counter_1ns_buffer_sample[26]),
        .I2(condition_sample_1[27]),
        .I3(counter_1ns_buffer_sample[27]),
        .O(sample_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_21
       (.I0(condition_sample_1[24]),
        .I1(counter_1ns_buffer_sample[24]),
        .I2(condition_sample_1[25]),
        .I3(counter_1ns_buffer_sample[25]),
        .O(sample_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_23
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_sample_1_reg[22]),
        .I2(count_upto_sample_1_reg[23]),
        .I3(counter_1ns_buffer_sample[23]),
        .O(sample_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_24
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_sample_1_reg[20]),
        .I2(count_upto_sample_1_reg[21]),
        .I3(counter_1ns_buffer_sample[21]),
        .O(sample_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_25
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_sample_1_reg[18]),
        .I2(count_upto_sample_1_reg[19]),
        .I3(counter_1ns_buffer_sample[19]),
        .O(sample_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_26
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_sample_1_reg[16]),
        .I2(count_upto_sample_1_reg[17]),
        .I3(counter_1ns_buffer_sample[17]),
        .O(sample_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_27
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_sample_1_reg[22]),
        .I2(counter_1ns_buffer_sample[23]),
        .I3(count_upto_sample_1_reg[23]),
        .O(sample_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_28
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_sample_1_reg[20]),
        .I2(counter_1ns_buffer_sample[21]),
        .I3(count_upto_sample_1_reg[21]),
        .O(sample_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_29
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_sample_1_reg[18]),
        .I2(counter_1ns_buffer_sample[19]),
        .I3(count_upto_sample_1_reg[19]),
        .O(sample_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_30
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_sample_1_reg[16]),
        .I2(counter_1ns_buffer_sample[17]),
        .I3(count_upto_sample_1_reg[17]),
        .O(sample_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_32
       (.I0(condition_sample_1[22]),
        .I1(counter_1ns_buffer_sample[22]),
        .I2(counter_1ns_buffer_sample[23]),
        .I3(condition_sample_1[23]),
        .O(sample_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_33
       (.I0(condition_sample_1[20]),
        .I1(counter_1ns_buffer_sample[20]),
        .I2(counter_1ns_buffer_sample[21]),
        .I3(condition_sample_1[21]),
        .O(sample_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_34
       (.I0(condition_sample_1[18]),
        .I1(counter_1ns_buffer_sample[18]),
        .I2(counter_1ns_buffer_sample[19]),
        .I3(condition_sample_1[19]),
        .O(sample_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_35
       (.I0(condition_sample_1[16]),
        .I1(counter_1ns_buffer_sample[16]),
        .I2(counter_1ns_buffer_sample[17]),
        .I3(condition_sample_1[17]),
        .O(sample_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_36
       (.I0(condition_sample_1[22]),
        .I1(counter_1ns_buffer_sample[22]),
        .I2(condition_sample_1[23]),
        .I3(counter_1ns_buffer_sample[23]),
        .O(sample_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_37
       (.I0(condition_sample_1[20]),
        .I1(counter_1ns_buffer_sample[20]),
        .I2(condition_sample_1[21]),
        .I3(counter_1ns_buffer_sample[21]),
        .O(sample_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_38
       (.I0(condition_sample_1[18]),
        .I1(counter_1ns_buffer_sample[18]),
        .I2(condition_sample_1[19]),
        .I3(counter_1ns_buffer_sample[19]),
        .O(sample_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_39
       (.I0(condition_sample_1[16]),
        .I1(counter_1ns_buffer_sample[16]),
        .I2(condition_sample_1[17]),
        .I3(counter_1ns_buffer_sample[17]),
        .O(sample_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_41
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(\count_upto_sample_1_reg[14]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[15]),
        .O(sample_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_42
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(\count_upto_sample_1_reg[12]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[13]),
        .O(sample_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_43
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(\count_upto_sample_1_reg[10]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[11]),
        .O(sample_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_44
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(\count_upto_sample_1_reg[8]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[9]),
        .O(sample_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_45
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(\count_upto_sample_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[15]),
        .I3(\count_upto_sample_1_reg[15]__1_n_0 ),
        .O(sample_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_46
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(\count_upto_sample_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[13]),
        .I3(\count_upto_sample_1_reg[13]__1_n_0 ),
        .O(sample_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_47
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(\count_upto_sample_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[11]),
        .I3(\count_upto_sample_1_reg[11]__1_n_0 ),
        .O(sample_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_48
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(\count_upto_sample_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[9]),
        .I3(\count_upto_sample_1_reg[9]__1_n_0 ),
        .O(sample_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_5
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_sample_1_reg[30]),
        .I2(count_upto_sample_1_reg[31]),
        .I3(counter_1ns_buffer_sample[31]),
        .O(sample_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_50
       (.I0(condition_sample_1[14]),
        .I1(counter_1ns_buffer_sample[14]),
        .I2(counter_1ns_buffer_sample[15]),
        .I3(condition_sample_1[15]),
        .O(sample_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_51
       (.I0(condition_sample_1[12]),
        .I1(counter_1ns_buffer_sample[12]),
        .I2(counter_1ns_buffer_sample[13]),
        .I3(condition_sample_1[13]),
        .O(sample_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_52
       (.I0(condition_sample_1[10]),
        .I1(counter_1ns_buffer_sample[10]),
        .I2(counter_1ns_buffer_sample[11]),
        .I3(condition_sample_1[11]),
        .O(sample_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_53
       (.I0(condition_sample_1[8]),
        .I1(counter_1ns_buffer_sample[8]),
        .I2(counter_1ns_buffer_sample[9]),
        .I3(condition_sample_1[9]),
        .O(sample_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_54
       (.I0(condition_sample_1[14]),
        .I1(counter_1ns_buffer_sample[14]),
        .I2(condition_sample_1[15]),
        .I3(counter_1ns_buffer_sample[15]),
        .O(sample_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_55
       (.I0(condition_sample_1[12]),
        .I1(counter_1ns_buffer_sample[12]),
        .I2(condition_sample_1[13]),
        .I3(counter_1ns_buffer_sample[13]),
        .O(sample_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_56
       (.I0(condition_sample_1[10]),
        .I1(counter_1ns_buffer_sample[10]),
        .I2(condition_sample_1[11]),
        .I3(counter_1ns_buffer_sample[11]),
        .O(sample_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_57
       (.I0(condition_sample_1[8]),
        .I1(counter_1ns_buffer_sample[8]),
        .I2(condition_sample_1[9]),
        .I3(counter_1ns_buffer_sample[9]),
        .O(sample_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_58
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(\count_upto_sample_1_reg[6]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[7]),
        .O(sample_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_59
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(\count_upto_sample_1_reg[4]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[5]),
        .O(sample_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_6
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_sample_1_reg[28]),
        .I2(count_upto_sample_1_reg[29]),
        .I3(counter_1ns_buffer_sample[29]),
        .O(sample_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_60
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(\count_upto_sample_1_reg[2]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[3]),
        .O(sample_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_61
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(\count_upto_sample_1_reg[0]__1_n_0 ),
        .I2(\count_upto_sample_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[1]),
        .O(sample_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_62
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(\count_upto_sample_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[7]),
        .I3(\count_upto_sample_1_reg[7]__1_n_0 ),
        .O(sample_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_63
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(\count_upto_sample_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[5]),
        .I3(\count_upto_sample_1_reg[5]__1_n_0 ),
        .O(sample_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_64
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(\count_upto_sample_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[3]),
        .I3(\count_upto_sample_1_reg[3]__1_n_0 ),
        .O(sample_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_65
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(\count_upto_sample_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[1]),
        .I3(\count_upto_sample_1_reg[1]__1_n_0 ),
        .O(sample_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_66
       (.I0(condition_sample_1[6]),
        .I1(counter_1ns_buffer_sample[6]),
        .I2(counter_1ns_buffer_sample[7]),
        .I3(condition_sample_1[7]),
        .O(sample_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_67
       (.I0(condition_sample_1[4]),
        .I1(counter_1ns_buffer_sample[4]),
        .I2(counter_1ns_buffer_sample[5]),
        .I3(condition_sample_1[5]),
        .O(sample_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_68
       (.I0(condition_sample_1[2]),
        .I1(counter_1ns_buffer_sample[2]),
        .I2(counter_1ns_buffer_sample[3]),
        .I3(condition_sample_1[3]),
        .O(sample_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_69
       (.I0(condition_sample_1[0]),
        .I1(counter_1ns_buffer_sample[0]),
        .I2(counter_1ns_buffer_sample[1]),
        .I3(condition_sample_1[1]),
        .O(sample_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_7
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_sample_1_reg[26]),
        .I2(count_upto_sample_1_reg[27]),
        .I3(counter_1ns_buffer_sample[27]),
        .O(sample_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_70
       (.I0(condition_sample_1[6]),
        .I1(counter_1ns_buffer_sample[6]),
        .I2(condition_sample_1[7]),
        .I3(counter_1ns_buffer_sample[7]),
        .O(sample_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_71
       (.I0(condition_sample_1[4]),
        .I1(counter_1ns_buffer_sample[4]),
        .I2(condition_sample_1[5]),
        .I3(counter_1ns_buffer_sample[5]),
        .O(sample_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_72
       (.I0(condition_sample_1[2]),
        .I1(counter_1ns_buffer_sample[2]),
        .I2(condition_sample_1[3]),
        .I3(counter_1ns_buffer_sample[3]),
        .O(sample_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_73
       (.I0(condition_sample_1[0]),
        .I1(counter_1ns_buffer_sample[0]),
        .I2(condition_sample_1[1]),
        .I3(counter_1ns_buffer_sample[1]),
        .O(sample_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_1_inv_i_8
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_sample_1_reg[24]),
        .I2(count_upto_sample_1_reg[25]),
        .I3(counter_1ns_buffer_sample[25]),
        .O(sample_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_1_inv_i_9
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_sample_1_reg[30]),
        .I2(counter_1ns_buffer_sample[31]),
        .I3(count_upto_sample_1_reg[31]),
        .O(sample_1_inv_i_9_n_0));
  FDPE sample_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(sample_10),
        .PRE(reset),
        .Q(sample_1_reg_inv_n_0));
  CARRY4 sample_1_reg_inv_i_13
       (.CI(sample_1_reg_inv_i_31_n_0),
        .CO({sample_1_reg_inv_i_13_n_0,sample_1_reg_inv_i_13_n_1,sample_1_reg_inv_i_13_n_2,sample_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({sample_1_inv_i_32_n_0,sample_1_inv_i_33_n_0,sample_1_inv_i_34_n_0,sample_1_inv_i_35_n_0}),
        .O(NLW_sample_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_36_n_0,sample_1_inv_i_37_n_0,sample_1_inv_i_38_n_0,sample_1_inv_i_39_n_0}));
  CARRY4 sample_1_reg_inv_i_2
       (.CI(sample_1_reg_inv_i_4_n_0),
        .CO({sample_11,sample_1_reg_inv_i_2_n_1,sample_1_reg_inv_i_2_n_2,sample_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({sample_1_inv_i_5_n_0,sample_1_inv_i_6_n_0,sample_1_inv_i_7_n_0,sample_1_inv_i_8_n_0}),
        .O(NLW_sample_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_9_n_0,sample_1_inv_i_10_n_0,sample_1_inv_i_11_n_0,sample_1_inv_i_12_n_0}));
  CARRY4 sample_1_reg_inv_i_22
       (.CI(sample_1_reg_inv_i_40_n_0),
        .CO({sample_1_reg_inv_i_22_n_0,sample_1_reg_inv_i_22_n_1,sample_1_reg_inv_i_22_n_2,sample_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({sample_1_inv_i_41_n_0,sample_1_inv_i_42_n_0,sample_1_inv_i_43_n_0,sample_1_inv_i_44_n_0}),
        .O(NLW_sample_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_45_n_0,sample_1_inv_i_46_n_0,sample_1_inv_i_47_n_0,sample_1_inv_i_48_n_0}));
  CARRY4 sample_1_reg_inv_i_3
       (.CI(sample_1_reg_inv_i_13_n_0),
        .CO({sample_114_in,sample_1_reg_inv_i_3_n_1,sample_1_reg_inv_i_3_n_2,sample_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({sample_1_inv_i_14_n_0,sample_1_inv_i_15_n_0,sample_1_inv_i_16_n_0,sample_1_inv_i_17_n_0}),
        .O(NLW_sample_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_18_n_0,sample_1_inv_i_19_n_0,sample_1_inv_i_20_n_0,sample_1_inv_i_21_n_0}));
  CARRY4 sample_1_reg_inv_i_31
       (.CI(sample_1_reg_inv_i_49_n_0),
        .CO({sample_1_reg_inv_i_31_n_0,sample_1_reg_inv_i_31_n_1,sample_1_reg_inv_i_31_n_2,sample_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({sample_1_inv_i_50_n_0,sample_1_inv_i_51_n_0,sample_1_inv_i_52_n_0,sample_1_inv_i_53_n_0}),
        .O(NLW_sample_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_54_n_0,sample_1_inv_i_55_n_0,sample_1_inv_i_56_n_0,sample_1_inv_i_57_n_0}));
  CARRY4 sample_1_reg_inv_i_4
       (.CI(sample_1_reg_inv_i_22_n_0),
        .CO({sample_1_reg_inv_i_4_n_0,sample_1_reg_inv_i_4_n_1,sample_1_reg_inv_i_4_n_2,sample_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({sample_1_inv_i_23_n_0,sample_1_inv_i_24_n_0,sample_1_inv_i_25_n_0,sample_1_inv_i_26_n_0}),
        .O(NLW_sample_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_27_n_0,sample_1_inv_i_28_n_0,sample_1_inv_i_29_n_0,sample_1_inv_i_30_n_0}));
  CARRY4 sample_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({sample_1_reg_inv_i_40_n_0,sample_1_reg_inv_i_40_n_1,sample_1_reg_inv_i_40_n_2,sample_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({sample_1_inv_i_58_n_0,sample_1_inv_i_59_n_0,sample_1_inv_i_60_n_0,sample_1_inv_i_61_n_0}),
        .O(NLW_sample_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_62_n_0,sample_1_inv_i_63_n_0,sample_1_inv_i_64_n_0,sample_1_inv_i_65_n_0}));
  CARRY4 sample_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({sample_1_reg_inv_i_49_n_0,sample_1_reg_inv_i_49_n_1,sample_1_reg_inv_i_49_n_2,sample_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({sample_1_inv_i_66_n_0,sample_1_inv_i_67_n_0,sample_1_inv_i_68_n_0,sample_1_inv_i_69_n_0}),
        .O(NLW_sample_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({sample_1_inv_i_70_n_0,sample_1_inv_i_71_n_0,sample_1_inv_i_72_n_0,sample_1_inv_i_73_n_0}));
  FDCE sample_c_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(sample_c_1_reg_inv_n_0),
        .Q(sample_c_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    sample_c_1_inv_i_1
       (.I0(sample_c_11),
        .I1(sample_c_112_in),
        .O(sample_c_10));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_10
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_sample_c_1_reg[28]),
        .I2(counter_1ns_buffer_sample[29]),
        .I3(count_upto_sample_c_1_reg[29]),
        .O(sample_c_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_11
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_sample_c_1_reg[26]),
        .I2(counter_1ns_buffer_sample[27]),
        .I3(count_upto_sample_c_1_reg[27]),
        .O(sample_c_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_12
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_sample_c_1_reg[24]),
        .I2(counter_1ns_buffer_sample[25]),
        .I3(count_upto_sample_c_1_reg[25]),
        .O(sample_c_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_14
       (.I0(condition_sample_c_1[30]),
        .I1(counter_1ns_buffer_sample[30]),
        .I2(counter_1ns_buffer_sample[31]),
        .I3(condition_sample_c_1[31]),
        .O(sample_c_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_15
       (.I0(condition_sample_c_1[28]),
        .I1(counter_1ns_buffer_sample[28]),
        .I2(counter_1ns_buffer_sample[29]),
        .I3(condition_sample_c_1[29]),
        .O(sample_c_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_16
       (.I0(condition_sample_c_1[26]),
        .I1(counter_1ns_buffer_sample[26]),
        .I2(counter_1ns_buffer_sample[27]),
        .I3(condition_sample_c_1[27]),
        .O(sample_c_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_17
       (.I0(condition_sample_c_1[24]),
        .I1(counter_1ns_buffer_sample[24]),
        .I2(counter_1ns_buffer_sample[25]),
        .I3(condition_sample_c_1[25]),
        .O(sample_c_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_18
       (.I0(condition_sample_c_1[30]),
        .I1(counter_1ns_buffer_sample[30]),
        .I2(condition_sample_c_1[31]),
        .I3(counter_1ns_buffer_sample[31]),
        .O(sample_c_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_19
       (.I0(condition_sample_c_1[28]),
        .I1(counter_1ns_buffer_sample[28]),
        .I2(condition_sample_c_1[29]),
        .I3(counter_1ns_buffer_sample[29]),
        .O(sample_c_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_20
       (.I0(condition_sample_c_1[26]),
        .I1(counter_1ns_buffer_sample[26]),
        .I2(condition_sample_c_1[27]),
        .I3(counter_1ns_buffer_sample[27]),
        .O(sample_c_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_21
       (.I0(condition_sample_c_1[24]),
        .I1(counter_1ns_buffer_sample[24]),
        .I2(condition_sample_c_1[25]),
        .I3(counter_1ns_buffer_sample[25]),
        .O(sample_c_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_23
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_sample_c_1_reg[22]),
        .I2(count_upto_sample_c_1_reg[23]),
        .I3(counter_1ns_buffer_sample[23]),
        .O(sample_c_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_24
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_sample_c_1_reg[20]),
        .I2(count_upto_sample_c_1_reg[21]),
        .I3(counter_1ns_buffer_sample[21]),
        .O(sample_c_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_25
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_sample_c_1_reg[18]),
        .I2(count_upto_sample_c_1_reg[19]),
        .I3(counter_1ns_buffer_sample[19]),
        .O(sample_c_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_26
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_sample_c_1_reg[16]),
        .I2(count_upto_sample_c_1_reg[17]),
        .I3(counter_1ns_buffer_sample[17]),
        .O(sample_c_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_27
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_sample_c_1_reg[22]),
        .I2(counter_1ns_buffer_sample[23]),
        .I3(count_upto_sample_c_1_reg[23]),
        .O(sample_c_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_28
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_sample_c_1_reg[20]),
        .I2(counter_1ns_buffer_sample[21]),
        .I3(count_upto_sample_c_1_reg[21]),
        .O(sample_c_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_29
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_sample_c_1_reg[18]),
        .I2(counter_1ns_buffer_sample[19]),
        .I3(count_upto_sample_c_1_reg[19]),
        .O(sample_c_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_30
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_sample_c_1_reg[16]),
        .I2(counter_1ns_buffer_sample[17]),
        .I3(count_upto_sample_c_1_reg[17]),
        .O(sample_c_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_32
       (.I0(condition_sample_c_1[22]),
        .I1(counter_1ns_buffer_sample[22]),
        .I2(counter_1ns_buffer_sample[23]),
        .I3(condition_sample_c_1[23]),
        .O(sample_c_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_33
       (.I0(condition_sample_c_1[20]),
        .I1(counter_1ns_buffer_sample[20]),
        .I2(counter_1ns_buffer_sample[21]),
        .I3(condition_sample_c_1[21]),
        .O(sample_c_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_34
       (.I0(condition_sample_c_1[18]),
        .I1(counter_1ns_buffer_sample[18]),
        .I2(counter_1ns_buffer_sample[19]),
        .I3(condition_sample_c_1[19]),
        .O(sample_c_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_35
       (.I0(condition_sample_c_1[16]),
        .I1(counter_1ns_buffer_sample[16]),
        .I2(counter_1ns_buffer_sample[17]),
        .I3(condition_sample_c_1[17]),
        .O(sample_c_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_36
       (.I0(condition_sample_c_1[22]),
        .I1(counter_1ns_buffer_sample[22]),
        .I2(condition_sample_c_1[23]),
        .I3(counter_1ns_buffer_sample[23]),
        .O(sample_c_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_37
       (.I0(condition_sample_c_1[20]),
        .I1(counter_1ns_buffer_sample[20]),
        .I2(condition_sample_c_1[21]),
        .I3(counter_1ns_buffer_sample[21]),
        .O(sample_c_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_38
       (.I0(condition_sample_c_1[18]),
        .I1(counter_1ns_buffer_sample[18]),
        .I2(condition_sample_c_1[19]),
        .I3(counter_1ns_buffer_sample[19]),
        .O(sample_c_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_39
       (.I0(condition_sample_c_1[16]),
        .I1(counter_1ns_buffer_sample[16]),
        .I2(condition_sample_c_1[17]),
        .I3(counter_1ns_buffer_sample[17]),
        .O(sample_c_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_41
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(\count_upto_sample_c_1_reg[14]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[15]),
        .O(sample_c_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_42
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(\count_upto_sample_c_1_reg[12]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[13]),
        .O(sample_c_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_43
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(\count_upto_sample_c_1_reg[10]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[11]),
        .O(sample_c_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_44
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(\count_upto_sample_c_1_reg[8]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[9]),
        .O(sample_c_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_45
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(\count_upto_sample_c_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[15]),
        .I3(\count_upto_sample_c_1_reg[15]__1_n_0 ),
        .O(sample_c_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_46
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(\count_upto_sample_c_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[13]),
        .I3(\count_upto_sample_c_1_reg[13]__1_n_0 ),
        .O(sample_c_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_47
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(\count_upto_sample_c_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[11]),
        .I3(\count_upto_sample_c_1_reg[11]__1_n_0 ),
        .O(sample_c_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_48
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(\count_upto_sample_c_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[9]),
        .I3(\count_upto_sample_c_1_reg[9]__1_n_0 ),
        .O(sample_c_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_5
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_sample_c_1_reg[30]),
        .I2(count_upto_sample_c_1_reg[31]),
        .I3(counter_1ns_buffer_sample[31]),
        .O(sample_c_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_50
       (.I0(condition_sample_c_1[14]),
        .I1(counter_1ns_buffer_sample[14]),
        .I2(counter_1ns_buffer_sample[15]),
        .I3(condition_sample_c_1[15]),
        .O(sample_c_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_51
       (.I0(condition_sample_c_1[12]),
        .I1(counter_1ns_buffer_sample[12]),
        .I2(counter_1ns_buffer_sample[13]),
        .I3(condition_sample_c_1[13]),
        .O(sample_c_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_52
       (.I0(condition_sample_c_1[10]),
        .I1(counter_1ns_buffer_sample[10]),
        .I2(counter_1ns_buffer_sample[11]),
        .I3(condition_sample_c_1[11]),
        .O(sample_c_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_53
       (.I0(condition_sample_c_1[8]),
        .I1(counter_1ns_buffer_sample[8]),
        .I2(counter_1ns_buffer_sample[9]),
        .I3(condition_sample_c_1[9]),
        .O(sample_c_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_54
       (.I0(condition_sample_c_1[14]),
        .I1(counter_1ns_buffer_sample[14]),
        .I2(condition_sample_c_1[15]),
        .I3(counter_1ns_buffer_sample[15]),
        .O(sample_c_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_55
       (.I0(condition_sample_c_1[12]),
        .I1(counter_1ns_buffer_sample[12]),
        .I2(condition_sample_c_1[13]),
        .I3(counter_1ns_buffer_sample[13]),
        .O(sample_c_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_56
       (.I0(condition_sample_c_1[10]),
        .I1(counter_1ns_buffer_sample[10]),
        .I2(condition_sample_c_1[11]),
        .I3(counter_1ns_buffer_sample[11]),
        .O(sample_c_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_57
       (.I0(condition_sample_c_1[8]),
        .I1(counter_1ns_buffer_sample[8]),
        .I2(condition_sample_c_1[9]),
        .I3(counter_1ns_buffer_sample[9]),
        .O(sample_c_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_58
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(\count_upto_sample_c_1_reg[6]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[7]),
        .O(sample_c_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_59
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(\count_upto_sample_c_1_reg[4]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[5]),
        .O(sample_c_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_6
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_sample_c_1_reg[28]),
        .I2(count_upto_sample_c_1_reg[29]),
        .I3(counter_1ns_buffer_sample[29]),
        .O(sample_c_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_60
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(\count_upto_sample_c_1_reg[2]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[3]),
        .O(sample_c_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_61
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(\count_upto_sample_c_1_reg[0]__1_n_0 ),
        .I2(\count_upto_sample_c_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[1]),
        .O(sample_c_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_62
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(\count_upto_sample_c_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[7]),
        .I3(\count_upto_sample_c_1_reg[7]__1_n_0 ),
        .O(sample_c_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_63
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(\count_upto_sample_c_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[5]),
        .I3(\count_upto_sample_c_1_reg[5]__1_n_0 ),
        .O(sample_c_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_64
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(\count_upto_sample_c_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[3]),
        .I3(\count_upto_sample_c_1_reg[3]__1_n_0 ),
        .O(sample_c_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_65
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(\count_upto_sample_c_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[1]),
        .I3(\count_upto_sample_c_1_reg[1]__1_n_0 ),
        .O(sample_c_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_66
       (.I0(condition_sample_c_1[6]),
        .I1(counter_1ns_buffer_sample[6]),
        .I2(counter_1ns_buffer_sample[7]),
        .I3(condition_sample_c_1[7]),
        .O(sample_c_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_67
       (.I0(condition_sample_c_1[4]),
        .I1(counter_1ns_buffer_sample[4]),
        .I2(counter_1ns_buffer_sample[5]),
        .I3(condition_sample_c_1[5]),
        .O(sample_c_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_68
       (.I0(condition_sample_c_1[2]),
        .I1(counter_1ns_buffer_sample[2]),
        .I2(counter_1ns_buffer_sample[3]),
        .I3(condition_sample_c_1[3]),
        .O(sample_c_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_69
       (.I0(condition_sample_c_1[0]),
        .I1(counter_1ns_buffer_sample[0]),
        .I2(counter_1ns_buffer_sample[1]),
        .I3(condition_sample_c_1[1]),
        .O(sample_c_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_7
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_sample_c_1_reg[26]),
        .I2(count_upto_sample_c_1_reg[27]),
        .I3(counter_1ns_buffer_sample[27]),
        .O(sample_c_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_70
       (.I0(condition_sample_c_1[6]),
        .I1(counter_1ns_buffer_sample[6]),
        .I2(condition_sample_c_1[7]),
        .I3(counter_1ns_buffer_sample[7]),
        .O(sample_c_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_71
       (.I0(condition_sample_c_1[4]),
        .I1(counter_1ns_buffer_sample[4]),
        .I2(condition_sample_c_1[5]),
        .I3(counter_1ns_buffer_sample[5]),
        .O(sample_c_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_72
       (.I0(condition_sample_c_1[2]),
        .I1(counter_1ns_buffer_sample[2]),
        .I2(condition_sample_c_1[3]),
        .I3(counter_1ns_buffer_sample[3]),
        .O(sample_c_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_73
       (.I0(condition_sample_c_1[0]),
        .I1(counter_1ns_buffer_sample[0]),
        .I2(condition_sample_c_1[1]),
        .I3(counter_1ns_buffer_sample[1]),
        .O(sample_c_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_c_1_inv_i_8
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_sample_c_1_reg[24]),
        .I2(count_upto_sample_c_1_reg[25]),
        .I3(counter_1ns_buffer_sample[25]),
        .O(sample_c_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_c_1_inv_i_9
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_sample_c_1_reg[30]),
        .I2(counter_1ns_buffer_sample[31]),
        .I3(count_upto_sample_c_1_reg[31]),
        .O(sample_c_1_inv_i_9_n_0));
  FDPE sample_c_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(sample_c_10),
        .PRE(reset),
        .Q(sample_c_1_reg_inv_n_0));
  CARRY4 sample_c_1_reg_inv_i_13
       (.CI(sample_c_1_reg_inv_i_31_n_0),
        .CO({sample_c_1_reg_inv_i_13_n_0,sample_c_1_reg_inv_i_13_n_1,sample_c_1_reg_inv_i_13_n_2,sample_c_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({sample_c_1_inv_i_32_n_0,sample_c_1_inv_i_33_n_0,sample_c_1_inv_i_34_n_0,sample_c_1_inv_i_35_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_36_n_0,sample_c_1_inv_i_37_n_0,sample_c_1_inv_i_38_n_0,sample_c_1_inv_i_39_n_0}));
  CARRY4 sample_c_1_reg_inv_i_2
       (.CI(sample_c_1_reg_inv_i_4_n_0),
        .CO({sample_c_11,sample_c_1_reg_inv_i_2_n_1,sample_c_1_reg_inv_i_2_n_2,sample_c_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({sample_c_1_inv_i_5_n_0,sample_c_1_inv_i_6_n_0,sample_c_1_inv_i_7_n_0,sample_c_1_inv_i_8_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_9_n_0,sample_c_1_inv_i_10_n_0,sample_c_1_inv_i_11_n_0,sample_c_1_inv_i_12_n_0}));
  CARRY4 sample_c_1_reg_inv_i_22
       (.CI(sample_c_1_reg_inv_i_40_n_0),
        .CO({sample_c_1_reg_inv_i_22_n_0,sample_c_1_reg_inv_i_22_n_1,sample_c_1_reg_inv_i_22_n_2,sample_c_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({sample_c_1_inv_i_41_n_0,sample_c_1_inv_i_42_n_0,sample_c_1_inv_i_43_n_0,sample_c_1_inv_i_44_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_45_n_0,sample_c_1_inv_i_46_n_0,sample_c_1_inv_i_47_n_0,sample_c_1_inv_i_48_n_0}));
  CARRY4 sample_c_1_reg_inv_i_3
       (.CI(sample_c_1_reg_inv_i_13_n_0),
        .CO({sample_c_112_in,sample_c_1_reg_inv_i_3_n_1,sample_c_1_reg_inv_i_3_n_2,sample_c_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({sample_c_1_inv_i_14_n_0,sample_c_1_inv_i_15_n_0,sample_c_1_inv_i_16_n_0,sample_c_1_inv_i_17_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_18_n_0,sample_c_1_inv_i_19_n_0,sample_c_1_inv_i_20_n_0,sample_c_1_inv_i_21_n_0}));
  CARRY4 sample_c_1_reg_inv_i_31
       (.CI(sample_c_1_reg_inv_i_49_n_0),
        .CO({sample_c_1_reg_inv_i_31_n_0,sample_c_1_reg_inv_i_31_n_1,sample_c_1_reg_inv_i_31_n_2,sample_c_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({sample_c_1_inv_i_50_n_0,sample_c_1_inv_i_51_n_0,sample_c_1_inv_i_52_n_0,sample_c_1_inv_i_53_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_54_n_0,sample_c_1_inv_i_55_n_0,sample_c_1_inv_i_56_n_0,sample_c_1_inv_i_57_n_0}));
  CARRY4 sample_c_1_reg_inv_i_4
       (.CI(sample_c_1_reg_inv_i_22_n_0),
        .CO({sample_c_1_reg_inv_i_4_n_0,sample_c_1_reg_inv_i_4_n_1,sample_c_1_reg_inv_i_4_n_2,sample_c_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({sample_c_1_inv_i_23_n_0,sample_c_1_inv_i_24_n_0,sample_c_1_inv_i_25_n_0,sample_c_1_inv_i_26_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_27_n_0,sample_c_1_inv_i_28_n_0,sample_c_1_inv_i_29_n_0,sample_c_1_inv_i_30_n_0}));
  CARRY4 sample_c_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({sample_c_1_reg_inv_i_40_n_0,sample_c_1_reg_inv_i_40_n_1,sample_c_1_reg_inv_i_40_n_2,sample_c_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({sample_c_1_inv_i_58_n_0,sample_c_1_inv_i_59_n_0,sample_c_1_inv_i_60_n_0,sample_c_1_inv_i_61_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_62_n_0,sample_c_1_inv_i_63_n_0,sample_c_1_inv_i_64_n_0,sample_c_1_inv_i_65_n_0}));
  CARRY4 sample_c_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({sample_c_1_reg_inv_i_49_n_0,sample_c_1_reg_inv_i_49_n_1,sample_c_1_reg_inv_i_49_n_2,sample_c_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({sample_c_1_inv_i_66_n_0,sample_c_1_inv_i_67_n_0,sample_c_1_inv_i_68_n_0,sample_c_1_inv_i_69_n_0}),
        .O(NLW_sample_c_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({sample_c_1_inv_i_70_n_0,sample_c_1_inv_i_71_n_0,sample_c_1_inv_i_72_n_0,sample_c_1_inv_i_73_n_0}));
  FDCE sample_c_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_sample_c),
        .Q(sample_c));
  FDCE sample_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_sample),
        .Q(sample));
  FDCE sample_tr_1_i_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(sample_tr_1_reg_inv_n_0),
        .Q(sample_tr_1_i));
  LUT2 #(
    .INIT(4'h7)) 
    sample_tr_1_inv_i_1
       (.I0(sample_tr_11),
        .I1(sample_tr_113_in),
        .O(sample_tr_10));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_10
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_sample_tr_1_reg[28]),
        .I2(counter_1ns_buffer_sample[29]),
        .I3(count_upto_sample_tr_1_reg[29]),
        .O(sample_tr_1_inv_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_11
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_sample_tr_1_reg[26]),
        .I2(counter_1ns_buffer_sample[27]),
        .I3(count_upto_sample_tr_1_reg[27]),
        .O(sample_tr_1_inv_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_12
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_sample_tr_1_reg[24]),
        .I2(counter_1ns_buffer_sample[25]),
        .I3(count_upto_sample_tr_1_reg[25]),
        .O(sample_tr_1_inv_i_12_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_14
       (.I0(condition_sample_tr_1[30]),
        .I1(counter_1ns_buffer_sample[30]),
        .I2(counter_1ns_buffer_sample[31]),
        .I3(condition_sample_tr_1[31]),
        .O(sample_tr_1_inv_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_15
       (.I0(condition_sample_tr_1[28]),
        .I1(counter_1ns_buffer_sample[28]),
        .I2(counter_1ns_buffer_sample[29]),
        .I3(condition_sample_tr_1[29]),
        .O(sample_tr_1_inv_i_15_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_16
       (.I0(condition_sample_tr_1[26]),
        .I1(counter_1ns_buffer_sample[26]),
        .I2(counter_1ns_buffer_sample[27]),
        .I3(condition_sample_tr_1[27]),
        .O(sample_tr_1_inv_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_17
       (.I0(condition_sample_tr_1[24]),
        .I1(counter_1ns_buffer_sample[24]),
        .I2(counter_1ns_buffer_sample[25]),
        .I3(condition_sample_tr_1[25]),
        .O(sample_tr_1_inv_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_18
       (.I0(condition_sample_tr_1[30]),
        .I1(counter_1ns_buffer_sample[30]),
        .I2(condition_sample_tr_1[31]),
        .I3(counter_1ns_buffer_sample[31]),
        .O(sample_tr_1_inv_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_19
       (.I0(condition_sample_tr_1[28]),
        .I1(counter_1ns_buffer_sample[28]),
        .I2(condition_sample_tr_1[29]),
        .I3(counter_1ns_buffer_sample[29]),
        .O(sample_tr_1_inv_i_19_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_20
       (.I0(condition_sample_tr_1[26]),
        .I1(counter_1ns_buffer_sample[26]),
        .I2(condition_sample_tr_1[27]),
        .I3(counter_1ns_buffer_sample[27]),
        .O(sample_tr_1_inv_i_20_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_21
       (.I0(condition_sample_tr_1[24]),
        .I1(counter_1ns_buffer_sample[24]),
        .I2(condition_sample_tr_1[25]),
        .I3(counter_1ns_buffer_sample[25]),
        .O(sample_tr_1_inv_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_23
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_sample_tr_1_reg[22]),
        .I2(count_upto_sample_tr_1_reg[23]),
        .I3(counter_1ns_buffer_sample[23]),
        .O(sample_tr_1_inv_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_24
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_sample_tr_1_reg[20]),
        .I2(count_upto_sample_tr_1_reg[21]),
        .I3(counter_1ns_buffer_sample[21]),
        .O(sample_tr_1_inv_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_25
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_sample_tr_1_reg[18]),
        .I2(count_upto_sample_tr_1_reg[19]),
        .I3(counter_1ns_buffer_sample[19]),
        .O(sample_tr_1_inv_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_26
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_sample_tr_1_reg[16]),
        .I2(count_upto_sample_tr_1_reg[17]),
        .I3(counter_1ns_buffer_sample[17]),
        .O(sample_tr_1_inv_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_27
       (.I0(counter_1ns_buffer_sample[22]),
        .I1(count_upto_sample_tr_1_reg[22]),
        .I2(counter_1ns_buffer_sample[23]),
        .I3(count_upto_sample_tr_1_reg[23]),
        .O(sample_tr_1_inv_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_28
       (.I0(counter_1ns_buffer_sample[20]),
        .I1(count_upto_sample_tr_1_reg[20]),
        .I2(counter_1ns_buffer_sample[21]),
        .I3(count_upto_sample_tr_1_reg[21]),
        .O(sample_tr_1_inv_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_29
       (.I0(counter_1ns_buffer_sample[18]),
        .I1(count_upto_sample_tr_1_reg[18]),
        .I2(counter_1ns_buffer_sample[19]),
        .I3(count_upto_sample_tr_1_reg[19]),
        .O(sample_tr_1_inv_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_30
       (.I0(counter_1ns_buffer_sample[16]),
        .I1(count_upto_sample_tr_1_reg[16]),
        .I2(counter_1ns_buffer_sample[17]),
        .I3(count_upto_sample_tr_1_reg[17]),
        .O(sample_tr_1_inv_i_30_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_32
       (.I0(condition_sample_tr_1[22]),
        .I1(counter_1ns_buffer_sample[22]),
        .I2(counter_1ns_buffer_sample[23]),
        .I3(condition_sample_tr_1[23]),
        .O(sample_tr_1_inv_i_32_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_33
       (.I0(condition_sample_tr_1[20]),
        .I1(counter_1ns_buffer_sample[20]),
        .I2(counter_1ns_buffer_sample[21]),
        .I3(condition_sample_tr_1[21]),
        .O(sample_tr_1_inv_i_33_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_34
       (.I0(condition_sample_tr_1[18]),
        .I1(counter_1ns_buffer_sample[18]),
        .I2(counter_1ns_buffer_sample[19]),
        .I3(condition_sample_tr_1[19]),
        .O(sample_tr_1_inv_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_35
       (.I0(condition_sample_tr_1[16]),
        .I1(counter_1ns_buffer_sample[16]),
        .I2(counter_1ns_buffer_sample[17]),
        .I3(condition_sample_tr_1[17]),
        .O(sample_tr_1_inv_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_36
       (.I0(condition_sample_tr_1[22]),
        .I1(counter_1ns_buffer_sample[22]),
        .I2(condition_sample_tr_1[23]),
        .I3(counter_1ns_buffer_sample[23]),
        .O(sample_tr_1_inv_i_36_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_37
       (.I0(condition_sample_tr_1[20]),
        .I1(counter_1ns_buffer_sample[20]),
        .I2(condition_sample_tr_1[21]),
        .I3(counter_1ns_buffer_sample[21]),
        .O(sample_tr_1_inv_i_37_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_38
       (.I0(condition_sample_tr_1[18]),
        .I1(counter_1ns_buffer_sample[18]),
        .I2(condition_sample_tr_1[19]),
        .I3(counter_1ns_buffer_sample[19]),
        .O(sample_tr_1_inv_i_38_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_39
       (.I0(condition_sample_tr_1[16]),
        .I1(counter_1ns_buffer_sample[16]),
        .I2(condition_sample_tr_1[17]),
        .I3(counter_1ns_buffer_sample[17]),
        .O(sample_tr_1_inv_i_39_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_41
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(\count_upto_sample_tr_1_reg[14]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[15]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[15]),
        .O(sample_tr_1_inv_i_41_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_42
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(\count_upto_sample_tr_1_reg[12]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[13]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[13]),
        .O(sample_tr_1_inv_i_42_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_43
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(\count_upto_sample_tr_1_reg[10]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[11]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[11]),
        .O(sample_tr_1_inv_i_43_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_44
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(\count_upto_sample_tr_1_reg[8]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[9]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[9]),
        .O(sample_tr_1_inv_i_44_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_45
       (.I0(counter_1ns_buffer_sample[14]),
        .I1(\count_upto_sample_tr_1_reg[14]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[15]),
        .I3(\count_upto_sample_tr_1_reg[15]__1_n_0 ),
        .O(sample_tr_1_inv_i_45_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_46
       (.I0(counter_1ns_buffer_sample[12]),
        .I1(\count_upto_sample_tr_1_reg[12]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[13]),
        .I3(\count_upto_sample_tr_1_reg[13]__1_n_0 ),
        .O(sample_tr_1_inv_i_46_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_47
       (.I0(counter_1ns_buffer_sample[10]),
        .I1(\count_upto_sample_tr_1_reg[10]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[11]),
        .I3(\count_upto_sample_tr_1_reg[11]__1_n_0 ),
        .O(sample_tr_1_inv_i_47_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_48
       (.I0(counter_1ns_buffer_sample[8]),
        .I1(\count_upto_sample_tr_1_reg[8]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[9]),
        .I3(\count_upto_sample_tr_1_reg[9]__1_n_0 ),
        .O(sample_tr_1_inv_i_48_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_5
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_sample_tr_1_reg[30]),
        .I2(count_upto_sample_tr_1_reg[31]),
        .I3(counter_1ns_buffer_sample[31]),
        .O(sample_tr_1_inv_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_50
       (.I0(condition_sample_tr_1[14]),
        .I1(counter_1ns_buffer_sample[14]),
        .I2(counter_1ns_buffer_sample[15]),
        .I3(condition_sample_tr_1[15]),
        .O(sample_tr_1_inv_i_50_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_51
       (.I0(condition_sample_tr_1[12]),
        .I1(counter_1ns_buffer_sample[12]),
        .I2(counter_1ns_buffer_sample[13]),
        .I3(condition_sample_tr_1[13]),
        .O(sample_tr_1_inv_i_51_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_52
       (.I0(condition_sample_tr_1[10]),
        .I1(counter_1ns_buffer_sample[10]),
        .I2(counter_1ns_buffer_sample[11]),
        .I3(condition_sample_tr_1[11]),
        .O(sample_tr_1_inv_i_52_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_53
       (.I0(condition_sample_tr_1[8]),
        .I1(counter_1ns_buffer_sample[8]),
        .I2(counter_1ns_buffer_sample[9]),
        .I3(condition_sample_tr_1[9]),
        .O(sample_tr_1_inv_i_53_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_54
       (.I0(condition_sample_tr_1[14]),
        .I1(counter_1ns_buffer_sample[14]),
        .I2(condition_sample_tr_1[15]),
        .I3(counter_1ns_buffer_sample[15]),
        .O(sample_tr_1_inv_i_54_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_55
       (.I0(condition_sample_tr_1[12]),
        .I1(counter_1ns_buffer_sample[12]),
        .I2(condition_sample_tr_1[13]),
        .I3(counter_1ns_buffer_sample[13]),
        .O(sample_tr_1_inv_i_55_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_56
       (.I0(condition_sample_tr_1[10]),
        .I1(counter_1ns_buffer_sample[10]),
        .I2(condition_sample_tr_1[11]),
        .I3(counter_1ns_buffer_sample[11]),
        .O(sample_tr_1_inv_i_56_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_57
       (.I0(condition_sample_tr_1[8]),
        .I1(counter_1ns_buffer_sample[8]),
        .I2(condition_sample_tr_1[9]),
        .I3(counter_1ns_buffer_sample[9]),
        .O(sample_tr_1_inv_i_57_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_58
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(\count_upto_sample_tr_1_reg[6]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[7]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[7]),
        .O(sample_tr_1_inv_i_58_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_59
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(\count_upto_sample_tr_1_reg[4]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[5]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[5]),
        .O(sample_tr_1_inv_i_59_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_6
       (.I0(counter_1ns_buffer_sample[28]),
        .I1(count_upto_sample_tr_1_reg[28]),
        .I2(count_upto_sample_tr_1_reg[29]),
        .I3(counter_1ns_buffer_sample[29]),
        .O(sample_tr_1_inv_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_60
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(\count_upto_sample_tr_1_reg[2]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[3]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[3]),
        .O(sample_tr_1_inv_i_60_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_61
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(\count_upto_sample_tr_1_reg[0]__1_n_0 ),
        .I2(\count_upto_sample_tr_1_reg[1]__1_n_0 ),
        .I3(counter_1ns_buffer_sample[1]),
        .O(sample_tr_1_inv_i_61_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_62
       (.I0(counter_1ns_buffer_sample[6]),
        .I1(\count_upto_sample_tr_1_reg[6]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[7]),
        .I3(\count_upto_sample_tr_1_reg[7]__1_n_0 ),
        .O(sample_tr_1_inv_i_62_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_63
       (.I0(counter_1ns_buffer_sample[4]),
        .I1(\count_upto_sample_tr_1_reg[4]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[5]),
        .I3(\count_upto_sample_tr_1_reg[5]__1_n_0 ),
        .O(sample_tr_1_inv_i_63_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_64
       (.I0(counter_1ns_buffer_sample[2]),
        .I1(\count_upto_sample_tr_1_reg[2]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[3]),
        .I3(\count_upto_sample_tr_1_reg[3]__1_n_0 ),
        .O(sample_tr_1_inv_i_64_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_65
       (.I0(counter_1ns_buffer_sample[0]),
        .I1(\count_upto_sample_tr_1_reg[0]__1_n_0 ),
        .I2(counter_1ns_buffer_sample[1]),
        .I3(\count_upto_sample_tr_1_reg[1]__1_n_0 ),
        .O(sample_tr_1_inv_i_65_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_66
       (.I0(condition_sample_tr_1[6]),
        .I1(counter_1ns_buffer_sample[6]),
        .I2(counter_1ns_buffer_sample[7]),
        .I3(condition_sample_tr_1[7]),
        .O(sample_tr_1_inv_i_66_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_67
       (.I0(condition_sample_tr_1[4]),
        .I1(counter_1ns_buffer_sample[4]),
        .I2(counter_1ns_buffer_sample[5]),
        .I3(condition_sample_tr_1[5]),
        .O(sample_tr_1_inv_i_67_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_68
       (.I0(condition_sample_tr_1[2]),
        .I1(counter_1ns_buffer_sample[2]),
        .I2(counter_1ns_buffer_sample[3]),
        .I3(condition_sample_tr_1[3]),
        .O(sample_tr_1_inv_i_68_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_69
       (.I0(condition_sample_tr_1[0]),
        .I1(counter_1ns_buffer_sample[0]),
        .I2(counter_1ns_buffer_sample[1]),
        .I3(condition_sample_tr_1[1]),
        .O(sample_tr_1_inv_i_69_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_7
       (.I0(counter_1ns_buffer_sample[26]),
        .I1(count_upto_sample_tr_1_reg[26]),
        .I2(count_upto_sample_tr_1_reg[27]),
        .I3(counter_1ns_buffer_sample[27]),
        .O(sample_tr_1_inv_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_70
       (.I0(condition_sample_tr_1[6]),
        .I1(counter_1ns_buffer_sample[6]),
        .I2(condition_sample_tr_1[7]),
        .I3(counter_1ns_buffer_sample[7]),
        .O(sample_tr_1_inv_i_70_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_71
       (.I0(condition_sample_tr_1[4]),
        .I1(counter_1ns_buffer_sample[4]),
        .I2(condition_sample_tr_1[5]),
        .I3(counter_1ns_buffer_sample[5]),
        .O(sample_tr_1_inv_i_71_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_72
       (.I0(condition_sample_tr_1[2]),
        .I1(counter_1ns_buffer_sample[2]),
        .I2(condition_sample_tr_1[3]),
        .I3(counter_1ns_buffer_sample[3]),
        .O(sample_tr_1_inv_i_72_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_73
       (.I0(condition_sample_tr_1[0]),
        .I1(counter_1ns_buffer_sample[0]),
        .I2(condition_sample_tr_1[1]),
        .I3(counter_1ns_buffer_sample[1]),
        .O(sample_tr_1_inv_i_73_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_tr_1_inv_i_8
       (.I0(counter_1ns_buffer_sample[24]),
        .I1(count_upto_sample_tr_1_reg[24]),
        .I2(count_upto_sample_tr_1_reg[25]),
        .I3(counter_1ns_buffer_sample[25]),
        .O(sample_tr_1_inv_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_tr_1_inv_i_9
       (.I0(counter_1ns_buffer_sample[30]),
        .I1(count_upto_sample_tr_1_reg[30]),
        .I2(counter_1ns_buffer_sample[31]),
        .I3(count_upto_sample_tr_1_reg[31]),
        .O(sample_tr_1_inv_i_9_n_0));
  FDPE sample_tr_1_reg_inv
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .D(sample_tr_10),
        .PRE(reset),
        .Q(sample_tr_1_reg_inv_n_0));
  CARRY4 sample_tr_1_reg_inv_i_13
       (.CI(sample_tr_1_reg_inv_i_31_n_0),
        .CO({sample_tr_1_reg_inv_i_13_n_0,sample_tr_1_reg_inv_i_13_n_1,sample_tr_1_reg_inv_i_13_n_2,sample_tr_1_reg_inv_i_13_n_3}),
        .CYINIT(1'b0),
        .DI({sample_tr_1_inv_i_32_n_0,sample_tr_1_inv_i_33_n_0,sample_tr_1_inv_i_34_n_0,sample_tr_1_inv_i_35_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_13_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_36_n_0,sample_tr_1_inv_i_37_n_0,sample_tr_1_inv_i_38_n_0,sample_tr_1_inv_i_39_n_0}));
  CARRY4 sample_tr_1_reg_inv_i_2
       (.CI(sample_tr_1_reg_inv_i_4_n_0),
        .CO({sample_tr_11,sample_tr_1_reg_inv_i_2_n_1,sample_tr_1_reg_inv_i_2_n_2,sample_tr_1_reg_inv_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({sample_tr_1_inv_i_5_n_0,sample_tr_1_inv_i_6_n_0,sample_tr_1_inv_i_7_n_0,sample_tr_1_inv_i_8_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_2_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_9_n_0,sample_tr_1_inv_i_10_n_0,sample_tr_1_inv_i_11_n_0,sample_tr_1_inv_i_12_n_0}));
  CARRY4 sample_tr_1_reg_inv_i_22
       (.CI(sample_tr_1_reg_inv_i_40_n_0),
        .CO({sample_tr_1_reg_inv_i_22_n_0,sample_tr_1_reg_inv_i_22_n_1,sample_tr_1_reg_inv_i_22_n_2,sample_tr_1_reg_inv_i_22_n_3}),
        .CYINIT(1'b0),
        .DI({sample_tr_1_inv_i_41_n_0,sample_tr_1_inv_i_42_n_0,sample_tr_1_inv_i_43_n_0,sample_tr_1_inv_i_44_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_22_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_45_n_0,sample_tr_1_inv_i_46_n_0,sample_tr_1_inv_i_47_n_0,sample_tr_1_inv_i_48_n_0}));
  CARRY4 sample_tr_1_reg_inv_i_3
       (.CI(sample_tr_1_reg_inv_i_13_n_0),
        .CO({sample_tr_113_in,sample_tr_1_reg_inv_i_3_n_1,sample_tr_1_reg_inv_i_3_n_2,sample_tr_1_reg_inv_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({sample_tr_1_inv_i_14_n_0,sample_tr_1_inv_i_15_n_0,sample_tr_1_inv_i_16_n_0,sample_tr_1_inv_i_17_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_3_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_18_n_0,sample_tr_1_inv_i_19_n_0,sample_tr_1_inv_i_20_n_0,sample_tr_1_inv_i_21_n_0}));
  CARRY4 sample_tr_1_reg_inv_i_31
       (.CI(sample_tr_1_reg_inv_i_49_n_0),
        .CO({sample_tr_1_reg_inv_i_31_n_0,sample_tr_1_reg_inv_i_31_n_1,sample_tr_1_reg_inv_i_31_n_2,sample_tr_1_reg_inv_i_31_n_3}),
        .CYINIT(1'b0),
        .DI({sample_tr_1_inv_i_50_n_0,sample_tr_1_inv_i_51_n_0,sample_tr_1_inv_i_52_n_0,sample_tr_1_inv_i_53_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_31_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_54_n_0,sample_tr_1_inv_i_55_n_0,sample_tr_1_inv_i_56_n_0,sample_tr_1_inv_i_57_n_0}));
  CARRY4 sample_tr_1_reg_inv_i_4
       (.CI(sample_tr_1_reg_inv_i_22_n_0),
        .CO({sample_tr_1_reg_inv_i_4_n_0,sample_tr_1_reg_inv_i_4_n_1,sample_tr_1_reg_inv_i_4_n_2,sample_tr_1_reg_inv_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({sample_tr_1_inv_i_23_n_0,sample_tr_1_inv_i_24_n_0,sample_tr_1_inv_i_25_n_0,sample_tr_1_inv_i_26_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_4_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_27_n_0,sample_tr_1_inv_i_28_n_0,sample_tr_1_inv_i_29_n_0,sample_tr_1_inv_i_30_n_0}));
  CARRY4 sample_tr_1_reg_inv_i_40
       (.CI(1'b0),
        .CO({sample_tr_1_reg_inv_i_40_n_0,sample_tr_1_reg_inv_i_40_n_1,sample_tr_1_reg_inv_i_40_n_2,sample_tr_1_reg_inv_i_40_n_3}),
        .CYINIT(1'b1),
        .DI({sample_tr_1_inv_i_58_n_0,sample_tr_1_inv_i_59_n_0,sample_tr_1_inv_i_60_n_0,sample_tr_1_inv_i_61_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_40_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_62_n_0,sample_tr_1_inv_i_63_n_0,sample_tr_1_inv_i_64_n_0,sample_tr_1_inv_i_65_n_0}));
  CARRY4 sample_tr_1_reg_inv_i_49
       (.CI(1'b0),
        .CO({sample_tr_1_reg_inv_i_49_n_0,sample_tr_1_reg_inv_i_49_n_1,sample_tr_1_reg_inv_i_49_n_2,sample_tr_1_reg_inv_i_49_n_3}),
        .CYINIT(1'b0),
        .DI({sample_tr_1_inv_i_66_n_0,sample_tr_1_inv_i_67_n_0,sample_tr_1_inv_i_68_n_0,sample_tr_1_inv_i_69_n_0}),
        .O(NLW_sample_tr_1_reg_inv_i_49_O_UNCONNECTED[3:0]),
        .S({sample_tr_1_inv_i_70_n_0,sample_tr_1_inv_i_71_n_0,sample_tr_1_inv_i_72_n_0,sample_tr_1_inv_i_73_n_0}));
  FDCE sample_tr_reg
       (.C(clk_buffer1_reg__0),
        .CE(1'b1),
        .CLR(reset),
        .D(buffer_sample_tr),
        .Q(sample_tr));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg0[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg0[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg0[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg0[31]_i_2 
       (.I0(sel0[0]),
        .I1(s00_axi_awready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_wready),
        .I5(sel0[2]),
        .O(\slv_reg0[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg0[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(p_1_in[7]));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg0_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg0_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[15]),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg10[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg10[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg10[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg10[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg10[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg10[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg10[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg10[7]_i_1_n_0 ));
  FDRE \slv_reg10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg10_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg10_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg10_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg10_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg10_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg10_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg10_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg10_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg10_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg10_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg10_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg10_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg10_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg10_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg10_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg10_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg10_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg10_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg10_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg10_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg10_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg10_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg10_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg10_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg10_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg10_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg10_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg10_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg10_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg10_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg10_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg10_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg11[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg11[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg11[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg11[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg11[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg11[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg11[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg11[7]_i_1_n_0 ));
  FDRE \slv_reg11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg11_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg11_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg11_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg11_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg11_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg11_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg11_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg11_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg11_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg11_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg11_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg11_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg11_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg11_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg11_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg11_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg11_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg11_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg11_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg11_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg11_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg11_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg11_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg11_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg11_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg11_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg11_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg11_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg11_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg11_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg11_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg11_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg12[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg12[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg12[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg12[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg12[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg12[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg12[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg12[7]_i_1_n_0 ));
  FDRE \slv_reg12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg12_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg12_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg12_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg12_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg12_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg12_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg12_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg12_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg12_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg12_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg12_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg12_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg12_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg12_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg12_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg12_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg12_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg12_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg12_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg12_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg12_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg12_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg12_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg12_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg12_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg12_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg12_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg12_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg12_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg12_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg12_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg12_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg13[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg13[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg13[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg13[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg13[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg13[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg13[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg13[7]_i_1_n_0 ));
  FDRE \slv_reg13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg13_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg13_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg13_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg13_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg13_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg13_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg13_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg13_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg13_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg13_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg13_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg13_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg13_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg13_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg13_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg13_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg13_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg13_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg13_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg13_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg13_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg13_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg13_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg13_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg13_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg13_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg13_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg13_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg13_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg13_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg13_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg13_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg14[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg14[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg14[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg14[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg14[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg14[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg14[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg14[7]_i_1_n_0 ));
  FDRE \slv_reg14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg14_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg14_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg14_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg14_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg14_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg14_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg14_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg14_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg14_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg14_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg14_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg14_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg14_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg14_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg14_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg14_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg14_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg14_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg14_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg14_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg14_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg14_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg14_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg14_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg14_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg14_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg14_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg14_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg14_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg14_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg14_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg14_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg15[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg15[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg15[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg15[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg15[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg15[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \slv_reg15[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg15[7]_i_1_n_0 ));
  FDRE \slv_reg15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg15_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg15_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg15_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg15_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg15_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg15_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg15_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg15_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg15_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg15_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg15_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg15_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg15_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg15_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg15_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg15_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg15_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg15_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg15_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg15_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg15_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg15_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg15_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg15_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg15_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg15_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg15_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg15_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg15_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg15_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg15_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg15_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg16[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg16[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg16[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg16[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg16[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg16[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg16[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg16[7]_i_1_n_0 ));
  FDRE \slv_reg16_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg16_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg16_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg16_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg16_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg16_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg16_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg16_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg16_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg16_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg16_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg16_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg16_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg16_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg16_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg16_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg16_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg16_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg16_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg16_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg16_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg16_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg16_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg16_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg16_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg16_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg16_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg16_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg16_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg16_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg16_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg16_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg16_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg16[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg16_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg17[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg17[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg17[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg17[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg17[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg17[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg17[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg17[7]_i_1_n_0 ));
  FDRE \slv_reg17_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg17_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg17_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg17_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg17_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg17_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg17_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg17_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg17_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg17_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg17_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg17_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg17_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg17_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg17_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg17_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg17_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg17_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg17_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg17_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg17_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg17_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg17_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg17_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg17_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg17_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg17_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg17_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg17_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg17_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg17_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg17_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg17_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg17[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg17_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg18[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg18[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg18[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg18[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg18[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg18[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg18[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg18[7]_i_1_n_0 ));
  FDRE \slv_reg18_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg18_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg18_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg18_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg18_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg18_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg18_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg18_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg18_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg18_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg18_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg18_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg18_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg18_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg18_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg18_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg18_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg18_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg18_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg18_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg18_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg18_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg18_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg18_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg18_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg18_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg18_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg18_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg18_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg18_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg18_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg18_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg18_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg18[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg18_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg19[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg19[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg19[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg19[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg19[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg19[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg19[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg19[7]_i_1_n_0 ));
  FDRE \slv_reg19_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg19_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg19_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg19_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg19_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg19_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg19_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg19_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg19_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg19_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg19_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg19_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg19_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg19_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg19_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg19_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg19_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg19_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg19_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg19_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg19_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg19_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg19_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg19_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg19_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg19_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg19_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg19_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg19_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg19_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg19_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg19_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg19_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg19[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg19_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg1[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg1[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg1[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg1[31]_i_2 
       (.I0(sel0[0]),
        .I1(s00_axi_awready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_wready),
        .I5(sel0[2]),
        .O(\slv_reg1[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg1[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg1_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg1_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg1_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg1_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg1_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg1_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg1_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg1_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg1_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg1_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg1_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg1_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg1_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg1_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg1_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg1_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg1_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg1_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg1_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg1_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg1_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg1_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg1_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg1_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg1_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg1_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg1_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg1_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg1_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg1_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg1_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg1_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg20[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg20[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg20[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg20[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg20[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg20[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg20[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg20[7]_i_1_n_0 ));
  FDRE \slv_reg20_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg20_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg20_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg20_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg20_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg20_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg20_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg20_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg20_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg20_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg20_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg20_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg20_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg20_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg20_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg20_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg20_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg20_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg20_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg20_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg20_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg20_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg20_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg20_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg20_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg20_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg20_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg20_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg20_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg20_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg20_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg20_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg20_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg20[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg20_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg21[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg21[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg21[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg21[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg21[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg21[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \slv_reg21[31]_i_2 
       (.I0(sel0[0]),
        .I1(s00_axi_awready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_wready),
        .I5(sel0[2]),
        .O(\slv_reg21[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg21[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg21[7]_i_1_n_0 ));
  FDRE \slv_reg21_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg21_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg21_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg21_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg21_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg21_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg21_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg21_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg21_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg21_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg21_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg21_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg21_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg21_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg21_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg21_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg21_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg21_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg21_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg21_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg21_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg21_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg21_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg21_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg21_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg21_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg21_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg21_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg21_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg21_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg21_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg21_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg21_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg21[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg21_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg22[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg22[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg22[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg22[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg22[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg22[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg22[31]_i_2 
       (.I0(sel0[0]),
        .I1(s00_axi_awready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .I4(s00_axi_wready),
        .I5(sel0[2]),
        .O(\slv_reg22[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg22[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg22[7]_i_1_n_0 ));
  FDRE \slv_reg22_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg22_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg22_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg22_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg22_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg22_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg22_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg22_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg22_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg22_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg22_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg22_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg22_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg22_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg22_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg22_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg22_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg22_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg22_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg22_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg22_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg22_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg22_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg22_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg22_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg22_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg22_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg22_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg22_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg22_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg22_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg22_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg22_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg22[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg22_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg23[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg23[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg23[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg23[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg23[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg23[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \slv_reg23[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg23[7]_i_1_n_0 ));
  FDRE \slv_reg23_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg23_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg23_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg23_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg23_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg23_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg23_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg23_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg23_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg23_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg23_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg23_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg23_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg23_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg23_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg23_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg23_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg23_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg23_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg23_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg23_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg23_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg23_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg23_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg23_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg23_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg23_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg23_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg23_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg23_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg23_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg23_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg23_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg23[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg23_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg24[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg24[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg24[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg24[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg24[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg24[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg24[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg24[7]_i_1_n_0 ));
  FDRE \slv_reg24_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg24_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg24_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg24_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg24_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg24_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg24_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg24_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg24_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg24_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg24_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg24_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg24_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg24_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg24_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg24_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg24_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg24_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg24_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg24_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg24_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg24_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg24_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg24_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg24_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg24_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg24_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg24_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg24_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg24_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg24_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg24_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg24_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg24[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg24_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg25[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg25[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg25[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg25[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg25[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg25[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg25[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg25[7]_i_1_n_0 ));
  FDRE \slv_reg25_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg25_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg25_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg25_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg25_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg25_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg25_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg25_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg25_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg25_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg25_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg25_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg25_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg25_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg25_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg25_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg25_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg25_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg25_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg25_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg25_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg25_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg25_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg25_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg25_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg25_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg25_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg25_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg25_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg25_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg25_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg25_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg25_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg25[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg25_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg26[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg26[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg26[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg26[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg26[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg26[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg26[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg26[7]_i_1_n_0 ));
  FDRE \slv_reg26_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg26_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg26_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg26_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg26_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg26_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg26_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg26_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg26_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg26_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg26_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg26_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg26_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg26_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg26_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg26_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg26_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg26_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg26_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg26_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg26_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg26_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg26_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg26_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg26_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg26_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg26_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg26_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg26_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg26_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg26_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg26_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg26_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg26[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg26_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg27[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg27[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg27[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg27[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg27[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg27[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg27[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg27[7]_i_1_n_0 ));
  FDRE \slv_reg27_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg27_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg27_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg27_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg27_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg27_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg27_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg27_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg27_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg27_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg27_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg27_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg27_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg27_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg27_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg27_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg27_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg27_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg27_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg27_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg27_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg27_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg27_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg27_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg27_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg27_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg27_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg27_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg27_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg27_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg27_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg27_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg27_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg27[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg27_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg28[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg28[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg28[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg28[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg28[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg28[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg28[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg28[7]_i_1_n_0 ));
  FDRE \slv_reg28_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg28_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg28_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg28_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg28_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg28_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg28_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg28_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg28_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg28_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg28_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg28_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg28_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg28_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg28_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg28_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg28_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg28_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg28_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg28_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg28_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg28_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg28_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg28_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg28_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg28_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg28_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg28_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg28_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg28_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg28_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg28_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg28_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg28[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg28_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg29[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg29[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg29[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg29[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg29[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg29[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \slv_reg29[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg29[7]_i_1_n_0 ));
  FDRE \slv_reg29_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg29_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg29_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg29_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg29_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg29_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg29_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg29_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg29_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg29_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg29_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg29_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg29_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg29_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg29_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg29_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg29_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg29_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg29_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg29_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg29_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg29_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg29_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg29_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg29_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg29_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg29_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg29_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg29_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg29_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg29_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg29_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg29_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg29[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg29_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg2[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg2[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg2[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg2[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg2_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg2_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg2_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg2_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg2_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg2_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg2_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg2_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg2_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg2_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg2_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg2_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg2_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg2_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg2_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg2_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg2_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg2_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg2_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg2_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg2_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg2_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg2_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg2_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg2_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg2_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg2_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg2_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg2_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg2_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg2_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg2_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg30[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg30[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg30[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg30[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg30[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg30[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg30[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg30[7]_i_1_n_0 ));
  FDRE \slv_reg30_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg30_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg30_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg30_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg30_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg30_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg30_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg30_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg30_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg30_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg30_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg30_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg30_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg30_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg30_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg30_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg30_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg30_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg30_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg30_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg30_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg30_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg30_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg30_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg30_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg30_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg30_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg30_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg30_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg30_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg30_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg30_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg30_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg30[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg30_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg31[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg31[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg31[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg31[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg31[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg31[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg31[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg31[7]_i_1_n_0 ));
  FDRE \slv_reg31_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg31_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg31_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg31_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg31_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg31_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg31_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg31_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg31_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg31_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg31_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg31_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg31_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg31_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg31_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg31_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg31_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg31_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg31_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg31_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg31_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg31_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg31_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg31_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg31_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg31_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg31_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg31_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg31_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg31_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg31_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg31_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg31_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg31[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg31_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg32[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg32[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg32[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg32[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg32[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg32[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg32[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg32[7]_i_1_n_0 ));
  FDRE \slv_reg32_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg32_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg32_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg32_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg32_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg32_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg32_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg32_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg32_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg32_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg32_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg32_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg32_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg32_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg32_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg32_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg32_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg32_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg32_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg32_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg32_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg32_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg32_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg32_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg32_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg32_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg32_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg32_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg32_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg32_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg32_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg32_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg32_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg32[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg32_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg33[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg33[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg33[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg33[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg33[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg33[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg33[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg33[7]_i_1_n_0 ));
  FDRE \slv_reg33_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg33_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg33_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg33_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg33_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg33_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg33_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg33_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg33_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg33_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg33_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg33_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg33_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg33_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg33_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg33_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg33_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg33_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg33_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg33_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg33_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg33_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg33_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg33_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg33_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg33_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg33_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg33_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg33_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg33_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg33_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg33_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg33_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg33[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg33_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg34[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg34[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg34[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg34[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg34[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg34[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg34[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg34[7]_i_1_n_0 ));
  FDRE \slv_reg34_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg34_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg34_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg34_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg34_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg34_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg34_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg34_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg34_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg34_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg34_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg34_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg34_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg34_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg34_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg34_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg34_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg34_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg34_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg34_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg34_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg34_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg34_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg34_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg34_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg34_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg34_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg34_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg34_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg34_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg34_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg34_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg34_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg34[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg34_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg35[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg35[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg35[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg35[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg35[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg35[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg35[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg35[7]_i_1_n_0 ));
  FDRE \slv_reg35_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg35_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg35_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg35_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg35_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg35_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg35_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg35_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg35_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg35_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg35_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg35_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg35_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg35_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg35_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg35_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg35_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg35_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg35_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg35_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg35_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg35_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg35_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg35_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg35_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg35_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg35_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg35_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg35_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg35_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg35_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg35_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg35_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg35[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg35_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg36[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg36[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg36[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg36[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg36[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg36[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg36[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg36[7]_i_1_n_0 ));
  FDRE \slv_reg36_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg36_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg36_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg36_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg36_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg36_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg36_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg36_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg36_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg36_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg36_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg36_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg36_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg36_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg36_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg36_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg36_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg36_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg36_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg36_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg36_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg36_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg36_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg36_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg36_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg36_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg36_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg36_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg36_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg36_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg36_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg36_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg36_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg36[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg36_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg37[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg37[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg37[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg37[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg37[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg37[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \slv_reg37[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg37[7]_i_1_n_0 ));
  FDRE \slv_reg37_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg37_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg37_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg37_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg37_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg37_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg37_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg37_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg37_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg37_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg37_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg37_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg37_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg37_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg37_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg37_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg37_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg37_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg37_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg37_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg37_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg37_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg37_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg37_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg37_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg37_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg37_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg37_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg37_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg37_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg37_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg37_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg37_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg37[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg37_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg38[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg38[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg38[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg38[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg38[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg38[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg38[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg38[7]_i_1_n_0 ));
  FDRE \slv_reg38_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg38_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg38_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg38_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg38_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg38_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg38_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg38_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg38_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg38_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg38_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg38_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg38_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg38_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg38_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg38_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg38_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg38_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg38_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg38_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg38_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg38_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg38_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg38_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg38_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg38_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg38_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg38_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg38_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg38_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg38_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg38_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg38_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg38[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg38_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg39[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg39[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg39[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg39[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg39[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg39[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg39[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg39[7]_i_1_n_0 ));
  FDRE \slv_reg39_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg39_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg39_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg39_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg39_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg39_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg39_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg39_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg39_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg39_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg39_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg39_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg39_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg39_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg39_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg39_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg39_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg39_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg39_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg39_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg39_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg39_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg39_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg39_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg39_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg39_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg39_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg39_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg39_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg39_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg39_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg39_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg39_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg39[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg39_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg3[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg3[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg3[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg3[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg3_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg3_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg3_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg3_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg3_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg3_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg3_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg3_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg3_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg3_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg3_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg3_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg3_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg3_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg3_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg3_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg3_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg3_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg3_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg3_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg3_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg3_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg3_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg3_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg3_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg3_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg3_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg3_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg3_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg3_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg3_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg3_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg40[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg40[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg40[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg40[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg40[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg40[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg40[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg40[7]_i_1_n_0 ));
  FDRE \slv_reg40_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg40_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg40_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg40_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg40_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg40_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg40_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg40_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg40_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg40_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg40_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg40_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg40_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg40_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg40_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg40_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg40_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg40_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg40_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg40_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg40_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg40_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg40_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg40_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg40_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg40_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg40_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg40_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg40_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg40_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg40_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg40_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg40_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg40[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg40_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg41[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg41[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg41[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg41[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg41[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg41[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg41[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg41[7]_i_1_n_0 ));
  FDRE \slv_reg41_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg41_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg41_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg41_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg41_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg41_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg41_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg41_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg41_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg41_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg41_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg41_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg41_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg41_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg41_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg41_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg41_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg41_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg41_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg41_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg41_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg41_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg41_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg41_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg41_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg41_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg41_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg41_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg41_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg41_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg41_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg41_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg41_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg41[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg41_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg42[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg42[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg42[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg42[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg42[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg42[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg42[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg42[7]_i_1_n_0 ));
  FDRE \slv_reg42_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg42_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg42_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg42_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg42_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg42_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg42_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg42_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg42_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg42_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg42_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg42_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg42_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg42_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg42_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg42_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg42_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg42_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg42_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg42_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg42_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg42_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg42_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg42_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg42_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg42_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg42_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg42_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg42_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg42_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg42_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg42_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg42_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg42[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg42_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg43[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg43[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg43[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg43[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg43[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg43[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg43[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg43[7]_i_1_n_0 ));
  FDRE \slv_reg43_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg43_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg43_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg43_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg43_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg43_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg43_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg43_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg43_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg43_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg43_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg43_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg43_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg43_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg43_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg43_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg43_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg43_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg43_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg43_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg43_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg43_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg43_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg43_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg43_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg43_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg43_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg43_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg43_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg43_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg43_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg43_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg43_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg43[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg43_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg44[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg44[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg44[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg44[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg44[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg44[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg44[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg44[7]_i_1_n_0 ));
  FDRE \slv_reg44_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg44_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg44_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg44_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg44_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg44_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg44_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg44_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg44_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg44_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg44_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg44_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg44_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg44_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg44_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg44_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg44_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg44_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg44_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg44_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg44_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg44_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg44_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg44_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg44_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg44_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg44_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg44_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg44_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg44_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg44_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg44_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg44_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg44[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg44_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg45[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg45[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg45[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg45[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg45[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg45[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \slv_reg45[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg45[7]_i_1_n_0 ));
  FDRE \slv_reg45_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg45_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg45_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg45_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg45_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg45_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg45_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg45_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg45_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg45_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg45_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg45_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg45_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg45_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg45_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg45_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg45_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg45_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg45_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg45_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg45_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg45_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg45_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg45_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg45_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg45_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg45_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg45_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg45_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg45_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg45_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg45_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg45_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg45[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg45_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg46[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg46[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg46[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg46[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg46[7]_i_1_n_0 ));
  FDRE \slv_reg46_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg46_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg46_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg46_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg46_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg46_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg46_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg46_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg46_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg46_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg46_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg46_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg46_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg46_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg46_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg46_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg46_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg46_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg46_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg46_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg46_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg46_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg46_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg46_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg46_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg46_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg46_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg46_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg46_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg46_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg46_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg46_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg46_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg46[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg46_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg47[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg47[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg47[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg47[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg47[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg47[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \slv_reg47[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg47[7]_i_1_n_0 ));
  FDRE \slv_reg47_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg47_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg47_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg47_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg47_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg47_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg47_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg47_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg47_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg47_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg47_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg47_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg47_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg47_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg47_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg47_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg47_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg47_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg47_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg47_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg47_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg47_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg47_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg47_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg47_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg47_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg47_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg47_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg47_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg47_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg47_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg47_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg47_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg47[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg47_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg48[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg48[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg48[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg48[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg48[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg48[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg48[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg48[7]_i_1_n_0 ));
  FDRE \slv_reg48_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg48_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg48_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg48_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg48_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg48_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg48_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg48_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg48_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg48_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg48_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg48_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg48_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg48_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg48_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg48_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg48_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg48_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg48_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg48_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg48_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg48_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg48_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg48_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg48_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg48_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg48_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg48_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg48_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg48_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg48_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg48_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg48_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg48[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg48_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg49[15]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg49[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg49[23]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg49[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg49[31]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg49[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \slv_reg49[7]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[1]),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(sel0[3]),
        .I5(sel0[5]),
        .O(\slv_reg49[7]_i_1_n_0 ));
  FDRE \slv_reg49_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg49_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg49_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg49_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg49_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg49_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg49_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg49_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg49_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg49_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg49_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg49_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg49_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg49_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg49_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg49_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg49_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg49_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg49_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg49_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg49_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg49_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg49_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg49_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg49_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg49_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg49_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg49_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg49_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg49_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg49_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg49_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg49_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg49[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg49_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg4[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg4[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg4[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg4[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg4_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg4_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg4_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg4_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg4_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg4_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg4_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg4_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg4_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg4_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg4_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg4_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg4_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg4_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg4_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg4_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg4_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg4_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg4_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg4_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg4_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg4_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg4_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg4_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg4_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg4_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg4_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg4_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg4_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg4_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg4_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg4_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg5[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg5[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg5[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \slv_reg5[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg5_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg5_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg5_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg5_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg5_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg5_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg5_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg5_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg5_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg5_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg5_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg5_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg5_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg5_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg5_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg5_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg5_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg5_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg5_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg5_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg5_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg5_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg5_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg5_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg5_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg5_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg5_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg5_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg5_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg5_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg5_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg5_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg6[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg6[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg6[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg6[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg22[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg6_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg6_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg6_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg6_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg6_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg6_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg6_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg6_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg6_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg6_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg6_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg6_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg6_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg6_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg6_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg6_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg6_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg6_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg6_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg6_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg6_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg6_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg6_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg6_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg6_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg6_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg6_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg6_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg6_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg6_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg6_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg6_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg7[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg7[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg7[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \slv_reg7[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg21[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg7_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg7_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg7_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg7_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg7_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg7_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg7_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg7_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg7_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg7_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg7_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg7_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg7_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg7_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg7_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg7_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg7_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg7_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg7_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg7_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg7_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg7_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg7_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg7_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg7_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg7_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg7_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg7_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg7_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg7_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg7_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg7_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg8[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg8[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg8[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg8[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg8[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg8[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg8[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg0[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg8[7]_i_1_n_0 ));
  FDRE \slv_reg8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg8_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg8_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg8_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg8_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg8_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg8_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg8_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg8_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg8_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg8_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg8_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg8_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg8_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg8_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg8_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg8_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg8_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg8_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg8_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg8_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg8_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg8_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg8_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg8_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg8_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg8_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg8_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg8_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg8_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg8_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg8_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg8_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg9[15]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[1]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg9[23]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[2]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg9[31]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[3]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \slv_reg9[7]_i_1 
       (.I0(\axi_awaddr_reg[6]_rep_n_0 ),
        .I1(\axi_awaddr_reg[3]_rep_n_0 ),
        .I2(\slv_reg1[31]_i_2_n_0 ),
        .I3(s00_axi_wstrb[0]),
        .I4(\axi_awaddr_reg[5]_rep_n_0 ),
        .I5(\axi_awaddr_reg[7]_rep_n_0 ),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE \slv_reg9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(\slv_reg9_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(\slv_reg9_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(\slv_reg9_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(\slv_reg9_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(\slv_reg9_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(\slv_reg9_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(\slv_reg9_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(\slv_reg9_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(\slv_reg9_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(\slv_reg9_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(\slv_reg9_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(\slv_reg9_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(\slv_reg9_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(\slv_reg9_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(\slv_reg9_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(\slv_reg9_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(\slv_reg9_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(\slv_reg9_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(\slv_reg9_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(\slv_reg9_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(\slv_reg9_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(\slv_reg9_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(\slv_reg9_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(\slv_reg9_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(\slv_reg9_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(\slv_reg9_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(\slv_reg9_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(\slv_reg9_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(\slv_reg9_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(\slv_reg9_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(\slv_reg9_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(\slv_reg9_reg_n_0_[9] ),
        .R(p_0_in));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_clock_gen_0_0,clock_gen_v2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "clock_gen_v2,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (reset,
    counter_small,
    counter_large,
    clk_in_sys,
    clk_out_500MHz,
    voladj,
    led,
    clk_out_10MHz,
    clk_p,
    clk_short,
    clk_d,
    clk_dac,
    clk_dac_p,
    clk_dac_d,
    dd2,
    dd3,
    dd1,
    dd0,
    sample,
    sample_tr,
    sample_c,
    vadj,
    clear_small,
    clear_large,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  input reset;
  input [31:0]counter_small;
  input [31:0]counter_large;
  input clk_in_sys;
  input clk_out_500MHz;
  input [2:0]voladj;
  output [7:0]led;
  output clk_out_10MHz;
  output clk_p;
  output clk_short;
  output clk_d;
  output clk_dac;
  output clk_dac_p;
  output clk_dac_d;
  output dd2;
  output dd3;
  output dd1;
  output dd0;
  output sample;
  output sample_tr;
  output sample_c;
  output [2:0]vadj;
  output clear_small;
  output clear_large;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [7:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [7:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 50, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire clear_large;
  wire clear_small;
  wire clk_d;
  wire clk_dac;
  wire clk_dac_d;
  wire clk_dac_p;
  wire clk_in_sys;
  wire clk_out_10MHz;
  wire clk_out_500MHz;
  wire clk_p;
  wire clk_short;
  wire \condition_10_1_reg[31]_i_15_n_0 ;
  wire \condition_2_1_reg[31]_i_15_n_0 ;
  wire \condition_4_1_reg[31]_i_15_n_0 ;
  wire \condition_7_1_reg[31]_i_15_n_0 ;
  wire \condition_sample_1_reg[31]_i_15_n_0 ;
  wire [31:0]counter_large;
  wire [31:0]counter_small;
  wire dd0;
  wire dd1;
  wire dd2;
  wire dd3;
  wire [7:0]led;
  wire reset;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [7:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire sample;
  wire sample_c;
  wire sample_tr;
  wire [2:0]voladj;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  assign vadj[2:0] = voladj;
  GND GND
       (.G(\<const0> ));
  FDCE \condition_10_1_reg[31]_i_15 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\condition_10_1_reg[31]_i_15_n_0 ));
  FDCE \condition_2_1_reg[31]_i_15 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\condition_2_1_reg[31]_i_15_n_0 ));
  FDCE \condition_4_1_reg[31]_i_15 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\condition_4_1_reg[31]_i_15_n_0 ));
  FDCE \condition_7_1_reg[31]_i_15 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\condition_7_1_reg[31]_i_15_n_0 ));
  FDCE \condition_sample_1_reg[31]_i_15 
       (.C(clk_in_sys),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(\condition_sample_1_reg[31]_i_15_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clock_gen_v2 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .clear_large(clear_large),
        .clear_small(clear_small),
        .clk_d(clk_d),
        .clk_dac(clk_dac),
        .clk_dac_d(clk_dac_d),
        .clk_dac_p(clk_dac_p),
        .clk_in_sys(clk_in_sys),
        .clk_out_10MHz(clk_out_10MHz),
        .clk_out_500MHz(clk_out_500MHz),
        .clk_p(clk_p),
        .clk_short(clk_short),
        .\condition_10_1_reg[31]_i_15 (\condition_10_1_reg[31]_i_15_n_0 ),
        .\condition_2_1_reg[31]_i_15 (\condition_2_1_reg[31]_i_15_n_0 ),
        .\condition_4_1_reg[31]_i_15 (\condition_4_1_reg[31]_i_15_n_0 ),
        .\condition_7_1_reg[31]_i_15 (\condition_7_1_reg[31]_i_15_n_0 ),
        .\condition_sample_1_reg[31]_i_15 (\condition_sample_1_reg[31]_i_15_n_0 ),
        .counter_large(counter_large),
        .counter_small(counter_small),
        .dd0(dd0),
        .dd1(dd1),
        .dd2(dd2),
        .dd3(dd3),
        .led(led),
        .reset(reset),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[7:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[7:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid),
        .sample(sample),
        .sample_c(sample_c),
        .sample_tr(sample_tr));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
