// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _read_input_HH_
#define _read_input_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "zhang_cnn_mac_mulbkb.h"

namespace ap_rtl {

struct read_input : public sc_module {
    // Port declarations 75
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > m_axi_input_r_AWVALID;
    sc_in< sc_logic > m_axi_input_r_AWREADY;
    sc_out< sc_lv<32> > m_axi_input_r_AWADDR;
    sc_out< sc_lv<1> > m_axi_input_r_AWID;
    sc_out< sc_lv<32> > m_axi_input_r_AWLEN;
    sc_out< sc_lv<3> > m_axi_input_r_AWSIZE;
    sc_out< sc_lv<2> > m_axi_input_r_AWBURST;
    sc_out< sc_lv<2> > m_axi_input_r_AWLOCK;
    sc_out< sc_lv<4> > m_axi_input_r_AWCACHE;
    sc_out< sc_lv<3> > m_axi_input_r_AWPROT;
    sc_out< sc_lv<4> > m_axi_input_r_AWQOS;
    sc_out< sc_lv<4> > m_axi_input_r_AWREGION;
    sc_out< sc_lv<1> > m_axi_input_r_AWUSER;
    sc_out< sc_logic > m_axi_input_r_WVALID;
    sc_in< sc_logic > m_axi_input_r_WREADY;
    sc_out< sc_lv<8> > m_axi_input_r_WDATA;
    sc_out< sc_lv<1> > m_axi_input_r_WSTRB;
    sc_out< sc_logic > m_axi_input_r_WLAST;
    sc_out< sc_lv<1> > m_axi_input_r_WID;
    sc_out< sc_lv<1> > m_axi_input_r_WUSER;
    sc_out< sc_logic > m_axi_input_r_ARVALID;
    sc_in< sc_logic > m_axi_input_r_ARREADY;
    sc_out< sc_lv<32> > m_axi_input_r_ARADDR;
    sc_out< sc_lv<1> > m_axi_input_r_ARID;
    sc_out< sc_lv<32> > m_axi_input_r_ARLEN;
    sc_out< sc_lv<3> > m_axi_input_r_ARSIZE;
    sc_out< sc_lv<2> > m_axi_input_r_ARBURST;
    sc_out< sc_lv<2> > m_axi_input_r_ARLOCK;
    sc_out< sc_lv<4> > m_axi_input_r_ARCACHE;
    sc_out< sc_lv<3> > m_axi_input_r_ARPROT;
    sc_out< sc_lv<4> > m_axi_input_r_ARQOS;
    sc_out< sc_lv<4> > m_axi_input_r_ARREGION;
    sc_out< sc_lv<1> > m_axi_input_r_ARUSER;
    sc_in< sc_logic > m_axi_input_r_RVALID;
    sc_out< sc_logic > m_axi_input_r_RREADY;
    sc_in< sc_lv<8> > m_axi_input_r_RDATA;
    sc_in< sc_logic > m_axi_input_r_RLAST;
    sc_in< sc_lv<1> > m_axi_input_r_RID;
    sc_in< sc_lv<1> > m_axi_input_r_RUSER;
    sc_in< sc_lv<2> > m_axi_input_r_RRESP;
    sc_in< sc_logic > m_axi_input_r_BVALID;
    sc_out< sc_logic > m_axi_input_r_BREADY;
    sc_in< sc_lv<2> > m_axi_input_r_BRESP;
    sc_in< sc_lv<1> > m_axi_input_r_BID;
    sc_in< sc_lv<1> > m_axi_input_r_BUSER;
    sc_in< sc_lv<32> > input_offset;
    sc_in< sc_lv<32> > curr_layer_in_w;
    sc_in< sc_lv<32> > curr_layer_in_h;
    sc_in< sc_lv<32> > curr_layer_in_ch;
    sc_in< sc_lv<32> > curr_layer_ker_w;
    sc_in< sc_lv<32> > curr_layer_ker_h;
    sc_in< sc_lv<32> > curr_layer_str_w;
    sc_in< sc_lv<32> > curr_layer_str_h;
    sc_in< sc_lv<32> > ti;
    sc_in< sc_lv<32> > row;
    sc_in< sc_lv<32> > col;
    sc_out< sc_lv<11> > inputfm_0_address0;
    sc_out< sc_logic > inputfm_0_ce0;
    sc_out< sc_logic > inputfm_0_we0;
    sc_out< sc_lv<10> > inputfm_0_d0;
    sc_out< sc_lv<11> > inputfm_1_address0;
    sc_out< sc_logic > inputfm_1_ce0;
    sc_out< sc_logic > inputfm_1_we0;
    sc_out< sc_lv<10> > inputfm_1_d0;
    sc_out< sc_lv<11> > inputfm_2_address0;
    sc_out< sc_logic > inputfm_2_ce0;
    sc_out< sc_logic > inputfm_2_we0;
    sc_out< sc_lv<10> > inputfm_2_d0;
    sc_in< sc_lv<32> > input_offset_1;


    // Module declarations
    read_input(sc_module_name name);
    SC_HAS_PROCESS(read_input);

    ~read_input();

    sc_trace_file* mVcdFile;

    zhang_cnn_mac_mulbkb<1,1,6,12,12,12>* zhang_cnn_mac_mulbkb_U1;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > input_r_blk_n_AR;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_40_reg_824;
    sc_signal< sc_logic > input_r_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter10_tmp_40_reg_824;
    sc_signal< sc_lv<16> > index_i_reg_220;
    sc_signal< sc_lv<16> > index_jj_reg_232;
    sc_signal< sc_lv<31> > itr_reg_244;
    sc_signal< sc_lv<32> > i_reg_255;
    sc_signal< sc_lv<32> > j_reg_266;
    sc_signal< sc_lv<32> > jj_reg_277;
    sc_signal< sc_lv<32> > tmp_27_fu_288_p2;
    sc_signal< sc_lv<32> > tmp_27_reg_706;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > n_cols_fu_305_p3;
    sc_signal< sc_lv<32> > n_cols_reg_727;
    sc_signal< sc_lv<1> > icmp_fu_323_p2;
    sc_signal< sc_lv<1> > icmp_reg_733;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<32> > tmp_s_fu_329_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_751;
    sc_signal< sc_lv<32> > tmp_23_fu_335_p2;
    sc_signal< sc_lv<32> > tmp_23_reg_756;
    sc_signal< sc_lv<32> > tmp_24_fu_341_p2;
    sc_signal< sc_lv<32> > tmp_24_reg_761;
    sc_signal< sc_lv<32> > n_rows_fu_376_p3;
    sc_signal< sc_lv<32> > n_rows_reg_766;
    sc_signal< sc_lv<32> > n_cols_2_fu_405_p3;
    sc_signal< sc_lv<32> > n_cols_2_reg_772;
    sc_signal< sc_lv<32> > n_depth_1_fu_428_p3;
    sc_signal< sc_lv<32> > n_depth_1_reg_778;
    sc_signal< sc_lv<32> > n_rows_2_fu_449_p3;
    sc_signal< sc_lv<32> > n_rows_2_reg_783;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > tmp14_fu_456_p2;
    sc_signal< sc_lv<32> > tmp14_reg_789;
    sc_signal< sc_lv<32> > tmp_fu_460_p2;
    sc_signal< sc_lv<32> > tmp_reg_794;
    sc_signal< sc_lv<32> > tmp_39_fu_464_p2;
    sc_signal< sc_lv<32> > tmp_39_reg_799;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > tmp_56_fu_468_p1;
    sc_signal< sc_lv<10> > tmp_56_reg_804;
    sc_signal< sc_lv<32> > tmp6_fu_472_p2;
    sc_signal< sc_lv<32> > tmp6_reg_809;
    sc_signal< sc_lv<32> > tmp15_fu_476_p2;
    sc_signal< sc_lv<32> > tmp15_reg_814;
    sc_signal< sc_lv<33> > sext_cast_fu_480_p1;
    sc_signal< sc_lv<33> > sext_cast_reg_819;
    sc_signal< sc_lv<1> > tmp_40_fu_488_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter4;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_input_r_ARREADY;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_40_reg_824;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter9_tmp_40_reg_824;
    sc_signal< sc_lv<31> > itr_2_fu_493_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_42_fu_499_p2;
    sc_signal< sc_lv<1> > tmp_42_reg_833;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_tmp_42_reg_833;
    sc_signal< sc_lv<32> > i_3_fu_504_p2;
    sc_signal< sc_lv<32> > i_3_reg_839;
    sc_signal< sc_lv<32> > jj_3_fu_515_p2;
    sc_signal< sc_lv<32> > jj_3_reg_844;
    sc_signal< sc_lv<1> > sel_tmp_fu_521_p2;
    sc_signal< sc_lv<1> > sel_tmp_reg_849;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_sel_tmp_reg_849;
    sc_signal< sc_lv<32> > i_2_fu_535_p3;
    sc_signal< sc_lv<32> > i_2_reg_855;
    sc_signal< sc_lv<32> > jj_2_fu_559_p3;
    sc_signal< sc_lv<32> > jj_2_reg_860;
    sc_signal< sc_lv<32> > tmp16_fu_567_p2;
    sc_signal< sc_lv<32> > tmp16_reg_865;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter1_tmp16_reg_865;
    sc_signal< sc_lv<12> > tmp_61_fu_572_p1;
    sc_signal< sc_lv<12> > tmp_61_reg_870;
    sc_signal< sc_lv<12> > tmp_62_fu_576_p1;
    sc_signal< sc_lv<12> > tmp_62_reg_875;
    sc_signal< sc_lv<2> > tmp_63_fu_580_p1;
    sc_signal< sc_lv<2> > tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter1_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter2_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter3_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter4_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter5_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter6_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter7_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter8_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter9_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter10_tmp_63_reg_880;
    sc_signal< sc_lv<2> > ap_reg_pp0_iter11_tmp_63_reg_880;
    sc_signal< sc_lv<32> > j_3_fu_584_p2;
    sc_signal< sc_lv<32> > tmp_43_fu_590_p2;
    sc_signal< sc_lv<32> > tmp_43_reg_889;
    sc_signal< sc_lv<32> > tmp_46_fu_594_p2;
    sc_signal< sc_lv<32> > tmp_46_reg_894;
    sc_signal< sc_lv<12> > grp_fu_695_p3;
    sc_signal< sc_lv<12> > tmp_51_reg_899;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter2_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter3_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter4_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter5_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter6_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter7_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter8_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter9_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter10_tmp_51_reg_899;
    sc_signal< sc_lv<12> > ap_reg_pp0_iter11_tmp_51_reg_899;
    sc_signal< sc_lv<16> > index_i_2_fu_611_p3;
    sc_signal< sc_lv<16> > index_i_2_reg_904;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<16> > index_jj_2_fu_625_p3;
    sc_signal< sc_lv<16> > index_jj_2_reg_909;
    sc_signal< sc_lv<32> > tmp_47_fu_655_p2;
    sc_signal< sc_lv<32> > tmp_47_reg_914;
    sc_signal< sc_lv<32> > input_addr_reg_919;
    sc_signal< sc_lv<8> > input_addr_read_reg_925;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<16> > ap_phi_mux_index_i_phi_fu_224_p4;
    sc_signal< sc_lv<16> > ap_phi_mux_index_jj_phi_fu_236_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_i_phi_fu_259_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_jj_phi_fu_281_p4;
    sc_signal< sc_lv<64> > tmp_60_cast_fu_689_p1;
    sc_signal< sc_lv<64> > sum_cast_fu_668_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_input_r_ARREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<10> > tmp_49_fu_681_p2;
    sc_signal< sc_lv<32> > tmp_27_fu_288_p1;
    sc_signal< sc_lv<32> > tmp_28_fu_294_p2;
    sc_signal< sc_lv<32> > tmp_29_fu_299_p1;
    sc_signal< sc_lv<1> > tmp_29_fu_299_p2;
    sc_signal< sc_lv<32> > n_cols_fu_305_p2;
    sc_signal< sc_lv<30> > tmp_55_fu_313_p4;
    sc_signal< sc_lv<32> > tmp_s_fu_329_p0;
    sc_signal< sc_lv<32> > tmp_s_fu_329_p1;
    sc_signal< sc_lv<32> > tmp_23_fu_335_p0;
    sc_signal< sc_lv<32> > tmp_23_fu_335_p1;
    sc_signal< sc_lv<32> > tmp_24_fu_341_p0;
    sc_signal< sc_lv<32> > tmp_24_fu_341_p1;
    sc_signal< sc_lv<32> > tmp_44_fu_346_p0;
    sc_signal< sc_lv<32> > tmp_52_fu_352_p0;
    sc_signal< sc_lv<32> > tmp_52_fu_352_p2;
    sc_signal< sc_lv<32> > tmp_44_fu_346_p2;
    sc_signal< sc_lv<32> > tmp13_fu_358_p2;
    sc_signal< sc_lv<32> > tmp_25_fu_364_p2;
    sc_signal< sc_lv<32> > tmp_26_fu_370_p1;
    sc_signal< sc_lv<1> > tmp_26_fu_370_p2;
    sc_signal< sc_lv<32> > n_rows_fu_376_p2;
    sc_signal< sc_lv<32> > tmp_33_fu_390_p1;
    sc_signal< sc_lv<32> > tmp_33_fu_390_p2;
    sc_signal< sc_lv<32> > tmp_34_fu_395_p1;
    sc_signal< sc_lv<32> > tmp_35_fu_400_p0;
    sc_signal< sc_lv<32> > tmp_35_fu_400_p1;
    sc_signal< sc_lv<1> > tmp_34_fu_395_p2;
    sc_signal< sc_lv<32> > tmp_35_fu_400_p2;
    sc_signal< sc_lv<32> > n_depth_fu_384_p3;
    sc_signal< sc_lv<32> > tmp_36_fu_412_p1;
    sc_signal< sc_lv<32> > tmp_36_fu_412_p2;
    sc_signal< sc_lv<32> > tmp_38_fu_423_p1;
    sc_signal< sc_lv<1> > tmp_37_fu_418_p2;
    sc_signal< sc_lv<32> > tmp_38_fu_423_p2;
    sc_signal< sc_lv<32> > tmp_30_fu_436_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_436_p2;
    sc_signal< sc_lv<32> > tmp_31_fu_440_p1;
    sc_signal< sc_lv<32> > tmp_32_fu_445_p0;
    sc_signal< sc_lv<32> > tmp_32_fu_445_p1;
    sc_signal< sc_lv<1> > tmp_31_fu_440_p2;
    sc_signal< sc_lv<32> > tmp_32_fu_445_p2;
    sc_signal< sc_lv<32> > tmp6_fu_472_p1;
    sc_signal< sc_lv<32> > tmp15_fu_476_p0;
    sc_signal< sc_lv<32> > tmp15_fu_476_p1;
    sc_signal< sc_lv<32> > itr_cast_fu_484_p1;
    sc_signal< sc_lv<1> > tmp_45_fu_510_p2;
    sc_signal< sc_lv<32> > sel_tmp9_fu_527_p3;
    sc_signal< sc_lv<32> > jj_4_fu_551_p3;
    sc_signal< sc_lv<32> > j_2_fu_543_p3;
    sc_signal< sc_lv<32> > tmp_43_fu_590_p1;
    sc_signal< sc_lv<16> > index_i_3_fu_598_p1;
    sc_signal< sc_lv<16> > sel_tmp1_fu_604_p3;
    sc_signal< sc_lv<16> > index_jj_3_fu_601_p1;
    sc_signal< sc_lv<16> > index_jj_4_fu_618_p3;
    sc_signal< sc_lv<17> > tmp_62_cast_fu_632_p1;
    sc_signal< sc_lv<17> > tmp_63_cast_fu_636_p1;
    sc_signal< sc_lv<17> > tmp17_fu_640_p2;
    sc_signal< sc_lv<32> > tmp25_cast_fu_646_p1;
    sc_signal< sc_lv<32> > tmp18_fu_650_p2;
    sc_signal< sc_lv<33> > tmp_52_cast_fu_660_p1;
    sc_signal< sc_lv<33> > sum_fu_663_p2;
    sc_signal< sc_lv<10> > tmp_48_fu_678_p1;
    sc_signal< sc_lv<6> > grp_fu_695_p0;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_state2;
    static const sc_lv<7> ap_ST_fsm_state3;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_state19;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<12> ap_const_lv12_1D;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter4();
    void thread_ap_block_state11_pp0_stage0_iter5();
    void thread_ap_block_state12_pp0_stage0_iter6();
    void thread_ap_block_state13_pp0_stage0_iter7();
    void thread_ap_block_state14_pp0_stage0_iter8();
    void thread_ap_block_state15_pp0_stage0_iter9();
    void thread_ap_block_state16_pp0_stage0_iter10();
    void thread_ap_block_state17_pp0_stage0_iter11();
    void thread_ap_block_state18_pp0_stage0_iter12();
    void thread_ap_block_state6_pp0_stage0_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state6();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_259_p4();
    void thread_ap_phi_mux_index_i_phi_fu_224_p4();
    void thread_ap_phi_mux_index_jj_phi_fu_236_p4();
    void thread_ap_phi_mux_jj_phi_fu_281_p4();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_input_r_ARREADY();
    void thread_grp_fu_695_p0();
    void thread_i_2_fu_535_p3();
    void thread_i_3_fu_504_p2();
    void thread_icmp_fu_323_p2();
    void thread_index_i_2_fu_611_p3();
    void thread_index_i_3_fu_598_p1();
    void thread_index_jj_2_fu_625_p3();
    void thread_index_jj_3_fu_601_p1();
    void thread_index_jj_4_fu_618_p3();
    void thread_input_r_blk_n_AR();
    void thread_input_r_blk_n_R();
    void thread_inputfm_0_address0();
    void thread_inputfm_0_ce0();
    void thread_inputfm_0_d0();
    void thread_inputfm_0_we0();
    void thread_inputfm_1_address0();
    void thread_inputfm_1_ce0();
    void thread_inputfm_1_d0();
    void thread_inputfm_1_we0();
    void thread_inputfm_2_address0();
    void thread_inputfm_2_ce0();
    void thread_inputfm_2_d0();
    void thread_inputfm_2_we0();
    void thread_itr_2_fu_493_p2();
    void thread_itr_cast_fu_484_p1();
    void thread_j_2_fu_543_p3();
    void thread_j_3_fu_584_p2();
    void thread_jj_2_fu_559_p3();
    void thread_jj_3_fu_515_p2();
    void thread_jj_4_fu_551_p3();
    void thread_m_axi_input_r_ARADDR();
    void thread_m_axi_input_r_ARBURST();
    void thread_m_axi_input_r_ARCACHE();
    void thread_m_axi_input_r_ARID();
    void thread_m_axi_input_r_ARLEN();
    void thread_m_axi_input_r_ARLOCK();
    void thread_m_axi_input_r_ARPROT();
    void thread_m_axi_input_r_ARQOS();
    void thread_m_axi_input_r_ARREGION();
    void thread_m_axi_input_r_ARSIZE();
    void thread_m_axi_input_r_ARUSER();
    void thread_m_axi_input_r_ARVALID();
    void thread_m_axi_input_r_AWADDR();
    void thread_m_axi_input_r_AWBURST();
    void thread_m_axi_input_r_AWCACHE();
    void thread_m_axi_input_r_AWID();
    void thread_m_axi_input_r_AWLEN();
    void thread_m_axi_input_r_AWLOCK();
    void thread_m_axi_input_r_AWPROT();
    void thread_m_axi_input_r_AWQOS();
    void thread_m_axi_input_r_AWREGION();
    void thread_m_axi_input_r_AWSIZE();
    void thread_m_axi_input_r_AWUSER();
    void thread_m_axi_input_r_AWVALID();
    void thread_m_axi_input_r_BREADY();
    void thread_m_axi_input_r_RREADY();
    void thread_m_axi_input_r_WDATA();
    void thread_m_axi_input_r_WID();
    void thread_m_axi_input_r_WLAST();
    void thread_m_axi_input_r_WSTRB();
    void thread_m_axi_input_r_WUSER();
    void thread_m_axi_input_r_WVALID();
    void thread_n_cols_2_fu_405_p3();
    void thread_n_cols_fu_305_p2();
    void thread_n_cols_fu_305_p3();
    void thread_n_depth_1_fu_428_p3();
    void thread_n_depth_fu_384_p3();
    void thread_n_rows_2_fu_449_p3();
    void thread_n_rows_fu_376_p2();
    void thread_n_rows_fu_376_p3();
    void thread_sel_tmp1_fu_604_p3();
    void thread_sel_tmp9_fu_527_p3();
    void thread_sel_tmp_fu_521_p2();
    void thread_sext_cast_fu_480_p1();
    void thread_sum_cast_fu_668_p1();
    void thread_sum_fu_663_p2();
    void thread_tmp13_fu_358_p2();
    void thread_tmp14_fu_456_p2();
    void thread_tmp15_fu_476_p0();
    void thread_tmp15_fu_476_p1();
    void thread_tmp15_fu_476_p2();
    void thread_tmp16_fu_567_p2();
    void thread_tmp17_fu_640_p2();
    void thread_tmp18_fu_650_p2();
    void thread_tmp25_cast_fu_646_p1();
    void thread_tmp6_fu_472_p1();
    void thread_tmp6_fu_472_p2();
    void thread_tmp_23_fu_335_p0();
    void thread_tmp_23_fu_335_p1();
    void thread_tmp_23_fu_335_p2();
    void thread_tmp_24_fu_341_p0();
    void thread_tmp_24_fu_341_p1();
    void thread_tmp_24_fu_341_p2();
    void thread_tmp_25_fu_364_p2();
    void thread_tmp_26_fu_370_p1();
    void thread_tmp_26_fu_370_p2();
    void thread_tmp_27_fu_288_p1();
    void thread_tmp_27_fu_288_p2();
    void thread_tmp_28_fu_294_p2();
    void thread_tmp_29_fu_299_p1();
    void thread_tmp_29_fu_299_p2();
    void thread_tmp_30_fu_436_p1();
    void thread_tmp_30_fu_436_p2();
    void thread_tmp_31_fu_440_p1();
    void thread_tmp_31_fu_440_p2();
    void thread_tmp_32_fu_445_p0();
    void thread_tmp_32_fu_445_p1();
    void thread_tmp_32_fu_445_p2();
    void thread_tmp_33_fu_390_p1();
    void thread_tmp_33_fu_390_p2();
    void thread_tmp_34_fu_395_p1();
    void thread_tmp_34_fu_395_p2();
    void thread_tmp_35_fu_400_p0();
    void thread_tmp_35_fu_400_p1();
    void thread_tmp_35_fu_400_p2();
    void thread_tmp_36_fu_412_p1();
    void thread_tmp_36_fu_412_p2();
    void thread_tmp_37_fu_418_p2();
    void thread_tmp_38_fu_423_p1();
    void thread_tmp_38_fu_423_p2();
    void thread_tmp_39_fu_464_p2();
    void thread_tmp_40_fu_488_p2();
    void thread_tmp_42_fu_499_p2();
    void thread_tmp_43_fu_590_p1();
    void thread_tmp_43_fu_590_p2();
    void thread_tmp_44_fu_346_p0();
    void thread_tmp_44_fu_346_p2();
    void thread_tmp_45_fu_510_p2();
    void thread_tmp_46_fu_594_p2();
    void thread_tmp_47_fu_655_p2();
    void thread_tmp_48_fu_678_p1();
    void thread_tmp_49_fu_681_p2();
    void thread_tmp_52_cast_fu_660_p1();
    void thread_tmp_52_fu_352_p0();
    void thread_tmp_52_fu_352_p2();
    void thread_tmp_55_fu_313_p4();
    void thread_tmp_56_fu_468_p1();
    void thread_tmp_60_cast_fu_689_p1();
    void thread_tmp_61_fu_572_p1();
    void thread_tmp_62_cast_fu_632_p1();
    void thread_tmp_62_fu_576_p1();
    void thread_tmp_63_cast_fu_636_p1();
    void thread_tmp_63_fu_580_p1();
    void thread_tmp_fu_460_p2();
    void thread_tmp_s_fu_329_p0();
    void thread_tmp_s_fu_329_p1();
    void thread_tmp_s_fu_329_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
