#pragma once


// flag register bits
#define S_BIT (0x80)
#define Z_BIT (0x40)
#define A_BIT (0x10)
#define P_BIT (0x04)
#define C_BIT (0x01)

#define S_BIT_POS (7)
#define Z_BIT_POS (6)
#define A_BIT_POS (4)
#define P_BIT_POS (2)
#define C_BIT_POS (0)

// initial value for flag register
#define F_BITS (0x02)

#define DATA_MAX_CNT 65536

typedef struct {
	char arg[3];
	char bits;
} arg_dbl_bits_t;
arg_dbl_bits_t arg_dbl_bits[8] = {
	{"BC", 0b00},
	{"B", 0b00},
	{"DE", 0b01},
	{"D", 0b01},
	{"HL", 0b10},
	{"H", 0b10},
	{"SP", 0b11},
	{"PSW", 0b11}
};

typedef struct {
	char arg[3];
	char bits;
} arg_tpl_t;
arg_tpl_t arg_tpl_bits[16] = {
	{"A", 0b111},
	{"B", 0b000},
	{"C", 0b001},
	{"D", 0b010},
	{"E", 0b011},
	{"H", 0b100},
	{"L", 0b101},
	{"M", 0b110},
	{"NZ", 0b000},
	{"Z", 0b001},
	{"NC", 0b010},
	{"C", 0b011},
	{"PO", 0b100},
	{"PE", 0b101},
	{"P", 0b110},
	{"M", 0b111},
};

typedef struct {
	char* name;
	unsigned char b_code; // binary code
	unsigned char ep_mask; // endpoints mask
} opcode_base_t;
opcode_base_t opcodes_base[57] = {
	{"MOV", 0b01000000, 0b00111111},
	{"MVI", 0b00000110, 0b00111000},
	{"LXI", 0b00000001, 0b00110000},
	{"LDA", 0b00111010, 0b0},
	{"STA", 0b00110010, 0b0},
	{"LHLD",0b00101010, 0b0},
	{"SHLD",0b00100010, 0b0},
	{"LDAX",0b00001010, 0b00110000},
	{"STAX",0b00000010, 0b00110000},
	{"XCHG",0b11101011, 0b0},
	{"ADD", 0b10000000, 0b00000111},
	{"ADI", 0b11000110, 0b0},
	{"ADC", 0b10001000, 0b00000111},
	{"ACI", 0b11001110, 0b0},
	{"SUB", 0b10010000, 0b00000111},
	{"SUI", 0b11010110, 0b0},
	{"SBB", 0b10011000, 0b00000111},
	{"SBI", 0b11011110, 0b0},
	{"INR", 0b00000100, 0b00111000},
	{"DCR", 0b00000101, 0b00111000},
	{"INX", 0b00000011, 0b00110000},
	{"DCX", 0b00001011, 0b00110000},
	{"DAD", 0b00001001, 0b00110000},
	{"DAA", 0b00100111, 0b0},
	{"ANA", 0b10100000, 0b00000111},
	{"ANI", 0b11100110, 0b0},
	{"ORA", 0b10110000, 0b00000111},
	{"ORI", 0b11110110, 0b0},
	{"XRA", 0b10101000, 0b00000111},
	{"XRI", 0b11101110, 0b0},
	{"CMP", 0b10111000, 0b00000111},
	{"CPI", 0b11111110, 0b0},
	{"RLC", 0b00000111, 0b0},
	{"RRC", 0b00001111, 0b0},
	{"RAL", 0b00010111, 0b0},
	{"RAR", 0b00011111, 0b0},
	{"CMA", 0b00101111, 0b0},
	{"CMC", 0b00111111, 0b0},
	{"STC", 0b00110111, 0b0},
	{"JMP", 0b11000011, 0b0},
	{"JC",  0b11000010, 0b00111000},
	{"CALL",0b11001101, 0b0},
	{"CC",  0b11000100, 0b00111000},
	{"RET", 0b11001001, 0b0},
	{"RC",  0b11000000, 0b00111000},
	{"RST", 0b11000111, 0b00111000},
	{"PCHL",0b11101001, 0b0},
	{"PUSH",0b11000101, 0b00110000},
	{"POP", 0b11000001, 0b00110000},
	{"XTHL",0b11100011, 0b0},
	{"SPHL",0b11111001, 0b0},
	{"IN",  0b11011011, 0b0},
	{"OUT", 0b11010011, 0b0},
	{"EI",  0b11111011, 0b0},
	{"DI",  0b11110011, 0b0},
	{"HLT", 0b01110110, 0b0},
	{"NOP", 0b00000000, 0b0}
};


// opcodes_o_* are ordered by opcode binary values
char* opcodes_ordered_names[256] = {
	{"NOP"},
	{"LXI"},
	{"STAX"},
	{"INX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"RLC"},
	{"NOP"},
	{"DAD"},
	{"LDAX"},
	{"DCX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"RRC"},
	{"NOP"},
	{"LXI"},
	{"STAX"},
	{"INX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"RAC"},
	{"NOP"},
	{"DAD"},
	{"LDAX"},
	{"DCX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"RAR"},
	{"NOP"},
	{"LXI"},
	{"SHLD"},
	{"INX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"DAA"},
	{"NOP"},
	{"DAD"},
	{"LHLD"},
	{"DCX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"CMA"},
	{"NOP"},
	{"LXI"},
	{"STA"},
	{"INX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"STC"},
	{"NOP"},
	{"DAD"},
	{"LDA"},
	{"DCX"},
	{"INR"},
	{"DCR"},
	{"MVI"},
	{"CMC"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"HLT"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"MOV"},
	{"ADD"},
	{"ADD"},
	{"ADD"},
	{"ADD"},
	{"ADD"},
	{"ADD"},
	{"ADD"},
	{"ADD"},
	{"ADC"},
	{"ADC"},
	{"ADC"},
	{"ADC"},
	{"ADC"},
	{"ADC"},
	{"ADC"},
	{"ADC"},
	{"SUB"},
	{"SUB"},
	{"SUB"},
	{"SUB"},
	{"SUB"},
	{"SUB"},
	{"SUB"},
	{"SUB"},
	{"SBB"},
	{"SBB"},
	{"SBB"},
	{"SBB"},
	{"SBB"},
	{"SBB"},
	{"SBB"},
	{"SBB"},
	{"ANA"},
	{"ANA"},
	{"ANA"},
	{"ANA"},
	{"ANA"},
	{"ANA"},
	{"ANA"},
	{"ANA"},
	{"XRA"},
	{"XRA"},
	{"XRA"},
	{"XRA"},
	{"XRA"},
	{"XRA"},
	{"XRA"},
	{"XRA"},
	{"ORA"},
	{"ORA"},
	{"ORA"},
	{"ORA"},
	{"ORA"},
	{"ORA"},
	{"ORA"},
	{"ORA"},
	{"CMP"},
	{"CMP"},
	{"CMP"},
	{"CMP"},
	{"CMP"},
	{"CMP"},
	{"CMP"},
	{"CMP"},
	{"RNZ"},
	{"POP"},
	{"JNZ"},
	{"JMP"},
	{"CNZ"},
	{"PUSH"},
	{"ADI"},
	{"RST"},
	{"RZ"},
	{"RET"},
	{"JZ"},
	{"JMP"},
	{"CZ"},
	{"CALL"},
	{"ACI"},
	{"RST"},
	{"RNC"},
	{"POP"},
	{"JNC"},
	{"OUT"},
	{"CNC"},
	{"PUSH"},
	{"SUI"},
	{"RST"},
	{"RC"},
	{"RET"},
	{"JC"},
	{"IN"},
	{"CC"},
	{"CALL"},
	{"SBI"},
	{"RST"},
	{"RPO"},
	{"POP"},
	{"JPO"},
	{"XTHL"},
	{"CPO"},
	{"PUSH"},
	{"ANI"},
	{"RST"},
	{"RPE"},
	{"PCHL"},
	{"JPE"},
	{"XCHG"},
	{"CPE"},
	{"CALL"},
	{"XRI"},
	{"RST"},
	{"RP"},
	{"POP"},
	{"JP"},
	{"DI"},
	{"CP"},
	{"PUSH"},
	{"ORI"},
	{"RST"},
	{"RM"},
	{"SPHL"},
	{"JM"},
	{"EI"},
	{"CM"},
	{"CALL"},
	{"CPI"},
	{"RST"}
};

char* opcodes_ordered_names_full[256] = {
	{"NOP"},
	{"LXI B, d16"},
	{"STAX B"},
	{"INX B"},
	{"INR B"},
	{"DCR B"},
	{"MVI B, d8"},
	{"RLC"},
	{"NOP"},
	{"DAD B"},
	{"LDAX B"},
	{"DCX B"},
	{"INR C"},
	{"DCR C"},
	{"MVI C, d8"},
	{"RRC"},
	{"NOP"},
	{"LXI D, d16"},
	{"STAX D"},
	{"INX D"},
	{"INR D"},
	{"DCR D"},
	{"MVI D, d8"},
	{"RAC"},
	{"NOP"},
	{"DAD D"},
	{"LDAX D"},
	{"DCX D"},
	{"INR E"},
	{"DCR E"},
	{"MVI E, d8"},
	{"RAR"},
	{"NOP"},
	{"LXI H, d16"},
	{"SHLD d16"},
	{"INX H"},
	{"INR H"},
	{"DCR H"},
	{"MVI H, d8"},
	{"DAA"},
	{"NOP"},
	{"DAD H"},
	{"LHLD d16"},
	{"DCX H"},
	{"INR L"},
	{"DCR L"},
	{"MVI L, d8"},
	{"CMA"},
	{"NOP"},
	{"LXI SP, d16"},
	{"STA d16"},
	{"INX SP"},
	{"INR M"},
	{"DCR M"},
	{"MVI M, d8"},
	{"STC"},
	{"NOP"},
	{"DAD SP"},
	{"LDA d16"},
	{"DCX SP"},
	{"INR A"},
	{"DCR A"},
	{"MVI A, d8"},
	{"CMC"},
	{"MOV B, B"},
	{"MOV B, C"},
	{"MOV B, D"},
	{"MOV B, E"},
	{"MOV B, H"},
	{"MOV B, L"},
	{"MOV B, M"},
	{"MOV B, A"},
	{"MOV C, B"},
	{"MOV C, C"},
	{"MOV C, D"},
	{"MOV C, E"},
	{"MOV C, H"},
	{"MOV C, L"},
	{"MOV C, M"},
	{"MOV C, A"},
	{"MOV D, B"},
	{"MOV D, C"},
	{"MOV D, D"},
	{"MOV D, E"},
	{"MOV D, H"},
	{"MOV D, L"},
	{"MOV D, M"},
	{"MOV D, A"},
	{"MOV E, B"},
	{"MOV E, C"},
	{"MOV E, D"},
	{"MOV E, E"},
	{"MOV E, H"},
	{"MOV E, L"},
	{"MOV E, M"},
	{"MOV E, A"},
	{"MOV H, B"},
	{"MOV H, C"},
	{"MOV H, D"},
	{"MOV H, E"},
	{"MOV H, H"},
	{"MOV H, L"},
	{"MOV H, M"},
	{"MOV H, A"},
	{"MOV L, B"},
	{"MOV L, C"},
	{"MOV L, D"},
	{"MOV L, E"},
	{"MOV L, H"},
	{"MOV L, L"},
	{"MOV L, M"},
	{"MOV L, A"},
	{"MOV M, B"},
	{"MOV M, C"},
	{"MOV M, D"},
	{"MOV M, E"},
	{"MOV M, H"},
	{"MOV M, L"},
	{"HLT"},
	{"MOV M, A"},
	{"MOV A, B"},
	{"MOV A, C"},
	{"MOV A, D"},
	{"MOV A, E"},
	{"MOV A, H"},
	{"MOV A, L"},
	{"MOV A, M"},
	{"MOV A, A"},
	{"ADD B"},
	{"ADD C"},
	{"ADD D"},
	{"ADD E"},
	{"ADD H"},
	{"ADD L"},
	{"ADD M"},
	{"ADD A"},
	{"ADC B"},
	{"ADC C"},
	{"ADC D"},
	{"ADC E"},
	{"ADC H"},
	{"ADC L"},
	{"ADC M"},
	{"ADC A"},
	{"SUB B"},
	{"SUB C"},
	{"SUB D"},
	{"SUB E"},
	{"SUB H"},
	{"SUB L"},
	{"SUB M"},
	{"SUB A"},
	{"SBB B"},
	{"SBB C"},
	{"SBB D"},
	{"SBB E"},
	{"SBB H"},
	{"SBB L"},
	{"SBB M"},
	{"SBB A"},
	{"ANA B"},
	{"ANA C"},
	{"ANA D"},
	{"ANA E"},
	{"ANA H"},
	{"ANA L"},
	{"ANA M"},
	{"ANA A"},
	{"XRA B"},
	{"XRA C"},
	{"XRA D"},
	{"XRA E"},
	{"XRA H"},
	{"XRA L"},
	{"XRA M"},
	{"XRA A"},
	{"ORA B"},
	{"ORA C"},
	{"ORA D"},
	{"ORA E"},
	{"ORA H"},
	{"ORA L"},
	{"ORA M"},
	{"ORA A"},
	{"CMP B"},
	{"CMP C"},
	{"CMP D"},
	{"CMP E"},
	{"CMP H"},
	{"CMP L"},
	{"CMP M"},
	{"CMP A"},
	{"RNZ B"},
	{"POP d16"},
	{"JNZ d16"},
	{"JMP d16"},
	{"CNZ d16"},
	{"PUSH B"},
	{"ADI d8"},
	{"RST 0"},
	{"RZ"},
	{"RET"},
	{"JZ d16"},
	{"JMP d16"},
	{"CZ d16"},
	{"CALL d16"},
	{"ACI d8"},
	{"RST 1"},
	{"RNC"},
	{"POP D"},
	{"JNC d16"},
	{"OUT d8"},
	{"CNC d16"},
	{"PUSH D"},
	{"SUI d8"},
	{"RST 2"},
	{"RC"},
	{"RET"},
	{"JC d16"},
	{"IN d8"},
	{"CC d16"},
	{"CALL d16"},
	{"SBI d8"},
	{"RST 3"},
	{"RPO"},
	{"POP H"},
	{"JPO d16"},
	{"XTHL"},
	{"CPO d16"},
	{"PUSH H"},
	{"ANI d8"},
	{"RST 4"},
	{"RPE"},
	{"PCHL"},
	{"JPE d16"},
	{"XCHG"},
	{"CPE d16"},
	{"CALL d16"},
	{"XRI d8"},
	{"RST 5"},
	{"RP"},
	{"POP PSW"},
	{"JP d16"},
	{"DI"},
	{"CP d16"},
	{"PUSH PSW"},
	{"ORI d8"},
	{"RST 6"},
	{"RM"},
	{"SPHL"},
	{"JM d16"},
	{"EI"},
	{"CM d16"},
	{"CALL d16"},
	{"CPI d8"},
	{"RST 7"}
};

typedef struct {
	unsigned char len;
	unsigned char dur;
	unsigned char flgs;
} opcode_data_t;
opcode_data_t opcodes_ordered_data[256] = {
	{1, 4, 0},
	{3, 10, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, C_BIT},
	{1, 4, 0},
	{1, 10, C_BIT},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, C_BIT},
	{1, 4, 0},
	{3, 10, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, C_BIT},
	{1, 4, 0},
	{1, 10, C_BIT},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, C_BIT},
	{1, 4, 0},
	{3, 10, 0},
	{3, 16, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, 0},
	{1, 10, C_BIT},
	{3, 16, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, C_BIT},
	{1, 4, 0},
	{3, 10, 0},
	{3, 13, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, C_BIT},
	{1, 4, 0},
	{1, 10, C_BIT},
	{3, 13, 0},
	{1, 5, 0},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{1, 5, S_BIT | Z_BIT | A_BIT | P_BIT},
	{2, 7, 0},
	{1, 4, C_BIT},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 7, 0},
	{1, 7, 0},
	{1, 7, 0},
	{1, 7, 0},
	{1, 7, 0},
	{1, 7, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 5, 0},
	{1, 7, 0},
	{1, 5, 0},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 4, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11<<4 | 5, 0}, // 11 if returns, else 5
	{1, 10, 0},
	{3, 10, 0},
	{3, 10, 0},
	{3, 17 << 4 | 11, 0},
	{1, 11, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
	{1, 11 << 4 | 5, 0},
	{1, 10, 0},
	{3, 10, 0},
	{3, 10, 0},
	{3, 17 << 4 | 11, 0},
	{3, 17, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
	{1, 11<<4 | 5, 0},
	{1, 10, 0},
	{3, 10, 0},
	{2, 10, 0},
	{3, 17 << 4 | 11, 0},
	{1, 11, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
	{1, 11 << 4 | 5, 0},
	{1, 10, 0},
	{3, 10, 0},
	{2, 10, 0},
	{3, 17 << 4 | 11, 0},
	{3, 17, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
	{1, 11<<4 | 5, 0},
	{1, 10, 0},
	{3, 10, 0},
	{1, 18, 0},
	{3, 17 << 4 | 11, 0},
	{1, 11, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
	{1, 11 << 4 | 5, 0},
	{1, 5, 0},
	{3, 10, 0},
	{1, 5, 0},
	{3, 17 << 4 | 11, 0},
	{3, 17, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
	{1, 11<<4 | 5, 0},
	{1, 10, 0},
	{3, 10, 0},
	{1, 4, 0},
	{3, 17 << 4 | 11, 0},
	{1, 11, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
	{1, 11 << 4 | 5, 0},
	{1, 5, 0},
	{3, 10, 0},
	{1, 4, 0},
	{3, 17 << 4 | 11, 0},
	{3, 17, 0},
	{2, 7, S_BIT | Z_BIT | A_BIT | P_BIT | C_BIT},
	{1, 11, 0},
};
