/*
    File    : Registers.h
    Date    : 14/07/2022
    Author  : Ahmed Sheaira
    Version : 1
*/

#ifndef Registers_H_
#define Registers_H_

// CORTEXM4 Processor Register

// CORTEXM4 Peripherals Register
#define CORTEXM4_PERI_BASE 0xE000E000
// System Timer (SysTick) Registers
#define STCTRL    (CORTEXM4_PERI_BASE+0X010)
#define STRELOAD  (CORTEXM4_PERI_BASE+0X014)
#define STCURRENT (CORTEXM4_PERI_BASE+0X018)
// Nested Vectored Interrupt Controller (NVIC) Registers
#define EN0     (CORTEXM4_PERI_BASE+0X100)
#define EN1     (CORTEXM4_PERI_BASE+0X104)
#define EN2     (CORTEXM4_PERI_BASE+0X108)
#define EN3     (CORTEXM4_PERI_BASE+0X10C)
#define EN4     (CORTEXM4_PERI_BASE+0X110)
#define DIS0    (CORTEXM4_PERI_BASE+0X180)
#define DIS1    (CORTEXM4_PERI_BASE+0X184)
#define DIS2    (CORTEXM4_PERI_BASE+0X188)
#define DIS3    (CORTEXM4_PERI_BASE+0X18C)
#define DIS4    (CORTEXM4_PERI_BASE+0X190)
#define PEND0   (CORTEXM4_PERI_BASE+0X200)
#define PEND1   (CORTEXM4_PERI_BASE+0X204)
#define PEND2   (CORTEXM4_PERI_BASE+0X208)
#define PEND3   (CORTEXM4_PERI_BASE+0X20C)
#define PEND4   (CORTEXM4_PERI_BASE+0X210)
#define UNPEND0 (CORTEXM4_PERI_BASE+0X280)
#define UNPEND1 (CORTEXM4_PERI_BASE+0X284)
#define UNPEND2 (CORTEXM4_PERI_BASE+0X288)
#define UNPEND3 (CORTEXM4_PERI_BASE+0X28C)
#define UNPEND4 (CORTEXM4_PERI_BASE+0X290)
#define ACTIVE0 (CORTEXM4_PERI_BASE+0X300)
#define ACTIVE1 (CORTEXM4_PERI_BASE+0X304)
#define ACTIVE2 (CORTEXM4_PERI_BASE+0X308)
#define ACTIVE3 (CORTEXM4_PERI_BASE+0X30C)
#define ACTIVE4 (CORTEXM4_PERI_BASE+0X310)
#define PRI0    (CORTEXM4_PERI_BASE+0X400)
#define PRI1    (CORTEXM4_PERI_BASE+0X404)
#define PRI2    (CORTEXM4_PERI_BASE+0X408)
#define PRI3    (CORTEXM4_PERI_BASE+0X40C)
#define PRI4    (CORTEXM4_PERI_BASE+0X410)
#define PRI5    (CORTEXM4_PERI_BASE+0X414)
#define PRI6    (CORTEXM4_PERI_BASE+0X418)
#define PRI7    (CORTEXM4_PERI_BASE+0X41C)
#define PRI8    (CORTEXM4_PERI_BASE+0X420)
#define PRI9    (CORTEXM4_PERI_BASE+0X424)
#define PRI10   (CORTEXM4_PERI_BASE+0X428)
#define PRI11   (CORTEXM4_PERI_BASE+0X42C)
#define PRI12   (CORTEXM4_PERI_BASE+0X430)
#define PRI13   (CORTEXM4_PERI_BASE+0X434)
#define PRI14   (CORTEXM4_PERI_BASE+0X438)
#define PRI15   (CORTEXM4_PERI_BASE+0X43C)
#define PRI16   (CORTEXM4_PERI_BASE+0X440)
#define PRI17   (CORTEXM4_PERI_BASE+0X444)
#define PRI18   (CORTEXM4_PERI_BASE+0X448)
#define PRI19   (CORTEXM4_PERI_BASE+0X44C)
#define PRI20   (CORTEXM4_PERI_BASE+0X450)
#define PRI21   (CORTEXM4_PERI_BASE+0X454)
#define PRI22   (CORTEXM4_PERI_BASE+0X458)
#define PRI23   (CORTEXM4_PERI_BASE+0X45C)
#define PRI24   (CORTEXM4_PERI_BASE+0X460)
#define PRI25   (CORTEXM4_PERI_BASE+0X464)
#define PRI26   (CORTEXM4_PERI_BASE+0X468)
#define PRI27   (CORTEXM4_PERI_BASE+0X46C)
#define PRI28   (CORTEXM4_PERI_BASE+0X470)
#define PRI29   (CORTEXM4_PERI_BASE+0X474)
#define PRI30   (CORTEXM4_PERI_BASE+0X478)
#define PRI31   (CORTEXM4_PERI_BASE+0X47C)
#define PRI32   (CORTEXM4_PERI_BASE+0X480)
#define PRI33   (CORTEXM4_PERI_BASE+0X484)
#define PRI34   (CORTEXM4_PERI_BASE+0X488)
#define SWTRIG  (CORTEXM4_PERI_BASE+0XF00)
// System Control Block (SCB) Registers
#define ACTLR      (CORTEXM4_PERI_BASE+0X008)
#define CPUID      (CORTEXM4_PERI_BASE+0XD00)
#define INTCTRL    (CORTEXM4_PERI_BASE+0XD04)
#define VTABLE     (CORTEXM4_PERI_BASE+0XD08)
#define APINT      (CORTEXM4_PERI_BASE+0XD0C)
#define SYSCTRL    (CORTEXM4_PERI_BASE+0XD10)
#define CFGCTRL    (CORTEXM4_PERI_BASE+0XD14)
#define SYSPRI1    (CORTEXM4_PERI_BASE+0XD18)
#define SYSPRI2    (CORTEXM4_PERI_BASE+0XD1C)
#define SYSPRI3    (CORTEXM4_PERI_BASE+0XD20)
#define SYSHNDCTRL (CORTEXM4_PERI_BASE+0XD24)
#define FAULTSTAT  (CORTEXM4_PERI_BASE+0XD28)
#define HFAULTSTAT (CORTEXM4_PERI_BASE+0XD2C)
#define MMADDR     (CORTEXM4_PERI_BASE+0XD34)
#define FAULTADDR  (CORTEXM4_PERI_BASE+0XD38)
// Memory Protection Unit (MPU) Registers
#define MPUTYPE   (CORTEXM4_PERI_BASE+0XD90)
#define MPUCTRL   (CORTEXM4_PERI_BASE+0XD94)
#define MPUNUMBER (CORTEXM4_PERI_BASE+0XD98)
#define MPUBASE   (CORTEXM4_PERI_BASE+0XD9C)
#define MPUATTR   (CORTEXM4_PERI_BASE+0XDA0)
#define MPUBASE1  (CORTEXM4_PERI_BASE+0XDA4)
#define MPUATTR1  (CORTEXM4_PERI_BASE+0XDA8)
#define MPUBASE2  (CORTEXM4_PERI_BASE+0XDAC)
#define MPUATTR2  (CORTEXM4_PERI_BASE+0XDB0)
#define MPUBASE3  (CORTEXM4_PERI_BASE+0XDB4)
#define MPUATTR3  (CORTEXM4_PERI_BASE+0XDB8)
// Floating-Point Unit (FPU) Registers
#define CPAC  (CORTEXM4_PERI_BASE+0XD88)
#define FPCC  (CORTEXM4_PERI_BASE+0XF34)
#define FPCA  (CORTEXM4_PERI_BASE+0XF38)
#define FPDSC (CORTEXM4_PERI_BASE+0XF3C)




#endif