// Seed: 1704292540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_3[""] = id_7;
  logic id_11 = id_6;
  logic id_12;
  logic id_13;
endmodule
module module_1;
  logic id_11, id_12, id_13, id_14;
  assign id_3 = 1;
  tri id_15;
  assign id_10 = 1;
  logic id_16;
  type_22 id_17 (
      0,
      id_9 == 1,
      1,
      1'd0 == 1 + ~1,
      id_9,
      id_2,
      id_2,
      id_2,
      1
  );
  assign id_10 = 1;
  logic id_18;
  assign id_15[1] = 1;
endmodule
