Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/tb_top_processor_isim_beh.exe -prj C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/tb_top_processor_beh.prj work.tb_top_processor 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/common.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/Registers.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/PC.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/Instructions_ROM.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/decoder_and_controller_unit.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/alu_8_bit.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/top_processor.vhd" into library work
Parsing VHDL file "C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/tb_top_processor.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package common
Compiling package numeric_std
Compiling architecture behavioral of entity Instructions_ROM [instructions_rom_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity Registers [registers_default]
Compiling architecture behavioral of entity alu_8_bit [alu_8_bit_default]
Compiling architecture behavioral of entity decoder_and_controller_unit [decoder_and_controller_unit_defa...]
Compiling architecture behavioral of entity top_processor [top_processor_default]
Compiling architecture behavior of entity tb_top_processor
Time Resolution for simulation is 1ps.
Compiled 17 VHDL Units
Built simulation executable C:/Users/bs3528/Documents/GitHub/vhdl-craziness/Lab_4_bs3528_nsa325/VHDL/Top_Level_Basic/tb_top_processor_isim_beh.exe
Fuse Memory Usage: 36132 KB
Fuse CPU Usage: 421 ms
