<profile>

<section name = "Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2'" level="0">
<item name = "Date">Sat Nov 12 22:03:27 2022
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">393232, 393232, 3.932 ms, 3.932 ms, 393232, 393232, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_12_1_VITIS_LOOP_18_2">393230, 393230, 21, 6, 1, 65536, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 171, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 752, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 257, -</column>
<column name="Register">-, -, 854, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 2, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="faddfsub_32ns_32ns_32_5_full_dsp_1_U1">faddfsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U2">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="mul_8s_8s_8_1_1_U3">mul_8s_8s_8_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="cos_coefficients_table_U">dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_cos_coefficients_table_ROM_AUTO_1R, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="sin_coefficients_table_U">dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2_sin_coefficients_table_ROM_AUTO_1R, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_1_fu_240_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln12_fu_214_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln18_fu_297_p2">+, 0, 0, 14, 9, 1</column>
<column name="icmp_ln12_fu_208_p2">icmp, 0, 0, 13, 17, 18</column>
<column name="icmp_ln18_fu_226_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ifzero_fu_302_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="select_ln12_1_fu_316_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln12_2_fu_326_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln12_3_fu_246_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln12_fu_232_p3">select, 0, 0, 9, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add15_fu_66">9, 2, 32, 64</column>
<column name="add3324_fu_62">9, 2, 32, 64</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_add15_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_add3324_load">9, 2, 32, 64</column>
<column name="grp_fu_160_opcode">14, 3, 2, 6</column>
<column name="grp_fu_160_p0">25, 5, 32, 160</column>
<column name="grp_fu_160_p1">25, 5, 32, 160</column>
<column name="grp_fu_164_p0">25, 5, 32, 160</column>
<column name="grp_fu_164_p1">14, 3, 32, 96</column>
<column name="i_fu_74">9, 2, 9, 18</column>
<column name="indvar_flatten_fu_78">9, 2, 17, 34</column>
<column name="j_fu_70">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add15_fu_66">32, 0, 32, 0</column>
<column name="add3324_fu_62">32, 0, 32, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="bitcast_ln25_1_reg_452">32, 0, 32, 0</column>
<column name="bitcast_ln25_reg_447">32, 0, 32, 0</column>
<column name="c_reg_437">32, 0, 32, 0</column>
<column name="i_fu_74">9, 0, 9, 0</column>
<column name="icmp_ln12_reg_382">1, 0, 1, 0</column>
<column name="icmp_ln18_reg_386">1, 0, 1, 0</column>
<column name="ifzero_reg_457">1, 0, 1, 0</column>
<column name="imag_sample_load_reg_432">32, 0, 32, 0</column>
<column name="indvar_flatten_fu_78">17, 0, 17, 0</column>
<column name="j_fu_70">9, 0, 9, 0</column>
<column name="mul1_reg_466">32, 0, 32, 0</column>
<column name="mul2_reg_471">32, 0, 32, 0</column>
<column name="mul3_reg_476">32, 0, 32, 0</column>
<column name="mul_ln22_reg_402">8, 0, 8, 0</column>
<column name="mul_reg_461">32, 0, 32, 0</column>
<column name="real_sample_load_reg_427">32, 0, 32, 0</column>
<column name="reg_168">32, 0, 32, 0</column>
<column name="reg_174">32, 0, 32, 0</column>
<column name="s_reg_442">32, 0, 32, 0</column>
<column name="select_ln12_1_reg_481">32, 0, 32, 0</column>
<column name="select_ln12_2_reg_486">32, 0, 32, 0</column>
<column name="select_ln12_3_reg_397">9, 0, 9, 0</column>
<column name="select_ln12_reg_392">9, 0, 9, 0</column>
<column name="zext_ln12_reg_491">9, 0, 64, 55</column>
<column name="icmp_ln12_reg_382">64, 32, 1, 0</column>
<column name="icmp_ln18_reg_386">64, 32, 1, 0</column>
<column name="ifzero_reg_457">64, 32, 1, 0</column>
<column name="select_ln12_3_reg_397">64, 32, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2, return value</column>
<column name="real_sample_address0">out, 8, ap_memory, real_sample, array</column>
<column name="real_sample_ce0">out, 1, ap_memory, real_sample, array</column>
<column name="real_sample_q0">in, 32, ap_memory, real_sample, array</column>
<column name="imag_sample_address0">out, 8, ap_memory, imag_sample, array</column>
<column name="imag_sample_ce0">out, 1, ap_memory, imag_sample, array</column>
<column name="imag_sample_q0">in, 32, ap_memory, imag_sample, array</column>
<column name="temp_real_address0">out, 8, ap_memory, temp_real, array</column>
<column name="temp_real_ce0">out, 1, ap_memory, temp_real, array</column>
<column name="temp_real_we0">out, 1, ap_memory, temp_real, array</column>
<column name="temp_real_d0">out, 32, ap_memory, temp_real, array</column>
<column name="temp_imag_address0">out, 8, ap_memory, temp_imag, array</column>
<column name="temp_imag_ce0">out, 1, ap_memory, temp_imag, array</column>
<column name="temp_imag_we0">out, 1, ap_memory, temp_imag, array</column>
<column name="temp_imag_d0">out, 32, ap_memory, temp_imag, array</column>
</table>
</item>
</section>
</profile>
