Command: vivado -mode batch -source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-impl.tcl -nolog -journal vivado-bit.jou -tclargs stage=bit target_file=util_assemb_e3xx_base.bit checkpoint=util_assemb_e3xx_base-route.dcp part=xc7z020clg484-1 constraints= impl_opts=-force

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-impl.tcl
# source $env(OCPI_CDK_DIR)/include/hdl/vivado-util.tcl
## proc parse_args {arguments} {
##   foreach i $arguments {
##     set assignment [split $i =]
##     if {[llength $assignment] != 2} {
##       puts "Invalid assignment \"$assignment\". tclargs must be in the following format: variablename=value"
##       exit 2
##     }
##     set var_name [lindex $assignment 0]
##     upvar 1 $var_name var
##     set var_value [lindex $assignment 1]
##     set var $var_value
##   }
## }
## proc add_files_set_lib {library f} {
##   add_files $f -quiet
##   set_property LIBRARY $library [get_files $f -quiet] -quiet 
## }
## proc read_edif_or_dcp {f} {
##   if {[string match *.edf $f] || [string match *.edn $f] || [string match *.ngc $f]} {
##     read_edif $f
##   } elseif {[string match *.dcp $f]} {
##     read_checkpoint $f
##   } else {
##     puts "File $f is not an EDIF, NGC, DCP or XCI file. This may cause problems."
##     add_files $f
##   }
## }
# set stage               ""
# set target_file         ""
# set checkpoint          ""
# set part                ""
# set edif_file           ""
# set constraints         ""
# set impl_opts           ""
# set incr_comp           ""
# set power_opt           ""
# set post_place_opt      ""
# set post_route_opt      ""
# set phys_opt_opts       ""
# parse_args $argv
# create_project -part $part -force [file rootname $target_file]
# if {[info exists checkpoint] && [string length $checkpoint] > 0} {
#   read_checkpoint -part $part $checkpoint
# }
Command: read_checkpoint -part xc7z020clg484-1 util_assemb_e3xx_base-route.dcp
# if {[info exists edif_file] && [string length $edif_file] > 0} {
#   read_edif $edif_file
# }
# set mode default
# link_design -mode $mode -part $part
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: util_assemb_e3xx_base
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/.Xil/Vivado-31198-buildserver                 /dcp7/util_assemb_e3xx_base.xdc]
Finished Parsing XDC File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/.Xil/Vivado-31198-buildserver                 /dcp7/util_assemb_e3xx_base.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1589.375 ; gain = 3.000 ; free physical = 1134 ; free virtual = 46719
Restored from archive | CPU: 0.280000 secs | Memory: 4.362541 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1589.375 ; gain = 3.000 ; free physical = 1134 ; free virtual = 46719
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.379 ; gain = 396.848 ; free physical = 1142 ; free virtual = 46719
# if {[info exists constraints] && [string length $constraints] > 0} {
#   puts "Loading XDC: $constraints"
#   read_xdc $constraints
# }
# set stage_start_time [clock seconds]
# puts "Running Implementation stage $stage"
Running Implementation stage bit
# set command ""
# switch $stage {
#   opt {
#     set command "opt_design $impl_opts ;"
#     # Optionally run power optimization
#     if {[info exists power_opt] && [string equal $power_opt true]} { 
#       set command "$command power_opt_design"
#     }
#   }
#   place {
#     # Attempt to find an incremental-compile result to use. First look
#     # for a post-route checkpoint. Then fall back on a post-place checkpoint.
#     if {[info exists incr_comp] && [string equal $incr_comp true]} { 
#       set incr_dcp $target_file
#       set route_dcp [glob -nocomplain [file dirname $target_file]/*-route.dcp]
#       if {[file exists $route_dcp]} {
#         set incr_dcp $route_dcp
#       }
#       if {[file exist $incr_dcp]} {
#         read_checkpoint -incremental $incr_dcp
#       }
#     }
#     set command "$command place_design $impl_opts ;"
#     if {[info exists post_place_opt] && [string equal $post_place_opt true]} { 
#       set command "$command phys_opt_design $phys_opt_opts ;"
#     }
#   }
#   route {
#     set command "route_design $impl_opts ;"
#     if {[info exists incr_comp] && [string equal $incr_comp true]} { 
#       set command "$command report_incremental_reuse"
#     }
#     if {[info exists post_route_opt] && [string equal $post_route_opt true]} { 
#       set command "$command phys_opt_design $phys_opt_opts ;"
#     }
#   }
#   timing {
#     set command "report_timing $impl_opts ;"
#     set command "$command report_timing -rpx $target_file $impl_opts"
#   }
#   bit {
#     set command "write_bitstream $target_file $impl_opts ;"
#     set command "$command report_utilization ;"
#     set command "$command report_clock_networks ;"
#     set command "$command report_design_analysis ;"
#     set command "$command report_clocks ;"
#   }
# }
# puts "Command: $command"
Command: write_bitstream util_assemb_e3xx_base.bit -force ; report_utilization ; report_clock_networks ; report_design_analysis ; report_clocks ;
# eval "$command"
Command: write_bitstream util_assemb_e3xx_base.bit -force
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./util_assemb_e3xx_base.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2026.676 ; gain = 437.297 ; free physical = 1127 ; free virtual = 46707
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:12:23 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_utilization
| Design       : util_assemb_e3xx_base
| Device       : 7z020clg484-1
| Design State : Routed
--------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 1992 |     0 |     53200 |  3.74 |
|   LUT as Logic             | 1948 |     0 |     53200 |  3.66 |
|   LUT as Memory            |   44 |     0 |     17400 |  0.25 |
|     LUT as Distributed RAM |   44 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 2045 |     0 |    106400 |  1.92 |
|   Register as Flip Flop    | 2045 |     0 |    106400 |  1.92 |
|   Register as Latch        |    0 |     0 |    106400 |  0.00 |
| F7 Muxes                   |   73 |     0 |     26600 |  0.27 |
| F8 Muxes                   |   26 |     0 |     13300 |  0.20 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 16    |          Yes |           - |          Set |
| 135   |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 1868  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| Slice                                     |  684 |     0 |     13300 |  5.14 |
|   SLICEL                                  |  444 |     0 |           |       |
|   SLICEM                                  |  240 |     0 |           |       |
| LUT as Logic                              | 1948 |     0 |     53200 |  3.66 |
|   using O5 output only                    |    1 |       |           |       |
|   using O6 output only                    | 1713 |       |           |       |
|   using O5 and O6                         |  234 |       |           |       |
| LUT as Memory                             |   44 |     0 |     17400 |  0.25 |
|   LUT as Distributed RAM                  |   44 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       |   44 |       |           |       |
|   LUT as Shift Register                   |    0 |     0 |           |       |
| LUT Flip Flop Pairs                       |  800 |     0 |     53200 |  1.50 |
|   fully used LUT-FF pairs                 |   52 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  636 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  641 |       |           |       |
| Unique Control Sets                       |   59 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    2 |     0 |       140 |  1.43 |
|   RAMB36/FIFO*    |    2 |     0 |       140 |  1.43 |
|     RAMB36E1 only |    2 |       |           |       |
|   RAMB18          |    0 |     0 |       280 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       220 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |   48 |    48 |       200 | 24.00 |
|   IOB Master Pads           |   24 |       |           |       |
|   IOB Slave Pads            |   24 |       |           |       |
| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |       192 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |       200 |  0.00 |
| OLOGIC                      |    0 |     0 |       200 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
| BUFIO      |    0 |     0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        16 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+----------------------+
| Ref Name | Used |  Functional Category |
+----------+------+----------------------+
| FDRE     | 1868 |         Flop & Latch |
| LUT6     |  551 |                  LUT |
| LUT3     |  481 |                  LUT |
| LUT2     |  445 |                  LUT |
| LUT5     |  349 |                  LUT |
| LUT4     |  239 |                  LUT |
| CARRY4   |  145 |           CarryLogic |
| FDCE     |  135 |         Flop & Latch |
| BIBUF    |  130 |                   IO |
| LUT1     |  117 |                  LUT |
| MUXF7    |   73 |                MuxFx |
| RAMD32   |   66 |   Distributed Memory |
| OBUF     |   46 |                   IO |
| MUXF8    |   26 |                MuxFx |
| FDSE     |   26 |         Flop & Latch |
| RAMS32   |   22 |   Distributed Memory |
| FDPE     |   16 |         Flop & Latch |
| RAMB36E1 |    2 |         Block Memory |
| IBUF     |    2 |                   IO |
| PS7      |    1 | Specialized Resource |
| BUFG     |    1 |                Clock |
+----------+------+----------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2026.676 ; gain = 0.000 ; free physical = 1122 ; free virtual = 46703
INFO: [Timing 38-35] Done setting XDC timing constraints.
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:12:30 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_clock_networks
| Design       : util_assemb_e3xx_base
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Clock Networks Report


Constrained Clocks
-------------------

Clock clk_fpga_1 (100MHz)(endpoints: 2140 clock, 0 nonclock)
PS7/FCLKCLK[1] (ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i)

Clock PPS_EXT_IN (10MHz)(endpoints: 0 clock, 1 nonclock)
Port PPS_EXT_IN

report_clock_networks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2160.715 ; gain = 134.039 ; free physical = 685 ; free virtual = 46265
Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:12:31 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_design_analysis
| Design       : util_assemb_e3xx_base
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------+
|      Characteristics      |        Path #1        |
+---------------------------+-----------------------+
| Requirement               |                10.000 |
| Path Delay                |                 7.947 |
| Logic Delay               | 0.642(9%)             |
| Net Delay                 | 7.305(91%)            |
| Clock Skew                |                -0.158 |
| Slack                     |                 1.455 |
| Clock Relationship        | Safely Timed          |
| Logic Levels              |                     1 |
| Routes                    |                     2 |
| Logical Path              | FDCE LUT1 FDCE        |
| Start Point Clock         | clk_fpga_1            |
| End Point Clock           | clk_fpga_1            |
| DSP Block                 | None                  |
| BRAM                      | None                  |
| IO Crossings              |                     0 |
| Config Crossings          |                     0 |
| SLR Crossings             |                     0 |
| PBlocks                   |                     0 |
| High Fanout               |                   614 |
| Dont Touch                |                     0 |
| Mark Debug                |                     0 |
| Start Point Pin Primitive | FDCE/C                |
| End Point Pin Primitive   | FDCE/CLR              |
| Start Point Pin           | reset_hold_reg[17]/C  |
| End Point Pin             | s_dSyncReg_reg[1]/CLR |
+---------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+-----+-----+----+----+----+---+---+----+-------+-------+-------+-------+-----+
| End Point Clock | Requirement |  0 |  1  |  2 |  3  |  4  |  5 |  6 |  7 | 8 | 9 | 10 | 11-15 | 16-20 | 21-25 | 26-30 | 31+ |
+-----------------+-------------+----+-----+----+-----+-----+----+----+----+---+---+----+-------+-------+-------+-------+-----+
| clk_fpga_1      | 10.000ns    | 12 | 427 | 14 | 189 | 127 | 69 | 53 | 19 | 9 | 4 |  4 |    35 |    28 |    10 |     0 |   0 |
+-----------------+-------------+----+-----+----+-----+-----+----+----+----+---+---+----+-------+-------+-------+-------+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue Oct 16 16:12:31 2018
| Host         : buildserver                  running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_clocks
| Design       : util_assemb_e3xx_base
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted

Clock       Period(ns)  Waveform(ns)    Attributes  Sources
clk_fpga_1  10.000      {0.000 5.000}   P           {ftop/pfconfig_i/e3xx_i/worker/ps/ps/PS7_i/FCLKCLK[1]}
PPS_EXT_IN  100.000     {0.000 50.000}  P           {PPS_EXT_IN}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# set stage_end_time [clock seconds]
# puts "Writing checkpoint for stage $stage"
Writing checkpoint for stage bit
# if {![string equal $stage bit] && ![string equal $stage timing]} {
#   write_checkpoint -force $target_file
# }
# set final_time [clock seconds]
# puts "======Timing broken up into subtasks======
# -----------------------------------------------------------------
# |  Implementation Stage time: [expr $stage_end_time - $stage_start_time] seconds \t|
# -----------------------------------------------------------------
# | Post-stage operations time: [expr [clock seconds] - $stage_end_time] seconds \t|
# -----------------------------------------------------------------
# |                 Total time: [expr [clock seconds] - $stage_start_time] seconds \t|
# -----------------------------------------------------------------"
======Timing broken up into subtasks======
-----------------------------------------------------------------
|  Implementation Stage time: 18 seconds 	|
-----------------------------------------------------------------
| Post-stage operations time: 0 seconds 	|
-----------------------------------------------------------------
|                 Total time: 18 seconds 	|
-----------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:12:31 2018...
Elapsed time:0:32.20, completed at 16:12:31
Exit status: 0