#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000255f47fba60 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000255f47fafc0_0 .var "in", 3 0;
v00000255f47fb060_0 .net "out", 1 0, v00000255f4693520_0;  1 drivers
v00000255f47fb100_0 .net "valid", 0 0, v00000255f46c6ec0_0;  1 drivers
S_00000255f47fae30 .scope module, "UUT" "cdp_async" 2 6, 3 1 0, S_00000255f47fba60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "valid";
v00000255f47f8fa0_0 .net "in", 3 0, v00000255f47fafc0_0;  1 drivers
v00000255f4693520_0 .var "out", 1 0;
v00000255f46c6ec0_0 .var "valid", 0 0;
E_00000255f46c90c0 .event anyedge, v00000255f47f8fa0_0;
    .scope S_00000255f47fae30;
T_0 ;
    %wait E_00000255f46c90c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000255f46c6ec0_0, 0, 1;
    %load/vec4 v00000255f47f8fa0_0;
    %dup/vec4;
    %pushi/vec4 8, 7, 4;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 4;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 4;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000255f4693520_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000255f46c6ec0_0, 0, 1;
    %jmp T_0.5;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000255f4693520_0, 0, 2;
    %jmp T_0.5;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000255f4693520_0, 0, 2;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000255f4693520_0, 0, 2;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000255f4693520_0, 0, 2;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000255f47fba60;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000255f47fba60 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000255f47fafc0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 15 "$display", "Input: %b, Output: %b, Valid: %b", v00000255f47fafc0_0, v00000255f47fb060_0, v00000255f47fb100_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000255f47fafc0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 20 "$display", "Input: %b, Output: %b, Valid: %b", v00000255f47fafc0_0, v00000255f47fb060_0, v00000255f47fb100_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000255f47fafc0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 25 "$display", "Input: %b, Output: %b, Valid: %b", v00000255f47fafc0_0, v00000255f47fb060_0, v00000255f47fb100_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000255f47fafc0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "Input: %b, Output: %b, Valid: %b", v00000255f47fafc0_0, v00000255f47fb060_0, v00000255f47fb100_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000255f47fafc0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 35 "$display", "Input: %b, Output: %b, Valid: %b", v00000255f47fafc0_0, v00000255f47fb060_0, v00000255f47fb100_0 {0 0 0};
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000255f47fafc0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 40 "$display", "Input: %b, Output: %b, Valid: %b", v00000255f47fafc0_0, v00000255f47fb060_0, v00000255f47fb100_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testbench.v";
    ".\cdp_async.v";
