# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do MIPS_Verilog_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 14:59:03 on Sep 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:59:03 on Sep 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 14:59:03 on Sep 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v 
# -- Compiling module pc_memprog_regfile
# 
# Top level modules:
# 	pc_memprog_regfile
# End time: 14:59:03 on Sep 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/my_datamemory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/my_datamemory.v 
# -- Compiling module my_datamemory
# 
# Top level modules:
# 	my_datamemory
# End time: 14:59:03 on Sep 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:59:03 on Sep 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 14:59:03 on Sep 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog {C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Sep 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Gabriel/Documents/IC/MIPS_Verilog" C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile_tb.v 
# -- Compiling module pc_memprog_regfile_tb
# 
# Top level modules:
# 	pc_memprog_regfile_tb
# End time: 14:59:04 on Sep 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  pc_memprog_regfile_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" pc_memprog_regfile_tb 
# Start time: 14:59:04 on Sep 04,2020
# Loading work.pc_memprog_regfile_tb
# Loading work.pc_memprog_regfile
# Loading work.instruction_memory
# Loading work.program_counter
# Loading work.reg_file
# Loading work.ALU
# Loading work.my_datamemory
# Loading work.Control_Unit
# ** Warning: (vsim-3015) C:/Users/Gabriel/Documents/IC/MIPS_Verilog/pc_memprog_regfile.v(81): [PCDPC] - Port size (5) does not match connection size (32) for port 'addr'. The port definition is at: C:/Users/Gabriel/Documents/IC/MIPS_Verilog/my_datamemory.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /pc_memprog_regfile_tb/pc_memprog_regfile/my_datamemory File: C:/Users/Gabriel/Documents/IC/MIPS_Verilog/my_datamemory.v
# 
# do C:/Users/Gabriel/Documents/IC/MIPS_Verilog/simulation/modelsim/setup_pc_mp_rf.do
# do wave_pc_mp_rf.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -label clk /pc_memprog_regfile_tb/clk
# add wave -noupdate -label reset /pc_memprog_regfile_tb/reset
# add wave -noupdate -label pc -radix decimal /pc_memprog_regfile_tb/pc
# add wave -noupdate -label SignImm /pc_memprog_regfile_tb/SignImm
# add wave -noupdate -label Instr /pc_memprog_regfile_tb/Instr
# add wave -noupdate -label A1 /pc_memprog_regfile_tb/pc_memprog_regfile/reg_file/A1
# add wave -noupdate -label RD1 -radix decimal /pc_memprog_regfile_tb/RD1
# add wave -noupdate -label A2 /pc_memprog_regfile_tb/pc_memprog_regfile/reg_file/A2
# add wave -noupdate -label RD2 -radix decimal /pc_memprog_regfile_tb/RD2
# add wave -noupdate -label A3 /pc_memprog_regfile_tb/A3
# add wave -noupdate -label Result -radix decimal /pc_memprog_regfile_tb/Result
# add wave -noupdate -label RegisterFile -radix decimal /pc_memprog_regfile_tb/pc_memprog_regfile/reg_file/registradores
# add wave -noupdate -label PCSrc /pc_memprog_regfile_tb/pc_memprog_regfile/PCSrc
# add wave -noupdate -label aluResult /pc_memprog_regfile_tb/pc_memprog_regfile/aluResult
# add wave -noupdate -label DataMemory -radix decimal /pc_memprog_regfile_tb/pc_memprog_regfile/my_datamemory/mem
# add wave -noupdate -label MemtoReg /pc_memprog_regfile_tb/pc_memprog_regfile/MemtoReg
# add wave -noupdate -label MemWrite /pc_memprog_regfile_tb/pc_memprog_regfile/MemWrite
# add wave -noupdate -label ALUSrc /pc_memprog_regfile_tb/pc_memprog_regfile/ALUSrc
# add wave -noupdate -label RegDst /pc_memprog_regfile_tb/pc_memprog_regfile/RegDst
# add wave -noupdate -label RegWrite /pc_memprog_regfile_tb/pc_memprog_regfile/RegWrite
# add wave -noupdate -label PCSrc /pc_memprog_regfile_tb/pc_memprog_regfile/PCSrc
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {84374 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 417
# configure wave -valuecolwidth 200
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {39368 ps} {85504 ps}
# run 1 us
# End time: 15:05:05 on Sep 04,2020, Elapsed time: 0:06:01
# Errors: 0, Warnings: 1
