set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {zad_6.vo zad_6_v.sdo}}
	{{"Fast Model"} {zad_6_fast.vo zad_6_v_fast.sdo}}
}
