###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       114532   # Number of WRITE/WRITEP commands
num_reads_done                 =      1568801   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1235063   # Number of read row buffer hits
num_read_cmds                  =      1568788   # Number of READ/READP commands
num_writes_done                =       114542   # Number of read requests issued
num_write_row_hits             =        78767   # Number of write row buffer hits
num_act_cmds                   =       372163   # Number of ACT commands
num_pre_cmds                   =       372136   # Number of PRE commands
num_ondemand_pres              =       347649   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9509980   # Cyles of rank active rank.0
rank_active_cycles.1           =      9311028   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       490020   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       688972   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1571559   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        46679   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        14370   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10894   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9056   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5188   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3448   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2575   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1696   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1428   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16475   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           11   # Write cmd latency (cycles)
write_latency[40-59]           =           27   # Write cmd latency (cycles)
write_latency[60-79]           =           48   # Write cmd latency (cycles)
write_latency[80-99]           =           85   # Write cmd latency (cycles)
write_latency[100-119]         =          160   # Write cmd latency (cycles)
write_latency[120-139]         =          247   # Write cmd latency (cycles)
write_latency[140-159]         =          329   # Write cmd latency (cycles)
write_latency[160-179]         =          449   # Write cmd latency (cycles)
write_latency[180-199]         =          549   # Write cmd latency (cycles)
write_latency[200-]            =       112621   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       346568   # Read request latency (cycles)
read_latency[40-59]            =       145295   # Read request latency (cycles)
read_latency[60-79]            =       154702   # Read request latency (cycles)
read_latency[80-99]            =        97775   # Read request latency (cycles)
read_latency[100-119]          =        80551   # Read request latency (cycles)
read_latency[120-139]          =        71417   # Read request latency (cycles)
read_latency[140-159]          =        58174   # Read request latency (cycles)
read_latency[160-179]          =        49421   # Read request latency (cycles)
read_latency[180-199]          =        43342   # Read request latency (cycles)
read_latency[200-]             =       521544   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.71744e+08   # Write energy
read_energy                    =  6.32535e+09   # Read energy
act_energy                     =  1.01824e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.3521e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.30707e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93423e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81008e+09   # Active standby energy rank.1
average_read_latency           =      251.572   # Average read request latency (cycles)
average_interarrival           =      5.94042   # Average request interarrival latency (cycles)
total_energy                   =  2.09302e+10   # Total energy (pJ)
average_power                  =      2093.02   # Average power (mW)
average_bandwidth              =      14.3645   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       116189   # Number of WRITE/WRITEP commands
num_reads_done                 =      1607312   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1255201   # Number of read row buffer hits
num_read_cmds                  =      1607313   # Number of READ/READP commands
num_writes_done                =       116211   # Number of read requests issued
num_write_row_hits             =        78383   # Number of write row buffer hits
num_act_cmds                   =       392598   # Number of ACT commands
num_pre_cmds                   =       392568   # Number of PRE commands
num_ondemand_pres              =       367471   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9392596   # Cyles of rank active rank.0
rank_active_cycles.1           =      9390995   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       607404   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       609005   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1612457   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        46081   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13911   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        11031   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8895   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5145   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3530   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2622   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1804   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1480   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16596   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           18   # Write cmd latency (cycles)
write_latency[40-59]           =           23   # Write cmd latency (cycles)
write_latency[60-79]           =           70   # Write cmd latency (cycles)
write_latency[80-99]           =          106   # Write cmd latency (cycles)
write_latency[100-119]         =          160   # Write cmd latency (cycles)
write_latency[120-139]         =          261   # Write cmd latency (cycles)
write_latency[140-159]         =          355   # Write cmd latency (cycles)
write_latency[160-179]         =          507   # Write cmd latency (cycles)
write_latency[180-199]         =          688   # Write cmd latency (cycles)
write_latency[200-]            =       113995   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       347323   # Read request latency (cycles)
read_latency[40-59]            =       150338   # Read request latency (cycles)
read_latency[60-79]            =       167655   # Read request latency (cycles)
read_latency[80-99]            =       105085   # Read request latency (cycles)
read_latency[100-119]          =        87015   # Read request latency (cycles)
read_latency[120-139]          =        77565   # Read request latency (cycles)
read_latency[140-159]          =        61853   # Read request latency (cycles)
read_latency[160-179]          =        52318   # Read request latency (cycles)
read_latency[180-199]          =        44811   # Read request latency (cycles)
read_latency[200-]             =       513344   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.80015e+08   # Write energy
read_energy                    =  6.48069e+09   # Read energy
act_energy                     =  1.07415e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.91554e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.92322e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86098e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85998e+09   # Active standby energy rank.1
average_read_latency           =      239.502   # Average read request latency (cycles)
average_interarrival           =      5.80192   # Average request interarrival latency (cycles)
total_energy                   =  2.11443e+10   # Total energy (pJ)
average_power                  =      2114.43   # Average power (mW)
average_bandwidth              =      14.7074   # Average bandwidth
