// Seed: 3445041563
module module_0 (
    input tri1 id_0
);
  assign id_1 = id_0;
  tri   id_2 = id_1;
  logic id_3;
  logic id_4;
  logic id_5 = 1;
  assign id_3 = id_4 & id_0[1];
  assign id_5 = 1;
endmodule
`define pp_1 0
