//////////////////////////////////////////////////////////////////////////////
//                                                                           /
// IAR ARM ANSI C/C++ Compiler V4.42A/W32 EVALUATION   14/Dec/2010  22:22:20 /
// Copyright 1999-2005 IAR Systems. All rights reserved.                     /
//                                                                           /
//    Cpu mode        =  interwork                                           /
//    Endian          =  little                                              /
//    Stack alignment =  4                                                   /
//    Source file     =  C:\arm\test\config_data.c                           /
//    Command line    =  C:\arm\test\config_data.c -D NEWSGOLD -D ELKA -lA   /
//                       C:\arm\test\Release_ELKA_RU\List\ -o                /
//                       C:\arm\test\Release_ELKA_RU\Obj\ -s9 --cpu_mode     /
//                       arm --endian little --cpu ARM926EJ-S --stack_align  /
//                       4 --interwork -e --fpu None --dlib_config           /
//                       "C:\arm2\Embedded Workbench 4.0                     /
//                       Evaluation\ARM\LIB\dl5tpainl8f.h" --segment         /
//                       code=CONFIG --segment data=CONFIG -I                /
//                       "C:\arm2\Embedded Workbench 4.0                     /
//                       Evaluation\ARM\INC\" --inline_threshold=2           /
//    List file       =  C:\arm\test\Release_ELKA_RU\List\config_data.s79    /
//                                                                           /
//                                                                           /
//////////////////////////////////////////////////////////////////////////////

        NAME config_data

        RTMODEL "StackAlign4", "USED"
        RTMODEL "__cpu_mode", "__pcs__interwork"
        RTMODEL "__data_model", "absolute"
        RTMODEL "__endian", "little"
        RTMODEL "__rt_version", "6"

        RSEG CSTACK:DATA:NOROOT(2)

        PUBLIC amrmode
        PUBLIC bitrate
        PUBLIC cfgcbox2
        PUBLIC cfgcbox3
        PUBLIC cfghdr1
        PUBLIC cfghdr2
        PUBLIC cfghdr3
        PUBLIC cfghdr4
        PUBLIC folder
        PUBLIC size
// C:\arm\test\config_data.c
//    1 
//    2 #include "C:\arm\inc\cfg_items.h"
//    3 #include "C:\arm\inc\swilib.h"
//    4 
//    5 
//    6 //Путь и имя

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//    7 __root const CFG_HDR cfghdr1={CFG_STR_UTF8,"Каталог",1,127};
cfghdr1:
        DATA
        DC32 2
        DC8 "\312\340\362\340\353\356\343"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0
        DC32 1, 127

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//    8 __root const char folder[128]="4:\\dicts\\";
folder:
        DATA
        DC8 "4:\\dicts\\"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
//    9 

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   10 __root const CFG_HDR cfghdr2={CFG_CBOX,"Битрейт",0,3};
cfghdr2:
        DATA
        DC32 5
        DC8 "\301\350\362\360\345\351\362"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0
        DC32 0, 3

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   11 __root const  int bitrate=0;
bitrate:
        DATA
        DC32 0

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   12 __root const CFG_CBOX_ITEM cfgcbox2[]={"4.750","7.400","12.200"};
cfgcbox2:
        DATA
        DC8 "4.750"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 "7.400"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 "12.200"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0
//   13 

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   14 __root const CFG_HDR cfghdr3={CFG_CBOX,"Amr mode",0,3};
cfghdr3:
        DATA
        DC32 5
        DC8 "Amr mode"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC32 0, 3

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   15 __root const  int amrmode=0;
amrmode:
        DATA
        DC32 0

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   16 __root const CFG_CBOX_ITEM cfgcbox3[]={"0","4","7"};
cfgcbox3:
        DATA
        DC8 "0"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 "4"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 "7"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
//   17 

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   18 __root const CFG_HDR cfghdr4={CFG_UINT,"Макс. hазмер(кб)",1,1014*1024};
cfghdr4:
        DATA
        DC32 1
        DC8 "\314\340\352\361. h\340\347\354\345\360(\352\341)"
        DC8 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
        DC32 1, 1038336

        RSEG CONFIG_C:CONST:SORT:ROOT(2)
//   19 __root const int size=7000;
size:
        DATA
        DC32 7000

        END
// 
// 508 bytes in segment CONFIG_C
// 
// 508 bytes of CONST memory
//
//Errors: none
//Warnings: none
