<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: event comma operator
should_fail: 0
tags: 9.4.2.1
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-9
top_module: 
files: <a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv</a>
time_elapsed: 0.010s
</pre>
<pre>


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv</a>
Parsing SystemVerilog input from `<a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\block_tb&#39;.
Warning: wire &#39;\out&#39; is assigned in a block at <a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html#l-14" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv:14</a>.
Note: Assuming pure combinatorial block at <a href="../../../tests/chapter-9/9.4.2.1--event_comma_op.sv.html#l-13" target="file-frame">tests/chapter-9/9.4.2.1--event_comma_op.sv:13</a> in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

</pre>
</body>