INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amareshwar Manaji/Desktop/FPGA/pos_clk/pos_clk.srcs/sources_1/new/pos_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Amareshwar Manaji/Desktop/FPGA/pos_clk/pos_clk.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
