$date
	Tue Mar 15 11:39:53 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$scope module tut0_instance $end
$var wire 1 ! m_clock $end
$var wire 1 " p_reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#1
1!
