// Seed: 4168275216
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  input id_1;
  type_4(
      id_4, id_4, 1'b0, id_3, 1
  );
endmodule
