[
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-07T00:01:42.870368+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-06T23:36:25+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>&quot;In addition to some awesome module content, community contributor bcoles added Linux RISC-V 32-bit/64-bit TCP reverse shell payloads.&quot;</p> <p><a href=\"https://www.rapid7.com/blog/post/pt-metasploit-wrap-up-12-05-2025/\">https://www.rapid7.com/blog/post/pt-metasploit-wrap-up-12-05-2025/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pg3exi/metasploit_riscv_reverse_shell_payloads/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pg3exi/metasploit_riscv_reverse_shell_payloads/\">[comments]</a></span>",
        "id": 4257694,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pg3exi/metasploit_riscv_reverse_shell_payloads",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Metasploit: RISC-V Reverse Shell Payloads",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/thegeek108",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-06T16:26:47.803774+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-06T16:05:56+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pfssed/riscv_specific_assembly_language_immediate_sizes/\"> <img src=\"https://a.thumbs.redditmedia.com/QoDdFbA158uueBczLtHyudDjZLE2727JMMZmNJ03jW4.jpg\" alt=\"RISC-V Specific Assembly Language - Immediate Sizes\" title=\"RISC-V Specific Assembly Language - Immediate Sizes\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hello everyone, I am learning the <a href=\"https://trainingportal.linuxfoundation.org/courses/introduction-to-risc-v-lfd110\">Introduction to RISC-V (LFD110)</a> and I found a line that confused me. From what I understand, RV32I, RV64I, and RV128I all use the same 32\u2011bit base instruction encoding, so they have the same 12\u2011bit and 20\u2011bit immediate fields and cannot have a true 32\u2011bit immediate encoded in a single instruction. Am I understanding this correctly, and is the course statement mistaken or just poorly worded?</p> <p><strong>&quot;It is important to note that the RISC-V ISA includes additional bas",
        "id": 4255362,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pfssed/riscv_specific_assembly_language_immediate_sizes",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://a.thumbs.redditmedia.com/QoDdFbA158uueBczLtHyudDjZLE2727JMMZmNJ03jW4.jpg",
        "title": "RISC-V Specific Assembly Language - Immediate Sizes",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/archanox",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-06T01:35:33.774609+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-06T01:32:29+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pfcsyr/why_a_riscv_board_is_my_most_exciting_purchase_of/\"> <img src=\"https://external-preview.redd.it/iobfJ_qQrrpMN_UCkAecnwuSt6mz7KpHXAQDuRijP4U.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=216713cb02d306de138e70336e9014fe8bfd26d3\" alt=\"Why a RISC-V board is my most exciting purchase of 2025\" title=\"Why a RISC-V board is my most exciting purchase of 2025\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://www.howtogeek.com/why-a-risc-v-board-is-my-most-exciting-purchase-of-2025/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pfcsyr/why_a_riscv_board_is_my_most_exciting_purchase_of/\">[comments]</a></span> </td></tr></table>",
        "id": 4251763,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pfcsyr/why_a_riscv_board_is_my_most_exciting_purchase_of",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/iobfJ_qQrrpMN_UCkAecnwuSt6mz7KpHXAQDuRijP4U.jpeg?width=640&crop=smart&auto=webp&s=216713cb02d306de138e70336e9014fe8bfd26d3",
        "title": "Why a RISC-V board is my most exciting purchase of 2025",
        "vote": 0
    }
]