{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547753331036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547753331036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 14:28:50 2019 " "Processing started: Thu Jan 17 14:28:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547753331036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753331036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto -c proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753331052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547753331568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547753331568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-solucion " "Found design unit 1: mss-solucion" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_universal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_universal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_universal-sol " "Found design unit 1: registro_universal-sol" {  } { { "registro_universal.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/registro_universal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_universal " "Found entity 1: registro_universal" {  } { { "registro_universal.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/registro_universal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sost-sol " "Found design unit 1: registro_sost-sol" {  } { { "registro_sost.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/registro_sost.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sost " "Found entity 1: registro_sost" {  } { { "registro_sost.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/registro_sost.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_UP-sol " "Found design unit 1: contador_UP-sol" {  } { { "contador_UP.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/contador_UP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_UP " "Found entity 1: contador_UP" {  } { { "contador_UP.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/contador_UP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file simulacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIMULACION " "Found entity 1: SIMULACION" {  } { { "SIMULACION.bdf" "" { Schematic "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/SIMULACION.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_viajes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_viajes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_viajes-sol " "Found design unit 1: comparador_viajes-sol" {  } { { "comparador_viajes.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/comparador_viajes.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_viajes " "Found entity 1: comparador_viajes" {  } { { "comparador_viajes.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/comparador_viajes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_monedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_monedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_monedas-sol " "Found design unit 1: comparador_monedas-sol" {  } { { "comparador_monedas.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/comparador_monedas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_monedas " "Found entity 1: comparador_monedas" {  } { { "comparador_monedas.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/comparador_monedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_viajes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up_viajes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_UP_viajes-sol " "Found design unit 1: contador_UP_viajes-sol" {  } { { "contador_UP_viajes.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/contador_UP_viajes.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_UP_viajes " "Found entity 1: contador_UP_viajes" {  } { { "contador_UP_viajes.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/contador_UP_viajes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_up_monedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_up_monedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_UP_monedas-sol " "Found design unit 1: contador_UP_monedas-sol" {  } { { "contador_UP_monedas.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/contador_UP_monedas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_UP_monedas " "Found entity 1: contador_UP_monedas" {  } { { "contador_UP_monedas.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/contador_UP_monedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sost_monedas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sost_monedas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sost_monedas-sol " "Found design unit 1: registro_sost_monedas-sol" {  } { { "registro_sost_monedas.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/registro_sost_monedas.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341778 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sost_monedas " "Found entity 1: registro_sost_monedas" {  } { { "registro_sost_monedas.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/registro_sost_monedas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramproyecto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ramproyecto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramproyecto-SYN " "Found design unit 1: ramproyecto-SYN" {  } { { "RAMProyecto.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341778 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMProyecto " "Found entity 1: RAMProyecto" {  } { { "RAMProyecto.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/RAMProyecto.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547753341778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mss " "Elaborating entity \"mss\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lectura mss.vhd(52) " "VHDL Process Statement warning at mss.vhd(52): signal \"lectura\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comprar mss.vhd(61) " "VHDL Process Statement warning at mss.vhd(61): signal \"comprar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "moneda mss.vhd(63) " "VHDL Process Statement warning at mss.vhd(63): signal \"moneda\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stopM mss.vhd(64) " "VHDL Process Statement warning at mss.vhd(64): signal \"stopM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetNN mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"resetNN\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetRG mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"resetRG\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enRG mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"enRG\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ldN mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"ldN\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enDD mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"enDD\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resetD mss.vhd(46) " "VHDL Process Statement warning at mss.vhd(46): inferring latch(es) for signal or variable \"resetD\", which holds its previous value in one or more paths through the process" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetD mss.vhd(46) " "Inferred latch for \"resetD\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enDD mss.vhd(46) " "Inferred latch for \"enDD\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldN mss.vhd(46) " "Inferred latch for \"ldN\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enRG mss.vhd(46) " "Inferred latch for \"enRG\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetRG mss.vhd(46) " "Inferred latch for \"resetRG\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resetNN mss.vhd(46) " "Inferred latch for \"resetNN\" at mss.vhd(46)" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753341966 "|mss"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resetNN\$latch " "Latch resetNN\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.Th " "Ports D and ENA on the latch are fed by the same signal y.Th" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547753342325 ""}  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547753342325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resetRG\$latch " "Latch resetRG\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.Th " "Ports D and ENA on the latch are fed by the same signal y.Th" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547753342325 ""}  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547753342325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "resetD\$latch " "Latch resetD\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y.Tm " "Ports D and ENA on the latch are fed by the same signal y.Tm" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1547753342325 ""}  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 46 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1547753342325 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enDD VCC " "Pin \"enDD\" is stuck at VCC" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547753342341 "|mss|enDD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ldN VCC " "Pin \"ldN\" is stuck at VCC" {  } { { "mss.vhd" "" { Text "C:/Users/Estudiante/Documents/proyecto2 - Copy - sinEntrada/mss.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547753342341 "|mss|ldN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547753342341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547753342403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547753342779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547753342779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547753342825 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547753342825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547753342825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547753342825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547753342825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 14:29:02 2019 " "Processing ended: Thu Jan 17 14:29:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547753342825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547753342825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547753342825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547753342825 ""}
