CAPI=2:
# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
name: "lowrisc:ibex:ibex_core_tracing:0.1"
description: "Ibex CPU core with tracing enabled"
filesets:
  files_rtl:
    depend:
      - lowrisc:ibex:ibex_core
      - lowrisc:ibex:ibex_tracer
    files:
      - rtl/ibex_core_tracing.sv
    file_type: systemVerilogSource

  files_lint:
    depend:
      - lowrisc:ibex:sim_shared

  files_lint_verilator:
    files:
      - lint/verilator_waiver.vlt: {file_type: vlt}

parameters:
  # The tracer uses the RISC-V Formal Interface (RVFI) to collect trace signals.
  RVFI:
    datatype: bool
    paramtype: vlogdefine
    default: true

  SYNTHESIS:
    datatype: bool
    paramtype: vlogdefine

  RV32E:
    datatype: bool
    default: false
    paramtype: vlogparam

  RV32M:
    datatype: bool
    default: true
    paramtype: vlogparam

  RV32B:
    datatype: bool
    default: false
    paramtype: vlogparam

  MultiplierImplementation:
    datatype: str
    paramtype: vlogparam
    description: "Multiplier implementation. Valid values: fast, slow, single-cycle"
    default: "fast"

  ICache:
    datatype: bool
    paramtype: vlogparam
    description: "Enable instruction cache"
    default: false

  ICacheECC:
    datatype: bool
    paramtype: vlogparam
    description: "Enable ECC protection in instruction cache"
    default: false

  BranchTargetALU:
    datatype: bool
    paramtype: vlogparam
    default: false
    description: "Enables seperate branch target ALU (increasing branch performance EXPERIMENTAL) [0/1]"

  WritebackStage:
    datatype: bool
    paramtype: vlogparam
    default: false
    description: "Enables third pipeline stage (EXPERIMENTAL) [0/1]"

targets:
  default:
    filesets:
      - files_rtl
    parameters:
      - RVFI=true

  lint:
    filesets:
      # Note on Verilator waivers:
      # You *must* include the waiver file first, otherwise only global waivers
      # are applied, but not file-specific waivers.
      - tool_verilator ? (files_lint_verilator)
      - files_rtl
      - files_lint
    parameters:
      - RVFI=true
      - SYNTHESIS=true
      - RV32M
      - RV32E
      - BranchTargetALU
      - WritebackStage
      - MultiplierImplementation
    default_tool: verilator
    toplevel: ibex_core_tracing
    tools:
      verilator:
        mode: lint-only
        verilator_options:
          - "-Wall"
          # RAM primitives wider than 64bit (required for ECC) fail to build in
          # Verilator without increasing the unroll count (see Verilator#1266)
          - "--unroll-count 72"
      veriblelint:
        ruleset: default
        rules:
          - "-parameter-name-style"
  format:
    filesets:
      - files_rtl
    parameters:
      - SYNTHESIS=true
      - RVFI=true
    default_tool: veribleformat
    toplevel: ibex_core
    tools:
      veribleformat:
        verible_format_args:
          - "--inplace"
