// Seed: 390803261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    output wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10
    , id_13,
    output wor id_11
);
  assign id_3 = 1;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_13
  );
  wire id_16;
endmodule
