
*** Running vivado
    with args -log full_system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_system_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source full_system_top.tcl -notrace
Command: synth_design -top full_system_top -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6384 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.672 ; gain = 100.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'full_system_top' [C:/Users/lenovo/Downloads/FULL_SYSTEM/FULL_TOP/full_system_top.sv:7]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 1 - type: integer 
	Parameter FIRST_OUT_CHANNELS bound to: 16 - type: integer 
	Parameter BNECK_OUT_CHANNELS bound to: 16 - type: integer 
	Parameter FINAL_NUM_CLASSES bound to: 15 - type: integer 
	Parameter IMG_SIZE bound to: 224 - type: integer 
	Parameter MID_CHANNELS bound to: 32 - type: integer 
	Parameter LINEAR_FEATURES_IN bound to: 32 - type: integer 
	Parameter LINEAR_FEATURES_MID bound to: 64 - type: integer 
	Parameter NUM_CLASSES bound to: 15 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accelerator' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter n bound to: 224 - type: integer 
	Parameter k bound to: 3 - type: integer 
	Parameter s bound to: 2 - type: integer 
	Parameter p bound to: 1 - type: integer 
	Parameter IN_CHANNELS bound to: 1 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter CONV bound to: 2'b01 
	Parameter FINISH bound to: 2'b11 
	Parameter FEATURE_SIZE bound to: 112 - type: integer 
	Parameter expected_outputs bound to: 200704 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolver' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter n bound to: 224 - type: integer 
	Parameter k bound to: 3 - type: integer 
	Parameter s bound to: 2 - type: integer 
	Parameter p bound to: 1 - type: integer 
	Parameter IN_CHANNELS bound to: 1 - type: integer 
	Parameter OUT_CHANNELS bound to: 16 - type: integer 
	Parameter NUM_MAC bound to: 4 - type: integer 
	Parameter n_padded bound to: 226 - type: integer 
	Parameter o bound to: 112 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter LOAD bound to: 3'b001 
	Parameter PAD bound to: 3'b010 
	Parameter COMPUTE bound to: 3'b011 
	Parameter NEXT_CHANNEL bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:127]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:183]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[451] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[450] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[449] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[448] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[447] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[446] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[445] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[444] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[443] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[442] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[441] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[440] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[439] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[438] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[437] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[436] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[435] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[434] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[433] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[432] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[431] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[430] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[429] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[428] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[427] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[426] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[425] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[424] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[423] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[422] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[421] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[420] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[419] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[418] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[417] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[416] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[415] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[414] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[413] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[412] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[411] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[410] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[409] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[408] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[407] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[406] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[405] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[404] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[403] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[402] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[401] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[400] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[399] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[398] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[397] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[396] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[395] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[394] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[393] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[392] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[391] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[390] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[389] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[388] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[387] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[386] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[385] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[384] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[383] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[382] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[381] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[380] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[379] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[378] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[377] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[376] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[375] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[374] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[373] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[372] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[371] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[370] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[369] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[368] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[367] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[366] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[365] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[364] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[363] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[362] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[361] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[360] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[359] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[358] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[357] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[356] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[355] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[354] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[353] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
WARNING: [Synth 8-6014] Unused sequential element line_buffer_reg[352] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'convolver' (1#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'batchnorm_top' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_top.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter BATCH_SIZE bound to: 10 - type: integer 
	Parameter CHANNELS bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'batchnorm_accumulator' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_accumulator.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BATCH_SIZE bound to: 10 - type: integer 
	Parameter CHANNELS bound to: 16 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter ACCUMULATE bound to: 2'b01 
	Parameter OUTPUT bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
WARNING: [Synth 8-3936] Found unconnected internal register 'x_sq_reg' and it is trimmed from '32' to '16' bits. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_accumulator.sv:39]
WARNING: [Synth 8-5788] Register sum_out_reg in module batchnorm_accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_accumulator.sv:108]
WARNING: [Synth 8-5788] Register sum_sq_out_reg in module batchnorm_accumulator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_accumulator.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm_accumulator' (2#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_accumulator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'batchnorm_normalizer' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_normalizer.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter epsilon bound to: 16'sb0000000000010000 
WARNING: [Synth 8-5788] Register x_norm_reg in module batchnorm_normalizer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_normalizer.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm_normalizer' (3#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_normalizer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm_top' (4#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'HSwish' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/HSwish.sv:1]
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter fracWidth bound to: 8 - type: integer 
	Parameter THREE bound to: 16'sb0000001100000000 
	Parameter SIX bound to: 16'sb0000011000000000 
	Parameter ZERO bound to: 16'sb0000000000000000 
	Parameter SIX_FP bound to: 16'sb0000011000000000 
INFO: [Synth 8-6155] done synthesizing module 'HSwish' (5#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/HSwish.sv:1]
WARNING: [Synth 8-3848] Net bn_mem[0] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[1] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[2] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[3] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[4] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[5] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[6] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[7] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[8] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[9] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[10] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[11] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[12] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[13] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[14] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[15] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[16] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[17] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[18] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[19] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[20] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[21] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[22] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[23] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[24] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[25] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[26] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[27] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[28] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[29] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[30] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net bn_mem[31] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:38]
WARNING: [Synth 8-3848] Net weight_mem[0] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[1] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[2] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[3] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[4] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[5] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[6] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[7] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[8] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[9] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[10] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[11] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[12] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[13] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[14] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[15] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[16] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[17] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[18] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[19] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[20] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[21] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[22] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[23] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[24] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[25] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[26] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[27] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[28] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[29] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[30] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[31] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[32] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[33] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[34] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[35] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[36] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[37] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[38] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[39] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[40] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[41] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[42] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[43] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[44] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[45] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[46] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[47] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[48] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[49] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[50] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[51] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[52] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[53] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[54] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[55] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[56] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[57] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[58] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[59] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[60] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[61] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[62] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[63] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[64] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[65] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[66] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
WARNING: [Synth 8-3848] Net weight_mem[67] in module/entity accelerator does not have driver. [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:37]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'accelerator' (6#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mobilenetv3_top_optimized' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/mobilenetv3_top_optimized.sv:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_SIZE bound to: 224 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/mobilenetv3_top_optimized.sv:64]
INFO: [Synth 8-6157] synthesizing module 'mobilenetv3_sequence_optimized' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:241]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 16 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 16 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 16 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter USE_SE bound to: 0 - type: integer 
	Parameter USE_RESIDUAL bound to: 1 - type: integer 
	Parameter ACTIVATION bound to: RELU - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 112 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 112 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized' (7#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 16 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 112 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized' (8#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized0' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 16 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 24 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 64 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter USE_SE bound to: 0 - type: integer 
	Parameter USE_RESIDUAL bound to: 0 - type: integer 
	Parameter ACTIVATION bound to: RELU - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized0' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 16 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized0' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized0' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized0' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized1' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 64 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 24 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized1' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized0' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized1' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 24 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 24 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 72 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter USE_SE bound to: 0 - type: integer 
	Parameter USE_RESIDUAL bound to: 1 - type: integer 
	Parameter ACTIVATION bound to: RELU - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized2' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 24 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized2' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized1' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 72 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized1' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized3' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 72 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 24 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized3' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized1' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized2' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 24 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 40 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 120 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter USE_SE bound to: 1 - type: integer 
	Parameter USE_RESIDUAL bound to: 0 - type: integer 
	Parameter ACTIVATION bound to: RELU - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized4' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 24 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 120 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized4' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized2' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 120 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized2' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized5' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 120 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 40 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized5' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized2' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized3' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 40 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 40 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 120 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter USE_SE bound to: 1 - type: integer 
	Parameter USE_RESIDUAL bound to: 1 - type: integer 
	Parameter ACTIVATION bound to: RELU - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized6' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 40 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 120 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized6' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized3' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 120 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 28 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized3' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized3' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized4' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 40 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 80 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 240 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter USE_SE bound to: 0 - type: integer 
	Parameter USE_RESIDUAL bound to: 0 - type: integer 
	Parameter ACTIVATION bound to: HSWISH - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized7' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 40 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 240 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized7' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized4' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 240 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter STRIDE bound to: 2 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized4' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized8' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 240 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized8' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized4' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized5' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 80 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 80 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 200 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter USE_SE bound to: 0 - type: integer 
	Parameter USE_RESIDUAL bound to: 1 - type: integer 
	Parameter ACTIVATION bound to: HSWISH - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized9' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 80 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 200 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized9' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized5' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 200 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized5' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized10' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 200 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized10' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized5' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized6' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 80 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 80 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 184 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter USE_SE bound to: 0 - type: integer 
	Parameter USE_RESIDUAL bound to: 1 - type: integer 
	Parameter ACTIVATION bound to: HSWISH - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized11' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 80 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 184 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized11' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized6' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 184 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized6' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized12' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 184 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized12' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized6' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized7' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 80 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 112 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 480 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter USE_SE bound to: 1 - type: integer 
	Parameter USE_RESIDUAL bound to: 0 - type: integer 
	Parameter ACTIVATION bound to: HSWISH - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized13' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 80 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 480 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized13' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized7' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 480 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized7' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized14' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 480 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 112 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized14' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized7' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bneck_block_optimized__parameterized8' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
	Parameter INPUT_CHANNELS bound to: 112 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 160 - type: integer 
	Parameter EXPAND_CHANNELS bound to: 672 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter USE_SE bound to: 1 - type: integer 
	Parameter USE_RESIDUAL bound to: 0 - type: integer 
	Parameter ACTIVATION bound to: HSWISH - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized15' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 112 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 672 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized15' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_3x3_dw_optimized__parameterized8' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
	Parameter CHANNELS bound to: 672 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter STRIDE bound to: 1 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'conv_3x3_dw_optimized__parameterized8' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'conv_1x1_optimized__parameterized16' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
	Parameter INPUT_CHANNELS bound to: 672 - type: integer 
	Parameter OUTPUT_CHANNELS bound to: 160 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter FEATURE_SIZE bound to: 14 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'conv_1x1_optimized__parameterized16' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'bneck_block_optimized__parameterized8' (9#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'mobilenetv3_sequence_optimized' (10#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/bneck_block_optimized.sv:241]
INFO: [Synth 8-6155] done synthesizing module 'mobilenetv3_top_optimized' (11#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/mobilenetv3_top_optimized.sv:11]
INFO: [Synth 8-6157] synthesizing module 'final_layer_top' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/final_layer_top.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter MID_CHANNELS bound to: 32 - type: integer 
	Parameter LINEAR_FEATURES_IN bound to: 32 - type: integer 
	Parameter LINEAR_FEATURES_MID bound to: 64 - type: integer 
	Parameter NUM_CLASSES bound to: 15 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:1]
	Parameter N bound to: 16 - type: integer 
	Parameter Q bound to: 8 - type: integer 
	Parameter IN_CHANNELS bound to: 16 - type: integer 
	Parameter OUT_CHANNELS bound to: 32 - type: integer 
	Parameter FEATURE_SIZE bound to: 56 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:104]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:148]
WARNING: [Synth 8-4767] Trying to implement RAM 'weight_memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "weight_memory_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv' (12#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'batchnorm' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 32 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm' (13#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hswish' [C:/Users/lenovo/Downloads/Final_layer/hswish.sv:5]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter THREE bound to: 16'sb0000001100000000 
	Parameter SIX bound to: 16'sb0000011000000000 
	Parameter ZERO bound to: 16'sb0000000000000000 
	Parameter RECIPROCAL_OF_6 bound to: 10923 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hswish' (14#1) [C:/Users/lenovo/Downloads/Final_layer/hswish.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/final_layer_top.sv:165]
INFO: [Synth 8-6157] synthesizing module 'linear' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter IN_FEATURES bound to: 32 - type: integer 
	Parameter OUT_FEATURES bound to: 64 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'linear' (15#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:2]
INFO: [Synth 8-6157] synthesizing module 'batchnorm1d' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm1d.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter FEATURES bound to: 64 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm1d.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm1d' (16#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm1d.sv:2]
INFO: [Synth 8-6157] synthesizing module 'linear__parameterized0' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter IN_FEATURES bound to: 64 - type: integer 
	Parameter OUT_FEATURES bound to: 15 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'linear__parameterized0' (16#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'final_layer_top' (17#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/final_layer_top.sv:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel_in' does not match port width (4) of module 'final_layer_top' [C:/Users/lenovo/Downloads/FULL_SYSTEM/FULL_TOP/full_system_top.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'full_system_top' (18#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/FULL_TOP/full_system_top.sv:7]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[3]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[2]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[1]
WARNING: [Synth 8-3331] design pointwise_conv has unconnected port channel_in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 743.371 ; gain = 486.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 743.371 ; gain = 486.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 743.371 ; gain = 486.707
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "input_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "y_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sum_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batchnorm_accumulator'
INFO: [Synth 8-5546] ROM "mean_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'accelerator'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_buffer_0_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized0'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized0'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized1'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized2'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized1'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized3'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized4'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized2'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized5'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized6'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized3'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized7'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized4'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized8'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized9'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized5'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized10'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized11'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized6'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized12'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized13'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized7'
INFO: [Synth 8-5544] ROM "accumulator" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized14'
INFO: [Synth 8-5544] ROM "buffer_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized15'
INFO: [Synth 8-5544] ROM "window" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_3x3_dw_optimized__parameterized8'
INFO: [Synth 8-5544] ROM "accumulator" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'conv_1x1_optimized__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'mobilenetv3_top_optimized'
INFO: [Synth 8-5544] ROM "sequence_data_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pointwise_conv'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "feature_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'batchnorm1d'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'collect_state_reg' in module 'final_layer_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
              ACCUMULATE |                               01 |                               01
                  OUTPUT |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'batchnorm_accumulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    CONV |                              100 |                               01
                  FINISH |                              010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'accelerator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                 COLLECT |                             0010 |                               01
                 COMPUTE |                             0100 |                               10
                  OUTPUT |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COLLECT |                              010 |                               01
                 COMPUTE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                 COLLECT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'conv_1x1_optimized__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COLLECT |                              010 |                               01
                 COMPUTE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_1x1_optimized__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_WINDOW |                            00010 |                              001
                CONVOLVE |                            00100 |                              010
                  OUTPUT |                            01000 |                              011
           SHIFT_BUFFERS |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'conv_3x3_dw_optimized__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
                 COLLECT |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'conv_1x1_optimized__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
              PROCESSING |                             0010 |                               01
                COMPLETE |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'mobilenetv3_top_optimized'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
                  OUTPUT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pointwise_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              PROCESSING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'batchnorm1d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            COLLECT_IDLE |                              001 |                               00
              COLLECTING |                              010 |                               01
            COLLECT_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'collect_state_reg' using encoding 'one-hot' in module 'final_layer_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1019.457 ; gain = 762.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |mobilenetv3_sequence_optimized__GB0          |           1|     35602|
|2     |bneck_block_optimized__parameterized3__1__GU |           1|      8812|
|3     |mobilenetv3_sequence_optimized__GB2          |           1|     15041|
|4     |bneck_block_optimized__parameterized5        |           1|      6378|
|5     |mobilenetv3_sequence_optimized__GB4          |           1|     18652|
|6     |bneck_block_optimized                        |           1|     21710|
|7     |mobilenetv3_top_optimized__GC0               |           1|       101|
|8     |pointwise_conv__GB0                          |           1|     28405|
|9     |muxpart__1634                                |           1|      8176|
|10    |pointwise_conv__GB2                          |           1|     16352|
|11    |pointwise_conv__GB3                          |           1|     16352|
|12    |pointwise_conv__GB4                          |           1|     19962|
|13    |pointwise_conv__GB5                          |           1|     18760|
|14    |pointwise_conv__GB6                          |           1|     32490|
|15    |pointwise_conv__GB7                          |           1|     24528|
|16    |pointwise_conv__GB8                          |           1|     16352|
|17    |pointwise_conv__GB9                          |           1|     32704|
|18    |pointwise_conv__GB10                         |           1|     16352|
|19    |pointwise_conv__GB11                         |           1|        38|
|20    |pointwise_conv__GB12                         |           1|     32704|
|21    |pointwise_conv__GB13                         |           1|     16352|
|22    |pointwise_conv__GB14                         |           1|     16352|
|23    |pointwise_conv__GB15                         |           1|        83|
|24    |muxpart__1714                                |           1|     32752|
|25    |linear__GB1                                  |           1|      4774|
|26    |final_layer_top__GCB0                        |           1|     22167|
|27    |final_layer_top__GCB1                        |           1|     13736|
|28    |full_system_top__GC0                         |           1|     17180|
+------+---------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 55    
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 45    
	   2 Input      7 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 13    
+---Registers : 
	               45 Bit    Registers := 4     
	               36 Bit    Registers := 32    
	               32 Bit    Registers := 32    
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2575  
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 360   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 92    
+---Multipliers : 
	                15x32  Multipliers := 2     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 6     
	   3 Input     36 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 49    
	   7 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 190   
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 33    
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 48    
	   7 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 23    
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 11    
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 13    
	   3 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 23    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1657  
	   3 Input      1 Bit        Muxes := 116   
	   7 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 101   
	   1 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 25    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_3x3_dw_optimized 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 234   
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 113   
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module conv_1x1_optimized__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 66    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized5__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized3__1__GU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module conv_1x1_optimized__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 122   
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 122   
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 57    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module conv_1x1_optimized__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 66    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 66    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module conv_1x1_optimized__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module conv_1x1_optimized__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 1     
Module bneck_block_optimized__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
	   1 Input      1 Bit        Muxes := 2     
Module bneck_block_optimized__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
Module conv_1x1_optimized__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 10    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   5 Input      1 Bit        Muxes := 1     
Module conv_3x3_dw_optimized__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 38    
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module conv_1x1_optimized__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
	   1 Input      1 Bit        Muxes := 2     
Module bneck_block_optimized__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
Module mobilenetv3_top_optimized 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pointwise_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               36 Bit    Registers := 32    
	               16 Bit    Registers := 545   
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     36 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 515   
Module linear 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 2     
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 84    
	   5 Input      1 Bit        Muxes := 64    
Module hswish__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                15x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module linear__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               45 Bit    Registers := 2     
	               16 Bit    Registers := 79    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     45 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	   5 Input      1 Bit        Muxes := 15    
Module batchnorm1d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 128   
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 64    
Module hswish 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                15x32  Multipliers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module batchnorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 70    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 34    
Module final_layer_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 96    
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 108   
	   3 Input      1 Bit        Muxes := 36    
Module convolver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 235   
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input     18 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
Module batchnorm_accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 34    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
	   4 Input     16 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 24    
Module batchnorm_normalizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module batchnorm_top 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module HSwish 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module accelerator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
DSP Report: Generating DSP apply_activation3_return0, operation Mode is: A*B.
DSP Report: operator apply_activation3_return0 is absorbed into DSP apply_activation3_return0.
DSP Report: Generating DSP apply_activation_return0, operation Mode is: A*B.
DSP Report: operator apply_activation_return0 is absorbed into DSP apply_activation_return0.
INFO: [Synth 8-4471] merging register 'accum_reg[44:0]' into 'accum_reg[44:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:43]
INFO: [Synth 8-4471] merging register 'out_f_count_reg[6:0]' into 'out_f_count_reg[6:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:42]
INFO: [Synth 8-4471] merging register 'in_f_count_reg[5:0]' into 'in_f_count_reg[5:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:41]
DSP Report: Generating DSP accum0, operation Mode is: C'+A*B.
DSP Report: register accum_reg is absorbed into DSP accum0.
DSP Report: operator accum0 is absorbed into DSP accum0.
DSP Report: operator accum1 is absorbed into DSP accum0.
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][0]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][1]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][2]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][3]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][4]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][5]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][6]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][7]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][8]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][9]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][10]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][11]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][12]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][13]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][14]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bneck_sequence/sequence_inst/block_4 /dw_conv/\window_reg[8][15] )
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_4/gen_expand_conv.expand_conv/input_count_reg[7]' (FDCE) to 'bneck_sequence/sequence_inst/block_4/gen_expand_conv.expand_conv/input_count_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bneck_sequence/sequence_inst/block_4 /\gen_expand_conv.expand_conv/input_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bneck_sequence/sequence_inst/block_4 /\proj_conv/input_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bneck_sequence/sequence_inst/block_4 /\data_out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (window_reg[8][15]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized3__1.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_count_reg[6]) is unused and will be removed from module bneck_block_optimized__parameterized3__1__GU.
WARNING: [Synth 8-3332] Sequential element (proj_conv/input_count_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized3__1__GU.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module bneck_block_optimized__parameterized3__1__GU.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module bneck_block_optimized__parameterized3__1__GU.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[15]) is unused and will be removed from module bneck_block_optimized__parameterized3__1__GU.
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][0]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][1]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][2]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][3]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][4]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][5]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][6]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][7]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][8]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][9]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][10]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][11]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][12]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][13]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][14]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bneck_sequence/sequence_inst/block_7 /\dw_conv/window_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bneck_sequence/sequence_inst/block_7 /\gen_expand_conv.expand_conv/input_count_reg[7] )
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/data_out_reg[13]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/data_out_reg[14]'
INFO: [Synth 8-3886] merging instance 'bneck_sequence/sequence_inst/block_7/data_out_reg[14]' (FDCE) to 'bneck_sequence/sequence_inst/block_7/data_out_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bneck_sequence/sequence_inst/block_7 /\data_out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (dw_conv/window_reg[8][15]) is unused and will be removed from module bneck_block_optimized__parameterized5.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_count_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized5.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[15]) is unused and will be removed from module bneck_block_optimized__parameterized5.
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[0]' (FDCE) to 'bneck_sequencei_4/sequence_col_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[1]' (FDCE) to 'bneck_sequencei_4/sequence_col_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[2]' (FDCE) to 'bneck_sequencei_4/sequence_col_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[3]' (FDCE) to 'bneck_sequencei_4/sequence_col_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[4]' (FDCE) to 'bneck_sequencei_4/sequence_col_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[5]' (FDCE) to 'bneck_sequencei_4/sequence_col_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[6]' (FDCE) to 'bneck_sequencei_4/sequence_col_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_col_in_reg[7]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[0]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[1]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[2]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[3]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[4]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[5]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[6]' (FDCE) to 'bneck_sequencei_4/sequence_row_in_reg[7]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_row_in_reg[7]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[0]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_channel_in_reg[0]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[1]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_channel_in_reg[1]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[2]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_channel_in_reg[2]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[3]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_channel_in_reg[3]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_channel_in_reg[4]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[5]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_channel_in_reg[5]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[6]'
INFO: [Synth 8-3886] merging instance 'bneck_sequencei_4/sequence_channel_in_reg[6]' (FDCE) to 'bneck_sequencei_4/sequence_channel_in_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sequence_channel_in_reg[7] )
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/col_out_reg[7]' (FDCE) to 'block_1/dw_conv/row_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_1/dw_conv /\row_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][0]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][1]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][2]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][3]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][4]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][5]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][6]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][7]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][8]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][9]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][10]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][11]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][12]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][13]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_1/dw_conv/window_reg[8][14]' (FDCE) to 'block_1/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_1/dw_conv /\window_reg[8][15] )
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][0]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][1]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][2]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][3]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][4]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][5]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][6]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][7]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][8]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][9]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][10]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][11]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][12]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][13]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_2/dw_conv/window_reg[8][14]' (FDCE) to 'block_2/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_2/dw_conv /\window_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_1/data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_2/data_out_reg[15] )
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][0]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][1]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][2]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][3]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][4]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][5]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][6]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][7]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][8]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][9]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][10]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][11]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Synth 8-3886] merging instance 'block_3/dw_conv/window_reg[8][12]' (FDCE) to 'block_3/dw_conv/window_reg[8][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_3/dw_conv/\window_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_3/dw_conv/\row_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_1/gen_expand_conv.expand_conv/input_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_1/proj_conv/input_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_2/gen_expand_conv.expand_conv/input_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_2/proj_conv/input_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_3/\gen_expand_conv.expand_conv/input_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_3/\proj_conv/input_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_3/\data_out_reg[15] )
WARNING: [Synth 8-3332] Sequential element (window_reg[8][15]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[0][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[1][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[0][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized0.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[1][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized0.
WARNING: [Synth 8-3332] Sequential element (row_out_reg[7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized0.
WARNING: [Synth 8-3332] Sequential element (window_reg[8][15]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized1.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[0][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized1.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[1][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized1.
WARNING: [Synth 8-3332] Sequential element (row_out_reg[7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized1.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[0][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized1.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[1][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized1.
WARNING: [Synth 8-3332] Sequential element (col_out_reg[7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized1.
WARNING: [Synth 8-3332] Sequential element (window_reg[8][15]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[0][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[0][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[1][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_row_reg[1][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (row_out_reg[6]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[0][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[0][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[1][7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (pipe_col_reg[1][0]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (col_out_reg[6]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (row_out_reg[7]) is unused and will be removed from module conv_3x3_dw_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_count_reg[5]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[0][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[1][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[2][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[3][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[4][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[5][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[6][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[7][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[8][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[9][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[10][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[11][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[12][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[13][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[14][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/input_buffer_reg[15][15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/pipe_row_reg[0][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/pipe_row_reg[1][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/row_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/pipe_col_reg[0][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/pipe_col_reg[1][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_expand_conv.expand_conv/col_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/input_count_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (i_17) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (data_out_reg[15]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_se_module.se_row_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_se_module.se_row_out_reg[6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_row_reg[0][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_row_reg[0][6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_row_reg[1][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_row_reg[1][6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/row_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/row_out_reg[6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (row_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (row_out_reg[6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_se_module.se_col_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (gen_se_module.se_col_out_reg[6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_col_reg[0][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_col_reg[0][6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_col_reg[1][7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/pipe_col_reg[1][6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/col_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (proj_conv/col_out_reg[6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (col_out_reg[7]) is unused and will be removed from module bneck_block_optimized__parameterized2.
WARNING: [Synth 8-3332] Sequential element (col_out_reg[6]) is unused and will be removed from module bneck_block_optimized__parameterized2.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
DSP Report: Generating DSP apply_activation_return0, operation Mode is: A*B.
DSP Report: operator apply_activation_return0 is absorbed into DSP apply_activation_return0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_5/dw_conv/\window_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_5/\data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_6/dw_conv/window_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_6/dw_conv/row_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_5/\gen_expand_conv.expand_conv/input_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_5/\proj_conv/input_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\block_6/gen_expand_conv.expand_conv/input_count_reg[6] )
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
DSP Report: Generating DSP apply_activation4_return0, operation Mode is: A*B.
DSP Report: operator apply_activation4_return0 is absorbed into DSP apply_activation4_return0.
DSP Report: Generating DSP apply_activation_return0, operation Mode is: A*B.
DSP Report: operator apply_activation_return0 is absorbed into DSP apply_activation_return0.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
INFO: [Synth 8-4471] merging register 'gen_expand_conv.expand_conv/valid_out_reg' into 'proj_conv/valid_out_reg' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:156]
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP apply_activation_return0, operation Mode is: A*B.
DSP Report: operator apply_activation_return0 is absorbed into DSP apply_activation_return0.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
INFO: [Synth 8-4471] merging register 'gen_expand_conv.expand_conv/valid_out_reg' into 'proj_conv/valid_out_reg' [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:156]
DSP Report: Generating DSP gen_expand_conv.expand_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator gen_expand_conv.expand_conv/accumulator0 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: operator gen_expand_conv.expand_conv/accumulator1 is absorbed into DSP gen_expand_conv.expand_conv/accumulator0.
DSP Report: Generating DSP apply_activation_return0, operation Mode is: A*B.
DSP Report: operator apply_activation_return0 is absorbed into DSP apply_activation_return0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/col_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\gen_expand_conv.expand_conv/row_out_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\proj_conv/row_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/col_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\gen_expand_conv.expand_conv/row_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_8/\gen_expand_conv.expand_conv/input_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\proj_conv/current_out_channel_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\proj_conv/valid_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\proj_conv/current_out_channel_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\proj_conv/row_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\proj_conv/channel_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\proj_conv/valid_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_9/\proj_conv/valid_out_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\proj_conv/channel_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (block_10/\proj_conv/valid_out_reg )
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][15]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][14]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][13]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][12]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][11]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][10]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][9]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][8]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][7]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][6]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][5]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][4]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][3]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][2]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][1]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[0][0]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[1][15]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[1][14]) is unused and will be removed from module bneck_block_optimized__parameterized6.
WARNING: [Synth 8-3332] Sequential element (dw_conv/line_buffer_0_reg[1][13]) is unused and will be removed from module bneck_block_optimized__parameterized6.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP accumulator0, operation Mode is: C+A*B.
DSP Report: operator accumulator0 is absorbed into DSP accumulator0.
DSP Report: operator accumulator1 is absorbed into DSP accumulator0.
DSP Report: Generating DSP proj_conv/accumulator0, operation Mode is: C+A*B.
DSP Report: operator proj_conv/accumulator0 is absorbed into DSP proj_conv/accumulator0.
DSP Report: operator proj_conv/accumulator1 is absorbed into DSP proj_conv/accumulator0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dw_conv/\window_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\proj_conv/input_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_out_reg[15] )
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
INFO: [Synth 8-4471] merging register 'data_in_reg_reg[15:0]' into 'data_in_reg_reg[15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/pointwise_conv.sv:76]
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[0] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[1] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[2] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[3] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[4] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[5] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[6] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[7] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[8] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[9] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[10] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[11] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[12] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[13] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[14] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[15] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[16] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[17] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[18] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[19] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[20] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[21] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[22] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[23] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[24] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[25] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[26] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[27] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[28] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register accum_reg[29] is absorbed into DSP p_1_out.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: register accum_reg[30] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C'+A2*B.
DSP Report: register data_in_reg_reg is absorbed into DSP p_1_out.
DSP Report: register accum_reg[31] is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'accum_reg[44:0]' into 'accum_reg[44:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:43]
INFO: [Synth 8-4471] merging register 'out_f_count_reg[4:0]' into 'out_f_count_reg[4:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:42]
INFO: [Synth 8-4471] merging register 'in_f_count_reg[6:0]' into 'in_f_count_reg[6:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/linear.sv:41]
DSP Report: Generating DSP accum0, operation Mode is: C'+A*B.
DSP Report: register accum_reg is absorbed into DSP accum0.
DSP Report: operator accum0 is absorbed into DSP accum0.
DSP Report: operator accum1 is absorbed into DSP accum0.
INFO: [Synth 8-4471] merging register 'hswish2_inst/data_reg_reg[0][15:0]' into 'hswish2_inst/data_reg_reg[0][15:0]' [C:/Users/lenovo/Downloads/Final_layer/hswish.sv:28]
DSP Report: Generating DSP hswish2_inst/product, operation Mode is: A''*B.
DSP Report: register hswish2_inst/data_reg_reg[0] is absorbed into DSP hswish2_inst/product.
DSP Report: register hswish2_inst/data_reg_reg[1] is absorbed into DSP hswish2_inst/product.
DSP Report: operator hswish2_inst/product is absorbed into DSP hswish2_inst/product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mult_res, operation Mode is: A*B.
DSP Report: operator mult_res is absorbed into DSP mult_res.
DSP Report: Generating DSP mult_result_reg, operation Mode is: (A''*B2)'.
DSP Report: register gamma_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[0] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
INFO: [Synth 8-4471] merging register 'hswish1_inst/data_reg_reg[0][15:0]' into 'hswish1_inst/data_reg_reg[0][15:0]' [C:/Users/lenovo/Downloads/Final_layer/hswish.sv:28]
DSP Report: Generating DSP hswish1_inst/product, operation Mode is: A''*B.
DSP Report: register hswish1_inst/data_reg_reg[0] is absorbed into DSP hswish1_inst/product.
DSP Report: register hswish1_inst/data_reg_reg[1] is absorbed into DSP hswish1_inst/product.
DSP Report: operator hswish1_inst/product is absorbed into DSP hswish1_inst/product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[31][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[30][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[29][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[28][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[27][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[26][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[25][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[24][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[23][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[22][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[21][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[20][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[19][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[18][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[17][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[16][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[15][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[14][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[13][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[12][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[11][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[10][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[9][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[8][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (bn1_inst/\gamma_memory_reg[7][15] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'line_buffer_reg[0][15:0]' into 'line_buffer_reg[0][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[0][15:0]' into 'line_buffer_reg[0][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[0][15:0]' into 'line_buffer_reg[0][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[1][15:0]' into 'line_buffer_reg[1][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[0][15:0]' into 'line_buffer_reg[0][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[1][15:0]' into 'line_buffer_reg[1][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[2][15:0]' into 'line_buffer_reg[2][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[1][15:0]' into 'line_buffer_reg[1][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[1][15:0]' into 'line_buffer_reg[1][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
INFO: [Synth 8-4471] merging register 'line_buffer_reg[2][15:0]' into 'line_buffer_reg[2][15:0]' [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/convolver.sv:71]
DSP Report: Generating DSP conv_temp3, operation Mode is: A''*B2.
DSP Report: register current_weights_reg[8] is absorbed into DSP conv_temp3.
DSP Report: register line_buffer_reg[1] is absorbed into DSP conv_temp3.
DSP Report: register line_buffer_reg[2] is absorbed into DSP conv_temp3.
DSP Report: operator conv_temp3 is absorbed into DSP conv_temp3.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+A2*B2.
DSP Report: register current_weights_reg[0] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[0] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp10 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[7] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[0] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[1] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp4 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+A2*B2.
DSP Report: register current_weights_reg[6] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[0] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp5 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[5] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[227] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[228] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp6 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+ACIN*B2.
DSP Report: register current_weights_reg[4] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp7 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[3] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[225] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[226] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp8 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+A''*B2.
DSP Report: register current_weights_reg[2] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[1] is absorbed into DSP conv_temp2.
DSP Report: register line_buffer_reg[2] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp9 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP conv_temp2, operation Mode is: PCIN+ACIN*B2.
DSP Report: register current_weights_reg[1] is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp2 is absorbed into DSP conv_temp2.
DSP Report: operator conv_temp10 is absorbed into DSP conv_temp2.
DSP Report: Generating DSP sum_sq_reg[15]0, operation Mode is: A*B.
DSP Report: operator sum_sq_reg[15]0 is absorbed into DSP sum_sq_reg[15]0.
DSP Report: Generating DSP p_0_out, operation Mode is: C+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator sum_sq_reg[15]0 is absorbed into DSP p_0_out.
DSP Report: Generating DSP y_out2, operation Mode is: (C:0x80)+A*B.
DSP Report: operator y_out2 is absorbed into DSP y_out2.
DSP Report: operator gamma_x_norm is absorbed into DSP y_out2.
DSP Report: Generating DSP first_layer_inst/hswish_inst/y5, operation Mode is: (C:0x80)+A*B.
DSP Report: operator first_layer_inst/hswish_inst/y5 is absorbed into DSP first_layer_inst/hswish_inst/y5.
DSP Report: operator first_layer_inst/hswish_inst/y6 is absorbed into DSP first_layer_inst/hswish_inst/y5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:02:18 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|bneck_block_optimized | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bneck_block_optimized | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|full_system_top       | C'+A*B       | 16     | 16     | 45     | -      | 45     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|bneck_block_optimized | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|bneck_block_optimized | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bneck_block_optimized | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|bneck_block_optimized | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|bneck_block_optimized | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_3x3_dw_optimized | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|conv_1x1_optimized    | C+A*B        | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv__GB0   | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv        | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|pointwise_conv        | C'+A2*B      | 16     | 16     | 36     | -      | 36     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|linear                | C'+A*B       | 16     | 16     | 45     | -      | 45     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|final_layer_top__GCB0 | A''*B        | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|batchnorm1d           | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batchnorm             | (A''*B2)'    | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|final_layer_top__GCB1 | A''*B        | 16     | 16     | -      | -      | 32     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|convolver             | A''*B2       | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+A2*B2   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+A''*B2  | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+A2*B2   | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+A''*B2  | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+ACIN*B2 | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+A''*B2  | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+A''*B2  | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|convolver             | PCIN+ACIN*B2 | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|batchnorm_accumulator | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|batchnorm_accumulator | C+A*B        | 16     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|batchnorm_normalizer  | (C:0x80)+A*B | 16     | 16     | 9      | -      | 24     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|HSwish                | (C:0x80)+A*B | 16     | 16     | 9      | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:157]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_3x3_dw_optimized.sv:160]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/BNECK/conv_1x1_optimized.sv:157]

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |mobilenetv3_sequence_optimized__GB0          |           1|     24274|
|2     |bneck_block_optimized__parameterized3__1__GU |           1|      5891|
|3     |mobilenetv3_sequence_optimized__GB2          |           1|      9934|
|4     |bneck_block_optimized__parameterized5        |           1|      4153|
|5     |mobilenetv3_sequence_optimized__GB4          |           1|       583|
|6     |bneck_block_optimized                        |           1|     15192|
|7     |mobilenetv3_top_optimized__GC0               |           1|        31|
|8     |pointwise_conv__GB0                          |           1|      4312|
|9     |muxpart__1634                                |           1|       240|
|10    |pointwise_conv__GB2                          |           1|       480|
|11    |pointwise_conv__GB3                          |           1|       480|
|12    |pointwise_conv__GB4                          |           1|      3889|
|13    |pointwise_conv__GB5                          |           1|     17789|
|14    |pointwise_conv__GB6                          |           1|      5596|
|15    |pointwise_conv__GB7                          |           1|       720|
|16    |pointwise_conv__GB8                          |           1|       480|
|17    |pointwise_conv__GB9                          |           1|       960|
|18    |pointwise_conv__GB10                         |           1|       480|
|19    |pointwise_conv__GB11                         |           1|        37|
|20    |pointwise_conv__GB12                         |           1|       960|
|21    |pointwise_conv__GB13                         |           1|       480|
|22    |pointwise_conv__GB14                         |           1|       480|
|23    |pointwise_conv__GB15                         |           1|        85|
|24    |muxpart__1714                                |           1|     32752|
|25    |linear__GB1                                  |           1|      3359|
|26    |final_layer_top__GCB0                        |           1|      3945|
|27    |final_layer_top__GCB1                        |           1|      4889|
|28    |full_system_top__GC0                         |           1|      9209|
+------+---------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:23 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |mobilenetv3_sequence_optimized__GB0          |           1|       915|
|2     |bneck_block_optimized__parameterized3__1__GU |           1|       307|
|3     |mobilenetv3_sequence_optimized__GB2          |           1|       610|
|4     |bneck_block_optimized__parameterized5        |           1|       310|
|5     |mobilenetv3_sequence_optimized__GB4          |           1|       576|
|6     |bneck_block_optimized                        |           1|       206|
|7     |mobilenetv3_top_optimized__GC0               |           1|        13|
|8     |pointwise_conv__GB0                          |           1|      4300|
|9     |muxpart__1634                                |           1|       240|
|10    |pointwise_conv__GB2                          |           1|       480|
|11    |pointwise_conv__GB3                          |           1|       480|
|12    |pointwise_conv__GB4                          |           1|      3889|
|13    |pointwise_conv__GB5                          |           1|      9613|
|14    |pointwise_conv__GB6                          |           1|      5596|
|15    |pointwise_conv__GB7                          |           1|       720|
|16    |pointwise_conv__GB8                          |           1|       480|
|17    |pointwise_conv__GB9                          |           1|       960|
|18    |pointwise_conv__GB10                         |           1|       480|
|19    |pointwise_conv__GB11                         |           1|        35|
|20    |pointwise_conv__GB12                         |           1|       960|
|21    |pointwise_conv__GB13                         |           1|       480|
|22    |pointwise_conv__GB14                         |           1|       480|
|23    |pointwise_conv__GB15                         |           1|        74|
|24    |linear__GB1                                  |           1|      2599|
|25    |final_layer_top__GCB0                        |           1|      3946|
|26    |final_layer_top__GCB1                        |           1|      4873|
|27    |full_system_top__GC0                         |           1|      9134|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/batchnorm_normalizer.sv:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/lenovo/Downloads/FULL_SYSTEM/First_layer/accelerator.sv:93]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:26 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:27 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:27 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:28 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:28 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:28 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:28 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|full_system_top | final_layer_inst/hswish2_inst/valid_out_reg              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|full_system_top | final_layer_inst/hswish1_inst/valid_out_reg              | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|full_system_top | first_layer_inst/convolver_inst/line_buffer_reg[224][15] | 224    | 16    | YES          | NO                 | YES               | 0      | 112     | 
+----------------+----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   134|
|3     |DSP48E1 |    38|
|4     |LUT1    |    77|
|5     |LUT2    |  1708|
|6     |LUT3    |   300|
|7     |LUT4    |   326|
|8     |LUT5    |   422|
|9     |LUT6    |  1628|
|10    |MUXF7   |   500|
|11    |MUXF8   |   233|
|12    |SRL16E  |     2|
|13    |FDCE    |   674|
|14    |FDPE    |    32|
|15    |FDRE    |  6363|
|16    |FDSE    |    34|
|17    |IBUF    |     3|
|18    |OBUF    |   241|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------+----------------------------------------+------+
|      |Instance                              |Module                                  |Cells |
+------+--------------------------------------+----------------------------------------+------+
|1     |top                                   |                                        | 12716|
|2     |  bneck_sequence                      |mobilenetv3_top_optimized               |  1425|
|3     |    sequence_inst                     |mobilenetv3_sequence_optimized          |  1416|
|4     |      block_0                         |bneck_block_optimized                   |    84|
|5     |        dw_conv                       |conv_3x3_dw_optimized                   |    17|
|6     |        proj_conv                     |conv_1x1_optimized                      |    65|
|7     |      block_1                         |bneck_block_optimized__parameterized0   |   153|
|8     |        dw_conv                       |conv_3x3_dw_optimized__parameterized0   |    18|
|9     |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized0      |    64|
|10    |        proj_conv                     |conv_1x1_optimized__parameterized1      |    70|
|11    |      block_10                        |bneck_block_optimized__parameterized8   |    25|
|12    |        dw_conv                       |conv_3x3_dw_optimized__parameterized8   |    17|
|13    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized15     |     3|
|14    |        proj_conv                     |conv_1x1_optimized__parameterized16     |     4|
|15    |      block_2                         |bneck_block_optimized__parameterized1   |   155|
|16    |        dw_conv                       |conv_3x3_dw_optimized__parameterized1   |    18|
|17    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized2      |    65|
|18    |        proj_conv                     |conv_1x1_optimized__parameterized3      |    71|
|19    |      block_3                         |bneck_block_optimized__parameterized2   |   152|
|20    |        dw_conv                       |conv_3x3_dw_optimized__parameterized2   |    18|
|21    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized4      |    62|
|22    |        proj_conv                     |conv_1x1_optimized__parameterized5_5    |    70|
|23    |      block_4                         |bneck_block_optimized__parameterized3   |   158|
|24    |        dw_conv                       |conv_3x3_dw_optimized__parameterized3_2 |    17|
|25    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized6_3    |    58|
|26    |        proj_conv                     |conv_1x1_optimized__parameterized5_4    |    61|
|27    |      block_5                         |bneck_block_optimized__parameterized3_1 |   158|
|28    |        dw_conv                       |conv_3x3_dw_optimized__parameterized3   |    18|
|29    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized6      |    67|
|30    |        proj_conv                     |conv_1x1_optimized__parameterized5      |    71|
|31    |      block_6                         |bneck_block_optimized__parameterized4   |   155|
|32    |        dw_conv                       |conv_3x3_dw_optimized__parameterized4   |    19|
|33    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized7      |    66|
|34    |        proj_conv                     |conv_1x1_optimized__parameterized8      |    69|
|35    |      block_7                         |bneck_block_optimized__parameterized5   |   159|
|36    |        dw_conv                       |conv_3x3_dw_optimized__parameterized5   |    18|
|37    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized9      |    61|
|38    |        proj_conv                     |conv_1x1_optimized__parameterized10     |    61|
|39    |      block_8                         |bneck_block_optimized__parameterized6   |   167|
|40    |        dw_conv                       |conv_3x3_dw_optimized__parameterized6   |    18|
|41    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized11     |    72|
|42    |        proj_conv                     |conv_1x1_optimized__parameterized12     |    76|
|43    |      block_9                         |bneck_block_optimized__parameterized7   |    50|
|44    |        dw_conv                       |conv_3x3_dw_optimized__parameterized7   |    17|
|45    |        \gen_expand_conv.expand_conv  |conv_1x1_optimized__parameterized13     |    28|
|46    |        proj_conv                     |conv_1x1_optimized__parameterized14     |     4|
|47    |  final_layer_inst                    |final_layer_top                         | 10694|
|48    |    bn1_inst                          |batchnorm                               |   159|
|49    |    bn2_inst                          |batchnorm1d                             |  3111|
|50    |    hswish1_inst                      |hswish                                  |   330|
|51    |    hswish2_inst                      |hswish_0                                |   378|
|52    |    linear1_inst                      |linear                                  |  1703|
|53    |    linear2_inst                      |linear__parameterized0                  |  1228|
|54    |    pw_conv_inst                      |pointwise_conv                          |  2972|
|55    |  first_layer_inst                    |accelerator                             |   288|
|56    |    bn                                |batchnorm_top                           |    30|
|57    |      acc                             |batchnorm_accumulator                   |    25|
|58    |      normalizer                      |batchnorm_normalizer                    |     5|
|59    |    convolver_inst                    |convolver                               |   169|
+------+--------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:28 . Memory (MB): peak = 1040.359 ; gain = 783.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25600 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:59 ; elapsed = 00:02:29 . Memory (MB): peak = 1040.359 ; gain = 783.695
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:29 . Memory (MB): peak = 1040.359 ; gain = 783.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 908 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
672 Infos, 310 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:42 . Memory (MB): peak = 1040.359 ; gain = 796.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Downloads/FULL_SYSTEM/full_system.runs/synth_1/full_system_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file full_system_top_utilization_synth.rpt -pb full_system_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1040.359 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 14:59:52 2025...

*** Running vivado
    with args -log batchnorm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source batchnorm.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source batchnorm.tcl -notrace
Command: synth_design -top batchnorm -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27876 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.137 ; gain = 99.246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'batchnorm' [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FRAC bound to: 8 - type: integer 
	Parameter CHANNELS bound to: 48 - type: integer 
	Parameter MAX_VAL bound to: 16'sb0111111111111111 
	Parameter MIN_VAL bound to: 16'sb1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:31]
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[2] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:92]
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[3] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:92]
WARNING: [Synth 8-6014] Unused sequential element gamma_reg_reg[2] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:97]
WARNING: [Synth 8-6014] Unused sequential element scaled_shifted_reg was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'batchnorm' (1#1) [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.105 ; gain = 159.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.105 ; gain = 159.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 416.105 ; gain = 159.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gamma_memory_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[47]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[0] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:92]
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[1] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:92]
WARNING: [Synth 8-6014] Unused sequential element gamma_reg_reg[1] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 435.047 ; gain = 178.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 102   
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module batchnorm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 102   
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 51    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "gamma_memory_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gamma_memory_reg[47]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gamma_reg_reg[1] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:97]
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[0] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:92]
WARNING: [Synth 8-6014] Unused sequential element x_reg_reg[1] was removed.  [C:/Users/lenovo/Downloads/FULL_SYSTEM/final_layer/batchnorm.sv:92]
DSP Report: Generating DSP mult_result_reg, operation Mode is: (A''*B2)'.
DSP Report: register gamma_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[0] is absorbed into DSP mult_result_reg.
DSP Report: register x_reg_reg[1] is absorbed into DSP mult_result_reg.
DSP Report: register mult_result_reg is absorbed into DSP mult_result_reg.
DSP Report: operator mult_result0 is absorbed into DSP mult_result_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|batchnorm   | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |     7|
|3     |DSP48E1 |     1|
|4     |LUT1    |     6|
|5     |LUT2    |    56|
|6     |LUT3    |    13|
|7     |LUT4    |    20|
|8     |LUT5    |    64|
|9     |LUT6    |   821|
|10    |MUXF7   |   384|
|11    |MUXF8   |   192|
|12    |FDRE    |  1636|
|13    |FDSE    |    48|
|14    |IBUF    |  1562|
|15    |OBUF    |    23|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4834|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 659.242 ; gain = 402.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 659.242 ; gain = 402.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 659.242 ; gain = 402.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2146 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'batchnorm' is not ideal for floorplanning, since the cellview 'batchnorm' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 694.297 ; gain = 450.043
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Downloads/FULL_SYSTEM/full_system.runs/synth_1/batchnorm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file batchnorm_utilization_synth.rpt -pb batchnorm_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 694.297 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 11 23:25:54 2025...
