// Seed: 3128024747
module module_0 (
    output tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  wire  id_4,
    output tri   id_5,
    input  tri1  id_6,
    output tri   id_7,
    input  uwire id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4
);
  wor id_6 = id_2, id_7;
  module_0(
      id_7, id_6, id_7, id_2, id_6, id_6, id_1, id_6, id_2
  );
  supply1 id_8;
  assign id_8 = 1;
endmodule
