// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "04/09/2020 17:15:57"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module lab6_toplevel (
	S,
	Clk,
	Reset,
	Run,
	\Continue ,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	CE,
	UB,
	LB,
	OE,
	WE,
	ADDR,
	Data);
input 	[15:0] S;
input 	Clk;
input 	Reset;
input 	Run;
input 	\Continue ;
output 	[11:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	CE;
output 	UB;
output 	LB;
output 	OE;
output 	WE;
output 	[19:0] ADDR;
output 	[15:0] Data;

// Design Ports Information
// LED[0]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[10]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[11]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CE	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UB	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LB	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OE	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WE	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[0]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[1]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[3]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[4]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[5]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[7]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[8]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[9]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[10]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[11]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[12]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[13]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[14]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[15]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[16]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[17]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[18]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDR[19]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[1]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[2]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[5]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[6]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[7]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[8]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[10]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[11]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[12]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[13]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[14]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Data[15]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[7]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[8]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[9]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[10]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[11]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[12]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[13]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[14]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[15]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Continue	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Lab6_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Data[0]~output_o ;
wire \Data[1]~output_o ;
wire \Data[2]~output_o ;
wire \Data[3]~output_o ;
wire \Data[4]~output_o ;
wire \Data[5]~output_o ;
wire \Data[6]~output_o ;
wire \Data[7]~output_o ;
wire \Data[8]~output_o ;
wire \Data[9]~output_o ;
wire \Data[10]~output_o ;
wire \Data[11]~output_o ;
wire \Data[12]~output_o ;
wire \Data[13]~output_o ;
wire \Data[14]~output_o ;
wire \Data[15]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \LED[10]~output_o ;
wire \LED[11]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CE~output_o ;
wire \UB~output_o ;
wire \LB~output_o ;
wire \OE~output_o ;
wire \WE~output_o ;
wire \ADDR[0]~output_o ;
wire \ADDR[1]~output_o ;
wire \ADDR[2]~output_o ;
wire \ADDR[3]~output_o ;
wire \ADDR[4]~output_o ;
wire \ADDR[5]~output_o ;
wire \ADDR[6]~output_o ;
wire \ADDR[7]~output_o ;
wire \ADDR[8]~output_o ;
wire \ADDR[9]~output_o ;
wire \ADDR[10]~output_o ;
wire \ADDR[11]~output_o ;
wire \ADDR[12]~output_o ;
wire \ADDR[13]~output_o ;
wire \ADDR[14]~output_o ;
wire \ADDR[15]~output_o ;
wire \ADDR[16]~output_o ;
wire \ADDR[17]~output_o ;
wire \ADDR[18]~output_o ;
wire \ADDR[19]~output_o ;
wire \Clk~input_o ;
wire \Clk~inputclkctrl_outclk ;
wire \Reset~input_o ;
wire \Run~input_o ;
wire \my_slc|state_controller|State~52_combout ;
wire \my_slc|state_controller|State.Halted~q ;
wire \my_slc|state_controller|State~31_combout ;
wire \my_slc|state_controller|State.S_33_2~q ;
wire \my_slc|state_controller|State~47_combout ;
wire \my_slc|state_controller|State.S_35~q ;
wire \my_slc|state_controller|State~50_combout ;
wire \my_slc|state_controller|State.S_32~q ;
wire \my_slc|state_controller|Decoder0~3_combout ;
wire \my_slc|state_controller|State~42_combout ;
wire \my_slc|state_controller|State.S_09~q ;
wire \my_slc|state_controller|Decoder0~5_combout ;
wire \my_slc|state_controller|State~44_combout ;
wire \my_slc|state_controller|State.S_05~q ;
wire \my_slc|state_controller|Decoder0~4_combout ;
wire \my_slc|state_controller|State~43_combout ;
wire \my_slc|state_controller|State.S_01~q ;
wire \my_slc|state_controller|State~45_combout ;
wire \my_slc|state_controller|State.S_23~q ;
wire \my_slc|state_controller|WideOr24~combout ;
wire \my_slc|state_controller|State~34_combout ;
wire \my_slc|state_controller|State.S_25_1~q ;
wire \my_slc|state_controller|State~32_combout ;
wire \my_slc|state_controller|State.S_25_2~q ;
wire \my_slc|state_controller|State~48_combout ;
wire \my_slc|state_controller|State.S_27~q ;
wire \my_slc|d0|BUS_inst|Mux6~6_combout ;
wire \my_slc|d0|BUS_inst|Mux6~7_combout ;
wire \my_slc|d0|PC_reg|data_out[0]~16_combout ;
wire \my_slc|state_controller|Decoder0~2_combout ;
wire \my_slc|state_controller|State~41_combout ;
wire \my_slc|state_controller|State.S_12~q ;
wire \my_slc|state_controller|WideOr23~0_combout ;
wire \my_slc|state_controller|WideOr23~1_combout ;
wire \my_slc|d0|MAR_reg|data_out[13]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[11]~2_combout ;
wire \my_slc|d0|MAR_reg|data_out[14]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[12]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~3_combout ;
wire \my_slc|d0|MAR_reg|data_out[11]~0_combout ;
wire \my_slc|d0|BUS_inst|Mux11~7_combout ;
wire \S[4]~input_o ;
wire \Data[4]~input_o ;
wire \my_slc|state_controller|State~35_combout ;
wire \my_slc|state_controller|State.S_16_1~q ;
wire \my_slc|state_controller|State~36_combout ;
wire \my_slc|state_controller|State.S_16_2~q ;
wire \my_slc|d0|MDR_reg|data_out~37_combout ;
wire \my_slc|d0|MDR_reg|data_out~13_combout ;
wire \my_slc|d0|MDR_reg|data_out~14_combout ;
wire \my_slc|d0|MDR_reg|data_out[13]~6_combout ;
wire \my_slc|d0|BUS_inst|Mux11~10_combout ;
wire \my_slc|d0|BUS_inst|Mux11~8_combout ;
wire \my_slc|d0|IR_reg|data_out[6]~0_combout ;
wire \my_slc|state_controller|State~38_combout ;
wire \my_slc|state_controller|State.S_21~q ;
wire \my_slc|d0|BUS_inst|Mux15~11_combout ;
wire \my_slc|d0|BUS_inst|Mux15~7_combout ;
wire \my_slc|d0|BUS_inst|Mux15~8_combout ;
wire \my_slc|d0|BUS_inst|Mux15~10_combout ;
wire \my_slc|d0|MDR_reg|data_out~38_combout ;
wire \Data[11]~input_o ;
wire \S[11]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~27_combout ;
wire \my_slc|d0|MDR_reg|data_out~28_combout ;
wire \my_slc|d0|BUS_inst|Mux4~12_combout ;
wire \my_slc|d0|BUS_inst|Mux4~8_combout ;
wire \my_slc|d0|BUS_inst|Mux4~9_combout ;
wire \S[2]~input_o ;
wire \Data[2]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~9_combout ;
wire \my_slc|d0|MDR_reg|data_out~10_combout ;
wire \my_slc|d0|BUS_inst|Mux13~16_combout ;
wire \my_slc|d0|BUS_inst|Mux13~13_combout ;
wire \my_slc|d0|BUS_inst|Mux13~14_combout ;
wire \S[10]~input_o ;
wire \Data[10]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~25_combout ;
wire \my_slc|d0|MDR_reg|data_out~26_combout ;
wire \my_slc|d0|BUS_inst|Mux5~12_combout ;
wire \my_slc|d0|BUS_inst|Mux5~8_combout ;
wire \my_slc|d0|BUS_inst|Mux5~9_combout ;
wire \my_slc|d0|BUS_inst|Mux15~9_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][10]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][10]~q ;
wire \my_slc|d0|regfile|Reg_Array[5][10]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][4]~6_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][4]~41_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][4]~152_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][10]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][10]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][4]~22_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][4]~153_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][10]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][10]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][4]~154_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][10]~q ;
wire \my_slc|d0|BUS_inst|Mux8~8_combout ;
wire \S[7]~input_o ;
wire \Data[7]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~19_combout ;
wire \my_slc|d0|MDR_reg|data_out~20_combout ;
wire \my_slc|d0|BUS_inst|Mux8~12_combout ;
wire \my_slc|d0|BUS_inst|Mux8~9_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][4]~79_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][4]~159_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][7]~q ;
wire \my_slc|d0|regfile|Reg_Array[2][4]~156_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][7]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][10]~98_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][5]~158_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][7]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][10]~157_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][7]~q ;
wire \my_slc|d0|regfile|Mux8~2_combout ;
wire \my_slc|d0|regfile|Mux8~3_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][7]~q ;
wire \my_slc|d0|regfile|Reg_Array[7][7]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][7]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][7]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][7]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][7]~q ;
wire \my_slc|d0|regfile|Mux8~0_combout ;
wire \my_slc|d0|regfile|Mux8~1_combout ;
wire \my_slc|d0|regfile|Mux8~4_combout ;
wire \my_slc|d0|BUS_inst|Mux8~10_combout ;
wire \S[5]~input_o ;
wire \Data[5]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~15_combout ;
wire \my_slc|d0|MDR_reg|data_out~16_combout ;
wire \my_slc|d0|BUS_inst|Mux10~9_combout ;
wire \my_slc|d0|BUS_inst|Mux10~6_combout ;
wire \my_slc|d0|BUS_inst|Mux10~7_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][5]~q ;
wire \my_slc|d0|addr2mux|Mux14~0_combout ;
wire \my_slc|d0|addr1mux|out[1]~2_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][1]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][1]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][1]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][1]~q ;
wire \my_slc|d0|regfile|Reg_Array[3][1]~q ;
wire \my_slc|d0|regfile|Mux14~2_combout ;
wire \my_slc|d0|regfile|Mux14~3_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][1]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][1]~q ;
wire \my_slc|d0|regfile|Reg_Array[7][1]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][1]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][1]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][1]~q ;
wire \my_slc|d0|regfile|Mux14~0_combout ;
wire \my_slc|d0|regfile|Mux14~1_combout ;
wire \my_slc|d0|addr1mux|out[1]~3_combout ;
wire \my_slc|d0|MAR_reg|data_out~1_combout ;
wire \my_slc|d0|IR_reg|data_out[0]~feeder_combout ;
wire \my_slc|d0|addr2mux|Mux15~0_combout ;
wire \my_slc|d0|Address_adder|Add0~1 ;
wire \my_slc|d0|Address_adder|Add0~2_combout ;
wire \my_slc|d0|BUS_inst|Mux14~9_combout ;
wire \S[1]~input_o ;
wire \Data[1]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~7_combout ;
wire \my_slc|d0|MDR_reg|data_out~8_combout ;
wire \my_slc|d0|BUS_inst|Mux14~10_combout ;
wire \my_slc|d0|BUS_inst|Mux14~7_combout ;
wire \my_slc|d0|BUS_inst|Mux14~8_combout ;
wire \my_slc|d0|SR2_mux|out[1]~9_combout ;
wire \my_slc|d0|SR2_mux|out[1]~10_combout ;
wire \my_slc|d0|SR2_mux|out[1]~7_combout ;
wire \my_slc|d0|SR2_mux|out[1]~8_combout ;
wire \my_slc|d0|SR2_mux|out[1]~11_combout ;
wire \my_slc|d0|BUS_inst|Mux14~5_combout ;
wire \my_slc|d0|regfile|Mux14~4_combout ;
wire \my_slc|d0|SR2_mux|out[1]~12_combout ;
wire \my_slc|d0|SR2_mux|out[0]~4_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][0]~q ;
wire \my_slc|d0|regfile|Reg_Array[2][0]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][0]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][0]~q ;
wire \my_slc|d0|SR2_mux|out[0]~2_combout ;
wire \my_slc|d0|SR2_mux|out[0]~3_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][0]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][0]~q ;
wire \my_slc|d0|SR2_mux|out[0]~0_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][0]~q ;
wire \my_slc|d0|regfile|Reg_Array[5][0]~q ;
wire \my_slc|d0|SR2_mux|out[0]~1_combout ;
wire \my_slc|d0|SR2_mux|out[0]~5_combout ;
wire \my_slc|d0|Regiter_adder|Add0~1 ;
wire \my_slc|d0|Regiter_adder|Add0~2_combout ;
wire \my_slc|d0|BUS_inst|Mux14~4_combout ;
wire \my_slc|d0|BUS_inst|Mux14~6_combout ;
wire \my_slc|d0|BUS_inst|Mux14~combout ;
wire \my_slc|d0|MAR_reg|data_out~3_combout ;
wire \my_slc|d0|IR_reg|data_out[1]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][5]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][5]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][5]~q ;
wire \my_slc|d0|SR2_mux|out[5]~32_combout ;
wire \my_slc|d0|SR2_mux|out[5]~33_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][5]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][5]~q ;
wire \my_slc|d0|SR2_mux|out[5]~30_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][5]~q ;
wire \my_slc|d0|regfile|Reg_Array[7][5]~q ;
wire \my_slc|d0|SR2_mux|out[5]~31_combout ;
wire \my_slc|d0|SR2_mux|out[5]~34_combout ;
wire \my_slc|d0|SR2_mux|out[5]~35_combout ;
wire \my_slc|d0|regfile|Mux10~0_combout ;
wire \my_slc|d0|regfile|Mux10~1_combout ;
wire \my_slc|d0|regfile|Mux10~2_combout ;
wire \my_slc|d0|regfile|Mux10~3_combout ;
wire \my_slc|d0|regfile|Mux10~4_combout ;
wire \my_slc|d0|BUS_inst|Mux10~4_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][4]~q ;
wire \my_slc|d0|regfile|Reg_Array[5][4]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][4]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][4]~q ;
wire \my_slc|d0|regfile|Mux11~0_combout ;
wire \my_slc|d0|regfile|Mux11~1_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][4]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][4]~q ;
wire \my_slc|d0|regfile|Reg_Array[3][4]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][4]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][4]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][4]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][4]~q ;
wire \my_slc|d0|regfile|Mux11~2_combout ;
wire \my_slc|d0|regfile|Mux11~3_combout ;
wire \my_slc|d0|regfile|Mux11~4_combout ;
wire \my_slc|d0|SR2_mux|out[4]~24_combout ;
wire \my_slc|d0|SR2_mux|out[4]~25_combout ;
wire \my_slc|d0|SR2_mux|out[4]~26_combout ;
wire \my_slc|d0|SR2_mux|out[4]~27_combout ;
wire \my_slc|d0|SR2_mux|out[4]~28_combout ;
wire \my_slc|d0|SR2_mux|out[4]~29_combout ;
wire \my_slc|d0|addr1mux|out[3]~6_combout ;
wire \my_slc|d0|addr2mux|Mux12~0_combout ;
wire \my_slc|d0|addr2mux|Mux13~0_combout ;
wire \my_slc|d0|Address_adder|Add0~3 ;
wire \my_slc|d0|Address_adder|Add0~5 ;
wire \my_slc|d0|Address_adder|Add0~6_combout ;
wire \my_slc|d0|BUS_inst|Mux12~9_combout ;
wire \my_slc|d0|BUS_inst|Mux12~7_combout ;
wire \S[3]~input_o ;
wire \Data[3]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~11_combout ;
wire \my_slc|d0|MDR_reg|data_out~12_combout ;
wire \my_slc|d0|BUS_inst|Mux12~10_combout ;
wire \my_slc|d0|BUS_inst|Mux12~8_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][3]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][3]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][3]~q ;
wire \my_slc|d0|SR2_mux|out[3]~18_combout ;
wire \my_slc|d0|SR2_mux|out[3]~19_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][3]~q ;
wire \my_slc|d0|regfile|Reg_Array[2][3]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][3]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][3]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][3]~q ;
wire \my_slc|d0|SR2_mux|out[3]~20_combout ;
wire \my_slc|d0|SR2_mux|out[3]~21_combout ;
wire \my_slc|d0|SR2_mux|out[3]~22_combout ;
wire \my_slc|d0|BUS_inst|Mux12~5_combout ;
wire \my_slc|d0|SR2_mux|out[3]~23_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][2]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][2]~q ;
wire \my_slc|d0|regfile|Reg_Array[3][2]~q ;
wire \my_slc|d0|regfile|Mux13~2_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][2]~q ;
wire \my_slc|d0|regfile|Mux13~3_combout ;
wire \my_slc|d0|regfile|Mux13~4_combout ;
wire \my_slc|d0|SR2_mux|out[2]~15_combout ;
wire \my_slc|d0|SR2_mux|out[2]~16_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][2]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][2]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][2]~q ;
wire \my_slc|d0|SR2_mux|out[2]~13_combout ;
wire \my_slc|d0|SR2_mux|out[2]~14_combout ;
wire \my_slc|d0|SR2_mux|out[2]~17_combout ;
wire \my_slc|d0|Regiter_adder|Add0~3 ;
wire \my_slc|d0|Regiter_adder|Add0~5 ;
wire \my_slc|d0|Regiter_adder|Add0~6_combout ;
wire \my_slc|d0|BUS_inst|Mux12~4_combout ;
wire \my_slc|d0|BUS_inst|Mux12~6_combout ;
wire \my_slc|d0|BUS_inst|Mux12~combout ;
wire \my_slc|d0|MAR_reg|data_out~5_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][3]~q ;
wire \my_slc|d0|regfile|Mux12~0_combout ;
wire \my_slc|d0|regfile|Mux12~1_combout ;
wire \my_slc|d0|regfile|Mux12~2_combout ;
wire \my_slc|d0|regfile|Mux12~3_combout ;
wire \my_slc|d0|regfile|Mux12~4_combout ;
wire \my_slc|d0|Regiter_adder|Add0~7 ;
wire \my_slc|d0|Regiter_adder|Add0~9 ;
wire \my_slc|d0|Regiter_adder|Add0~10_combout ;
wire \my_slc|d0|BUS_inst|Mux10~5_combout ;
wire \my_slc|d0|addr1mux|out[5]~8_combout ;
wire \my_slc|d0|addr2mux|Mux10~0_combout ;
wire \my_slc|d0|addr1mux|out[4]~7_combout ;
wire \my_slc|d0|Address_adder|Add0~7 ;
wire \my_slc|d0|Address_adder|Add0~9 ;
wire \my_slc|d0|Address_adder|Add0~10_combout ;
wire \my_slc|d0|BUS_inst|Mux10~8_combout ;
wire \my_slc|d0|BUS_inst|Mux10~combout ;
wire \my_slc|d0|MAR_reg|data_out~7_combout ;
wire \my_slc|state_controller|SR2MUX~0_combout ;
wire \my_slc|d0|SR2_mux|out[7]~44_combout ;
wire \my_slc|d0|SR2_mux|out[7]~45_combout ;
wire \my_slc|d0|SR2_mux|out[7]~42_combout ;
wire \my_slc|d0|SR2_mux|out[7]~43_combout ;
wire \my_slc|d0|SR2_mux|out[7]~46_combout ;
wire \my_slc|d0|SR2_mux|out[7]~47_combout ;
wire \my_slc|d0|BUS_inst|Mux8~6_combout ;
wire \S[6]~input_o ;
wire \Data[6]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~17_combout ;
wire \my_slc|d0|MDR_reg|data_out~18_combout ;
wire \my_slc|d0|BUS_inst|Mux9~10_combout ;
wire \my_slc|d0|BUS_inst|Mux9~7_combout ;
wire \my_slc|d0|BUS_inst|Mux9~8_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][6]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][6]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][6]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][6]~q ;
wire \my_slc|d0|SR2_mux|out[6]~36_combout ;
wire \my_slc|d0|SR2_mux|out[6]~37_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][6]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][6]~q ;
wire \my_slc|d0|regfile|Reg_Array[2][6]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][6]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][6]~q ;
wire \my_slc|d0|SR2_mux|out[6]~38_combout ;
wire \my_slc|d0|SR2_mux|out[6]~39_combout ;
wire \my_slc|d0|SR2_mux|out[6]~40_combout ;
wire \my_slc|d0|BUS_inst|Mux9~5_combout ;
wire \my_slc|d0|SR2_mux|out[6]~41_combout ;
wire \my_slc|d0|Regiter_adder|Add0~11 ;
wire \my_slc|d0|Regiter_adder|Add0~12_combout ;
wire \my_slc|d0|BUS_inst|Mux9~4_combout ;
wire \my_slc|d0|BUS_inst|Mux9~6_combout ;
wire \my_slc|d0|addr1mux|out[6]~9_combout ;
wire \my_slc|d0|addr2mux|Mux9~0_combout ;
wire \my_slc|d0|addr2mux|Mux9~1_combout ;
wire \my_slc|d0|Address_adder|Add0~11 ;
wire \my_slc|d0|Address_adder|Add0~12_combout ;
wire \my_slc|d0|BUS_inst|Mux9~9_combout ;
wire \my_slc|d0|BUS_inst|Mux9~combout ;
wire \my_slc|d0|MAR_reg|data_out~8_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][6]~q ;
wire \my_slc|d0|regfile|Mux9~0_combout ;
wire \my_slc|d0|regfile|Mux9~1_combout ;
wire \my_slc|d0|regfile|Mux9~2_combout ;
wire \my_slc|d0|regfile|Mux9~3_combout ;
wire \my_slc|d0|regfile|Mux9~4_combout ;
wire \my_slc|d0|Regiter_adder|Add0~13 ;
wire \my_slc|d0|Regiter_adder|Add0~14_combout ;
wire \my_slc|d0|BUS_inst|Mux8~7_combout ;
wire \my_slc|d0|addr2mux|Mux8~0_combout ;
wire \my_slc|d0|addr1mux|out[7]~10_combout ;
wire \my_slc|d0|Address_adder|Add0~13 ;
wire \my_slc|d0|Address_adder|Add0~14_combout ;
wire \my_slc|d0|BUS_inst|Mux8~11_combout ;
wire \my_slc|d0|BUS_inst|Mux8~combout ;
wire \my_slc|d0|MAR_reg|data_out~9_combout ;
wire \my_slc|d0|SR1_in|out[1]~1_combout ;
wire \my_slc|d0|regfile|Mux5~0_combout ;
wire \my_slc|d0|regfile|Mux5~1_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][10]~q ;
wire \my_slc|d0|regfile|Reg_Array[2][10]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][10]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][10]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][10]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][10]~q ;
wire \my_slc|d0|regfile|Mux5~2_combout ;
wire \my_slc|d0|regfile|Mux5~3_combout ;
wire \my_slc|d0|regfile|Mux5~4_combout ;
wire \my_slc|d0|BUS_inst|Mux5~10_combout ;
wire \my_slc|d0|SR2_mux|out[10]~62_combout ;
wire \my_slc|d0|SR2_mux|out[10]~63_combout ;
wire \my_slc|d0|SR2_mux|out[10]~60_combout ;
wire \my_slc|d0|SR2_mux|out[10]~61_combout ;
wire \my_slc|d0|SR2_mux|out[10]~64_combout ;
wire \my_slc|d0|SR2_mux|out[10]~65_combout ;
wire \my_slc|d0|BUS_inst|Mux5~6_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][9]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][9]~q ;
wire \my_slc|d0|regfile|Reg_Array[5][9]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][9]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][9]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][9]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][9]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][9]~q ;
wire \my_slc|d0|regfile|Mux6~0_combout ;
wire \my_slc|d0|regfile|Mux6~1_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][9]~q ;
wire \my_slc|d0|regfile|Reg_Array[3][9]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][9]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][9]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][9]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][9]~q ;
wire \my_slc|d0|regfile|Mux6~2_combout ;
wire \my_slc|d0|regfile|Mux6~3_combout ;
wire \my_slc|d0|regfile|Mux6~4_combout ;
wire \my_slc|d0|SR2_mux|out[9]~54_combout ;
wire \my_slc|d0|SR2_mux|out[9]~55_combout ;
wire \my_slc|d0|SR2_mux|out[9]~56_combout ;
wire \my_slc|d0|SR2_mux|out[9]~57_combout ;
wire \my_slc|d0|SR2_mux|out[9]~58_combout ;
wire \my_slc|d0|SR2_mux|out[9]~59_combout ;
wire \my_slc|d0|BUS_inst|Mux7~8_combout ;
wire \S[8]~input_o ;
wire \Data[8]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~21_combout ;
wire \my_slc|d0|MDR_reg|data_out~22_combout ;
wire \my_slc|d0|BUS_inst|Mux7~12_combout ;
wire \my_slc|d0|BUS_inst|Mux7~9_combout ;
wire \my_slc|d0|BUS_inst|Mux7~10_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][8]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][8]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][8]~q ;
wire \my_slc|d0|SR2_mux|out[8]~50_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][8]~q ;
wire \my_slc|d0|regfile|Reg_Array[3][8]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][8]~q ;
wire \my_slc|d0|SR2_mux|out[8]~51_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][8]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][8]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][8]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][8]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][8]~q ;
wire \my_slc|d0|SR2_mux|out[8]~48_combout ;
wire \my_slc|d0|SR2_mux|out[8]~49_combout ;
wire \my_slc|d0|SR2_mux|out[8]~52_combout ;
wire \my_slc|d0|SR2_mux|out[8]~53_combout ;
wire \my_slc|d0|BUS_inst|Mux7~6_combout ;
wire \my_slc|d0|Regiter_adder|Add0~15 ;
wire \my_slc|d0|Regiter_adder|Add0~16_combout ;
wire \my_slc|d0|BUS_inst|Mux7~7_combout ;
wire \my_slc|d0|addr1mux|out[8]~11_combout ;
wire \my_slc|d0|addr2mux|Mux7~0_combout ;
wire \my_slc|d0|Address_adder|Add0~15 ;
wire \my_slc|d0|Address_adder|Add0~16_combout ;
wire \my_slc|d0|BUS_inst|Mux7~11_combout ;
wire \my_slc|d0|BUS_inst|Mux7~combout ;
wire \my_slc|d0|MAR_reg|data_out~10_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][8]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][8]~q ;
wire \my_slc|d0|regfile|Mux7~0_combout ;
wire \my_slc|d0|regfile|Mux7~1_combout ;
wire \my_slc|d0|regfile|Mux7~2_combout ;
wire \my_slc|d0|regfile|Mux7~3_combout ;
wire \my_slc|d0|regfile|Mux7~4_combout ;
wire \my_slc|d0|Regiter_adder|Add0~17 ;
wire \my_slc|d0|Regiter_adder|Add0~19 ;
wire \my_slc|d0|Regiter_adder|Add0~20_combout ;
wire \my_slc|d0|BUS_inst|Mux5~7_combout ;
wire \my_slc|d0|addr2mux|Mux0~0_combout ;
wire \my_slc|d0|addr2mux|Mux0~1_combout ;
wire \my_slc|d0|addr1mux|out[10]~13_combout ;
wire \my_slc|d0|addr1mux|out[9]~12_combout ;
wire \my_slc|d0|addr2mux|Mux6~0_combout ;
wire \my_slc|d0|addr2mux|Mux6~1_combout ;
wire \my_slc|d0|Address_adder|Add0~17 ;
wire \my_slc|d0|Address_adder|Add0~19 ;
wire \my_slc|d0|Address_adder|Add0~20_combout ;
wire \my_slc|d0|BUS_inst|Mux5~11_combout ;
wire \my_slc|d0|BUS_inst|Mux5~combout ;
wire \my_slc|d0|MAR_reg|data_out~12_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][4]~60_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][4]~155_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][2]~q ;
wire \my_slc|d0|regfile|Mux13~0_combout ;
wire \my_slc|d0|regfile|Mux13~1_combout ;
wire \my_slc|d0|addr1mux|out[2]~4_combout ;
wire \my_slc|d0|addr1mux|out[2]~5_combout ;
wire \my_slc|d0|Address_adder|Add0~4_combout ;
wire \my_slc|d0|BUS_inst|Mux13~15_combout ;
wire \my_slc|d0|BUS_inst|Mux13~17_combout ;
wire \my_slc|d0|Regiter_adder|Add0~4_combout ;
wire \my_slc|d0|BUS_inst|Mux13~12_combout ;
wire \my_slc|d0|BUS_inst|Mux13~combout ;
wire \my_slc|d0|MAR_reg|data_out~4_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][11]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][11]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][11]~q ;
wire \my_slc|d0|SR2_mux|out[11]~68_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][11]~q ;
wire \my_slc|d0|SR2_mux|out[11]~69_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][11]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][11]~q ;
wire \my_slc|d0|regfile|Reg_Array[5][11]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][11]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][11]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][11]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][11]~q ;
wire \my_slc|d0|SR2_mux|out[11]~66_combout ;
wire \my_slc|d0|SR2_mux|out[11]~67_combout ;
wire \my_slc|d0|SR2_mux|out[11]~70_combout ;
wire \my_slc|d0|SR2_mux|out[11]~71_combout ;
wire \my_slc|d0|regfile|Mux4~2_combout ;
wire \my_slc|d0|regfile|Mux4~3_combout ;
wire \my_slc|d0|regfile|Mux4~0_combout ;
wire \my_slc|d0|regfile|Mux4~1_combout ;
wire \my_slc|d0|regfile|Mux4~4_combout ;
wire \my_slc|d0|BUS_inst|Mux4~6_combout ;
wire \my_slc|d0|BUS_inst|Mux4~10_combout ;
wire \my_slc|d0|Regiter_adder|Add0~21 ;
wire \my_slc|d0|Regiter_adder|Add0~22_combout ;
wire \my_slc|d0|BUS_inst|Mux4~7_combout ;
wire \my_slc|d0|addr1mux|out[11]~14_combout ;
wire \my_slc|d0|Address_adder|Add0~21 ;
wire \my_slc|d0|Address_adder|Add0~22_combout ;
wire \my_slc|d0|BUS_inst|Mux4~11_combout ;
wire \my_slc|d0|BUS_inst|Mux4~combout ;
wire \my_slc|d0|MAR_reg|data_out~13_combout ;
wire \my_slc|d0|SR1_in|out[2]~2_combout ;
wire \my_slc|d0|regfile|Mux15~2_combout ;
wire \my_slc|d0|regfile|Mux15~3_combout ;
wire \my_slc|d0|regfile|Mux15~4_combout ;
wire \my_slc|d0|SR2_mux|out[0]~6_combout ;
wire \my_slc|d0|BUS_inst|Mux15~5_combout ;
wire \my_slc|d0|Regiter_adder|Add0~0_combout ;
wire \my_slc|d0|BUS_inst|Mux15~4_combout ;
wire \my_slc|d0|BUS_inst|Mux15~6_combout ;
wire \my_slc|d0|BUS_inst|Mux15~combout ;
wire \my_slc|d0|Equal0~0_combout ;
wire \my_slc|d0|Equal0~1_combout ;
wire \my_slc|d0|Equal0~2_combout ;
wire \my_slc|d0|Equal0~3_combout ;
wire \my_slc|d0|Equal0~4_combout ;
wire \my_slc|state_controller|WideOr25~0_combout ;
wire \my_slc|d0|nzp|Z_out~q ;
wire \my_slc|d0|P_in~0_combout ;
wire \my_slc|d0|P_in~1_combout ;
wire \my_slc|d0|P_in~2_combout ;
wire \my_slc|d0|nzp|P_out~q ;
wire \my_slc|d0|ben|BEN~1_combout ;
wire \my_slc|d0|nzp|N_out~q ;
wire \my_slc|d0|ben|BEN~0_combout ;
wire \my_slc|d0|ben|BEN~2_combout ;
wire \my_slc|d0|ben|BEN~q ;
wire \my_slc|state_controller|Decoder0~7_combout ;
wire \my_slc|state_controller|State~49_combout ;
wire \my_slc|state_controller|State.S_00~q ;
wire \my_slc|state_controller|State~37_combout ;
wire \my_slc|state_controller|State.S_22~q ;
wire \my_slc|d0|addr2mux|Mux11~0_combout ;
wire \my_slc|d0|Address_adder|Add0~8_combout ;
wire \my_slc|d0|BUS_inst|Mux11~9_combout ;
wire \my_slc|d0|BUS_inst|Mux11~5_combout ;
wire \my_slc|d0|Regiter_adder|Add0~8_combout ;
wire \my_slc|d0|BUS_inst|Mux11~4_combout ;
wire \my_slc|d0|BUS_inst|Mux11~6_combout ;
wire \my_slc|d0|BUS_inst|Mux11~combout ;
wire \my_slc|d0|MAR_reg|data_out~6_combout ;
wire \my_slc|d0|MAR_reg|data_out[4]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[5]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[6]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~1_combout ;
wire \my_slc|d0|MAR_reg|data_out[9]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[11]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[10]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[8]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~2_combout ;
wire \my_slc|d0|MAR_reg|data_out[2]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[0]~feeder_combout ;
wire \my_slc|d0|MAR_reg|data_out[1]~feeder_combout ;
wire \my_slc|memory_subsystem|Equal0~0_combout ;
wire \my_slc|memory_subsystem|Equal0~4_combout ;
wire \S[9]~input_o ;
wire \Data[9]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~23_combout ;
wire \my_slc|d0|MDR_reg|data_out~24_combout ;
wire \my_slc|d0|BUS_inst|Mux6~16_combout ;
wire \my_slc|d0|BUS_inst|Mux6~12_combout ;
wire \my_slc|d0|BUS_inst|Mux6~13_combout ;
wire \my_slc|d0|BUS_inst|Mux6~10_combout ;
wire \my_slc|d0|Regiter_adder|Add0~18_combout ;
wire \my_slc|d0|BUS_inst|Mux6~9_combout ;
wire \my_slc|d0|BUS_inst|Mux6~11_combout ;
wire \my_slc|d0|Address_adder|Add0~18_combout ;
wire \my_slc|d0|BUS_inst|Mux6~15_combout ;
wire \my_slc|d0|BUS_inst|Mux6~combout ;
wire \my_slc|d0|MAR_reg|data_out~11_combout ;
wire \my_slc|d0|SR1_in|out[0]~0_combout ;
wire \my_slc|d0|regfile|Mux15~0_combout ;
wire \my_slc|d0|regfile|Mux15~1_combout ;
wire \my_slc|d0|addr1mux|out[0]~0_combout ;
wire \my_slc|d0|addr1mux|out[0]~1_combout ;
wire \my_slc|d0|Address_adder|Add0~0_combout ;
wire \my_slc|d0|PC_reg|data_out[13]~18_combout ;
wire \my_slc|d0|PC_reg|data_out[13]~19_combout ;
wire \my_slc|d0|PC_reg|data_out[0]~17 ;
wire \my_slc|d0|PC_reg|data_out[1]~20_combout ;
wire \my_slc|d0|PC_reg|data_out[1]~21 ;
wire \my_slc|d0|PC_reg|data_out[2]~22_combout ;
wire \my_slc|d0|PC_reg|data_out[2]~23 ;
wire \my_slc|d0|PC_reg|data_out[3]~24_combout ;
wire \my_slc|d0|PC_reg|data_out[3]~25 ;
wire \my_slc|d0|PC_reg|data_out[4]~26_combout ;
wire \my_slc|d0|PC_reg|data_out[4]~27 ;
wire \my_slc|d0|PC_reg|data_out[5]~28_combout ;
wire \my_slc|d0|PC_reg|data_out[5]~29 ;
wire \my_slc|d0|PC_reg|data_out[6]~30_combout ;
wire \my_slc|d0|PC_reg|data_out[6]~31 ;
wire \my_slc|d0|PC_reg|data_out[7]~32_combout ;
wire \my_slc|d0|PC_reg|data_out[7]~33 ;
wire \my_slc|d0|PC_reg|data_out[8]~34_combout ;
wire \my_slc|d0|PC_reg|data_out[8]~35 ;
wire \my_slc|d0|PC_reg|data_out[9]~36_combout ;
wire \my_slc|d0|PC_reg|data_out[9]~37 ;
wire \my_slc|d0|PC_reg|data_out[10]~38_combout ;
wire \my_slc|d0|PC_reg|data_out[10]~39 ;
wire \my_slc|d0|PC_reg|data_out[11]~40_combout ;
wire \my_slc|d0|PC_reg|data_out[11]~41 ;
wire \my_slc|d0|PC_reg|data_out[12]~42_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][12]~q ;
wire \my_slc|d0|regfile|Reg_Array[2][12]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][12]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][12]~q ;
wire \my_slc|d0|regfile|Mux3~2_combout ;
wire \my_slc|d0|regfile|Mux3~3_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][12]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][12]~q ;
wire \my_slc|d0|regfile|Reg_Array[7][12]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][12]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][12]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][12]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][12]~q ;
wire \my_slc|d0|regfile|Mux3~0_combout ;
wire \my_slc|d0|regfile|Mux3~1_combout ;
wire \my_slc|d0|regfile|Mux3~4_combout ;
wire \my_slc|d0|addr1mux|out[12]~15_combout ;
wire \my_slc|d0|Address_adder|Add0~23 ;
wire \my_slc|d0|Address_adder|Add0~24_combout ;
wire \S[12]~input_o ;
wire \Data[12]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~29_combout ;
wire \my_slc|d0|MDR_reg|data_out~30_combout ;
wire \my_slc|d0|BUS_inst|Mux3~4_combout ;
wire \my_slc|d0|BUS_inst|Mux3~5_combout ;
wire \my_slc|d0|BUS_inst|Mux3~11_combout ;
wire \my_slc|d0|SR2_mux|out[12]~74_combout ;
wire \my_slc|d0|SR2_mux|out[12]~75_combout ;
wire \my_slc|d0|SR2_mux|out[12]~72_combout ;
wire \my_slc|d0|SR2_mux|out[12]~73_combout ;
wire \my_slc|d0|SR2_mux|out[12]~76_combout ;
wire \my_slc|d0|SR2_mux|out[12]~77_combout ;
wire \my_slc|d0|BUS_inst|Mux3~6_combout ;
wire \my_slc|d0|BUS_inst|Mux3~12_combout ;
wire \my_slc|d0|BUS_inst|Mux3~7_combout ;
wire \my_slc|d0|BUS_inst|Mux3~8_combout ;
wire \my_slc|d0|BUS_inst|Mux3~9_combout ;
wire \my_slc|d0|Regiter_adder|Add0~23 ;
wire \my_slc|d0|Regiter_adder|Add0~24_combout ;
wire \my_slc|d0|BUS_inst|Mux3~10_combout ;
wire \my_slc|d0|BUS_inst|Mux3~combout ;
wire \my_slc|d0|MAR_reg|data_out~14_combout ;
wire \my_slc|state_controller|Decoder0~0_combout ;
wire \my_slc|state_controller|State~39_combout ;
wire \my_slc|state_controller|State.S_06~q ;
wire \S[13]~input_o ;
wire \Data[13]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~31_combout ;
wire \my_slc|d0|MDR_reg|data_out~32_combout ;
wire \my_slc|d0|PC_reg|data_out[12]~43 ;
wire \my_slc|d0|PC_reg|data_out[13]~44_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][13]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][13]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][13]~q ;
wire \my_slc|d0|regfile|Mux2~2_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][13]~q ;
wire \my_slc|d0|regfile|Reg_Array[3][13]~q ;
wire \my_slc|d0|regfile|Mux2~3_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][13]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][13]~q ;
wire \my_slc|d0|regfile|Reg_Array[7][13]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][13]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][13]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][13]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][13]~q ;
wire \my_slc|d0|regfile|Mux2~0_combout ;
wire \my_slc|d0|regfile|Mux2~1_combout ;
wire \my_slc|d0|regfile|Mux2~4_combout ;
wire \my_slc|d0|addr1mux|out[13]~16_combout ;
wire \my_slc|d0|Address_adder|Add0~25 ;
wire \my_slc|d0|Address_adder|Add0~26_combout ;
wire \my_slc|d0|BUS_inst|Mux2~4_combout ;
wire \my_slc|d0|BUS_inst|Mux2~5_combout ;
wire \my_slc|d0|BUS_inst|Mux2~11_combout ;
wire \my_slc|d0|SR2_mux|out[13]~80_combout ;
wire \my_slc|d0|SR2_mux|out[13]~81_combout ;
wire \my_slc|d0|SR2_mux|out[13]~78_combout ;
wire \my_slc|d0|SR2_mux|out[13]~79_combout ;
wire \my_slc|d0|SR2_mux|out[13]~82_combout ;
wire \my_slc|d0|SR2_mux|out[13]~83_combout ;
wire \my_slc|d0|BUS_inst|Mux2~6_combout ;
wire \my_slc|d0|Regiter_adder|Add0~25 ;
wire \my_slc|d0|Regiter_adder|Add0~26_combout ;
wire \my_slc|d0|BUS_inst|Mux2~7_combout ;
wire \my_slc|d0|BUS_inst|Mux2~8_combout ;
wire \my_slc|d0|BUS_inst|Mux2~9_combout ;
wire \my_slc|d0|BUS_inst|Mux2~10_combout ;
wire \my_slc|d0|BUS_inst|Mux2~combout ;
wire \my_slc|d0|MAR_reg|data_out~15_combout ;
wire \my_slc|state_controller|Decoder0~1_combout ;
wire \my_slc|state_controller|State~40_combout ;
wire \my_slc|state_controller|State.S_07~q ;
wire \my_slc|d0|PC_reg|data_out[13]~45 ;
wire \my_slc|d0|PC_reg|data_out[14]~46_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][14]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][14]~q ;
wire \my_slc|d0|regfile|Reg_Array[3][14]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][14]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][14]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][14]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][14]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][14]~q ;
wire \my_slc|d0|regfile|Mux1~2_combout ;
wire \my_slc|d0|regfile|Mux1~3_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][14]~q ;
wire \my_slc|d0|regfile|Reg_Array[5][14]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][14]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[6][14]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][14]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[4][14]~q ;
wire \my_slc|d0|regfile|Mux1~0_combout ;
wire \my_slc|d0|regfile|Mux1~1_combout ;
wire \my_slc|d0|regfile|Mux1~4_combout ;
wire \my_slc|d0|addr1mux|out[14]~17_combout ;
wire \my_slc|d0|Address_adder|Add0~27 ;
wire \my_slc|d0|Address_adder|Add0~28_combout ;
wire \Data[14]~input_o ;
wire \S[14]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~33_combout ;
wire \my_slc|d0|MDR_reg|data_out~34_combout ;
wire \my_slc|d0|BUS_inst|Mux1~4_combout ;
wire \my_slc|d0|BUS_inst|Mux1~5_combout ;
wire \my_slc|d0|BUS_inst|Mux1~11_combout ;
wire \my_slc|d0|SR2_mux|out[14]~86_combout ;
wire \my_slc|d0|SR2_mux|out[14]~87_combout ;
wire \my_slc|d0|SR2_mux|out[14]~84_combout ;
wire \my_slc|d0|SR2_mux|out[14]~85_combout ;
wire \my_slc|d0|SR2_mux|out[14]~88_combout ;
wire \my_slc|d0|SR2_mux|out[14]~89_combout ;
wire \my_slc|d0|BUS_inst|Mux1~6_combout ;
wire \my_slc|d0|BUS_inst|Mux1~7_combout ;
wire \my_slc|d0|BUS_inst|Mux1~8_combout ;
wire \my_slc|d0|BUS_inst|Mux1~9_combout ;
wire \my_slc|d0|Regiter_adder|Add0~27 ;
wire \my_slc|d0|Regiter_adder|Add0~28_combout ;
wire \my_slc|d0|BUS_inst|Mux1~10_combout ;
wire \my_slc|d0|BUS_inst|Mux1~combout ;
wire \my_slc|d0|MAR_reg|data_out~16_combout ;
wire \my_slc|state_controller|Decoder0~6_combout ;
wire \my_slc|state_controller|State~46_combout ;
wire \my_slc|state_controller|State.S_04~q ;
wire \my_slc|d0|BUS_inst|Mux6~8_combout ;
wire \my_slc|d0|BUS_inst|Mux6~14_combout ;
wire \my_slc|d0|PC_reg|data_out[14]~47 ;
wire \my_slc|d0|PC_reg|data_out[15]~48_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][15]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[7][15]~q ;
wire \my_slc|d0|regfile|Reg_Array[4][15]~q ;
wire \my_slc|d0|regfile|Reg_Array[6][15]~q ;
wire \my_slc|d0|regfile|Mux0~0_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][15]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[5][15]~q ;
wire \my_slc|d0|regfile|Mux0~1_combout ;
wire \my_slc|d0|regfile|Reg_Array[3][15]~q ;
wire \my_slc|d0|regfile|Reg_Array[1][15]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[1][15]~q ;
wire \my_slc|d0|regfile|Reg_Array[0][15]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[0][15]~q ;
wire \my_slc|d0|regfile|Mux0~2_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][15]~feeder_combout ;
wire \my_slc|d0|regfile|Reg_Array[2][15]~q ;
wire \my_slc|d0|regfile|Mux0~3_combout ;
wire \my_slc|d0|regfile|Mux0~4_combout ;
wire \my_slc|d0|addr1mux|out[15]~18_combout ;
wire \my_slc|d0|Address_adder|Add0~29 ;
wire \my_slc|d0|Address_adder|Add0~30_combout ;
wire \S[15]~input_o ;
wire \Data[15]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~35_combout ;
wire \my_slc|d0|MDR_reg|data_out~36_combout ;
wire \my_slc|d0|BUS_inst|Mux0~4_combout ;
wire \my_slc|d0|BUS_inst|Mux0~5_combout ;
wire \my_slc|d0|BUS_inst|Mux0~11_combout ;
wire \my_slc|d0|SR2_mux|out[15]~90_combout ;
wire \my_slc|d0|SR2_mux|out[15]~91_combout ;
wire \my_slc|d0|SR2_mux|out[15]~92_combout ;
wire \my_slc|d0|SR2_mux|out[15]~93_combout ;
wire \my_slc|d0|SR2_mux|out[15]~94_combout ;
wire \my_slc|d0|SR2_mux|out[15]~95_combout ;
wire \my_slc|d0|BUS_inst|Mux0~6_combout ;
wire \my_slc|d0|BUS_inst|Mux0~7_combout ;
wire \my_slc|d0|BUS_inst|Mux0~8_combout ;
wire \my_slc|d0|BUS_inst|Mux0~9_combout ;
wire \my_slc|d0|Regiter_adder|Add0~29 ;
wire \my_slc|d0|Regiter_adder|Add0~30_combout ;
wire \my_slc|d0|BUS_inst|Mux0~10_combout ;
wire \my_slc|d0|BUS_inst|Mux0~combout ;
wire \my_slc|d0|MAR_reg|data_out~17_combout ;
wire \my_slc|state_controller|WideOr0~0_combout ;
wire \my_slc|state_controller|Selector2~2_combout ;
wire \Continue~input_o ;
wire \my_slc|state_controller|Decoder0~8_combout ;
wire \my_slc|state_controller|Selector0~0_combout ;
wire \my_slc|state_controller|State.PauseIR1~q ;
wire \my_slc|state_controller|State~51_combout ;
wire \my_slc|state_controller|State.PauseIR2~q ;
wire \my_slc|state_controller|Selector2~0_combout ;
wire \my_slc|state_controller|Selector2~1_combout ;
wire \my_slc|state_controller|Selector2~3_combout ;
wire \my_slc|state_controller|State.S_18~q ;
wire \my_slc|state_controller|State~33_combout ;
wire \my_slc|state_controller|State.S_33_1~q ;
wire \my_slc|state_controller|WideOr21~0_combout ;
wire \S[0]~input_o ;
wire \Data[0]~input_o ;
wire \my_slc|d0|MDR_reg|data_out~4_combout ;
wire \my_slc|d0|MDR_reg|data_out~5_combout ;
wire \my_slc|state_controller|Mem_WE~0_combout ;
wire \my_slc|tr0|Data_write_buffer[1]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[2]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[3]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[4]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[5]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[6]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[7]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[8]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[9]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[10]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[11]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[13]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[14]~feeder_combout ;
wire \my_slc|tr0|Data_write_buffer[15]~feeder_combout ;
wire \my_slc|memory_subsystem|hex_data~4_combout ;
wire \my_slc|memory_subsystem|hex_data[11]~18_combout ;
wire \my_slc|memory_subsystem|hex_data~3_combout ;
wire \my_slc|memory_subsystem|hex_data~5_combout ;
wire \my_slc|memory_subsystem|hex_data~2_combout ;
wire \my_slc|hex_driver0|WideOr6~0_combout ;
wire \my_slc|hex_driver0|WideOr5~0_combout ;
wire \my_slc|hex_driver0|WideOr4~0_combout ;
wire \my_slc|hex_driver0|WideOr3~0_combout ;
wire \my_slc|hex_driver0|WideOr2~0_combout ;
wire \my_slc|hex_driver0|WideOr1~0_combout ;
wire \my_slc|hex_driver0|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~8_combout ;
wire \my_slc|memory_subsystem|hex_data~9_combout ;
wire \my_slc|memory_subsystem|hex_data~7_combout ;
wire \my_slc|memory_subsystem|hex_data~6_combout ;
wire \my_slc|hex_driver1|WideOr6~0_combout ;
wire \my_slc|hex_driver1|WideOr5~0_combout ;
wire \my_slc|hex_driver1|WideOr4~0_combout ;
wire \my_slc|hex_driver1|WideOr3~0_combout ;
wire \my_slc|hex_driver1|WideOr2~0_combout ;
wire \my_slc|hex_driver1|WideOr1~0_combout ;
wire \my_slc|hex_driver1|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~10_combout ;
wire \my_slc|memory_subsystem|hex_data~13_combout ;
wire \my_slc|memory_subsystem|hex_data~12_combout ;
wire \my_slc|memory_subsystem|hex_data~11_combout ;
wire \my_slc|hex_driver2|WideOr6~0_combout ;
wire \my_slc|hex_driver2|WideOr5~0_combout ;
wire \my_slc|hex_driver2|WideOr4~0_combout ;
wire \my_slc|hex_driver2|WideOr3~0_combout ;
wire \my_slc|hex_driver2|WideOr2~0_combout ;
wire \my_slc|hex_driver2|WideOr1~0_combout ;
wire \my_slc|hex_driver2|WideOr0~0_combout ;
wire \my_slc|memory_subsystem|hex_data~15_combout ;
wire \my_slc|memory_subsystem|hex_data~17_combout ;
wire \my_slc|memory_subsystem|hex_data~16_combout ;
wire \my_slc|memory_subsystem|hex_data~14_combout ;
wire \my_slc|hex_driver3|WideOr6~0_combout ;
wire \my_slc|hex_driver3|WideOr5~0_combout ;
wire \my_slc|hex_driver3|WideOr4~0_combout ;
wire \my_slc|hex_driver3|WideOr3~0_combout ;
wire \my_slc|hex_driver3|WideOr2~0_combout ;
wire \my_slc|hex_driver3|WideOr1~0_combout ;
wire \my_slc|hex_driver3|WideOr0~0_combout ;
wire \my_slc|hex_driver4|WideOr6~0_combout ;
wire \my_slc|hex_driver4|WideOr5~0_combout ;
wire \my_slc|hex_driver4|WideOr4~0_combout ;
wire \my_slc|hex_driver4|WideOr3~0_combout ;
wire \my_slc|hex_driver4|WideOr2~0_combout ;
wire \my_slc|hex_driver4|WideOr1~0_combout ;
wire \my_slc|hex_driver4|WideOr0~0_combout ;
wire \my_slc|hex_driver5|WideOr6~0_combout ;
wire \my_slc|hex_driver5|WideOr5~0_combout ;
wire \my_slc|hex_driver5|WideOr4~0_combout ;
wire \my_slc|hex_driver5|WideOr3~0_combout ;
wire \my_slc|hex_driver5|WideOr2~0_combout ;
wire \my_slc|hex_driver5|WideOr1~0_combout ;
wire \my_slc|hex_driver5|WideOr0~0_combout ;
wire \my_slc|hex_driver6|WideOr6~0_combout ;
wire \my_slc|hex_driver6|WideOr5~0_combout ;
wire \my_slc|hex_driver6|WideOr4~0_combout ;
wire \my_slc|hex_driver6|WideOr3~0_combout ;
wire \my_slc|hex_driver6|WideOr2~0_combout ;
wire \my_slc|hex_driver6|WideOr1~0_combout ;
wire \my_slc|hex_driver6|WideOr0~0_combout ;
wire \my_slc|hex_driver7|WideOr6~0_combout ;
wire \my_slc|hex_driver7|WideOr5~0_combout ;
wire \my_slc|hex_driver7|WideOr4~0_combout ;
wire \my_slc|hex_driver7|WideOr3~0_combout ;
wire \my_slc|hex_driver7|WideOr2~0_combout ;
wire \my_slc|hex_driver7|WideOr1~0_combout ;
wire \my_slc|hex_driver7|WideOr0~0_combout ;
wire [15:0] \my_slc|d0|MAR_reg|data_out ;
wire [15:0] \my_slc|d0|PC_reg|data_out ;
wire [1:0] \my_slc|state_controller|ALUK ;
wire [15:0] \my_slc|memory_subsystem|hex_data ;
wire [15:0] \my_slc|tr0|Data_read_buffer ;
wire [15:0] \my_slc|d0|MDR_reg|data_out ;
wire [15:0] \my_slc|d0|IR_reg|data_out ;
wire [15:0] \my_slc|tr0|Data_write_buffer ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \Data[0]~output (
	.i(\my_slc|tr0|Data_write_buffer [0]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[0]~output .bus_hold = "false";
defparam \Data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \Data[1]~output (
	.i(\my_slc|tr0|Data_write_buffer [1]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[1]~output .bus_hold = "false";
defparam \Data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \Data[2]~output (
	.i(\my_slc|tr0|Data_write_buffer [2]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[2]~output .bus_hold = "false";
defparam \Data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \Data[3]~output (
	.i(\my_slc|tr0|Data_write_buffer [3]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[3]~output .bus_hold = "false";
defparam \Data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \Data[4]~output (
	.i(\my_slc|tr0|Data_write_buffer [4]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[4]~output .bus_hold = "false";
defparam \Data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \Data[5]~output (
	.i(\my_slc|tr0|Data_write_buffer [5]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[5]~output .bus_hold = "false";
defparam \Data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \Data[6]~output (
	.i(\my_slc|tr0|Data_write_buffer [6]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[6]~output .bus_hold = "false";
defparam \Data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \Data[7]~output (
	.i(\my_slc|tr0|Data_write_buffer [7]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[7]~output .bus_hold = "false";
defparam \Data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \Data[8]~output (
	.i(\my_slc|tr0|Data_write_buffer [8]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[8]~output .bus_hold = "false";
defparam \Data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \Data[9]~output (
	.i(\my_slc|tr0|Data_write_buffer [9]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[9]~output .bus_hold = "false";
defparam \Data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \Data[10]~output (
	.i(\my_slc|tr0|Data_write_buffer [10]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[10]~output .bus_hold = "false";
defparam \Data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \Data[11]~output (
	.i(\my_slc|tr0|Data_write_buffer [11]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[11]~output .bus_hold = "false";
defparam \Data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \Data[12]~output (
	.i(\my_slc|tr0|Data_write_buffer [12]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[12]~output .bus_hold = "false";
defparam \Data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \Data[13]~output (
	.i(\my_slc|tr0|Data_write_buffer [13]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[13]~output .bus_hold = "false";
defparam \Data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \Data[14]~output (
	.i(\my_slc|tr0|Data_write_buffer [14]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[14]~output .bus_hold = "false";
defparam \Data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \Data[15]~output (
	.i(\my_slc|tr0|Data_write_buffer [15]),
	.oe(\my_slc|state_controller|Mem_WE~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Data[15]~output .bus_hold = "false";
defparam \Data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \HEX0[0]~output (
	.i(\my_slc|hex_driver0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \HEX0[1]~output (
	.i(\my_slc|hex_driver0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \HEX0[2]~output (
	.i(\my_slc|hex_driver0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\my_slc|hex_driver0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \HEX0[4]~output (
	.i(\my_slc|hex_driver0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \HEX0[5]~output (
	.i(\my_slc|hex_driver0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \HEX0[6]~output (
	.i(!\my_slc|hex_driver0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \HEX1[0]~output (
	.i(\my_slc|hex_driver1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \HEX1[1]~output (
	.i(\my_slc|hex_driver1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \HEX1[2]~output (
	.i(\my_slc|hex_driver1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \HEX1[3]~output (
	.i(\my_slc|hex_driver1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX1[4]~output (
	.i(\my_slc|hex_driver1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[5]~output (
	.i(\my_slc|hex_driver1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX1[6]~output (
	.i(!\my_slc|hex_driver1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \HEX2[0]~output (
	.i(\my_slc|hex_driver2|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\my_slc|hex_driver2|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \HEX2[2]~output (
	.i(\my_slc|hex_driver2|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \HEX2[3]~output (
	.i(\my_slc|hex_driver2|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \HEX2[4]~output (
	.i(\my_slc|hex_driver2|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \HEX2[5]~output (
	.i(\my_slc|hex_driver2|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(!\my_slc|hex_driver2|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \HEX3[0]~output (
	.i(\my_slc|hex_driver3|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\my_slc|hex_driver3|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\my_slc|hex_driver3|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \HEX3[3]~output (
	.i(\my_slc|hex_driver3|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \HEX3[4]~output (
	.i(\my_slc|hex_driver3|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\my_slc|hex_driver3|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(!\my_slc|hex_driver3|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\my_slc|hex_driver4|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX4[1]~output (
	.i(\my_slc|hex_driver4|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX4[2]~output (
	.i(\my_slc|hex_driver4|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX4[3]~output (
	.i(\my_slc|hex_driver4|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX4[4]~output (
	.i(\my_slc|hex_driver4|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX4[5]~output (
	.i(\my_slc|hex_driver4|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX4[6]~output (
	.i(!\my_slc|hex_driver4|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\my_slc|hex_driver5|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX5[1]~output (
	.i(\my_slc|hex_driver5|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\my_slc|hex_driver5|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\my_slc|hex_driver5|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \HEX5[4]~output (
	.i(\my_slc|hex_driver5|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX5[5]~output (
	.i(\my_slc|hex_driver5|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX5[6]~output (
	.i(!\my_slc|hex_driver5|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX6[0]~output (
	.i(\my_slc|hex_driver6|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX6[1]~output (
	.i(\my_slc|hex_driver6|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX6[2]~output (
	.i(\my_slc|hex_driver6|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\my_slc|hex_driver6|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \HEX6[4]~output (
	.i(\my_slc|hex_driver6|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\my_slc|hex_driver6|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \HEX6[6]~output (
	.i(!\my_slc|hex_driver6|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX7[0]~output (
	.i(\my_slc|hex_driver7|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\my_slc|hex_driver7|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX7[2]~output (
	.i(\my_slc|hex_driver7|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[3]~output (
	.i(\my_slc|hex_driver7|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\my_slc|hex_driver7|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \HEX7[5]~output (
	.i(\my_slc|hex_driver7|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[6]~output (
	.i(!\my_slc|hex_driver7|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \CE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CE~output_o ),
	.obar());
// synopsys translate_off
defparam \CE~output .bus_hold = "false";
defparam \CE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \UB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UB~output_o ),
	.obar());
// synopsys translate_off
defparam \UB~output .bus_hold = "false";
defparam \UB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \LB~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LB~output_o ),
	.obar());
// synopsys translate_off
defparam \LB~output .bus_hold = "false";
defparam \LB~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \OE~output (
	.i(!\my_slc|state_controller|WideOr21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OE~output_o ),
	.obar());
// synopsys translate_off
defparam \OE~output .bus_hold = "false";
defparam \OE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \WE~output (
	.i(!\my_slc|state_controller|Mem_WE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WE~output_o ),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \ADDR[0]~output (
	.i(\my_slc|d0|MAR_reg|data_out [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[0]~output .bus_hold = "false";
defparam \ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \ADDR[1]~output (
	.i(\my_slc|d0|MAR_reg|data_out [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[1]~output .bus_hold = "false";
defparam \ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ADDR[2]~output (
	.i(\my_slc|d0|MAR_reg|data_out [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[2]~output .bus_hold = "false";
defparam \ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \ADDR[3]~output (
	.i(\my_slc|d0|MAR_reg|data_out [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[3]~output .bus_hold = "false";
defparam \ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \ADDR[4]~output (
	.i(\my_slc|d0|MAR_reg|data_out [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[4]~output .bus_hold = "false";
defparam \ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ADDR[5]~output (
	.i(\my_slc|d0|MAR_reg|data_out [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[5]~output .bus_hold = "false";
defparam \ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ADDR[6]~output (
	.i(\my_slc|d0|MAR_reg|data_out [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[6]~output .bus_hold = "false";
defparam \ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \ADDR[7]~output (
	.i(\my_slc|d0|MAR_reg|data_out [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[7]~output .bus_hold = "false";
defparam \ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \ADDR[8]~output (
	.i(\my_slc|d0|MAR_reg|data_out [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[8]~output .bus_hold = "false";
defparam \ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \ADDR[9]~output (
	.i(\my_slc|d0|MAR_reg|data_out [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[9]~output .bus_hold = "false";
defparam \ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \ADDR[10]~output (
	.i(\my_slc|d0|MAR_reg|data_out [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[10]~output .bus_hold = "false";
defparam \ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ADDR[11]~output (
	.i(\my_slc|d0|MAR_reg|data_out [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[11]~output .bus_hold = "false";
defparam \ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \ADDR[12]~output (
	.i(\my_slc|d0|MAR_reg|data_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[12]~output .bus_hold = "false";
defparam \ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \ADDR[13]~output (
	.i(\my_slc|d0|MAR_reg|data_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[13]~output .bus_hold = "false";
defparam \ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ADDR[14]~output (
	.i(\my_slc|d0|MAR_reg|data_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[14]~output .bus_hold = "false";
defparam \ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \ADDR[15]~output (
	.i(\my_slc|d0|MAR_reg|data_out [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[15]~output .bus_hold = "false";
defparam \ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[16]~output .bus_hold = "false";
defparam \ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[17]~output .bus_hold = "false";
defparam \ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[18]~output .bus_hold = "false";
defparam \ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDR[19]~output .bus_hold = "false";
defparam \ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clk~input (
	.i(Clk),
	.ibar(gnd),
	.o(\Clk~input_o ));
// synopsys translate_off
defparam \Clk~input .bus_hold = "false";
defparam \Clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clk~inputclkctrl .clock_type = "global clock";
defparam \Clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y73_N15
cycloneive_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N2
cycloneive_lcell_comb \my_slc|state_controller|State~52 (
// Equation(s):
// \my_slc|state_controller|State~52_combout  = (\Reset~input_o  & ((\my_slc|state_controller|State.Halted~q ) # (!\Run~input_o )))

	.dataa(\Run~input_o ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.Halted~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~52 .lut_mask = 16'hF500;
defparam \my_slc|state_controller|State~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N3
dffeas \my_slc|state_controller|State.Halted (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.Halted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.Halted .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.Halted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N30
cycloneive_lcell_comb \my_slc|state_controller|State~31 (
// Equation(s):
// \my_slc|state_controller|State~31_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_33_1~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_33_1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~31 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N31
dffeas \my_slc|state_controller|State.S_33_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N14
cycloneive_lcell_comb \my_slc|state_controller|State~47 (
// Equation(s):
// \my_slc|state_controller|State~47_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_33_2~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~47 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N15
dffeas \my_slc|state_controller|State.S_35 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_35 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N20
cycloneive_lcell_comb \my_slc|state_controller|State~50 (
// Equation(s):
// \my_slc|state_controller|State~50_combout  = (\my_slc|state_controller|State.S_35~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~50 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N21
dffeas \my_slc|state_controller|State.S_32 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_32 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N12
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~3 (
// Equation(s):
// \my_slc|state_controller|Decoder0~3_combout  = (\my_slc|d0|IR_reg|data_out [15] & (!\my_slc|d0|IR_reg|data_out [14] & (!\my_slc|d0|IR_reg|data_out [13] & \my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~3 .lut_mask = 16'h0200;
defparam \my_slc|state_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N30
cycloneive_lcell_comb \my_slc|state_controller|State~42 (
// Equation(s):
// \my_slc|state_controller|State~42_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~42 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N7
dffeas \my_slc|state_controller|State.S_09 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_09~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_09 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_09 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N10
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~5 (
// Equation(s):
// \my_slc|state_controller|Decoder0~5_combout  = (!\my_slc|d0|IR_reg|data_out [15] & (\my_slc|d0|IR_reg|data_out [14] & (!\my_slc|d0|IR_reg|data_out [13] & \my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~5 .lut_mask = 16'h0400;
defparam \my_slc|state_controller|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N4
cycloneive_lcell_comb \my_slc|state_controller|State~44 (
// Equation(s):
// \my_slc|state_controller|State~44_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~5_combout ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~44 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N29
dffeas \my_slc|state_controller|State.S_05 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_05~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_05 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_05 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N8
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~4 (
// Equation(s):
// \my_slc|state_controller|Decoder0~4_combout  = (!\my_slc|d0|IR_reg|data_out [15] & (!\my_slc|d0|IR_reg|data_out [14] & (!\my_slc|d0|IR_reg|data_out [13] & \my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~4 .lut_mask = 16'h0100;
defparam \my_slc|state_controller|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N4
cycloneive_lcell_comb \my_slc|state_controller|State~43 (
// Equation(s):
// \my_slc|state_controller|State~43_combout  = (\my_slc|state_controller|Decoder0~4_combout  & (\my_slc|state_controller|State.S_32~q  & \Reset~input_o ))

	.dataa(\my_slc|state_controller|Decoder0~4_combout ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~43 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N5
dffeas \my_slc|state_controller|State.S_01 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_01 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
cycloneive_lcell_comb \my_slc|state_controller|State~45 (
// Equation(s):
// \my_slc|state_controller|State~45_combout  = (\my_slc|state_controller|State.S_07~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~45 .lut_mask = 16'hCC00;
defparam \my_slc|state_controller|State~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N11
dffeas \my_slc|state_controller|State.S_23 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_23 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N18
cycloneive_lcell_comb \my_slc|state_controller|WideOr24 (
// Equation(s):
// \my_slc|state_controller|WideOr24~combout  = (\my_slc|state_controller|State.S_09~q ) # ((\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_01~q ) # (\my_slc|state_controller|State.S_23~q )))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr24~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr24 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N24
cycloneive_lcell_comb \my_slc|state_controller|State~34 (
// Equation(s):
// \my_slc|state_controller|State~34_combout  = (\my_slc|state_controller|State.S_06~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~34 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N25
dffeas \my_slc|state_controller|State.S_25_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N28
cycloneive_lcell_comb \my_slc|state_controller|State~32 (
// Equation(s):
// \my_slc|state_controller|State~32_combout  = (\my_slc|state_controller|State.S_25_1~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_25_1~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~32 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N29
dffeas \my_slc|state_controller|State.S_25_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_25_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_25_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_25_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N16
cycloneive_lcell_comb \my_slc|state_controller|State~48 (
// Equation(s):
// \my_slc|state_controller|State~48_combout  = (\my_slc|state_controller|State.S_25_2~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_25_2~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~48 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N17
dffeas \my_slc|state_controller|State.S_27 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_27 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~6_combout  = (!\my_slc|state_controller|State.S_35~q  & !\my_slc|state_controller|State.S_27~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~6 .lut_mask = 16'h000F;
defparam \my_slc|d0|BUS_inst|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~7_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_04~q ) # ((\my_slc|d0|BUS_inst|Mux6~6_combout  & \my_slc|state_controller|WideOr24~combout )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_04~q ),
	.datac(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~7 .lut_mask = 16'hFEEE;
defparam \my_slc|d0|BUS_inst|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N0
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[0]~16 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[0]~16_combout  = \my_slc|d0|PC_reg|data_out [0] $ (VCC)
// \my_slc|d0|PC_reg|data_out[0]~17  = CARRY(\my_slc|d0|PC_reg|data_out [0])

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|PC_reg|data_out[0]~16_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[0]~17 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[0]~16 .lut_mask = 16'h33CC;
defparam \my_slc|d0|PC_reg|data_out[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N4
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~2 (
// Equation(s):
// \my_slc|state_controller|Decoder0~2_combout  = (\my_slc|d0|IR_reg|data_out [15] & (\my_slc|d0|IR_reg|data_out [14] & (!\my_slc|d0|IR_reg|data_out [13] & !\my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~2 .lut_mask = 16'h0008;
defparam \my_slc|state_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N6
cycloneive_lcell_comb \my_slc|state_controller|State~41 (
// Equation(s):
// \my_slc|state_controller|State~41_combout  = (\my_slc|state_controller|State.S_32~q  & (\Reset~input_o  & \my_slc|state_controller|Decoder0~2_combout ))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|Decoder0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~41 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N19
dffeas \my_slc|state_controller|State.S_12 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|state_controller|State~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_12 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N20
cycloneive_lcell_comb \my_slc|state_controller|WideOr23~0 (
// Equation(s):
// \my_slc|state_controller|WideOr23~0_combout  = (!\my_slc|state_controller|State.S_07~q  & (!\my_slc|state_controller|State.S_06~q  & !\my_slc|state_controller|State.S_12~q ))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr23~0 .lut_mask = 16'h0011;
defparam \my_slc|state_controller|WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N10
cycloneive_lcell_comb \my_slc|state_controller|WideOr23~1 (
// Equation(s):
// \my_slc|state_controller|WideOr23~1_combout  = (!\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_01~q  & !\my_slc|state_controller|State.S_05~q ))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr23~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr23~1 .lut_mask = 16'h0005;
defparam \my_slc|state_controller|WideOr23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N30
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[13]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[13]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N14
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[11]~2 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[11]~2_combout  = (\my_slc|state_controller|State.S_18~q ) # ((\my_slc|state_controller|State.S_07~q ) # ((\my_slc|state_controller|State.S_06~q ) # (!\Reset~input_o )))

	.dataa(\my_slc|state_controller|State.S_18~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[11]~2 .lut_mask = 16'hFFEF;
defparam \my_slc|d0|MAR_reg|data_out[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N31
dffeas \my_slc|d0|MAR_reg|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N20
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[14]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[14]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N21
dffeas \my_slc|d0|MAR_reg|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N27
dffeas \my_slc|d0|MAR_reg|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N24
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[12]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[12]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[12]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_reg|data_out[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N25
dffeas \my_slc|d0|MAR_reg|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N26
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~3 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~3_combout  = (\my_slc|d0|MAR_reg|data_out [13] & (\my_slc|d0|MAR_reg|data_out [14] & (\my_slc|d0|MAR_reg|data_out [15] & \my_slc|d0|MAR_reg|data_out [12])))

	.dataa(\my_slc|d0|MAR_reg|data_out [13]),
	.datab(\my_slc|d0|MAR_reg|data_out [14]),
	.datac(\my_slc|d0|MAR_reg|data_out [15]),
	.datad(\my_slc|d0|MAR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~3 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N28
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[11]~0 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[11]~0_combout  = (!\my_slc|state_controller|State.S_06~q  & !\my_slc|state_controller|State.S_07~q )

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[11]~0 .lut_mask = 16'h0055;
defparam \my_slc|d0|MAR_reg|data_out[11]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N0
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~7_combout  = (\my_slc|d0|PC_reg|data_out [4] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [4]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11~7 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \S[4]~input (
	.i(S[4]),
	.ibar(gnd),
	.o(\S[4]~input_o ));
// synopsys translate_off
defparam \S[4]~input .bus_hold = "false";
defparam \S[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \Data[4]~input (
	.i(Data[4]),
	.ibar(gnd),
	.o(\Data[4]~input_o ));
// synopsys translate_off
defparam \Data[4]~input .bus_hold = "false";
defparam \Data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N13
dffeas \my_slc|tr0|Data_read_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N0
cycloneive_lcell_comb \my_slc|state_controller|State~35 (
// Equation(s):
// \my_slc|state_controller|State~35_combout  = (\my_slc|state_controller|State.S_23~q  & \Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~35 .lut_mask = 16'hA0A0;
defparam \my_slc|state_controller|State~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N1
dffeas \my_slc|state_controller|State.S_16_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N18
cycloneive_lcell_comb \my_slc|state_controller|State~36 (
// Equation(s):
// \my_slc|state_controller|State~36_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_16_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~36 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N19
dffeas \my_slc|state_controller|State.S_16_2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_16_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_16_2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_16_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N28
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~37 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~37_combout  = (!\my_slc|state_controller|State.S_16_2~q  & (\my_slc|state_controller|WideOr21~0_combout  & !\my_slc|state_controller|State.S_16_1~q ))

	.dataa(\my_slc|state_controller|State.S_16_2~q ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~37 .lut_mask = 16'h0044;
defparam \my_slc|d0|MDR_reg|data_out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N12
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~13 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~13_combout  = (\my_slc|d0|MDR_reg|data_out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[4]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [4])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[4]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [4]),
	.datad(\my_slc|d0|MDR_reg|data_out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~13 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N28
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~14 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~14_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_reg|data_out~13_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux11~combout ))))

	.dataa(\my_slc|d0|MDR_reg|data_out~13_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux11~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~14 .lut_mask = 16'h8C88;
defparam \my_slc|d0|MDR_reg|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N28
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out[13]~6 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out[13]~6_combout  = ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q ))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_23~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[13]~6 .lut_mask = 16'hFFFD;
defparam \my_slc|d0|MDR_reg|data_out[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N29
dffeas \my_slc|d0|MDR_reg|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~10_combout  = (!\my_slc|state_controller|State.S_07~q  & (!\my_slc|state_controller|WideOr24~combout  & (!\my_slc|state_controller|State.S_06~q  & \my_slc|d0|MDR_reg|data_out [4])))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|MDR_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11~10 .lut_mask = 16'h0100;
defparam \my_slc|d0|BUS_inst|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N2
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux11~7_combout )) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux11~10_combout ))))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux11~7_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux11~10_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11~8 .lut_mask = 16'hA0CF;
defparam \my_slc|d0|BUS_inst|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N22
cycloneive_lcell_comb \my_slc|d0|IR_reg|data_out[6]~0 (
// Equation(s):
// \my_slc|d0|IR_reg|data_out[6]~0_combout  = (\my_slc|state_controller|State.S_35~q ) # (!\Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_35~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[6]~0 .lut_mask = 16'hCFCF;
defparam \my_slc|d0|IR_reg|data_out[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N29
dffeas \my_slc|d0|IR_reg|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N30
cycloneive_lcell_comb \my_slc|state_controller|State~38 (
// Equation(s):
// \my_slc|state_controller|State~38_combout  = (\Reset~input_o  & \my_slc|state_controller|State.S_04~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|state_controller|State.S_04~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~38 .lut_mask = 16'hF000;
defparam \my_slc|state_controller|State~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N31
dffeas \my_slc|state_controller|State.S_21 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_21 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~11_combout  = (!\my_slc|state_controller|State.S_06~q  & (!\my_slc|state_controller|WideOr24~combout  & (!\my_slc|state_controller|State.S_07~q  & \my_slc|d0|MDR_reg|data_out [0])))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|MDR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~11 .lut_mask = 16'h0100;
defparam \my_slc|d0|BUS_inst|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~7_combout  = (\my_slc|d0|PC_reg|data_out [0] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [0]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~7 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux15~7_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux15~11_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux15~11_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux15~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~8 .lut_mask = 16'hA0DD;
defparam \my_slc|d0|BUS_inst|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~10_combout  = (\my_slc|d0|Address_adder|Add0~0_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\my_slc|d0|Address_adder|Add0~0_combout ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~10 .lut_mask = 16'hF0A0;
defparam \my_slc|d0|BUS_inst|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N22
cycloneive_lcell_comb \my_slc|state_controller|ALUK[0] (
// Equation(s):
// \my_slc|state_controller|ALUK [0] = (\my_slc|state_controller|State.S_05~q ) # (\my_slc|state_controller|State.S_23~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [0]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[0] .lut_mask = 16'hFFCC;
defparam \my_slc|state_controller|ALUK[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N10
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~38 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~38_combout  = (\Reset~input_o  & (!\my_slc|state_controller|State.S_16_1~q  & (\my_slc|state_controller|WideOr21~0_combout  & !\my_slc|state_controller|State.S_16_2~q )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_16_1~q ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~38 .lut_mask = 16'h0020;
defparam \my_slc|d0|MDR_reg|data_out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N8
cycloneive_io_ibuf \Data[11]~input (
	.i(Data[11]),
	.ibar(gnd),
	.o(\Data[11]~input_o ));
// synopsys translate_off
defparam \Data[11]~input .bus_hold = "false";
defparam \Data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N3
dffeas \my_slc|tr0|Data_read_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N1
cycloneive_io_ibuf \S[11]~input (
	.i(S[11]),
	.ibar(gnd),
	.o(\S[11]~input_o ));
// synopsys translate_off
defparam \S[11]~input .bus_hold = "false";
defparam \S[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N2
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~27 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~27_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[11]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [11]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [11]),
	.datad(\S[11]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~27 .lut_mask = 16'hC840;
defparam \my_slc|d0|MDR_reg|data_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N22
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~28 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~28_combout  = (\my_slc|d0|MDR_reg|data_out~27_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux4~combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|d0|MDR_reg|data_out~27_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux4~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~28 .lut_mask = 16'hF2F0;
defparam \my_slc|d0|MDR_reg|data_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N23
dffeas \my_slc|d0|MDR_reg|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4~12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~12_combout  = (\my_slc|d0|MDR_reg|data_out [11] & (!\my_slc|state_controller|State.S_07~q  & (!\my_slc|state_controller|State.S_06~q  & !\my_slc|state_controller|WideOr24~combout )))

	.dataa(\my_slc|d0|MDR_reg|data_out [11]),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4~12 .lut_mask = 16'h0002;
defparam \my_slc|d0|BUS_inst|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~8_combout  = (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & (\my_slc|d0|BUS_inst|Mux6~6_combout  & \my_slc|d0|PC_reg|data_out [11])))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datad(\my_slc|d0|PC_reg|data_out [11]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4~8 .lut_mask = 16'h4000;
defparam \my_slc|d0|BUS_inst|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~9_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux4~8_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux4~12_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux4~12_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux4~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4~9 .lut_mask = 16'hC0BB;
defparam \my_slc|d0|BUS_inst|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N4
cycloneive_lcell_comb \my_slc|state_controller|ALUK[1] (
// Equation(s):
// \my_slc|state_controller|ALUK [1] = (\my_slc|state_controller|State.S_09~q ) # (\my_slc|state_controller|State.S_23~q )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|ALUK [1]),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|ALUK[1] .lut_mask = 16'hFFCC;
defparam \my_slc|state_controller|ALUK[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \S[2]~input (
	.i(S[2]),
	.ibar(gnd),
	.o(\S[2]~input_o ));
// synopsys translate_off
defparam \S[2]~input .bus_hold = "false";
defparam \S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N8
cycloneive_io_ibuf \Data[2]~input (
	.i(Data[2]),
	.ibar(gnd),
	.o(\Data[2]~input_o ));
// synopsys translate_off
defparam \Data[2]~input .bus_hold = "false";
defparam \Data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N1
dffeas \my_slc|tr0|Data_read_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N0
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~9 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~9_combout  = (\my_slc|d0|MDR_reg|data_out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[2]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [2])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[2]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [2]),
	.datad(\my_slc|d0|MDR_reg|data_out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~9 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N6
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~10 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~10_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_reg|data_out~9_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux13~combout ))))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|MDR_reg|data_out~9_combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux13~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~10 .lut_mask = 16'h8A88;
defparam \my_slc|d0|MDR_reg|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N7
dffeas \my_slc|d0|MDR_reg|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux13~16 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux13~16_combout  = (!\my_slc|state_controller|WideOr24~combout  & (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|MDR_reg|data_out [2] & !\my_slc|state_controller|State.S_06~q )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|MDR_reg|data_out [2]),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux13~16 .lut_mask = 16'h0010;
defparam \my_slc|d0|BUS_inst|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N28
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux13~13 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux13~13_combout  = (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & (\my_slc|d0|BUS_inst|Mux6~6_combout  & \my_slc|d0|PC_reg|data_out [2])))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datad(\my_slc|d0|PC_reg|data_out [2]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux13~13 .lut_mask = 16'h4000;
defparam \my_slc|d0|BUS_inst|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux13~14 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux13~14_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux13~13_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|BUS_inst|Mux13~16_combout )) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux13~16_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux13~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux13~14 .lut_mask = 16'hD951;
defparam \my_slc|d0|BUS_inst|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \S[10]~input (
	.i(S[10]),
	.ibar(gnd),
	.o(\S[10]~input_o ));
// synopsys translate_off
defparam \S[10]~input .bus_hold = "false";
defparam \S[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \Data[10]~input (
	.i(Data[10]),
	.ibar(gnd),
	.o(\Data[10]~input_o ));
// synopsys translate_off
defparam \Data[10]~input .bus_hold = "false";
defparam \Data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N5
dffeas \my_slc|tr0|Data_read_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N4
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~25 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~25_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[10]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [10])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[10]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [10]),
	.datad(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~25 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N12
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~26 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~26_combout  = (\my_slc|d0|MDR_reg|data_out~25_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux5~combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|MDR_reg|data_out~25_combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux5~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~26 .lut_mask = 16'hCECC;
defparam \my_slc|d0|MDR_reg|data_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N13
dffeas \my_slc|d0|MDR_reg|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5~12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~12_combout  = (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MDR_reg|data_out [10] & (!\my_slc|state_controller|State.S_06~q  & !\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|MDR_reg|data_out [10]),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5~12 .lut_mask = 16'h0004;
defparam \my_slc|d0|BUS_inst|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~8_combout  = (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|BUS_inst|Mux6~6_combout  & (\my_slc|d0|PC_reg|data_out [10] & \my_slc|d0|MAR_reg|data_out[11]~0_combout )))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5~8 .lut_mask = 16'h4000;
defparam \my_slc|d0|BUS_inst|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~9_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux5~8_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|BUS_inst|Mux5~12_combout )) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux5~12_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux5~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5~9 .lut_mask = 16'hD951;
defparam \my_slc|d0|BUS_inst|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~9_combout  = (!\my_slc|state_controller|State.S_23~q  & (!\my_slc|state_controller|State.S_09~q  & !\my_slc|state_controller|State.S_05~q ))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~9 .lut_mask = 16'h0011;
defparam \my_slc|d0|BUS_inst|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][10]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][10]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N21
dffeas \my_slc|d0|regfile|Reg_Array[7][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][10]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][10]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][4]~6 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][4]~6_combout  = (\my_slc|state_controller|State.S_05~q ) # ((\my_slc|state_controller|State.S_09~q ) # (\my_slc|state_controller|State.S_01~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_05~q ),
	.datac(\my_slc|state_controller|State.S_09~q ),
	.datad(\my_slc|state_controller|State.S_01~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][4]~6 .lut_mask = 16'hFFFC;
defparam \my_slc|d0|regfile|Reg_Array[5][4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][4]~41 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][4]~41_combout  = (!\my_slc|d0|IR_reg|data_out [10] & (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ) # (\my_slc|state_controller|State.S_27~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [10]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][4]~41 .lut_mask = 16'h0504;
defparam \my_slc|d0|regfile|Reg_Array[4][4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N28
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][4]~152 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][4]~152_combout  = ((\my_slc|d0|IR_reg|data_out [9] & (\my_slc|d0|IR_reg|data_out [11] & \my_slc|d0|regfile|Reg_Array[4][4]~41_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_reg|data_out [9]),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|IR_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Reg_Array[4][4]~41_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][4]~152 .lut_mask = 16'hB333;
defparam \my_slc|d0|regfile|Reg_Array[5][4]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N3
dffeas \my_slc|d0|regfile|Reg_Array[5][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][10]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][10]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][4]~22 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][4]~22_combout  = (\my_slc|d0|IR_reg|data_out [10] & (!\my_slc|state_controller|State.S_04~q  & ((\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ) # (\my_slc|state_controller|State.S_27~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [10]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][4]~22 .lut_mask = 16'h0A08;
defparam \my_slc|d0|regfile|Reg_Array[6][4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][4]~153 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][4]~153_combout  = ((\my_slc|d0|IR_reg|data_out [11] & (!\my_slc|d0|IR_reg|data_out [9] & \my_slc|d0|regfile|Reg_Array[6][4]~22_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_reg|data_out [11]),
	.datab(\my_slc|d0|IR_reg|data_out [9]),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|regfile|Reg_Array[6][4]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][4]~153 .lut_mask = 16'h2F0F;
defparam \my_slc|d0|regfile|Reg_Array[6][4]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N31
dffeas \my_slc|d0|regfile|Reg_Array[6][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N28
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][10]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][10]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N24
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][4]~154 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][4]~154_combout  = ((!\my_slc|d0|IR_reg|data_out [9] & (\my_slc|d0|IR_reg|data_out [11] & \my_slc|d0|regfile|Reg_Array[4][4]~41_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_reg|data_out [9]),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|IR_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Reg_Array[4][4]~41_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][4]~154 .lut_mask = 16'h7333;
defparam \my_slc|d0|regfile|Reg_Array[4][4]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N29
dffeas \my_slc|d0|regfile|Reg_Array[4][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N22
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~8_combout  = (\my_slc|d0|PC_reg|data_out [7] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8~8 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \S[7]~input (
	.i(S[7]),
	.ibar(gnd),
	.o(\S[7]~input_o ));
// synopsys translate_off
defparam \S[7]~input .bus_hold = "false";
defparam \S[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N8
cycloneive_io_ibuf \Data[7]~input (
	.i(Data[7]),
	.ibar(gnd),
	.o(\Data[7]~input_o ));
// synopsys translate_off
defparam \Data[7]~input .bus_hold = "false";
defparam \Data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N31
dffeas \my_slc|tr0|Data_read_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N30
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~19 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~19_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[7]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [7])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[7]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [7]),
	.datad(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~19 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N0
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~20 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~20_combout  = (\my_slc|d0|MDR_reg|data_out~19_combout ) # ((\Reset~input_o  & (\my_slc|d0|BUS_inst|Mux8~combout  & !\my_slc|state_controller|WideOr21~0_combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|BUS_inst|Mux8~combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|MDR_reg|data_out~19_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~20 .lut_mask = 16'hFF08;
defparam \my_slc|d0|MDR_reg|data_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N1
dffeas \my_slc|d0|MDR_reg|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N28
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8~12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~12_combout  = (!\my_slc|state_controller|State.S_07~q  & (!\my_slc|state_controller|WideOr24~combout  & (!\my_slc|state_controller|State.S_06~q  & \my_slc|d0|MDR_reg|data_out [7])))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|MDR_reg|data_out [7]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8~12 .lut_mask = 16'h0100;
defparam \my_slc|d0|BUS_inst|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~9_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux8~8_combout )) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux8~12_combout ))))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux8~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux8~12_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8~9 .lut_mask = 16'hA0CF;
defparam \my_slc|d0|BUS_inst|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[2][4]~79 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[2][4]~79_combout  = (\my_slc|d0|IR_reg|data_out [10] & ((\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ) # ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|State.S_27~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [10]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[2][4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][4]~79 .lut_mask = 16'hAAA8;
defparam \my_slc|d0|regfile|Reg_Array[2][4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[3][4]~159 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[3][4]~159_combout  = ((\my_slc|d0|IR_reg|data_out [9] & (!\my_slc|d0|IR_reg|data_out [11] & \my_slc|d0|regfile|Reg_Array[2][4]~79_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_reg|data_out [9]),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|IR_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Reg_Array[2][4]~79_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][4]~159 .lut_mask = 16'h3B33;
defparam \my_slc|d0|regfile|Reg_Array[3][4]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N5
dffeas \my_slc|d0|regfile|Reg_Array[3][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[2][4]~156 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[2][4]~156_combout  = ((!\my_slc|d0|IR_reg|data_out [9] & (!\my_slc|d0|IR_reg|data_out [11] & \my_slc|d0|regfile|Reg_Array[2][4]~79_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_reg|data_out [9]),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|IR_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Reg_Array[2][4]~79_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][4]~156 .lut_mask = 16'h3733;
defparam \my_slc|d0|regfile|Reg_Array[2][4]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N17
dffeas \my_slc|d0|regfile|Reg_Array[2][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][10]~98 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][10]~98_combout  = (!\my_slc|d0|IR_reg|data_out [10] & ((\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ) # ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|state_controller|State.S_27~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [10]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ),
	.datac(\my_slc|state_controller|State.S_04~q ),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][10]~98_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][10]~98 .lut_mask = 16'h5554;
defparam \my_slc|d0|regfile|Reg_Array[1][10]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[0][5]~158 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[0][5]~158_combout  = ((!\my_slc|d0|IR_reg|data_out [9] & (!\my_slc|d0|IR_reg|data_out [11] & \my_slc|d0|regfile|Reg_Array[1][10]~98_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_reg|data_out [9]),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|IR_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Reg_Array[1][10]~98_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][5]~158 .lut_mask = 16'h3733;
defparam \my_slc|d0|regfile|Reg_Array[0][5]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N9
dffeas \my_slc|d0|regfile|Reg_Array[0][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][10]~157 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][10]~157_combout  = ((\my_slc|d0|IR_reg|data_out [9] & (!\my_slc|d0|IR_reg|data_out [11] & \my_slc|d0|regfile|Reg_Array[1][10]~98_combout ))) # (!\Reset~input_o )

	.dataa(\my_slc|d0|IR_reg|data_out [9]),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|IR_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Reg_Array[1][10]~98_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][10]~157 .lut_mask = 16'h3B33;
defparam \my_slc|d0|regfile|Reg_Array[1][10]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N15
dffeas \my_slc|d0|regfile|Reg_Array[1][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N14
cycloneive_lcell_comb \my_slc|d0|regfile|Mux8~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux8~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][7]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][7]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][7]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][7]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux8~2 .lut_mask = 16'hFA44;
defparam \my_slc|d0|regfile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Mux8~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux8~3_combout  = (\my_slc|d0|regfile|Mux8~2_combout  & ((\my_slc|d0|regfile|Reg_Array[3][7]~q ) # ((!\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|regfile|Mux8~2_combout  & (((\my_slc|d0|regfile|Reg_Array[2][7]~q  & 
// \my_slc|d0|SR1_in|out[1]~1_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[3][7]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[2][7]~q ),
	.datac(\my_slc|d0|regfile|Mux8~2_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux8~3 .lut_mask = 16'hACF0;
defparam \my_slc|d0|regfile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N19
dffeas \my_slc|d0|regfile|Reg_Array[5][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][7]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][7]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N13
dffeas \my_slc|d0|regfile|Reg_Array[7][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][7]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][7]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N27
dffeas \my_slc|d0|regfile|Reg_Array[6][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N25
dffeas \my_slc|d0|regfile|Reg_Array[4][7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][7] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Mux8~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux8~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[6][7]~q )) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[4][7]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][7]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][7]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux8~0 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|regfile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N28
cycloneive_lcell_comb \my_slc|d0|regfile|Mux8~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux8~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux8~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][7]~q ))) # (!\my_slc|d0|regfile|Mux8~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][7]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux8~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[5][7]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][7]~q ),
	.datad(\my_slc|d0|regfile|Mux8~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux8~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|regfile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux8~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux8~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux8~1_combout ))) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux8~3_combout ))

	.dataa(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|regfile|Mux8~3_combout ),
	.datad(\my_slc|d0|regfile|Mux8~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux8~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|regfile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~10_combout  = (!\my_slc|state_controller|State.S_23~q  & (\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_05~q  & !\my_slc|d0|regfile|Mux8~4_combout )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(\my_slc|d0|regfile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8~10 .lut_mask = 16'h0004;
defparam \my_slc|d0|BUS_inst|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N15
cycloneive_io_ibuf \S[5]~input (
	.i(S[5]),
	.ibar(gnd),
	.o(\S[5]~input_o ));
// synopsys translate_off
defparam \S[5]~input .bus_hold = "false";
defparam \S[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N8
cycloneive_io_ibuf \Data[5]~input (
	.i(Data[5]),
	.ibar(gnd),
	.o(\Data[5]~input_o ));
// synopsys translate_off
defparam \Data[5]~input .bus_hold = "false";
defparam \Data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N15
dffeas \my_slc|tr0|Data_read_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N14
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~15 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~15_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[5]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [5])))))

	.dataa(\S[5]~input_o ),
	.datab(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [5]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~15 .lut_mask = 16'h88C0;
defparam \my_slc|d0|MDR_reg|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N22
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~16 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~16_combout  = (\my_slc|d0|MDR_reg|data_out~15_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux10~combout )))

	.dataa(\my_slc|d0|MDR_reg|data_out~15_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux10~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~16 .lut_mask = 16'hAEAA;
defparam \my_slc|d0|MDR_reg|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N23
dffeas \my_slc|d0|MDR_reg|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N16
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux10~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux10~9_combout  = (\my_slc|d0|MDR_reg|data_out [5] & (!\my_slc|state_controller|WideOr24~combout  & (!\my_slc|state_controller|State.S_06~q  & !\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|d0|MDR_reg|data_out [5]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux10~9 .lut_mask = 16'h0002;
defparam \my_slc|d0|BUS_inst|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N16
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux10~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux10~6_combout  = (\my_slc|d0|PC_reg|data_out [5] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [5]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux10~6 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux10~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux10~7_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux10~6_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux10~9_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux10~9_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux10~6_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux10~7 .lut_mask = 16'hA0DD;
defparam \my_slc|d0|BUS_inst|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N31
dffeas \my_slc|d0|regfile|Reg_Array[3][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N20
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux14~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux14~0_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_reg|data_out[11]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux14~0 .lut_mask = 16'hCC8C;
defparam \my_slc|d0|addr2mux|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N12
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[1]~2 (
// Equation(s):
// \my_slc|d0|addr1mux|out[1]~2_combout  = (\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|PC_reg|data_out [1]))) # (!\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|SR1_in|out[2]~2_combout ))

	.dataa(\my_slc|state_controller|WideOr23~0_combout ),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|PC_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[1]~2 .lut_mask = 16'hEE44;
defparam \my_slc|d0|addr1mux|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N31
dffeas \my_slc|d0|regfile|Reg_Array[2][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N19
dffeas \my_slc|d0|regfile|Reg_Array[0][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][1]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][1]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N7
dffeas \my_slc|d0|regfile|Reg_Array[1][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y35_N1
dffeas \my_slc|d0|regfile|Reg_Array[3][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Mux14~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux14~2_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[3][1]~q ))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[1][1]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[1][1]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[3][1]~q ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux14~2 .lut_mask = 16'hF588;
defparam \my_slc|d0|regfile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux14~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux14~3_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux14~2_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux14~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][1]~q )) # 
// (!\my_slc|d0|regfile|Mux14~2_combout  & ((\my_slc|d0|regfile|Reg_Array[0][1]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][1]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][1]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Mux14~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux14~3 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|regfile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][1]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][1]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N21
dffeas \my_slc|d0|regfile|Reg_Array[5][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N3
dffeas \my_slc|d0|regfile|Reg_Array[7][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][1]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][1]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N1
dffeas \my_slc|d0|regfile|Reg_Array[6][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N29
dffeas \my_slc|d0|regfile|Reg_Array[4][1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][1] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N28
cycloneive_lcell_comb \my_slc|d0|regfile|Mux14~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux14~0_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[6][1]~q ) # ((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Reg_Array[4][1]~q  & 
// !\my_slc|d0|SR1_in|out[0]~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][1]~q ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[4][1]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux14~0 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|regfile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Mux14~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux14~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux14~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][1]~q ))) # (!\my_slc|d0|regfile|Mux14~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][1]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux14~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[5][1]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][1]~q ),
	.datad(\my_slc|d0|regfile|Mux14~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux14~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|regfile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N28
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[1]~3 (
// Equation(s):
// \my_slc|d0|addr1mux|out[1]~3_combout  = (\my_slc|d0|addr1mux|out[1]~2_combout  & ((\my_slc|state_controller|WideOr23~0_combout ) # ((\my_slc|d0|regfile|Mux14~1_combout )))) # (!\my_slc|d0|addr1mux|out[1]~2_combout  & 
// (!\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|regfile|Mux14~3_combout )))

	.dataa(\my_slc|d0|addr1mux|out[1]~2_combout ),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|regfile|Mux14~3_combout ),
	.datad(\my_slc|d0|regfile|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[1]~3 .lut_mask = 16'hBA98;
defparam \my_slc|d0|addr1mux|out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N18
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~1 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~1_combout  = (\my_slc|d0|BUS_inst|Mux15~combout  & \Reset~input_o )

	.dataa(\my_slc|d0|BUS_inst|Mux15~combout ),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~1 .lut_mask = 16'h8888;
defparam \my_slc|d0|MAR_reg|data_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N4
cycloneive_lcell_comb \my_slc|d0|IR_reg|data_out[0]~feeder (
// Equation(s):
// \my_slc|d0|IR_reg|data_out[0]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|IR_reg|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|IR_reg|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N5
dffeas \my_slc|d0|IR_reg|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_reg|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N10
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux15~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux15~0_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_reg|data_out[11]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux15~0 .lut_mask = 16'hCC8C;
defparam \my_slc|d0|addr2mux|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N0
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~0 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~0_combout  = (\my_slc|d0|addr1mux|out[0]~1_combout  & (\my_slc|d0|addr2mux|Mux15~0_combout  $ (VCC))) # (!\my_slc|d0|addr1mux|out[0]~1_combout  & (\my_slc|d0|addr2mux|Mux15~0_combout  & VCC))
// \my_slc|d0|Address_adder|Add0~1  = CARRY((\my_slc|d0|addr1mux|out[0]~1_combout  & \my_slc|d0|addr2mux|Mux15~0_combout ))

	.dataa(\my_slc|d0|addr1mux|out[0]~1_combout ),
	.datab(\my_slc|d0|addr2mux|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|Address_adder|Add0~0_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~1 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|Address_adder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N2
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~2 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~2_combout  = (\my_slc|d0|addr2mux|Mux14~0_combout  & ((\my_slc|d0|addr1mux|out[1]~3_combout  & (\my_slc|d0|Address_adder|Add0~1  & VCC)) # (!\my_slc|d0|addr1mux|out[1]~3_combout  & (!\my_slc|d0|Address_adder|Add0~1 )))) # 
// (!\my_slc|d0|addr2mux|Mux14~0_combout  & ((\my_slc|d0|addr1mux|out[1]~3_combout  & (!\my_slc|d0|Address_adder|Add0~1 )) # (!\my_slc|d0|addr1mux|out[1]~3_combout  & ((\my_slc|d0|Address_adder|Add0~1 ) # (GND)))))
// \my_slc|d0|Address_adder|Add0~3  = CARRY((\my_slc|d0|addr2mux|Mux14~0_combout  & (!\my_slc|d0|addr1mux|out[1]~3_combout  & !\my_slc|d0|Address_adder|Add0~1 )) # (!\my_slc|d0|addr2mux|Mux14~0_combout  & ((!\my_slc|d0|Address_adder|Add0~1 ) # 
// (!\my_slc|d0|addr1mux|out[1]~3_combout ))))

	.dataa(\my_slc|d0|addr2mux|Mux14~0_combout ),
	.datab(\my_slc|d0|addr1mux|out[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~1 ),
	.combout(\my_slc|d0|Address_adder|Add0~2_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~3 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~2 .lut_mask = 16'h9617;
defparam \my_slc|d0|Address_adder|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N16
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~9_combout  = (\my_slc|d0|Address_adder|Add0~2_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\my_slc|d0|Address_adder|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14~9 .lut_mask = 16'hEE00;
defparam \my_slc|d0|BUS_inst|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \S[1]~input (
	.i(S[1]),
	.ibar(gnd),
	.o(\S[1]~input_o ));
// synopsys translate_off
defparam \S[1]~input .bus_hold = "false";
defparam \S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \Data[1]~input (
	.i(Data[1]),
	.ibar(gnd),
	.o(\Data[1]~input_o ));
// synopsys translate_off
defparam \Data[1]~input .bus_hold = "false";
defparam \Data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N23
dffeas \my_slc|tr0|Data_read_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N22
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~7 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~7_combout  = (\my_slc|d0|MDR_reg|data_out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[1]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [1])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[1]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [1]),
	.datad(\my_slc|d0|MDR_reg|data_out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~7 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N20
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~8 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~8_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_reg|data_out~7_combout ) # ((\my_slc|d0|BUS_inst|Mux14~combout  & !\my_slc|state_controller|WideOr21~0_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux14~combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|MDR_reg|data_out~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~8 .lut_mask = 16'hCC08;
defparam \my_slc|d0|MDR_reg|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N21
dffeas \my_slc|d0|MDR_reg|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~10_combout  = (!\my_slc|state_controller|State.S_06~q  & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MDR_reg|data_out [1] & !\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MDR_reg|data_out [1]),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14~10 .lut_mask = 16'h0010;
defparam \my_slc|d0|BUS_inst|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~7_combout  = (\my_slc|d0|PC_reg|data_out [1] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14~7 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux14~7_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux14~10_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux14~10_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux14~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14~8 .lut_mask = 16'hC0BB;
defparam \my_slc|d0|BUS_inst|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N2
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[1]~9 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[1]~9_combout  = (\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|IR_reg|data_out [0])) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][1]~q ))) # (!\my_slc|d0|IR_reg|data_out 
// [0] & (\my_slc|d0|regfile|Reg_Array[0][1]~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][1]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][1]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[1]~9 .lut_mask = 16'hDC98;
defparam \my_slc|d0|SR2_mux|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N30
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[1]~10 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[1]~10_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[1]~9_combout  & (\my_slc|d0|regfile|Reg_Array[3][1]~q )) # (!\my_slc|d0|SR2_mux|out[1]~9_combout  & ((\my_slc|d0|regfile|Reg_Array[2][1]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[1]~9_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[3][1]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][1]~q ),
	.datad(\my_slc|d0|SR2_mux|out[1]~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[1]~10 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N24
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[1]~7 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[1]~7_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][1]~q ) # ((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & (((!\my_slc|d0|IR_reg|data_out [0] & 
// \my_slc|d0|regfile|Reg_Array[4][1]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][1]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|regfile|Reg_Array[4][1]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[1]~7 .lut_mask = 16'hCBC8;
defparam \my_slc|d0|SR2_mux|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N24
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[1]~8 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[1]~8_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[1]~7_combout  & ((\my_slc|d0|regfile|Reg_Array[7][1]~q ))) # (!\my_slc|d0|SR2_mux|out[1]~7_combout  & (\my_slc|d0|regfile|Reg_Array[5][1]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[1]~7_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][1]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][1]~q ),
	.datad(\my_slc|d0|SR2_mux|out[1]~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[1]~8 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_mux|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N12
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[1]~11 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[1]~11_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[1]~8_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[1]~10_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[1]~10_combout ),
	.datad(\my_slc|d0|SR2_mux|out[1]~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[1]~11 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_mux|out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~5_combout  = (\my_slc|d0|SR2_mux|out[1]~11_combout ) # ((\my_slc|state_controller|ALUK [1]) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [1])))

	.dataa(\my_slc|d0|SR2_mux|out[1]~11_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14~5 .lut_mask = 16'hFEFA;
defparam \my_slc|d0|BUS_inst|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Mux14~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux14~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux14~1_combout ))) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux14~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux14~3_combout ),
	.datad(\my_slc|d0|regfile|Mux14~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux14~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|regfile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[1]~12 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[1]~12_combout  = (\my_slc|d0|SR2_mux|out[1]~11_combout ) # ((\my_slc|d0|IR_reg|data_out [1] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|SR2_mux|out[1]~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[1]~12 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_mux|out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N24
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[0]~4 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[0]~4_combout  = (\my_slc|state_controller|SR2MUX~0_combout  & (\my_slc|d0|IR_reg|data_out [0])) # (!\my_slc|state_controller|SR2MUX~0_combout  & ((!\my_slc|d0|IR_reg|data_out [2])))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(gnd),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[0]~4 .lut_mask = 16'hAA33;
defparam \my_slc|d0|SR2_mux|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N13
dffeas \my_slc|d0|regfile|Reg_Array[3][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N15
dffeas \my_slc|d0|regfile|Reg_Array[2][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N13
dffeas \my_slc|d0|regfile|Reg_Array[1][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N23
dffeas \my_slc|d0|regfile|Reg_Array[0][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N28
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[0]~2 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[0]~2_combout  = (\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & (\my_slc|d0|regfile|Reg_Array[1][0]~q )) # (!\my_slc|d0|IR_reg|data_out 
// [0] & ((\my_slc|d0|regfile|Reg_Array[0][0]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][0]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][0]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[0]~2 .lut_mask = 16'hEE30;
defparam \my_slc|d0|SR2_mux|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N14
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[0]~3 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[0]~3_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[0]~2_combout  & (\my_slc|d0|regfile|Reg_Array[3][0]~q )) # (!\my_slc|d0|SR2_mux|out[0]~2_combout  & ((\my_slc|d0|regfile|Reg_Array[2][0]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[0]~2_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[3][0]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][0]~q ),
	.datad(\my_slc|d0|SR2_mux|out[0]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[0]~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N31
dffeas \my_slc|d0|regfile|Reg_Array[6][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N9
dffeas \my_slc|d0|regfile|Reg_Array[4][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[0]~0 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[0]~0_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][0]~q ) # ((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|regfile|Reg_Array[4][0]~q  & 
// !\my_slc|d0|IR_reg|data_out [0]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][0]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[4][0]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[0]~0 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|SR2_mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N7
dffeas \my_slc|d0|regfile|Reg_Array[7][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N17
dffeas \my_slc|d0|regfile|Reg_Array[5][0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][0] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N6
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[0]~1 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[0]~1_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][0]~q )) # (!\my_slc|d0|SR2_mux|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][0]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (\my_slc|d0|SR2_mux|out[0]~0_combout ))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|SR2_mux|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][0]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[5][0]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[0]~1 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|SR2_mux|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N2
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[0]~5 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[0]~5_combout  = (\my_slc|d0|SR2_mux|out[0]~4_combout  & ((\my_slc|state_controller|SR2MUX~0_combout ) # ((\my_slc|d0|SR2_mux|out[0]~3_combout )))) # (!\my_slc|d0|SR2_mux|out[0]~4_combout  & 
// (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|SR2_mux|out[0]~1_combout ))))

	.dataa(\my_slc|d0|SR2_mux|out[0]~4_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|SR2_mux|out[0]~3_combout ),
	.datad(\my_slc|d0|SR2_mux|out[0]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[0]~5 .lut_mask = 16'hB9A8;
defparam \my_slc|d0|SR2_mux|out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N0
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~0 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~0_combout  = (\my_slc|d0|SR2_mux|out[0]~5_combout  & (\my_slc|d0|regfile|Mux15~4_combout  $ (VCC))) # (!\my_slc|d0|SR2_mux|out[0]~5_combout  & (\my_slc|d0|regfile|Mux15~4_combout  & VCC))
// \my_slc|d0|Regiter_adder|Add0~1  = CARRY((\my_slc|d0|SR2_mux|out[0]~5_combout  & \my_slc|d0|regfile|Mux15~4_combout ))

	.dataa(\my_slc|d0|SR2_mux|out[0]~5_combout ),
	.datab(\my_slc|d0|regfile|Mux15~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_slc|d0|Regiter_adder|Add0~0_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~1 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~0 .lut_mask = 16'h6688;
defparam \my_slc|d0|Regiter_adder|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N2
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~2 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~2_combout  = (\my_slc|d0|regfile|Mux14~4_combout  & ((\my_slc|d0|SR2_mux|out[1]~12_combout  & (\my_slc|d0|Regiter_adder|Add0~1  & VCC)) # (!\my_slc|d0|SR2_mux|out[1]~12_combout  & (!\my_slc|d0|Regiter_adder|Add0~1 )))) # 
// (!\my_slc|d0|regfile|Mux14~4_combout  & ((\my_slc|d0|SR2_mux|out[1]~12_combout  & (!\my_slc|d0|Regiter_adder|Add0~1 )) # (!\my_slc|d0|SR2_mux|out[1]~12_combout  & ((\my_slc|d0|Regiter_adder|Add0~1 ) # (GND)))))
// \my_slc|d0|Regiter_adder|Add0~3  = CARRY((\my_slc|d0|regfile|Mux14~4_combout  & (!\my_slc|d0|SR2_mux|out[1]~12_combout  & !\my_slc|d0|Regiter_adder|Add0~1 )) # (!\my_slc|d0|regfile|Mux14~4_combout  & ((!\my_slc|d0|Regiter_adder|Add0~1 ) # 
// (!\my_slc|d0|SR2_mux|out[1]~12_combout ))))

	.dataa(\my_slc|d0|regfile|Mux14~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[1]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~1 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~2_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~3 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~2 .lut_mask = 16'h9617;
defparam \my_slc|d0|Regiter_adder|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~4_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|regfile|Mux14~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|Regiter_adder|Add0~2_combout )))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|d0|regfile|Mux14~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|d0|Regiter_adder|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14~4 .lut_mask = 16'h0702;
defparam \my_slc|d0|BUS_inst|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~6_combout  = (\my_slc|d0|BUS_inst|Mux14~4_combout ) # ((\my_slc|d0|BUS_inst|Mux14~5_combout  & (\my_slc|d0|regfile|Mux14~4_combout  & \my_slc|state_controller|ALUK [0])))

	.dataa(\my_slc|d0|BUS_inst|Mux14~5_combout ),
	.datab(\my_slc|d0|regfile|Mux14~4_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|d0|BUS_inst|Mux14~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14~6 .lut_mask = 16'hFF80;
defparam \my_slc|d0|BUS_inst|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N0
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux14 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux14~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux14~8_combout  & (\my_slc|d0|BUS_inst|Mux14~9_combout )) # (!\my_slc|d0|BUS_inst|Mux14~8_combout  & ((\my_slc|d0|BUS_inst|Mux14~6_combout ))))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (((\my_slc|d0|BUS_inst|Mux14~8_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux14~9_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux14~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux14~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux14~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux14 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|BUS_inst|Mux14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N28
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~3 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~3_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux14~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux14~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~3 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N28
cycloneive_lcell_comb \my_slc|d0|IR_reg|data_out[1]~feeder (
// Equation(s):
// \my_slc|d0|IR_reg|data_out[1]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|IR_reg|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|IR_reg|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N29
dffeas \my_slc|d0|IR_reg|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|IR_reg|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N21
dffeas \my_slc|d0|regfile|Reg_Array[2][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N23
dffeas \my_slc|d0|regfile|Reg_Array[1][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N25
dffeas \my_slc|d0|regfile|Reg_Array[0][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N24
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[5]~32 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[5]~32_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][5]~q ) # ((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|regfile|Reg_Array[0][5]~q  & 
// !\my_slc|d0|IR_reg|data_out [1]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][5]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][5]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[5]~32 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|SR2_mux|out[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N20
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[5]~33 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[5]~33_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[5]~32_combout  & (\my_slc|d0|regfile|Reg_Array[3][5]~q )) # (!\my_slc|d0|SR2_mux|out[5]~32_combout  & ((\my_slc|d0|regfile|Reg_Array[2][5]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[5]~32_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[3][5]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[2][5]~q ),
	.datad(\my_slc|d0|SR2_mux|out[5]~32_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[5]~33 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|SR2_mux|out[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N25
dffeas \my_slc|d0|regfile|Reg_Array[6][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N23
dffeas \my_slc|d0|regfile|Reg_Array[4][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N22
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[5]~30 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[5]~30_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][5]~q ) # ((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|regfile|Reg_Array[4][5]~q  & 
// !\my_slc|d0|IR_reg|data_out [0]))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[6][5]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[4][5]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[5]~30 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|SR2_mux|out[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N11
dffeas \my_slc|d0|regfile|Reg_Array[5][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N11
dffeas \my_slc|d0|regfile|Reg_Array[7][5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][5] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N10
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[5]~31 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[5]~31_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[5]~30_combout  & ((\my_slc|d0|regfile|Reg_Array[7][5]~q ))) # (!\my_slc|d0|SR2_mux|out[5]~30_combout  & (\my_slc|d0|regfile|Reg_Array[5][5]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (\my_slc|d0|SR2_mux|out[5]~30_combout ))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|SR2_mux|out[5]~30_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][5]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[7][5]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[5]~31 .lut_mask = 16'hEC64;
defparam \my_slc|d0|SR2_mux|out[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N6
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[5]~34 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[5]~34_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[5]~31_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[5]~33_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[5]~33_combout ),
	.datad(\my_slc|d0|SR2_mux|out[5]~31_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[5]~34 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_mux|out[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N16
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[5]~35 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[5]~35_combout  = (\my_slc|d0|SR2_mux|out[5]~34_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|d0|SR2_mux|out[5]~34_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[5]~35 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_mux|out[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Mux10~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux10~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[6][5]~q ))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][5]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][5]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[6][5]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux10~0 .lut_mask = 16'hF2C2;
defparam \my_slc|d0|regfile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Mux10~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux10~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux10~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][5]~q ))) # (!\my_slc|d0|regfile|Mux10~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][5]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux10~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[5][5]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][5]~q ),
	.datad(\my_slc|d0|regfile|Mux10~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux10~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|regfile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N22
cycloneive_lcell_comb \my_slc|d0|regfile|Mux10~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux10~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][5]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][5]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][5]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][5]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux10~2 .lut_mask = 16'hFA44;
defparam \my_slc|d0|regfile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Mux10~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux10~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux10~2_combout  & ((\my_slc|d0|regfile|Reg_Array[3][5]~q ))) # (!\my_slc|d0|regfile|Mux10~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][5]~q )))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux10~2_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[2][5]~q ),
	.datac(\my_slc|d0|regfile|Mux10~2_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[3][5]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux10~3 .lut_mask = 16'hF858;
defparam \my_slc|d0|regfile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux10~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux10~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux10~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux10~3_combout )))

	.dataa(\my_slc|d0|regfile|Mux10~1_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datad(\my_slc|d0|regfile|Mux10~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux10~4 .lut_mask = 16'hAFA0;
defparam \my_slc|d0|regfile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux10~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux10~4_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux10~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_mux|out[5]~35_combout )))) # (!\my_slc|state_controller|ALUK [0] & 
// (\my_slc|state_controller|ALUK [1] & ((!\my_slc|d0|regfile|Mux10~4_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|SR2_mux|out[5]~35_combout ),
	.datad(\my_slc|d0|regfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux10~4 .lut_mask = 16'hA844;
defparam \my_slc|d0|BUS_inst|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y34_N17
dffeas \my_slc|d0|regfile|Reg_Array[7][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y34_N11
dffeas \my_slc|d0|regfile|Reg_Array[5][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N21
dffeas \my_slc|d0|regfile|Reg_Array[4][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y34_N5
dffeas \my_slc|d0|regfile|Reg_Array[6][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Mux11~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux11~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[6][4]~q ))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][4]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][4]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[6][4]~q ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux11~0 .lut_mask = 16'hFA44;
defparam \my_slc|d0|regfile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \my_slc|d0|regfile|Mux11~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux11~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux11~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][4]~q )) # (!\my_slc|d0|regfile|Mux11~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][4]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux11~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[7][4]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[5][4]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Mux11~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux11~1 .lut_mask = 16'hAFC0;
defparam \my_slc|d0|regfile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N22
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[2][4]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[2][4]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N23
dffeas \my_slc|d0|regfile|Reg_Array[2][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[3][4]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[3][4]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N27
dffeas \my_slc|d0|regfile|Reg_Array[3][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[0][4]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[0][4]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][4]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N17
dffeas \my_slc|d0|regfile|Reg_Array[0][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N7
dffeas \my_slc|d0|regfile|Reg_Array[1][4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][4] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Mux11~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux11~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][4]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][4]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][4]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][4]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux11~2 .lut_mask = 16'hFA44;
defparam \my_slc|d0|regfile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Mux11~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux11~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux11~2_combout  & ((\my_slc|d0|regfile|Reg_Array[3][4]~q ))) # (!\my_slc|d0|regfile|Mux11~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][4]~q )))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux11~2_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][4]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][4]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|regfile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux11~3 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|regfile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Mux11~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux11~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux11~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux11~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux11~1_combout ),
	.datad(\my_slc|d0|regfile|Mux11~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux11~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|regfile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N20
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[4]~24 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[4]~24_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][4]~q ) # ((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|regfile|Reg_Array[4][4]~q  & 
// !\my_slc|d0|IR_reg|data_out [0]))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[6][4]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[4][4]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[4]~24 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|SR2_mux|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N4
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[4]~25 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[4]~25_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[4]~24_combout  & (\my_slc|d0|regfile|Reg_Array[7][4]~q )) # (!\my_slc|d0|SR2_mux|out[4]~24_combout  & ((\my_slc|d0|regfile|Reg_Array[5][4]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[4]~24_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[7][4]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][4]~q ),
	.datad(\my_slc|d0|SR2_mux|out[4]~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[4]~25 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N18
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[4]~26 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[4]~26_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][4]~q ) # ((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|regfile|Reg_Array[0][4]~q  & 
// !\my_slc|d0|IR_reg|data_out [1]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][4]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][4]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[4]~26 .lut_mask = 16'hF0AC;
defparam \my_slc|d0|SR2_mux|out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N10
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[4]~27 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[4]~27_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[4]~26_combout  & ((\my_slc|d0|regfile|Reg_Array[3][4]~q ))) # (!\my_slc|d0|SR2_mux|out[4]~26_combout  & (\my_slc|d0|regfile|Reg_Array[2][4]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[4]~26_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][4]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[3][4]~q ),
	.datad(\my_slc|d0|SR2_mux|out[4]~26_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[4]~27 .lut_mask = 16'hF388;
defparam \my_slc|d0|SR2_mux|out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N18
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[4]~28 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[4]~28_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[4]~25_combout )) # (!\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[4]~27_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[4]~25_combout ),
	.datad(\my_slc|d0|SR2_mux|out[4]~27_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[4]~28 .lut_mask = 16'h5140;
defparam \my_slc|d0|SR2_mux|out[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N28
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[4]~29 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[4]~29_combout  = (\my_slc|d0|SR2_mux|out[4]~28_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|d0|SR2_mux|out[4]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[4]~29 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_mux|out[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N30
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[3]~6 (
// Equation(s):
// \my_slc|d0|addr1mux|out[3]~6_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [3])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux12~4_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [3]),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|regfile|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[3]~6 .lut_mask = 16'hBB88;
defparam \my_slc|d0|addr1mux|out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N17
dffeas \my_slc|d0|IR_reg|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N0
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux12~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux12~0_combout  = (\my_slc|d0|IR_reg|data_out [3] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_reg|data_out[11]~0_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [3]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux12~0 .lut_mask = 16'hAA8A;
defparam \my_slc|d0|addr2mux|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N22
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux13~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux13~0_combout  = (\my_slc|d0|IR_reg|data_out [2] & (((\my_slc|state_controller|State.S_21~q ) # (\my_slc|state_controller|State.S_22~q )) # (!\my_slc|d0|MAR_reg|data_out[11]~0_combout )))

	.dataa(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux13~0 .lut_mask = 16'hCCC4;
defparam \my_slc|d0|addr2mux|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N4
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~4 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~4_combout  = ((\my_slc|d0|addr1mux|out[2]~5_combout  $ (\my_slc|d0|addr2mux|Mux13~0_combout  $ (!\my_slc|d0|Address_adder|Add0~3 )))) # (GND)
// \my_slc|d0|Address_adder|Add0~5  = CARRY((\my_slc|d0|addr1mux|out[2]~5_combout  & ((\my_slc|d0|addr2mux|Mux13~0_combout ) # (!\my_slc|d0|Address_adder|Add0~3 ))) # (!\my_slc|d0|addr1mux|out[2]~5_combout  & (\my_slc|d0|addr2mux|Mux13~0_combout  & 
// !\my_slc|d0|Address_adder|Add0~3 )))

	.dataa(\my_slc|d0|addr1mux|out[2]~5_combout ),
	.datab(\my_slc|d0|addr2mux|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~3 ),
	.combout(\my_slc|d0|Address_adder|Add0~4_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~5 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~4 .lut_mask = 16'h698E;
defparam \my_slc|d0|Address_adder|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N6
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~6 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~6_combout  = (\my_slc|d0|addr1mux|out[3]~6_combout  & ((\my_slc|d0|addr2mux|Mux12~0_combout  & (\my_slc|d0|Address_adder|Add0~5  & VCC)) # (!\my_slc|d0|addr2mux|Mux12~0_combout  & (!\my_slc|d0|Address_adder|Add0~5 )))) # 
// (!\my_slc|d0|addr1mux|out[3]~6_combout  & ((\my_slc|d0|addr2mux|Mux12~0_combout  & (!\my_slc|d0|Address_adder|Add0~5 )) # (!\my_slc|d0|addr2mux|Mux12~0_combout  & ((\my_slc|d0|Address_adder|Add0~5 ) # (GND)))))
// \my_slc|d0|Address_adder|Add0~7  = CARRY((\my_slc|d0|addr1mux|out[3]~6_combout  & (!\my_slc|d0|addr2mux|Mux12~0_combout  & !\my_slc|d0|Address_adder|Add0~5 )) # (!\my_slc|d0|addr1mux|out[3]~6_combout  & ((!\my_slc|d0|Address_adder|Add0~5 ) # 
// (!\my_slc|d0|addr2mux|Mux12~0_combout ))))

	.dataa(\my_slc|d0|addr1mux|out[3]~6_combout ),
	.datab(\my_slc|d0|addr2mux|Mux12~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~5 ),
	.combout(\my_slc|d0|Address_adder|Add0~6_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~7 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~6 .lut_mask = 16'h9617;
defparam \my_slc|d0|Address_adder|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~9_combout  = (\my_slc|d0|Address_adder|Add0~6_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\my_slc|d0|Address_adder|Add0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12~9 .lut_mask = 16'hEE00;
defparam \my_slc|d0|BUS_inst|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~7_combout  = (\my_slc|d0|PC_reg|data_out [3] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [3]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12~7 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \S[3]~input (
	.i(S[3]),
	.ibar(gnd),
	.o(\S[3]~input_o ));
// synopsys translate_off
defparam \S[3]~input .bus_hold = "false";
defparam \S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \Data[3]~input (
	.i(Data[3]),
	.ibar(gnd),
	.o(\Data[3]~input_o ));
// synopsys translate_off
defparam \Data[3]~input .bus_hold = "false";
defparam \Data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N19
dffeas \my_slc|tr0|Data_read_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N18
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~11 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~11_combout  = (\my_slc|d0|MDR_reg|data_out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[3]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [3])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[3]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [3]),
	.datad(\my_slc|d0|MDR_reg|data_out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~11 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N26
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~12 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~12_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_reg|data_out~11_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux12~combout ))))

	.dataa(\my_slc|d0|MDR_reg|data_out~11_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux12~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~12 .lut_mask = 16'h8C88;
defparam \my_slc|d0|MDR_reg|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N27
dffeas \my_slc|d0|MDR_reg|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~10_combout  = (!\my_slc|state_controller|State.S_07~q  & (!\my_slc|state_controller|WideOr24~combout  & (!\my_slc|state_controller|State.S_06~q  & \my_slc|d0|MDR_reg|data_out [3])))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|MDR_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12~10 .lut_mask = 16'h0100;
defparam \my_slc|d0|BUS_inst|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~8_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux12~7_combout  & (\my_slc|d0|BUS_inst|Mux6~8_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|BUS_inst|Mux12~10_combout ) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux12~7_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux12~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12~8 .lut_mask = 16'hB383;
defparam \my_slc|d0|BUS_inst|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N31
dffeas \my_slc|d0|regfile|Reg_Array[7][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y34_N27
dffeas \my_slc|d0|regfile|Reg_Array[6][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N25
dffeas \my_slc|d0|regfile|Reg_Array[4][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N12
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[3]~18 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[3]~18_combout  = (\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[6][3]~q )) # (!\my_slc|d0|IR_reg|data_out 
// [1] & ((\my_slc|d0|regfile|Reg_Array[4][3]~q )))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[6][3]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[4][3]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[3]~18 .lut_mask = 16'hEE50;
defparam \my_slc|d0|SR2_mux|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N20
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[3]~19 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[3]~19_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[3]~18_combout  & (\my_slc|d0|regfile|Reg_Array[7][3]~q )) # (!\my_slc|d0|SR2_mux|out[3]~18_combout  & ((\my_slc|d0|regfile|Reg_Array[5][3]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[3]~18_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[7][3]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][3]~q ),
	.datad(\my_slc|d0|SR2_mux|out[3]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[3]~19 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y34_N15
dffeas \my_slc|d0|regfile|Reg_Array[3][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N9
dffeas \my_slc|d0|regfile|Reg_Array[2][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[0][3]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[0][3]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][3]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y33_N27
dffeas \my_slc|d0|regfile|Reg_Array[0][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y33_N21
dffeas \my_slc|d0|regfile|Reg_Array[1][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N16
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[3]~20 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[3]~20_combout  = (\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][3]~q ))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (\my_slc|d0|regfile|Reg_Array[0][3]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][3]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[1][3]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [1]),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[3]~20 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|SR2_mux|out[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[3]~21 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[3]~21_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[3]~20_combout  & (\my_slc|d0|regfile|Reg_Array[3][3]~q )) # (!\my_slc|d0|SR2_mux|out[3]~20_combout  & ((\my_slc|d0|regfile|Reg_Array[2][3]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[3]~20_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[3][3]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[2][3]~q ),
	.datad(\my_slc|d0|SR2_mux|out[3]~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[3]~21 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|SR2_mux|out[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N6
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[3]~22 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[3]~22_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[3]~19_combout )) # (!\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[3]~21_combout )))))

	.dataa(\my_slc|d0|IR_reg|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|SR2_mux|out[3]~19_combout ),
	.datad(\my_slc|d0|SR2_mux|out[3]~21_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[3]~22 .lut_mask = 16'h3120;
defparam \my_slc|d0|SR2_mux|out[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~5_combout  = (\my_slc|d0|SR2_mux|out[3]~22_combout ) # ((\my_slc|state_controller|ALUK [1]) # ((\my_slc|d0|IR_reg|data_out [3] & \my_slc|state_controller|SR2MUX~0_combout )))

	.dataa(\my_slc|d0|SR2_mux|out[3]~22_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|IR_reg|data_out [3]),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12~5 .lut_mask = 16'hFEEE;
defparam \my_slc|d0|BUS_inst|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N16
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[3]~23 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[3]~23_combout  = (\my_slc|d0|SR2_mux|out[3]~22_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [3]))

	.dataa(gnd),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [3]),
	.datad(\my_slc|d0|SR2_mux|out[3]~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[3]~23 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_mux|out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N7
dffeas \my_slc|d0|regfile|Reg_Array[2][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N3
dffeas \my_slc|d0|regfile|Reg_Array[1][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y33_N13
dffeas \my_slc|d0|regfile|Reg_Array[3][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux13~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux13~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Reg_Array[3][2]~q ) # (!\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[1][2]~q  & 
// ((\my_slc|d0|SR1_in|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[1][2]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[3][2]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux13~2 .lut_mask = 16'hE4AA;
defparam \my_slc|d0|regfile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y36_N1
dffeas \my_slc|d0|regfile|Reg_Array[0][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N24
cycloneive_lcell_comb \my_slc|d0|regfile|Mux13~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux13~3_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux13~2_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux13~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][2]~q )) # 
// (!\my_slc|d0|regfile|Mux13~2_combout  & ((\my_slc|d0|regfile|Reg_Array[0][2]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][2]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Mux13~2_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[0][2]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux13~3 .lut_mask = 16'hE3E0;
defparam \my_slc|d0|regfile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Mux13~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux13~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux13~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux13~3_combout )))

	.dataa(\my_slc|d0|regfile|Mux13~1_combout ),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|regfile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux13~4 .lut_mask = 16'hBB88;
defparam \my_slc|d0|regfile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N0
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[2]~15 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[2]~15_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][2]~q ) # ((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|regfile|Reg_Array[0][2]~q  & 
// !\my_slc|d0|IR_reg|data_out [1]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][2]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][2]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[2]~15 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|SR2_mux|out[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N6
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[2]~16 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[2]~16_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[2]~15_combout  & ((\my_slc|d0|regfile|Reg_Array[3][2]~q ))) # (!\my_slc|d0|SR2_mux|out[2]~15_combout  & (\my_slc|d0|regfile|Reg_Array[2][2]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|SR2_mux|out[2]~15_combout ))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|SR2_mux|out[2]~15_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][2]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[3][2]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[2]~16 .lut_mask = 16'hEC64;
defparam \my_slc|d0|SR2_mux|out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y33_N7
dffeas \my_slc|d0|regfile|Reg_Array[5][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y33_N5
dffeas \my_slc|d0|regfile|Reg_Array[6][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y34_N1
dffeas \my_slc|d0|regfile|Reg_Array[4][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N0
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[2]~13 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[2]~13_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][2]~q ) # ((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|regfile|Reg_Array[4][2]~q  & 
// !\my_slc|d0|IR_reg|data_out [0]))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[6][2]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[4][2]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[2]~13 .lut_mask = 16'hAAD8;
defparam \my_slc|d0|SR2_mux|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N26
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[2]~14 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[2]~14_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[2]~13_combout  & ((\my_slc|d0|regfile|Reg_Array[7][2]~q ))) # (!\my_slc|d0|SR2_mux|out[2]~13_combout  & (\my_slc|d0|regfile|Reg_Array[5][2]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[2]~13_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][2]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][2]~q ),
	.datad(\my_slc|d0|SR2_mux|out[2]~13_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[2]~14 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_mux|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N14
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[2]~17 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[2]~17_combout  = (\my_slc|d0|IR_reg|data_out [2] & (((\my_slc|d0|SR2_mux|out[2]~14_combout ) # (\my_slc|state_controller|SR2MUX~0_combout )))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[2]~16_combout  & 
// ((!\my_slc|state_controller|SR2MUX~0_combout ))))

	.dataa(\my_slc|d0|SR2_mux|out[2]~16_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[2]~14_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[2]~17 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|SR2_mux|out[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N4
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~4 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~4_combout  = ((\my_slc|d0|regfile|Mux13~4_combout  $ (\my_slc|d0|SR2_mux|out[2]~17_combout  $ (!\my_slc|d0|Regiter_adder|Add0~3 )))) # (GND)
// \my_slc|d0|Regiter_adder|Add0~5  = CARRY((\my_slc|d0|regfile|Mux13~4_combout  & ((\my_slc|d0|SR2_mux|out[2]~17_combout ) # (!\my_slc|d0|Regiter_adder|Add0~3 ))) # (!\my_slc|d0|regfile|Mux13~4_combout  & (\my_slc|d0|SR2_mux|out[2]~17_combout  & 
// !\my_slc|d0|Regiter_adder|Add0~3 )))

	.dataa(\my_slc|d0|regfile|Mux13~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[2]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~3 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~4_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~5 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~4 .lut_mask = 16'h698E;
defparam \my_slc|d0|Regiter_adder|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N6
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~6 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~6_combout  = (\my_slc|d0|regfile|Mux12~4_combout  & ((\my_slc|d0|SR2_mux|out[3]~23_combout  & (\my_slc|d0|Regiter_adder|Add0~5  & VCC)) # (!\my_slc|d0|SR2_mux|out[3]~23_combout  & (!\my_slc|d0|Regiter_adder|Add0~5 )))) # 
// (!\my_slc|d0|regfile|Mux12~4_combout  & ((\my_slc|d0|SR2_mux|out[3]~23_combout  & (!\my_slc|d0|Regiter_adder|Add0~5 )) # (!\my_slc|d0|SR2_mux|out[3]~23_combout  & ((\my_slc|d0|Regiter_adder|Add0~5 ) # (GND)))))
// \my_slc|d0|Regiter_adder|Add0~7  = CARRY((\my_slc|d0|regfile|Mux12~4_combout  & (!\my_slc|d0|SR2_mux|out[3]~23_combout  & !\my_slc|d0|Regiter_adder|Add0~5 )) # (!\my_slc|d0|regfile|Mux12~4_combout  & ((!\my_slc|d0|Regiter_adder|Add0~5 ) # 
// (!\my_slc|d0|SR2_mux|out[3]~23_combout ))))

	.dataa(\my_slc|d0|regfile|Mux12~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[3]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~5 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~6_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~7 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~6 .lut_mask = 16'h9617;
defparam \my_slc|d0|Regiter_adder|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~4_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|regfile|Mux12~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|Regiter_adder|Add0~6_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|regfile|Mux12~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|Regiter_adder|Add0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12~4 .lut_mask = 16'h1510;
defparam \my_slc|d0|BUS_inst|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N2
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~6_combout  = (\my_slc|d0|BUS_inst|Mux12~4_combout ) # ((\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux12~4_combout  & \my_slc|d0|BUS_inst|Mux12~5_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|regfile|Mux12~4_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux12~5_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux12~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12~6 .lut_mask = 16'hFF80;
defparam \my_slc|d0|BUS_inst|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux12~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux12~8_combout  & (\my_slc|d0|BUS_inst|Mux12~9_combout )) # (!\my_slc|d0|BUS_inst|Mux12~8_combout  & ((\my_slc|d0|BUS_inst|Mux12~6_combout ))))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (((\my_slc|d0|BUS_inst|Mux12~8_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux12~9_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux12~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux12~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux12 .lut_mask = 16'hBCB0;
defparam \my_slc|d0|BUS_inst|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N14
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~5 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~5_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux12~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux12~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~5 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N21
dffeas \my_slc|d0|regfile|Reg_Array[5][3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][3] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Mux12~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux12~0_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Reg_Array[6][3]~q ) # (\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][3]~q  & 
// ((!\my_slc|d0|SR1_in|out[0]~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][3]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[6][3]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux12~0 .lut_mask = 16'hAAE4;
defparam \my_slc|d0|regfile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux12~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux12~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux12~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][3]~q ))) # (!\my_slc|d0|regfile|Mux12~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][3]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux12~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[5][3]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][3]~q ),
	.datad(\my_slc|d0|regfile|Mux12~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux12~1 .lut_mask = 16'hF588;
defparam \my_slc|d0|regfile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N24
cycloneive_lcell_comb \my_slc|d0|regfile|Mux12~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux12~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][3]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][3]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][3]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[1][3]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux12~2 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|regfile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Mux12~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux12~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux12~2_combout  & ((\my_slc|d0|regfile|Reg_Array[3][3]~q ))) # (!\my_slc|d0|regfile|Mux12~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][3]~q )))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux12~2_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][3]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][3]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|regfile|Mux12~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux12~3 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|regfile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Mux12~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux12~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux12~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux12~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux12~1_combout ),
	.datad(\my_slc|d0|regfile|Mux12~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux12~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|regfile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N8
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~8 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~8_combout  = ((\my_slc|d0|regfile|Mux11~4_combout  $ (\my_slc|d0|SR2_mux|out[4]~29_combout  $ (!\my_slc|d0|Regiter_adder|Add0~7 )))) # (GND)
// \my_slc|d0|Regiter_adder|Add0~9  = CARRY((\my_slc|d0|regfile|Mux11~4_combout  & ((\my_slc|d0|SR2_mux|out[4]~29_combout ) # (!\my_slc|d0|Regiter_adder|Add0~7 ))) # (!\my_slc|d0|regfile|Mux11~4_combout  & (\my_slc|d0|SR2_mux|out[4]~29_combout  & 
// !\my_slc|d0|Regiter_adder|Add0~7 )))

	.dataa(\my_slc|d0|regfile|Mux11~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~7 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~8_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~9 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~8 .lut_mask = 16'h698E;
defparam \my_slc|d0|Regiter_adder|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N10
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~10 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~10_combout  = (\my_slc|d0|regfile|Mux10~4_combout  & ((\my_slc|d0|SR2_mux|out[5]~35_combout  & (\my_slc|d0|Regiter_adder|Add0~9  & VCC)) # (!\my_slc|d0|SR2_mux|out[5]~35_combout  & (!\my_slc|d0|Regiter_adder|Add0~9 )))) # 
// (!\my_slc|d0|regfile|Mux10~4_combout  & ((\my_slc|d0|SR2_mux|out[5]~35_combout  & (!\my_slc|d0|Regiter_adder|Add0~9 )) # (!\my_slc|d0|SR2_mux|out[5]~35_combout  & ((\my_slc|d0|Regiter_adder|Add0~9 ) # (GND)))))
// \my_slc|d0|Regiter_adder|Add0~11  = CARRY((\my_slc|d0|regfile|Mux10~4_combout  & (!\my_slc|d0|SR2_mux|out[5]~35_combout  & !\my_slc|d0|Regiter_adder|Add0~9 )) # (!\my_slc|d0|regfile|Mux10~4_combout  & ((!\my_slc|d0|Regiter_adder|Add0~9 ) # 
// (!\my_slc|d0|SR2_mux|out[5]~35_combout ))))

	.dataa(\my_slc|d0|regfile|Mux10~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[5]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~9 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~10_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~11 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~10 .lut_mask = 16'h9617;
defparam \my_slc|d0|Regiter_adder|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux10~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux10~5_combout  = (\my_slc|d0|BUS_inst|Mux10~4_combout ) # ((\my_slc|d0|BUS_inst|Mux15~9_combout  & \my_slc|d0|Regiter_adder|Add0~10_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux10~4_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux10~5 .lut_mask = 16'hFCF0;
defparam \my_slc|d0|BUS_inst|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y34_N24
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[5]~8 (
// Equation(s):
// \my_slc|d0|addr1mux|out[5]~8_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [5])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux10~4_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [5]),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|regfile|Mux10~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[5]~8 .lut_mask = 16'hBB88;
defparam \my_slc|d0|addr1mux|out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N24
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux10~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux10~0_combout  = (\my_slc|d0|IR_reg|data_out [5] & ((\my_slc|state_controller|State.S_22~q ) # ((\my_slc|state_controller|State.S_21~q ) # (!\my_slc|d0|MAR_reg|data_out[11]~0_combout ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|d0|IR_reg|data_out [5]),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux10~0 .lut_mask = 16'hCC8C;
defparam \my_slc|d0|addr2mux|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[4]~7 (
// Equation(s):
// \my_slc|d0|addr1mux|out[4]~7_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [4])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux11~4_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [4]),
	.datab(gnd),
	.datac(\my_slc|state_controller|WideOr23~0_combout ),
	.datad(\my_slc|d0|regfile|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[4]~7 .lut_mask = 16'hAFA0;
defparam \my_slc|d0|addr1mux|out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N8
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~8 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~8_combout  = ((\my_slc|d0|addr2mux|Mux11~0_combout  $ (\my_slc|d0|addr1mux|out[4]~7_combout  $ (!\my_slc|d0|Address_adder|Add0~7 )))) # (GND)
// \my_slc|d0|Address_adder|Add0~9  = CARRY((\my_slc|d0|addr2mux|Mux11~0_combout  & ((\my_slc|d0|addr1mux|out[4]~7_combout ) # (!\my_slc|d0|Address_adder|Add0~7 ))) # (!\my_slc|d0|addr2mux|Mux11~0_combout  & (\my_slc|d0|addr1mux|out[4]~7_combout  & 
// !\my_slc|d0|Address_adder|Add0~7 )))

	.dataa(\my_slc|d0|addr2mux|Mux11~0_combout ),
	.datab(\my_slc|d0|addr1mux|out[4]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~7 ),
	.combout(\my_slc|d0|Address_adder|Add0~8_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~9 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~8 .lut_mask = 16'h698E;
defparam \my_slc|d0|Address_adder|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N10
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~10 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~10_combout  = (\my_slc|d0|addr1mux|out[5]~8_combout  & ((\my_slc|d0|addr2mux|Mux10~0_combout  & (\my_slc|d0|Address_adder|Add0~9  & VCC)) # (!\my_slc|d0|addr2mux|Mux10~0_combout  & (!\my_slc|d0|Address_adder|Add0~9 )))) # 
// (!\my_slc|d0|addr1mux|out[5]~8_combout  & ((\my_slc|d0|addr2mux|Mux10~0_combout  & (!\my_slc|d0|Address_adder|Add0~9 )) # (!\my_slc|d0|addr2mux|Mux10~0_combout  & ((\my_slc|d0|Address_adder|Add0~9 ) # (GND)))))
// \my_slc|d0|Address_adder|Add0~11  = CARRY((\my_slc|d0|addr1mux|out[5]~8_combout  & (!\my_slc|d0|addr2mux|Mux10~0_combout  & !\my_slc|d0|Address_adder|Add0~9 )) # (!\my_slc|d0|addr1mux|out[5]~8_combout  & ((!\my_slc|d0|Address_adder|Add0~9 ) # 
// (!\my_slc|d0|addr2mux|Mux10~0_combout ))))

	.dataa(\my_slc|d0|addr1mux|out[5]~8_combout ),
	.datab(\my_slc|d0|addr2mux|Mux10~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~9 ),
	.combout(\my_slc|d0|Address_adder|Add0~10_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~11 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~10 .lut_mask = 16'h9617;
defparam \my_slc|d0|Address_adder|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux10~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux10~8_combout  = (\my_slc|d0|Address_adder|Add0~10_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\my_slc|d0|Address_adder|Add0~10_combout ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux10~8 .lut_mask = 16'hF0A0;
defparam \my_slc|d0|BUS_inst|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux10~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux10~7_combout  & ((\my_slc|d0|BUS_inst|Mux10~8_combout ))) # (!\my_slc|d0|BUS_inst|Mux10~7_combout  & (\my_slc|d0|BUS_inst|Mux10~5_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux10~7_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux10~7_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux10~5_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux10~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux10~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux10 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS_inst|Mux10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N30
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~7 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~7_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux10~combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|BUS_inst|Mux10~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~7 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MAR_reg|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N31
dffeas \my_slc|d0|IR_reg|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N26
cycloneive_lcell_comb \my_slc|state_controller|SR2MUX~0 (
// Equation(s):
// \my_slc|state_controller|SR2MUX~0_combout  = (\my_slc|d0|IR_reg|data_out [5] & ((\my_slc|state_controller|State.S_01~q ) # (\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|d0|IR_reg|data_out [5]),
	.datab(\my_slc|state_controller|State.S_01~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|SR2MUX~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|SR2MUX~0 .lut_mask = 16'hAA88;
defparam \my_slc|state_controller|SR2MUX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[7]~44 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[7]~44_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][7]~q ) # ((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|regfile|Reg_Array[0][7]~q  & 
// !\my_slc|d0|IR_reg|data_out [1]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][7]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][7]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[7]~44 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|SR2_mux|out[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N16
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[7]~45 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[7]~45_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[7]~44_combout  & (\my_slc|d0|regfile|Reg_Array[3][7]~q )) # (!\my_slc|d0|SR2_mux|out[7]~44_combout  & ((\my_slc|d0|regfile|Reg_Array[2][7]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[7]~44_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[3][7]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][7]~q ),
	.datad(\my_slc|d0|SR2_mux|out[7]~44_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[7]~45 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N24
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[7]~42 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[7]~42_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0]) # ((\my_slc|d0|regfile|Reg_Array[6][7]~q )))) # (!\my_slc|d0|IR_reg|data_out [1] & (!\my_slc|d0|IR_reg|data_out [0] & 
// (\my_slc|d0|regfile|Reg_Array[4][7]~q )))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[4][7]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[6][7]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[7]~42 .lut_mask = 16'hBA98;
defparam \my_slc|d0|SR2_mux|out[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N18
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[7]~43 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[7]~43_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[7]~42_combout  & (\my_slc|d0|regfile|Reg_Array[7][7]~q )) # (!\my_slc|d0|SR2_mux|out[7]~42_combout  & ((\my_slc|d0|regfile|Reg_Array[5][7]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[7]~42_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[7][7]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][7]~q ),
	.datad(\my_slc|d0|SR2_mux|out[7]~42_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[7]~43 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N0
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[7]~46 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[7]~46_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[7]~43_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[7]~45_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[7]~45_combout ),
	.datad(\my_slc|d0|SR2_mux|out[7]~43_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[7]~46 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_mux|out[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N14
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[7]~47 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[7]~47_combout  = (\my_slc|d0|SR2_mux|out[7]~46_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|d0|SR2_mux|out[7]~46_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[7]~47 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_mux|out[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N28
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~6_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux8~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_mux|out[7]~47_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|SR2_mux|out[7]~47_combout ),
	.datad(\my_slc|d0|regfile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8~6 .lut_mask = 16'hA800;
defparam \my_slc|d0|BUS_inst|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y21_N15
cycloneive_io_ibuf \S[6]~input (
	.i(S[6]),
	.ibar(gnd),
	.o(\S[6]~input_o ));
// synopsys translate_off
defparam \S[6]~input .bus_hold = "false";
defparam \S[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \Data[6]~input (
	.i(Data[6]),
	.ibar(gnd),
	.o(\Data[6]~input_o ));
// synopsys translate_off
defparam \Data[6]~input .bus_hold = "false";
defparam \Data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N9
dffeas \my_slc|tr0|Data_read_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N8
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~17 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~17_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[6]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [6])))))

	.dataa(\S[6]~input_o ),
	.datab(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [6]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~17 .lut_mask = 16'h88C0;
defparam \my_slc|d0|MDR_reg|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~18 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~18_combout  = (\my_slc|d0|MDR_reg|data_out~17_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux9~combout )))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_reg|data_out~17_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux9~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~18 .lut_mask = 16'hF4F0;
defparam \my_slc|d0|MDR_reg|data_out~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N25
dffeas \my_slc|d0|MDR_reg|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~10_combout  = (!\my_slc|state_controller|State.S_06~q  & (!\my_slc|state_controller|WideOr24~combout  & (!\my_slc|state_controller|State.S_07~q  & \my_slc|d0|MDR_reg|data_out [6])))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|MDR_reg|data_out [6]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9~10 .lut_mask = 16'h0100;
defparam \my_slc|d0|BUS_inst|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~7_combout  = (\my_slc|d0|PC_reg|data_out [6] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [6]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9~7 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N28
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux9~7_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux9~10_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (!\my_slc|d0|BUS_inst|Mux6~7_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux9~10_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux9~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9~8 .lut_mask = 16'hB931;
defparam \my_slc|d0|BUS_inst|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N5
dffeas \my_slc|d0|regfile|Reg_Array[7][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y34_N9
dffeas \my_slc|d0|regfile|Reg_Array[6][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][6]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][6]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][6]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N5
dffeas \my_slc|d0|regfile|Reg_Array[4][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N16
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[6]~36 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[6]~36_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][6]~q ) # ((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & (((!\my_slc|d0|IR_reg|data_out [0] & 
// \my_slc|d0|regfile|Reg_Array[4][6]~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[6][6]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|regfile|Reg_Array[4][6]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[6]~36 .lut_mask = 16'hADA8;
defparam \my_slc|d0|SR2_mux|out[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N22
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[6]~37 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[6]~37_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[6]~36_combout  & (\my_slc|d0|regfile|Reg_Array[7][6]~q )) # (!\my_slc|d0|SR2_mux|out[6]~36_combout  & ((\my_slc|d0|regfile|Reg_Array[5][6]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[6]~36_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[7][6]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][6]~q ),
	.datad(\my_slc|d0|SR2_mux|out[6]~36_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[6]~37 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[3][6]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[3][6]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y34_N31
dffeas \my_slc|d0|regfile|Reg_Array[3][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y36_N19
dffeas \my_slc|d0|regfile|Reg_Array[2][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N5
dffeas \my_slc|d0|regfile|Reg_Array[1][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N3
dffeas \my_slc|d0|regfile|Reg_Array[0][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N2
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[6]~38 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[6]~38_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][6]~q ) # ((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|regfile|Reg_Array[0][6]~q  & 
// !\my_slc|d0|IR_reg|data_out [1]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][6]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][6]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[6]~38 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|SR2_mux|out[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N18
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[6]~39 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[6]~39_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[6]~38_combout  & (\my_slc|d0|regfile|Reg_Array[3][6]~q )) # (!\my_slc|d0|SR2_mux|out[6]~38_combout  & ((\my_slc|d0|regfile|Reg_Array[2][6]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[6]~38_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[3][6]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[2][6]~q ),
	.datad(\my_slc|d0|SR2_mux|out[6]~38_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[6]~39 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|SR2_mux|out[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N2
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[6]~40 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[6]~40_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[6]~37_combout )) # (!\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[6]~39_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[6]~37_combout ),
	.datad(\my_slc|d0|SR2_mux|out[6]~39_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[6]~40 .lut_mask = 16'h5140;
defparam \my_slc|d0|SR2_mux|out[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~5_combout  = (\my_slc|d0|SR2_mux|out[6]~40_combout ) # ((\my_slc|state_controller|ALUK [1]) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4])))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|SR2_mux|out[6]~40_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|state_controller|ALUK [1]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9~5 .lut_mask = 16'hFFEC;
defparam \my_slc|d0|BUS_inst|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N28
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[6]~41 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[6]~41_combout  = (\my_slc|d0|SR2_mux|out[6]~40_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|d0|SR2_mux|out[6]~40_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[6]~41 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_mux|out[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N12
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~12 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~12_combout  = ((\my_slc|d0|regfile|Mux9~4_combout  $ (\my_slc|d0|SR2_mux|out[6]~41_combout  $ (!\my_slc|d0|Regiter_adder|Add0~11 )))) # (GND)
// \my_slc|d0|Regiter_adder|Add0~13  = CARRY((\my_slc|d0|regfile|Mux9~4_combout  & ((\my_slc|d0|SR2_mux|out[6]~41_combout ) # (!\my_slc|d0|Regiter_adder|Add0~11 ))) # (!\my_slc|d0|regfile|Mux9~4_combout  & (\my_slc|d0|SR2_mux|out[6]~41_combout  & 
// !\my_slc|d0|Regiter_adder|Add0~11 )))

	.dataa(\my_slc|d0|regfile|Mux9~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[6]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~11 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~12_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~13 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~12 .lut_mask = 16'h698E;
defparam \my_slc|d0|Regiter_adder|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~4_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|regfile|Mux9~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|Regiter_adder|Add0~12_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|regfile|Mux9~4_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9~4 .lut_mask = 16'h1504;
defparam \my_slc|d0|BUS_inst|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~6_combout  = (\my_slc|d0|BUS_inst|Mux9~4_combout ) # ((\my_slc|d0|BUS_inst|Mux9~5_combout  & (\my_slc|d0|regfile|Mux9~4_combout  & \my_slc|state_controller|ALUK [0])))

	.dataa(\my_slc|d0|BUS_inst|Mux9~5_combout ),
	.datab(\my_slc|d0|regfile|Mux9~4_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux9~4_combout ),
	.datad(\my_slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9~6 .lut_mask = 16'hF8F0;
defparam \my_slc|d0|BUS_inst|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[6]~9 (
// Equation(s):
// \my_slc|d0|addr1mux|out[6]~9_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [6])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux9~4_combout )))

	.dataa(\my_slc|state_controller|WideOr23~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|PC_reg|data_out [6]),
	.datad(\my_slc|d0|regfile|Mux9~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[6]~9 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|addr1mux|out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N13
dffeas \my_slc|d0|IR_reg|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N26
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux9~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux9~0_combout  = (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|IR_reg|data_out [5] & (!\my_slc|d0|MAR_reg|data_out[11]~0_combout  & !\my_slc|state_controller|State.S_22~q )))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|IR_reg|data_out [5]),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux9~0 .lut_mask = 16'h0004;
defparam \my_slc|d0|addr2mux|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N8
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux9~1 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux9~1_combout  = (\my_slc|d0|addr2mux|Mux9~0_combout ) # ((\my_slc|d0|IR_reg|data_out [6] & ((\my_slc|state_controller|State.S_21~q ) # (\my_slc|state_controller|State.S_22~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [6]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|addr2mux|Mux9~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux9~1 .lut_mask = 16'hFAF8;
defparam \my_slc|d0|addr2mux|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N12
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~12 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~12_combout  = ((\my_slc|d0|addr1mux|out[6]~9_combout  $ (\my_slc|d0|addr2mux|Mux9~1_combout  $ (!\my_slc|d0|Address_adder|Add0~11 )))) # (GND)
// \my_slc|d0|Address_adder|Add0~13  = CARRY((\my_slc|d0|addr1mux|out[6]~9_combout  & ((\my_slc|d0|addr2mux|Mux9~1_combout ) # (!\my_slc|d0|Address_adder|Add0~11 ))) # (!\my_slc|d0|addr1mux|out[6]~9_combout  & (\my_slc|d0|addr2mux|Mux9~1_combout  & 
// !\my_slc|d0|Address_adder|Add0~11 )))

	.dataa(\my_slc|d0|addr1mux|out[6]~9_combout ),
	.datab(\my_slc|d0|addr2mux|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~11 ),
	.combout(\my_slc|d0|Address_adder|Add0~12_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~13 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~12 .lut_mask = 16'h698E;
defparam \my_slc|d0|Address_adder|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~9_combout  = (\my_slc|d0|Address_adder|Add0~12_combout  & ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|Address_adder|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9~9 .lut_mask = 16'hFC00;
defparam \my_slc|d0|BUS_inst|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N2
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux9~combout  = (\my_slc|d0|BUS_inst|Mux9~8_combout  & (((\my_slc|d0|BUS_inst|Mux9~9_combout ) # (!\my_slc|d0|BUS_inst|Mux6~14_combout )))) # (!\my_slc|d0|BUS_inst|Mux9~8_combout  & (\my_slc|d0|BUS_inst|Mux9~6_combout  & 
// (\my_slc|d0|BUS_inst|Mux6~14_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux9~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux9~6_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux9~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux9~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux9 .lut_mask = 16'hEA4A;
defparam \my_slc|d0|BUS_inst|Mux9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N24
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~8 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~8_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux9~combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|BUS_inst|Mux9~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~8 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MAR_reg|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y34_N23
dffeas \my_slc|d0|regfile|Reg_Array[5][6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][6] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y34_N8
cycloneive_lcell_comb \my_slc|d0|regfile|Mux9~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux9~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[6][6]~q ))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][6]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][6]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[6][6]~q ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux9~0 .lut_mask = 16'hFA44;
defparam \my_slc|d0|regfile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Mux9~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux9~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux9~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][6]~q ))) # (!\my_slc|d0|regfile|Mux9~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][6]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux9~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[5][6]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][6]~q ),
	.datad(\my_slc|d0|regfile|Mux9~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux9~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|regfile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Mux9~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux9~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][6]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][6]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][6]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][6]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux9~2 .lut_mask = 16'hFA44;
defparam \my_slc|d0|regfile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux9~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux9~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux9~2_combout  & (\my_slc|d0|regfile|Reg_Array[3][6]~q )) # (!\my_slc|d0|regfile|Mux9~2_combout  & ((\my_slc|d0|regfile|Reg_Array[2][6]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux9~2_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[3][6]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[2][6]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|regfile|Mux9~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux9~3 .lut_mask = 16'hAFC0;
defparam \my_slc|d0|regfile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Mux9~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux9~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux9~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux9~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux9~1_combout ),
	.datad(\my_slc|d0|regfile|Mux9~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux9~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|regfile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N14
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~14 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~14_combout  = (\my_slc|d0|regfile|Mux8~4_combout  & ((\my_slc|d0|SR2_mux|out[7]~47_combout  & (\my_slc|d0|Regiter_adder|Add0~13  & VCC)) # (!\my_slc|d0|SR2_mux|out[7]~47_combout  & (!\my_slc|d0|Regiter_adder|Add0~13 )))) # 
// (!\my_slc|d0|regfile|Mux8~4_combout  & ((\my_slc|d0|SR2_mux|out[7]~47_combout  & (!\my_slc|d0|Regiter_adder|Add0~13 )) # (!\my_slc|d0|SR2_mux|out[7]~47_combout  & ((\my_slc|d0|Regiter_adder|Add0~13 ) # (GND)))))
// \my_slc|d0|Regiter_adder|Add0~15  = CARRY((\my_slc|d0|regfile|Mux8~4_combout  & (!\my_slc|d0|SR2_mux|out[7]~47_combout  & !\my_slc|d0|Regiter_adder|Add0~13 )) # (!\my_slc|d0|regfile|Mux8~4_combout  & ((!\my_slc|d0|Regiter_adder|Add0~13 ) # 
// (!\my_slc|d0|SR2_mux|out[7]~47_combout ))))

	.dataa(\my_slc|d0|regfile|Mux8~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[7]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~13 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~14_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~15 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~14 .lut_mask = 16'h9617;
defparam \my_slc|d0|Regiter_adder|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~7_combout  = (\my_slc|d0|BUS_inst|Mux8~10_combout ) # ((\my_slc|d0|BUS_inst|Mux8~6_combout ) # ((\my_slc|d0|Regiter_adder|Add0~14_combout  & \my_slc|d0|BUS_inst|Mux15~9_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux8~10_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux8~6_combout ),
	.datac(\my_slc|d0|Regiter_adder|Add0~14_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8~7 .lut_mask = 16'hFEEE;
defparam \my_slc|d0|BUS_inst|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N6
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux8~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux8~0_combout  = (\my_slc|d0|addr2mux|Mux9~0_combout ) # ((\my_slc|d0|IR_reg|data_out [7] & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|d0|IR_reg|data_out [7]),
	.datac(\my_slc|d0|addr2mux|Mux9~0_combout ),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux8~0 .lut_mask = 16'hFCF8;
defparam \my_slc|d0|addr2mux|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N30
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[7]~10 (
// Equation(s):
// \my_slc|d0|addr1mux|out[7]~10_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [7])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux8~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|PC_reg|data_out [7]),
	.datad(\my_slc|d0|regfile|Mux8~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[7]~10 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|addr1mux|out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N14
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~14 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~14_combout  = (\my_slc|d0|addr2mux|Mux8~0_combout  & ((\my_slc|d0|addr1mux|out[7]~10_combout  & (\my_slc|d0|Address_adder|Add0~13  & VCC)) # (!\my_slc|d0|addr1mux|out[7]~10_combout  & (!\my_slc|d0|Address_adder|Add0~13 )))) # 
// (!\my_slc|d0|addr2mux|Mux8~0_combout  & ((\my_slc|d0|addr1mux|out[7]~10_combout  & (!\my_slc|d0|Address_adder|Add0~13 )) # (!\my_slc|d0|addr1mux|out[7]~10_combout  & ((\my_slc|d0|Address_adder|Add0~13 ) # (GND)))))
// \my_slc|d0|Address_adder|Add0~15  = CARRY((\my_slc|d0|addr2mux|Mux8~0_combout  & (!\my_slc|d0|addr1mux|out[7]~10_combout  & !\my_slc|d0|Address_adder|Add0~13 )) # (!\my_slc|d0|addr2mux|Mux8~0_combout  & ((!\my_slc|d0|Address_adder|Add0~13 ) # 
// (!\my_slc|d0|addr1mux|out[7]~10_combout ))))

	.dataa(\my_slc|d0|addr2mux|Mux8~0_combout ),
	.datab(\my_slc|d0|addr1mux|out[7]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~13 ),
	.combout(\my_slc|d0|Address_adder|Add0~14_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~15 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~14 .lut_mask = 16'h9617;
defparam \my_slc|d0|Address_adder|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~11_combout  = (\my_slc|d0|Address_adder|Add0~14_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\my_slc|d0|Address_adder|Add0~14_combout ),
	.datad(\my_slc|state_controller|State.S_07~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8~11 .lut_mask = 16'hF0A0;
defparam \my_slc|d0|BUS_inst|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux8~combout  = (\my_slc|d0|BUS_inst|Mux8~9_combout  & (((\my_slc|d0|BUS_inst|Mux8~11_combout )) # (!\my_slc|d0|BUS_inst|Mux6~14_combout ))) # (!\my_slc|d0|BUS_inst|Mux8~9_combout  & (\my_slc|d0|BUS_inst|Mux6~14_combout  & 
// (\my_slc|d0|BUS_inst|Mux8~7_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux8~9_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux8~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux8~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux8~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux8 .lut_mask = 16'hEA62;
defparam \my_slc|d0|BUS_inst|Mux8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N22
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~9 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~9_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux8~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux8~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~9 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N15
dffeas \my_slc|d0|IR_reg|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N14
cycloneive_lcell_comb \my_slc|d0|SR1_in|out[1]~1 (
// Equation(s):
// \my_slc|d0|SR1_in|out[1]~1_combout  = (\my_slc|state_controller|WideOr23~1_combout  & ((\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|IR_reg|data_out [10])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|IR_reg|data_out 
// [7]))))) # (!\my_slc|state_controller|WideOr23~1_combout  & (((\my_slc|d0|IR_reg|data_out [7]))))

	.dataa(\my_slc|state_controller|WideOr23~1_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [10]),
	.datac(\my_slc|d0|IR_reg|data_out [7]),
	.datad(\my_slc|state_controller|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_in|out[1]~1 .lut_mask = 16'hD8F0;
defparam \my_slc|d0|SR1_in|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Mux5~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux5~0_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[6][10]~q ) # ((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Reg_Array[4][10]~q  & 
// !\my_slc|d0|SR1_in|out[0]~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][10]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][10]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux5~0 .lut_mask = 16'hF0AC;
defparam \my_slc|d0|regfile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux5~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux5~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux5~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][10]~q )) # (!\my_slc|d0|regfile|Mux5~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][10]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux5~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[7][10]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][10]~q ),
	.datad(\my_slc|d0|regfile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux5~1 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|regfile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N7
dffeas \my_slc|d0|regfile|Reg_Array[3][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[2][10]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[2][10]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N17
dffeas \my_slc|d0|regfile|Reg_Array[2][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N1
dffeas \my_slc|d0|regfile|Reg_Array[0][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N22
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][10]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][10]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N23
dffeas \my_slc|d0|regfile|Reg_Array[1][10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[1][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][10] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Mux5~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux5~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][10]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][10]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][10]~q ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][10]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux5~2 .lut_mask = 16'hF2C2;
defparam \my_slc|d0|regfile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N28
cycloneive_lcell_comb \my_slc|d0|regfile|Mux5~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux5~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux5~2_combout  & (\my_slc|d0|regfile|Reg_Array[3][10]~q )) # (!\my_slc|d0|regfile|Mux5~2_combout  & ((\my_slc|d0|regfile|Reg_Array[2][10]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux5~2_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[3][10]~q ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][10]~q ),
	.datad(\my_slc|d0|regfile|Mux5~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux5~3 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|regfile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Mux5~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux5~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux5~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux5~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux5~1_combout ),
	.datad(\my_slc|d0|regfile|Mux5~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux5~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|regfile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~10_combout  = (!\my_slc|state_controller|State.S_23~q  & (\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_05~q  & !\my_slc|d0|regfile|Mux5~4_combout )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(\my_slc|d0|regfile|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5~10 .lut_mask = 16'h0004;
defparam \my_slc|d0|BUS_inst|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N0
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[10]~62 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[10]~62_combout  = (\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|IR_reg|data_out [0])) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][10]~q ))) # (!\my_slc|d0|IR_reg|data_out 
// [0] & (\my_slc|d0|regfile|Reg_Array[0][10]~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][10]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][10]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[10]~62 .lut_mask = 16'hDC98;
defparam \my_slc|d0|SR2_mux|out[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[10]~63 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[10]~63_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[10]~62_combout  & (\my_slc|d0|regfile|Reg_Array[3][10]~q )) # (!\my_slc|d0|SR2_mux|out[10]~62_combout  & ((\my_slc|d0|regfile|Reg_Array[2][10]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[10]~62_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[3][10]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[2][10]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [1]),
	.datad(\my_slc|d0|SR2_mux|out[10]~62_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[10]~63 .lut_mask = 16'hAFC0;
defparam \my_slc|d0|SR2_mux|out[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N22
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[10]~60 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[10]~60_combout  = (\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[6][10]~q )) # 
// (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[4][10]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][10]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|IR_reg|data_out [1]),
	.datad(\my_slc|d0|regfile|Reg_Array[4][10]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[10]~60 .lut_mask = 16'hE3E0;
defparam \my_slc|d0|SR2_mux|out[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N18
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[10]~61 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[10]~61_combout  = (\my_slc|d0|SR2_mux|out[10]~60_combout  & (((\my_slc|d0|regfile|Reg_Array[7][10]~q ) # (!\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|SR2_mux|out[10]~60_combout  & (\my_slc|d0|regfile|Reg_Array[5][10]~q  & 
// ((\my_slc|d0|IR_reg|data_out [0]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[5][10]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[7][10]~q ),
	.datac(\my_slc|d0|SR2_mux|out[10]~60_combout ),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[10]~61 .lut_mask = 16'hCAF0;
defparam \my_slc|d0|SR2_mux|out[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N20
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[10]~64 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[10]~64_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[10]~61_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[10]~63_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|SR2_mux|out[10]~63_combout ),
	.datad(\my_slc|d0|SR2_mux|out[10]~61_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[10]~64 .lut_mask = 16'h3210;
defparam \my_slc|d0|SR2_mux|out[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N22
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[10]~65 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[10]~65_combout  = (\my_slc|d0|SR2_mux|out[10]~64_combout ) # ((\my_slc|d0|IR_reg|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_reg|data_out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|SR2_mux|out[10]~64_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[10]~65 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_mux|out[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~6_combout  = (\my_slc|d0|regfile|Mux5~4_combout  & (\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_mux|out[10]~65_combout ))))

	.dataa(\my_slc|d0|regfile|Mux5~4_combout ),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|SR2_mux|out[10]~65_combout ),
	.datad(\my_slc|state_controller|ALUK [0]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5~6 .lut_mask = 16'hA800;
defparam \my_slc|d0|BUS_inst|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][9]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][9]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N5
dffeas \my_slc|d0|regfile|Reg_Array[7][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N14
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][9]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][9]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N15
dffeas \my_slc|d0|regfile|Reg_Array[5][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][9]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][9]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[4][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N13
dffeas \my_slc|d0|regfile|Reg_Array[4][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N8
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][9]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][9]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N9
dffeas \my_slc|d0|regfile|Reg_Array[6][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Mux6~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux6~0_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout ) # (\my_slc|d0|regfile|Reg_Array[6][9]~q )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][9]~q  & 
// (!\my_slc|d0|SR1_in|out[0]~0_combout )))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][9]~q ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[6][9]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux6~0 .lut_mask = 16'hCEC2;
defparam \my_slc|d0|regfile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux6~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux6~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux6~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][9]~q )) # (!\my_slc|d0|regfile|Mux6~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][9]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux6~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[7][9]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][9]~q ),
	.datad(\my_slc|d0|regfile|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux6~1 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|regfile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y37_N9
dffeas \my_slc|d0|regfile|Reg_Array[2][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[3][9]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[3][9]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N17
dffeas \my_slc|d0|regfile|Reg_Array[3][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[3][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[0][9]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[0][9]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][9]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y37_N7
dffeas \my_slc|d0|regfile|Reg_Array[0][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N3
dffeas \my_slc|d0|regfile|Reg_Array[1][9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][9] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Mux6~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux6~2_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Reg_Array[1][9]~q ) # (\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][9]~q  & 
// ((!\my_slc|d0|SR1_in|out[1]~1_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][9]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][9]~q ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux6~2 .lut_mask = 16'hAAE4;
defparam \my_slc|d0|regfile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Mux6~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux6~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux6~2_combout  & ((\my_slc|d0|regfile|Reg_Array[3][9]~q ))) # (!\my_slc|d0|regfile|Mux6~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][9]~q )))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux6~2_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[2][9]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[3][9]~q ),
	.datad(\my_slc|d0|regfile|Mux6~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux6~3 .lut_mask = 16'hF588;
defparam \my_slc|d0|regfile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Mux6~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux6~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux6~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux6~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux6~1_combout ),
	.datad(\my_slc|d0|regfile|Mux6~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux6~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|regfile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N10
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[9]~54 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[9]~54_combout  = (\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][9]~q ))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[4][9]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][9]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|IR_reg|data_out [1]),
	.datad(\my_slc|d0|regfile|Reg_Array[6][9]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[9]~54 .lut_mask = 16'hF2C2;
defparam \my_slc|d0|SR2_mux|out[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N12
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[9]~55 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[9]~55_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[9]~54_combout  & ((\my_slc|d0|regfile|Reg_Array[7][9]~q ))) # (!\my_slc|d0|SR2_mux|out[9]~54_combout  & (\my_slc|d0|regfile|Reg_Array[5][9]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[9]~54_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][9]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][9]~q ),
	.datad(\my_slc|d0|SR2_mux|out[9]~54_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[9]~55 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_mux|out[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N24
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[9]~56 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[9]~56_combout  = (\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][9]~q ))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (\my_slc|d0|regfile|Reg_Array[0][9]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][9]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[1][9]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [1]),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[9]~56 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|SR2_mux|out[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[9]~57 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[9]~57_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[9]~56_combout  & (\my_slc|d0|regfile|Reg_Array[3][9]~q )) # (!\my_slc|d0|SR2_mux|out[9]~56_combout  & ((\my_slc|d0|regfile|Reg_Array[2][9]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[9]~56_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[3][9]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][9]~q ),
	.datad(\my_slc|d0|SR2_mux|out[9]~56_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[9]~57 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|SR2_mux|out[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N12
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[9]~58 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[9]~58_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[9]~55_combout )) # (!\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[9]~57_combout )))))

	.dataa(\my_slc|d0|IR_reg|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|SR2_mux|out[9]~55_combout ),
	.datad(\my_slc|d0|SR2_mux|out[9]~57_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[9]~58 .lut_mask = 16'h3120;
defparam \my_slc|d0|SR2_mux|out[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N18
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[9]~59 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[9]~59_combout  = (\my_slc|d0|SR2_mux|out[9]~58_combout ) # ((\my_slc|d0|IR_reg|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_reg|data_out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|SR2_mux|out[9]~58_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[9]~59 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_mux|out[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~8_combout  = (\my_slc|d0|PC_reg|data_out [8] & (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & \my_slc|d0|BUS_inst|Mux6~6_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7~8 .lut_mask = 16'h2000;
defparam \my_slc|d0|BUS_inst|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \S[8]~input (
	.i(S[8]),
	.ibar(gnd),
	.o(\S[8]~input_o ));
// synopsys translate_off
defparam \S[8]~input .bus_hold = "false";
defparam \S[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \Data[8]~input (
	.i(Data[8]),
	.ibar(gnd),
	.o(\Data[8]~input_o ));
// synopsys translate_off
defparam \Data[8]~input .bus_hold = "false";
defparam \Data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N29
dffeas \my_slc|tr0|Data_read_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N28
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~21 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~21_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[8]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [8])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[8]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [8]),
	.datad(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~21_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~21 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~22 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~22_combout  = (\my_slc|d0|MDR_reg|data_out~21_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux7~combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|MDR_reg|data_out~21_combout ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux7~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~22 .lut_mask = 16'hCECC;
defparam \my_slc|d0|MDR_reg|data_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \my_slc|d0|MDR_reg|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7~12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~12_combout  = (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|MDR_reg|data_out [8] & (!\my_slc|state_controller|WideOr24~combout  & !\my_slc|state_controller|State.S_06~q )))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|d0|MDR_reg|data_out [8]),
	.datac(\my_slc|state_controller|WideOr24~combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7~12 .lut_mask = 16'h0004;
defparam \my_slc|d0|BUS_inst|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~9_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & ((\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|BUS_inst|Mux7~8_combout )) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux7~12_combout ))))) # 
// (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux7~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux7~12_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7~9 .lut_mask = 16'h88F3;
defparam \my_slc|d0|BUS_inst|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~10_combout  = (!\my_slc|state_controller|State.S_23~q  & (\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_05~q  & !\my_slc|d0|regfile|Mux7~4_combout )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(\my_slc|d0|regfile|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7~10 .lut_mask = 16'h0004;
defparam \my_slc|d0|BUS_inst|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N8
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][8]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][8]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][8]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N9
dffeas \my_slc|d0|regfile|Reg_Array[1][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X76_Y36_N21
dffeas \my_slc|d0|regfile|Reg_Array[0][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y36_N20
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[8]~50 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[8]~50_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][8]~q ) # ((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|regfile|Reg_Array[0][8]~q  & 
// !\my_slc|d0|IR_reg|data_out [1]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][8]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][8]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[8]~50 .lut_mask = 16'hCCB8;
defparam \my_slc|d0|SR2_mux|out[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N27
dffeas \my_slc|d0|regfile|Reg_Array[2][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[3][8]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[3][8]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N3
dffeas \my_slc|d0|regfile|Reg_Array[3][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N26
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[8]~51 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[8]~51_combout  = (\my_slc|d0|SR2_mux|out[8]~50_combout  & (((\my_slc|d0|regfile|Reg_Array[3][8]~q )) # (!\my_slc|d0|IR_reg|data_out [1]))) # (!\my_slc|d0|SR2_mux|out[8]~50_combout  & (\my_slc|d0|IR_reg|data_out [1] & 
// (\my_slc|d0|regfile|Reg_Array[2][8]~q )))

	.dataa(\my_slc|d0|SR2_mux|out[8]~50_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[2][8]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[3][8]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[8]~51 .lut_mask = 16'hEA62;
defparam \my_slc|d0|SR2_mux|out[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][8]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][8]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][8]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y36_N17
dffeas \my_slc|d0|regfile|Reg_Array[5][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N23
dffeas \my_slc|d0|regfile|Reg_Array[4][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N14
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][8]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][8]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y36_N15
dffeas \my_slc|d0|regfile|Reg_Array[6][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N22
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[8]~48 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[8]~48_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0]) # ((\my_slc|d0|regfile|Reg_Array[6][8]~q )))) # (!\my_slc|d0|IR_reg|data_out [1] & (!\my_slc|d0|IR_reg|data_out [0] & 
// (\my_slc|d0|regfile|Reg_Array[4][8]~q )))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[4][8]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[6][8]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[8]~48 .lut_mask = 16'hBA98;
defparam \my_slc|d0|SR2_mux|out[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N28
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[8]~49 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[8]~49_combout  = (\my_slc|d0|SR2_mux|out[8]~48_combout  & ((\my_slc|d0|regfile|Reg_Array[7][8]~q ) # ((!\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|SR2_mux|out[8]~48_combout  & (((\my_slc|d0|regfile|Reg_Array[5][8]~q  & 
// \my_slc|d0|IR_reg|data_out [0]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[7][8]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[5][8]~q ),
	.datac(\my_slc|d0|SR2_mux|out[8]~48_combout ),
	.datad(\my_slc|d0|IR_reg|data_out [0]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[8]~49 .lut_mask = 16'hACF0;
defparam \my_slc|d0|SR2_mux|out[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N0
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[8]~52 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[8]~52_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[8]~49_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[8]~51_combout ))))

	.dataa(\my_slc|d0|SR2_mux|out[8]~51_combout ),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [2]),
	.datad(\my_slc|d0|SR2_mux|out[8]~49_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[8]~52 .lut_mask = 16'h3202;
defparam \my_slc|d0|SR2_mux|out[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N30
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[8]~53 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[8]~53_combout  = (\my_slc|d0|SR2_mux|out[8]~52_combout ) # ((\my_slc|d0|IR_reg|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_reg|data_out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|SR2_mux|out[8]~52_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[8]~53 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_mux|out[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~6_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux7~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_mux|out[8]~53_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|SR2_mux|out[8]~53_combout ),
	.datad(\my_slc|d0|regfile|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7~6 .lut_mask = 16'hA800;
defparam \my_slc|d0|BUS_inst|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N16
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~16 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~16_combout  = ((\my_slc|d0|regfile|Mux7~4_combout  $ (\my_slc|d0|SR2_mux|out[8]~53_combout  $ (!\my_slc|d0|Regiter_adder|Add0~15 )))) # (GND)
// \my_slc|d0|Regiter_adder|Add0~17  = CARRY((\my_slc|d0|regfile|Mux7~4_combout  & ((\my_slc|d0|SR2_mux|out[8]~53_combout ) # (!\my_slc|d0|Regiter_adder|Add0~15 ))) # (!\my_slc|d0|regfile|Mux7~4_combout  & (\my_slc|d0|SR2_mux|out[8]~53_combout  & 
// !\my_slc|d0|Regiter_adder|Add0~15 )))

	.dataa(\my_slc|d0|regfile|Mux7~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[8]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~15 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~16_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~17 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~16 .lut_mask = 16'h698E;
defparam \my_slc|d0|Regiter_adder|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~7_combout  = (\my_slc|d0|BUS_inst|Mux7~10_combout ) # ((\my_slc|d0|BUS_inst|Mux7~6_combout ) # ((\my_slc|d0|BUS_inst|Mux15~9_combout  & \my_slc|d0|Regiter_adder|Add0~16_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux7~10_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux7~6_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7~7 .lut_mask = 16'hFEFC;
defparam \my_slc|d0|BUS_inst|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N2
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[8]~11 (
// Equation(s):
// \my_slc|d0|addr1mux|out[8]~11_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [8])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux7~4_combout )))

	.dataa(\my_slc|state_controller|WideOr23~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|PC_reg|data_out [8]),
	.datad(\my_slc|d0|regfile|Mux7~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[8]~11 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|addr1mux|out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N23
dffeas \my_slc|d0|IR_reg|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N12
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux7~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux7~0_combout  = (\my_slc|d0|addr2mux|Mux9~0_combout ) # ((\my_slc|d0|IR_reg|data_out [8] & ((\my_slc|state_controller|State.S_21~q ) # (\my_slc|state_controller|State.S_22~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [8]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|addr2mux|Mux9~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux7~0 .lut_mask = 16'hFAF8;
defparam \my_slc|d0|addr2mux|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N16
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~16 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~16_combout  = ((\my_slc|d0|addr1mux|out[8]~11_combout  $ (\my_slc|d0|addr2mux|Mux7~0_combout  $ (!\my_slc|d0|Address_adder|Add0~15 )))) # (GND)
// \my_slc|d0|Address_adder|Add0~17  = CARRY((\my_slc|d0|addr1mux|out[8]~11_combout  & ((\my_slc|d0|addr2mux|Mux7~0_combout ) # (!\my_slc|d0|Address_adder|Add0~15 ))) # (!\my_slc|d0|addr1mux|out[8]~11_combout  & (\my_slc|d0|addr2mux|Mux7~0_combout  & 
// !\my_slc|d0|Address_adder|Add0~15 )))

	.dataa(\my_slc|d0|addr1mux|out[8]~11_combout ),
	.datab(\my_slc|d0|addr2mux|Mux7~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~15 ),
	.combout(\my_slc|d0|Address_adder|Add0~16_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~17 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~16 .lut_mask = 16'h698E;
defparam \my_slc|d0|Address_adder|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~11_combout  = (\my_slc|d0|Address_adder|Add0~16_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\my_slc|d0|Address_adder|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7~11 .lut_mask = 16'hEE00;
defparam \my_slc|d0|BUS_inst|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N22
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux7~combout  = (\my_slc|d0|BUS_inst|Mux7~9_combout  & (((\my_slc|d0|BUS_inst|Mux7~11_combout )) # (!\my_slc|d0|BUS_inst|Mux6~14_combout ))) # (!\my_slc|d0|BUS_inst|Mux7~9_combout  & (\my_slc|d0|BUS_inst|Mux6~14_combout  & 
// (\my_slc|d0|BUS_inst|Mux7~7_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux7~9_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux7~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux7~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux7~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux7 .lut_mask = 16'hEA62;
defparam \my_slc|d0|BUS_inst|Mux7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N12
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~10 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~10_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux7~combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|BUS_inst|Mux7~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~10 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_reg|data_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][8]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][8]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N13
dffeas \my_slc|d0|regfile|Reg_Array[7][8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][8] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Mux7~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux7~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[6][8]~q ))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][8]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][8]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[6][8]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux7~0 .lut_mask = 16'hF2C2;
defparam \my_slc|d0|regfile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Mux7~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux7~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux7~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][8]~q )) # (!\my_slc|d0|regfile|Mux7~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][8]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux7~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[7][8]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Mux7~0_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[5][8]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux7~1 .lut_mask = 16'hBCB0;
defparam \my_slc|d0|regfile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Mux7~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux7~2_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Reg_Array[1][8]~q ) # (\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][8]~q  & 
// ((!\my_slc|d0|SR1_in|out[1]~1_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][8]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[1][8]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux7~2 .lut_mask = 16'hF0CA;
defparam \my_slc|d0|regfile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux7~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux7~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux7~2_combout  & ((\my_slc|d0|regfile|Reg_Array[3][8]~q ))) # (!\my_slc|d0|regfile|Mux7~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][8]~q )))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux7~2_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][8]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][8]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|regfile|Mux7~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux7~3 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|regfile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y36_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux7~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux7~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux7~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux7~3_combout )))

	.dataa(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|regfile|Mux7~1_combout ),
	.datad(\my_slc|d0|regfile|Mux7~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux7~4 .lut_mask = 16'hF5A0;
defparam \my_slc|d0|regfile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N18
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~18 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~18_combout  = (\my_slc|d0|regfile|Mux6~4_combout  & ((\my_slc|d0|SR2_mux|out[9]~59_combout  & (\my_slc|d0|Regiter_adder|Add0~17  & VCC)) # (!\my_slc|d0|SR2_mux|out[9]~59_combout  & (!\my_slc|d0|Regiter_adder|Add0~17 )))) # 
// (!\my_slc|d0|regfile|Mux6~4_combout  & ((\my_slc|d0|SR2_mux|out[9]~59_combout  & (!\my_slc|d0|Regiter_adder|Add0~17 )) # (!\my_slc|d0|SR2_mux|out[9]~59_combout  & ((\my_slc|d0|Regiter_adder|Add0~17 ) # (GND)))))
// \my_slc|d0|Regiter_adder|Add0~19  = CARRY((\my_slc|d0|regfile|Mux6~4_combout  & (!\my_slc|d0|SR2_mux|out[9]~59_combout  & !\my_slc|d0|Regiter_adder|Add0~17 )) # (!\my_slc|d0|regfile|Mux6~4_combout  & ((!\my_slc|d0|Regiter_adder|Add0~17 ) # 
// (!\my_slc|d0|SR2_mux|out[9]~59_combout ))))

	.dataa(\my_slc|d0|regfile|Mux6~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[9]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~17 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~18_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~19 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~18 .lut_mask = 16'h9617;
defparam \my_slc|d0|Regiter_adder|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N20
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~20 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~20_combout  = ((\my_slc|d0|SR2_mux|out[10]~65_combout  $ (\my_slc|d0|regfile|Mux5~4_combout  $ (!\my_slc|d0|Regiter_adder|Add0~19 )))) # (GND)
// \my_slc|d0|Regiter_adder|Add0~21  = CARRY((\my_slc|d0|SR2_mux|out[10]~65_combout  & ((\my_slc|d0|regfile|Mux5~4_combout ) # (!\my_slc|d0|Regiter_adder|Add0~19 ))) # (!\my_slc|d0|SR2_mux|out[10]~65_combout  & (\my_slc|d0|regfile|Mux5~4_combout  & 
// !\my_slc|d0|Regiter_adder|Add0~19 )))

	.dataa(\my_slc|d0|SR2_mux|out[10]~65_combout ),
	.datab(\my_slc|d0|regfile|Mux5~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~19 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~20_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~21 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~20 .lut_mask = 16'h698E;
defparam \my_slc|d0|Regiter_adder|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~7_combout  = (\my_slc|d0|BUS_inst|Mux5~10_combout ) # ((\my_slc|d0|BUS_inst|Mux5~6_combout ) # ((\my_slc|d0|BUS_inst|Mux15~9_combout  & \my_slc|d0|Regiter_adder|Add0~20_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux5~10_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux5~6_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5~7 .lut_mask = 16'hFEFC;
defparam \my_slc|d0|BUS_inst|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N16
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux0~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux0~0_combout  = (\my_slc|state_controller|State.S_21~q  & (((\my_slc|d0|IR_reg|data_out [10])))) # (!\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|MAR_reg|data_out[11]~0_combout  & ((\my_slc|d0|IR_reg|data_out [8]))) # 
// (!\my_slc|d0|MAR_reg|data_out[11]~0_combout  & (\my_slc|d0|IR_reg|data_out [10]))))

	.dataa(\my_slc|state_controller|State.S_21~q ),
	.datab(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [10]),
	.datad(\my_slc|d0|IR_reg|data_out [8]),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux0~0 .lut_mask = 16'hF4B0;
defparam \my_slc|d0|addr2mux|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N2
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux0~1 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux0~1_combout  = (\my_slc|d0|addr2mux|Mux9~0_combout ) # ((\my_slc|d0|addr2mux|Mux0~0_combout  & ((\my_slc|state_controller|State.S_21~q ) # (\my_slc|state_controller|State.S_22~q ))))

	.dataa(\my_slc|d0|addr2mux|Mux9~0_combout ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|addr2mux|Mux0~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux0~1 .lut_mask = 16'hFAEA;
defparam \my_slc|d0|addr2mux|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N16
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[10]~13 (
// Equation(s):
// \my_slc|d0|addr1mux|out[10]~13_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [10])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux5~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|regfile|Mux5~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[10]~13 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|addr1mux|out[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N14
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[9]~12 (
// Equation(s):
// \my_slc|d0|addr1mux|out[9]~12_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [9])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux6~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [9]),
	.datac(\my_slc|state_controller|WideOr23~0_combout ),
	.datad(\my_slc|d0|regfile|Mux6~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[9]~12 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|addr1mux|out[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N18
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux6~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux6~0_combout  = (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & ((\my_slc|state_controller|State.S_21~q  & ((\my_slc|d0|IR_reg|data_out [9]))) # (!\my_slc|state_controller|State.S_21~q  & (\my_slc|d0|IR_reg|data_out [8])))) # 
// (!\my_slc|d0|MAR_reg|data_out[11]~0_combout  & (((\my_slc|d0|IR_reg|data_out [9]))))

	.dataa(\my_slc|d0|IR_reg|data_out [8]),
	.datab(\my_slc|d0|IR_reg|data_out [9]),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|state_controller|State.S_21~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux6~0 .lut_mask = 16'hCCAC;
defparam \my_slc|d0|addr2mux|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N16
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux6~1 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux6~1_combout  = (\my_slc|d0|addr2mux|Mux9~0_combout ) # ((\my_slc|d0|addr2mux|Mux6~0_combout  & ((\my_slc|state_controller|State.S_22~q ) # (\my_slc|state_controller|State.S_21~q ))))

	.dataa(\my_slc|state_controller|State.S_22~q ),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|addr2mux|Mux9~0_combout ),
	.datad(\my_slc|d0|addr2mux|Mux6~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux6~1 .lut_mask = 16'hFEF0;
defparam \my_slc|d0|addr2mux|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N18
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~18 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~18_combout  = (\my_slc|d0|addr1mux|out[9]~12_combout  & ((\my_slc|d0|addr2mux|Mux6~1_combout  & (\my_slc|d0|Address_adder|Add0~17  & VCC)) # (!\my_slc|d0|addr2mux|Mux6~1_combout  & (!\my_slc|d0|Address_adder|Add0~17 )))) # 
// (!\my_slc|d0|addr1mux|out[9]~12_combout  & ((\my_slc|d0|addr2mux|Mux6~1_combout  & (!\my_slc|d0|Address_adder|Add0~17 )) # (!\my_slc|d0|addr2mux|Mux6~1_combout  & ((\my_slc|d0|Address_adder|Add0~17 ) # (GND)))))
// \my_slc|d0|Address_adder|Add0~19  = CARRY((\my_slc|d0|addr1mux|out[9]~12_combout  & (!\my_slc|d0|addr2mux|Mux6~1_combout  & !\my_slc|d0|Address_adder|Add0~17 )) # (!\my_slc|d0|addr1mux|out[9]~12_combout  & ((!\my_slc|d0|Address_adder|Add0~17 ) # 
// (!\my_slc|d0|addr2mux|Mux6~1_combout ))))

	.dataa(\my_slc|d0|addr1mux|out[9]~12_combout ),
	.datab(\my_slc|d0|addr2mux|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~17 ),
	.combout(\my_slc|d0|Address_adder|Add0~18_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~19 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~18 .lut_mask = 16'h9617;
defparam \my_slc|d0|Address_adder|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N20
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~20 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~20_combout  = ((\my_slc|d0|addr2mux|Mux0~1_combout  $ (\my_slc|d0|addr1mux|out[10]~13_combout  $ (!\my_slc|d0|Address_adder|Add0~19 )))) # (GND)
// \my_slc|d0|Address_adder|Add0~21  = CARRY((\my_slc|d0|addr2mux|Mux0~1_combout  & ((\my_slc|d0|addr1mux|out[10]~13_combout ) # (!\my_slc|d0|Address_adder|Add0~19 ))) # (!\my_slc|d0|addr2mux|Mux0~1_combout  & (\my_slc|d0|addr1mux|out[10]~13_combout  & 
// !\my_slc|d0|Address_adder|Add0~19 )))

	.dataa(\my_slc|d0|addr2mux|Mux0~1_combout ),
	.datab(\my_slc|d0|addr1mux|out[10]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~19 ),
	.combout(\my_slc|d0|Address_adder|Add0~20_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~21 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~20 .lut_mask = 16'h698E;
defparam \my_slc|d0|Address_adder|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N2
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~11_combout  = (\my_slc|d0|Address_adder|Add0~20_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|Address_adder|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5~11 .lut_mask = 16'hFA00;
defparam \my_slc|d0|BUS_inst|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux5~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux5~9_combout  & ((\my_slc|d0|BUS_inst|Mux5~11_combout ))) # (!\my_slc|d0|BUS_inst|Mux5~9_combout  & (\my_slc|d0|BUS_inst|Mux5~7_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux5~9_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux5~9_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux5~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux5~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux5~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux5 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS_inst|Mux5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N6
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~12 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~12_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux5~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux5~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~12 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N17
dffeas \my_slc|d0|IR_reg|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N22
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][4]~60 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][4]~60_combout  = (\my_slc|d0|IR_reg|data_out [10] & (\my_slc|d0|IR_reg|data_out [9] & ((\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ) # (\my_slc|state_controller|State.S_27~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [10]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][4]~6_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [9]),
	.datad(\my_slc|state_controller|State.S_27~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][4]~60_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][4]~60 .lut_mask = 16'hA080;
defparam \my_slc|d0|regfile|Reg_Array[7][4]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][4]~155 (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][4]~155_combout  = ((\my_slc|d0|IR_reg|data_out [11] & ((\my_slc|state_controller|State.S_04~q ) # (\my_slc|d0|regfile|Reg_Array[7][4]~60_combout )))) # (!\Reset~input_o )

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|IR_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Reg_Array[7][4]~60_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][4]~155 .lut_mask = 16'hF3B3;
defparam \my_slc|d0|regfile|Reg_Array[7][4]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y34_N27
dffeas \my_slc|d0|regfile|Reg_Array[7][2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][2] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Mux13~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux13~0_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[6][2]~q ) # ((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((!\my_slc|d0|SR1_in|out[0]~0_combout  & 
// \my_slc|d0|regfile|Reg_Array[4][2]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[6][2]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[4][2]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux13~0 .lut_mask = 16'hADA8;
defparam \my_slc|d0|regfile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Mux13~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux13~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux13~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][2]~q )) # (!\my_slc|d0|regfile|Mux13~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][2]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux13~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[7][2]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][2]~q ),
	.datad(\my_slc|d0|regfile|Mux13~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux13~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|regfile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N30
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[2]~4 (
// Equation(s):
// \my_slc|d0|addr1mux|out[2]~4_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [2])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|SR1_in|out[2]~2_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [2]),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[2]~4 .lut_mask = 16'hBB88;
defparam \my_slc|d0|addr1mux|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N22
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[2]~5 (
// Equation(s):
// \my_slc|d0|addr1mux|out[2]~5_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (((\my_slc|d0|addr1mux|out[2]~4_combout )))) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|addr1mux|out[2]~4_combout  & 
// (\my_slc|d0|regfile|Mux13~1_combout )) # (!\my_slc|d0|addr1mux|out[2]~4_combout  & ((\my_slc|d0|regfile|Mux13~3_combout )))))

	.dataa(\my_slc|d0|regfile|Mux13~1_combout ),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|addr1mux|out[2]~4_combout ),
	.datad(\my_slc|d0|regfile|Mux13~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[2]~5 .lut_mask = 16'hE3E0;
defparam \my_slc|d0|addr1mux|out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux13~15 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux13~15_combout  = (\my_slc|d0|Address_adder|Add0~4_combout  & ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|Address_adder|Add0~4_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux13~15 .lut_mask = 16'hF0C0;
defparam \my_slc|d0|BUS_inst|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux13~17 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux13~17_combout  = (\my_slc|state_controller|State.S_09~q ) # ((\my_slc|state_controller|State.S_23~q ) # ((\my_slc|state_controller|State.S_05~q  & \my_slc|d0|SR2_mux|out[2]~17_combout )))

	.dataa(\my_slc|state_controller|State.S_05~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|d0|SR2_mux|out[2]~17_combout ),
	.datad(\my_slc|state_controller|State.S_23~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux13~17 .lut_mask = 16'hFFEC;
defparam \my_slc|d0|BUS_inst|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux13~12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux13~12_combout  = (\my_slc|d0|BUS_inst|Mux13~17_combout  & (\my_slc|state_controller|ALUK [0] $ ((!\my_slc|d0|regfile|Mux13~4_combout )))) # (!\my_slc|d0|BUS_inst|Mux13~17_combout  & (!\my_slc|state_controller|ALUK [0] & 
// ((\my_slc|d0|Regiter_adder|Add0~4_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|regfile|Mux13~4_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux13~17_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux13~12 .lut_mask = 16'h9590;
defparam \my_slc|d0|BUS_inst|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux13 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux13~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux13~14_combout  & (\my_slc|d0|BUS_inst|Mux13~15_combout )) # (!\my_slc|d0|BUS_inst|Mux13~14_combout  & ((\my_slc|d0|BUS_inst|Mux13~12_combout ))))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux13~14_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux13~14_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux13~15_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux13~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux13 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|BUS_inst|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N8
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~4 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~4_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux13~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux13~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~4 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y36_N1
dffeas \my_slc|d0|IR_reg|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N31
dffeas \my_slc|d0|regfile|Reg_Array[2][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N27
dffeas \my_slc|d0|regfile|Reg_Array[0][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N13
dffeas \my_slc|d0|regfile|Reg_Array[1][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N26
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[11]~68 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[11]~68_combout  = (\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|IR_reg|data_out [0])) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][11]~q ))) # (!\my_slc|d0|IR_reg|data_out 
// [0] & (\my_slc|d0|regfile|Reg_Array[0][11]~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][11]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][11]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[11]~68 .lut_mask = 16'hDC98;
defparam \my_slc|d0|SR2_mux|out[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y35_N17
dffeas \my_slc|d0|regfile|Reg_Array[3][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N14
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[11]~69 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[11]~69_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[11]~68_combout  & ((\my_slc|d0|regfile|Reg_Array[3][11]~q ))) # (!\my_slc|d0|SR2_mux|out[11]~68_combout  & (\my_slc|d0|regfile|Reg_Array[2][11]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[11]~68_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[2][11]~q ),
	.datac(\my_slc|d0|SR2_mux|out[11]~68_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[3][11]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[11]~69 .lut_mask = 16'hF858;
defparam \my_slc|d0|SR2_mux|out[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][11]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][11]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N17
dffeas \my_slc|d0|regfile|Reg_Array[7][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N23
dffeas \my_slc|d0|regfile|Reg_Array[5][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N8
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][11]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][11]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[4][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N9
dffeas \my_slc|d0|regfile|Reg_Array[4][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][11]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][11]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y37_N7
dffeas \my_slc|d0|regfile|Reg_Array[6][11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][11] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N12
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[11]~66 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[11]~66_combout  = (\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|IR_reg|data_out [0]) # (\my_slc|d0|regfile|Reg_Array[6][11]~q )))) # (!\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[4][11]~q  & 
// (!\my_slc|d0|IR_reg|data_out [0])))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[4][11]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|regfile|Reg_Array[6][11]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[11]~66 .lut_mask = 16'hAEA4;
defparam \my_slc|d0|SR2_mux|out[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N22
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[11]~67 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[11]~67_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[11]~66_combout  & (\my_slc|d0|regfile|Reg_Array[7][11]~q )) # (!\my_slc|d0|SR2_mux|out[11]~66_combout  & ((\my_slc|d0|regfile|Reg_Array[5][11]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[11]~66_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[7][11]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[5][11]~q ),
	.datad(\my_slc|d0|SR2_mux|out[11]~66_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[11]~67 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|SR2_mux|out[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N4
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[11]~70 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[11]~70_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[11]~67_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[11]~69_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|SR2_mux|out[11]~69_combout ),
	.datad(\my_slc|d0|SR2_mux|out[11]~67_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[11]~70 .lut_mask = 16'h3210;
defparam \my_slc|d0|SR2_mux|out[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N10
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[11]~71 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[11]~71_combout  = (\my_slc|d0|SR2_mux|out[11]~70_combout ) # ((\my_slc|d0|IR_reg|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_reg|data_out [4]),
	.datac(\my_slc|d0|SR2_mux|out[11]~70_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[11]~71 .lut_mask = 16'hFCF0;
defparam \my_slc|d0|SR2_mux|out[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux4~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux4~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][11]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][11]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][11]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][11]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux4~2 .lut_mask = 16'hFA44;
defparam \my_slc|d0|regfile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux4~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux4~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux4~2_combout  & (\my_slc|d0|regfile|Reg_Array[3][11]~q )) # (!\my_slc|d0|regfile|Mux4~2_combout  & ((\my_slc|d0|regfile|Reg_Array[2][11]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux4~2_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][11]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][11]~q ),
	.datad(\my_slc|d0|regfile|Mux4~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux4~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|regfile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y37_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Mux4~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux4~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[6][11]~q )) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[4][11]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][11]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][11]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux4~0 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|regfile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Mux4~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux4~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux4~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][11]~q ))) # (!\my_slc|d0|regfile|Mux4~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][11]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux4~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[5][11]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][11]~q ),
	.datad(\my_slc|d0|regfile|Mux4~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux4~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|regfile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Mux4~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux4~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux4~1_combout ))) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux4~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux4~3_combout ),
	.datad(\my_slc|d0|regfile|Mux4~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux4~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|regfile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~6_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux4~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_mux|out[11]~71_combout ))))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|d0|SR2_mux|out[11]~71_combout ),
	.datad(\my_slc|d0|regfile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4~6 .lut_mask = 16'hC800;
defparam \my_slc|d0|BUS_inst|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~10_combout  = (!\my_slc|state_controller|State.S_23~q  & (\my_slc|state_controller|State.S_09~q  & (!\my_slc|state_controller|State.S_05~q  & !\my_slc|d0|regfile|Mux4~4_combout )))

	.dataa(\my_slc|state_controller|State.S_23~q ),
	.datab(\my_slc|state_controller|State.S_09~q ),
	.datac(\my_slc|state_controller|State.S_05~q ),
	.datad(\my_slc|d0|regfile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4~10 .lut_mask = 16'h0004;
defparam \my_slc|d0|BUS_inst|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N22
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~22 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~22_combout  = (\my_slc|d0|regfile|Mux4~4_combout  & ((\my_slc|d0|SR2_mux|out[11]~71_combout  & (\my_slc|d0|Regiter_adder|Add0~21  & VCC)) # (!\my_slc|d0|SR2_mux|out[11]~71_combout  & (!\my_slc|d0|Regiter_adder|Add0~21 )))) # 
// (!\my_slc|d0|regfile|Mux4~4_combout  & ((\my_slc|d0|SR2_mux|out[11]~71_combout  & (!\my_slc|d0|Regiter_adder|Add0~21 )) # (!\my_slc|d0|SR2_mux|out[11]~71_combout  & ((\my_slc|d0|Regiter_adder|Add0~21 ) # (GND)))))
// \my_slc|d0|Regiter_adder|Add0~23  = CARRY((\my_slc|d0|regfile|Mux4~4_combout  & (!\my_slc|d0|SR2_mux|out[11]~71_combout  & !\my_slc|d0|Regiter_adder|Add0~21 )) # (!\my_slc|d0|regfile|Mux4~4_combout  & ((!\my_slc|d0|Regiter_adder|Add0~21 ) # 
// (!\my_slc|d0|SR2_mux|out[11]~71_combout ))))

	.dataa(\my_slc|d0|regfile|Mux4~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[11]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~21 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~22_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~23 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~22 .lut_mask = 16'h9617;
defparam \my_slc|d0|Regiter_adder|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~7_combout  = (\my_slc|d0|BUS_inst|Mux4~6_combout ) # ((\my_slc|d0|BUS_inst|Mux4~10_combout ) # ((\my_slc|d0|BUS_inst|Mux15~9_combout  & \my_slc|d0|Regiter_adder|Add0~22_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux4~6_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux4~10_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4~7 .lut_mask = 16'hFEFA;
defparam \my_slc|d0|BUS_inst|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N28
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[11]~14 (
// Equation(s):
// \my_slc|d0|addr1mux|out[11]~14_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [11])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux4~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|PC_reg|data_out [11]),
	.datad(\my_slc|d0|regfile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[11]~14 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|addr1mux|out[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N22
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~22 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~22_combout  = (\my_slc|d0|addr2mux|Mux0~1_combout  & ((\my_slc|d0|addr1mux|out[11]~14_combout  & (\my_slc|d0|Address_adder|Add0~21  & VCC)) # (!\my_slc|d0|addr1mux|out[11]~14_combout  & (!\my_slc|d0|Address_adder|Add0~21 )))) 
// # (!\my_slc|d0|addr2mux|Mux0~1_combout  & ((\my_slc|d0|addr1mux|out[11]~14_combout  & (!\my_slc|d0|Address_adder|Add0~21 )) # (!\my_slc|d0|addr1mux|out[11]~14_combout  & ((\my_slc|d0|Address_adder|Add0~21 ) # (GND)))))
// \my_slc|d0|Address_adder|Add0~23  = CARRY((\my_slc|d0|addr2mux|Mux0~1_combout  & (!\my_slc|d0|addr1mux|out[11]~14_combout  & !\my_slc|d0|Address_adder|Add0~21 )) # (!\my_slc|d0|addr2mux|Mux0~1_combout  & ((!\my_slc|d0|Address_adder|Add0~21 ) # 
// (!\my_slc|d0|addr1mux|out[11]~14_combout ))))

	.dataa(\my_slc|d0|addr2mux|Mux0~1_combout ),
	.datab(\my_slc|d0|addr1mux|out[11]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~21 ),
	.combout(\my_slc|d0|Address_adder|Add0~22_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~23 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~22 .lut_mask = 16'h9617;
defparam \my_slc|d0|Address_adder|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~11_combout  = (\my_slc|d0|Address_adder|Add0~22_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(gnd),
	.datac(\my_slc|state_controller|State.S_07~q ),
	.datad(\my_slc|d0|Address_adder|Add0~22_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4~11 .lut_mask = 16'hFA00;
defparam \my_slc|d0|BUS_inst|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux4~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux4~9_combout  & ((\my_slc|d0|BUS_inst|Mux4~11_combout ))) # (!\my_slc|d0|BUS_inst|Mux4~9_combout  & (\my_slc|d0|BUS_inst|Mux4~7_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux4~9_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux4~9_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux4~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux4~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux4~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux4 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS_inst|Mux4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N16
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~13 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~13_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux4~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux4~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~13 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N21
dffeas \my_slc|d0|IR_reg|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N22
cycloneive_lcell_comb \my_slc|d0|SR1_in|out[2]~2 (
// Equation(s):
// \my_slc|d0|SR1_in|out[2]~2_combout  = (\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|state_controller|WideOr23~1_combout  & (\my_slc|d0|IR_reg|data_out [11])) # (!\my_slc|state_controller|WideOr23~1_combout  & ((\my_slc|d0|IR_reg|data_out 
// [8]))))) # (!\my_slc|state_controller|WideOr23~0_combout  & (((\my_slc|d0|IR_reg|data_out [8]))))

	.dataa(\my_slc|d0|IR_reg|data_out [11]),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [8]),
	.datad(\my_slc|state_controller|WideOr23~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_in|out[2]~2 .lut_mask = 16'hB8F0;
defparam \my_slc|d0|SR1_in|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux15~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux15~2_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Reg_Array[1][0]~q ) # (\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][0]~q  & 
// ((!\my_slc|d0|SR1_in|out[1]~1_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][0]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][0]~q ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux15~2 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|regfile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Mux15~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux15~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux15~2_combout  & ((\my_slc|d0|regfile|Reg_Array[3][0]~q ))) # (!\my_slc|d0|regfile|Mux15~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][0]~q )))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux15~2_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][0]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][0]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|regfile|Mux15~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux15~3 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|regfile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux15~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux15~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux15~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux15~3_combout )))

	.dataa(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datab(\my_slc|d0|regfile|Mux15~1_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|regfile|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux15~4 .lut_mask = 16'hDD88;
defparam \my_slc|d0|regfile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y36_N0
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[0]~6 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[0]~6_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[0]~1_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[0]~3_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|SR2_mux|out[0]~3_combout ),
	.datac(\my_slc|d0|IR_reg|data_out [2]),
	.datad(\my_slc|d0|SR2_mux|out[0]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[0]~6 .lut_mask = 16'h5404;
defparam \my_slc|d0|SR2_mux|out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~5_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|d0|SR2_mux|out[0]~6_combout ) # ((\my_slc|d0|IR_reg|data_out [0] & \my_slc|state_controller|SR2MUX~0_combout )))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|SR2_mux|out[0]~6_combout ),
	.datad(\my_slc|state_controller|SR2MUX~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~5 .lut_mask = 16'hFEFC;
defparam \my_slc|d0|BUS_inst|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~4_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|regfile|Mux15~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|Regiter_adder|Add0~0_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|regfile|Mux15~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|Regiter_adder|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~4 .lut_mask = 16'h1510;
defparam \my_slc|d0|BUS_inst|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~6_combout  = (\my_slc|d0|BUS_inst|Mux15~4_combout ) # ((\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux15~4_combout  & \my_slc|d0|BUS_inst|Mux15~5_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|regfile|Mux15~4_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux15~5_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux15~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15~6 .lut_mask = 16'hFF80;
defparam \my_slc|d0|BUS_inst|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux15 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux15~combout  = (\my_slc|d0|BUS_inst|Mux15~8_combout  & (((\my_slc|d0|BUS_inst|Mux15~10_combout )) # (!\my_slc|d0|BUS_inst|Mux6~14_combout ))) # (!\my_slc|d0|BUS_inst|Mux15~8_combout  & (\my_slc|d0|BUS_inst|Mux6~14_combout  & 
// ((\my_slc|d0|BUS_inst|Mux15~6_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux15~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux15~10_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux15~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux15~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux15 .lut_mask = 16'hE6A2;
defparam \my_slc|d0|BUS_inst|Mux15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y35_N22
cycloneive_lcell_comb \my_slc|d0|Equal0~0 (
// Equation(s):
// \my_slc|d0|Equal0~0_combout  = (!\my_slc|d0|BUS_inst|Mux15~combout  & (!\my_slc|d0|BUS_inst|Mux5~combout  & (!\my_slc|d0|BUS_inst|Mux3~combout  & !\my_slc|d0|BUS_inst|Mux4~combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux15~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux5~combout ),
	.datac(\my_slc|d0|BUS_inst|Mux3~combout ),
	.datad(\my_slc|d0|BUS_inst|Mux4~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal0~0 .lut_mask = 16'h0001;
defparam \my_slc|d0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N4
cycloneive_lcell_comb \my_slc|d0|Equal0~1 (
// Equation(s):
// \my_slc|d0|Equal0~1_combout  = (!\my_slc|d0|BUS_inst|Mux11~combout  & (!\my_slc|d0|BUS_inst|Mux14~combout  & (!\my_slc|d0|BUS_inst|Mux12~combout  & !\my_slc|d0|BUS_inst|Mux13~combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux11~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux14~combout ),
	.datac(\my_slc|d0|BUS_inst|Mux12~combout ),
	.datad(\my_slc|d0|BUS_inst|Mux13~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal0~1 .lut_mask = 16'h0001;
defparam \my_slc|d0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N2
cycloneive_lcell_comb \my_slc|d0|Equal0~2 (
// Equation(s):
// \my_slc|d0|Equal0~2_combout  = (!\my_slc|d0|BUS_inst|Mux8~combout  & (!\my_slc|d0|BUS_inst|Mux10~combout  & (\my_slc|d0|Equal0~1_combout  & !\my_slc|d0|BUS_inst|Mux9~combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux8~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux10~combout ),
	.datac(\my_slc|d0|Equal0~1_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux9~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal0~2 .lut_mask = 16'h0010;
defparam \my_slc|d0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N20
cycloneive_lcell_comb \my_slc|d0|Equal0~3 (
// Equation(s):
// \my_slc|d0|Equal0~3_combout  = (!\my_slc|d0|BUS_inst|Mux7~combout  & (!\my_slc|d0|BUS_inst|Mux2~combout  & (!\my_slc|d0|BUS_inst|Mux6~combout  & \my_slc|d0|Equal0~2_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux7~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux2~combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~combout ),
	.datad(\my_slc|d0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal0~3 .lut_mask = 16'h0100;
defparam \my_slc|d0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N8
cycloneive_lcell_comb \my_slc|d0|Equal0~4 (
// Equation(s):
// \my_slc|d0|Equal0~4_combout  = (!\my_slc|d0|BUS_inst|Mux0~combout  & (!\my_slc|d0|BUS_inst|Mux1~combout  & (\my_slc|d0|Equal0~0_combout  & \my_slc|d0|Equal0~3_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux0~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux1~combout ),
	.datac(\my_slc|d0|Equal0~0_combout ),
	.datad(\my_slc|d0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Equal0~4 .lut_mask = 16'h1000;
defparam \my_slc|d0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y33_N4
cycloneive_lcell_comb \my_slc|state_controller|WideOr25~0 (
// Equation(s):
// \my_slc|state_controller|WideOr25~0_combout  = (\my_slc|state_controller|State.S_09~q ) # ((\my_slc|state_controller|State.S_27~q ) # ((\my_slc|state_controller|State.S_01~q ) # (\my_slc|state_controller|State.S_05~q )))

	.dataa(\my_slc|state_controller|State.S_09~q ),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|state_controller|State.S_01~q ),
	.datad(\my_slc|state_controller|State.S_05~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr25~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N9
dffeas \my_slc|d0|nzp|Z_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|Equal0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|nzp|Z_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|nzp|Z_out .is_wysiwyg = "true";
defparam \my_slc|d0|nzp|Z_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N6
cycloneive_lcell_comb \my_slc|d0|P_in~0 (
// Equation(s):
// \my_slc|d0|P_in~0_combout  = (!\my_slc|d0|BUS_inst|Mux8~combout  & (!\my_slc|d0|BUS_inst|Mux10~combout  & (\my_slc|d0|Equal0~1_combout  & !\my_slc|d0|BUS_inst|Mux9~combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux8~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux10~combout ),
	.datac(\my_slc|d0|Equal0~1_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux9~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|P_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|P_in~0 .lut_mask = 16'h0010;
defparam \my_slc|d0|P_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N28
cycloneive_lcell_comb \my_slc|d0|P_in~1 (
// Equation(s):
// \my_slc|d0|P_in~1_combout  = (!\my_slc|d0|BUS_inst|Mux7~combout  & (!\my_slc|d0|BUS_inst|Mux2~combout  & (!\my_slc|d0|BUS_inst|Mux6~combout  & \my_slc|d0|P_in~0_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux7~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux2~combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~combout ),
	.datad(\my_slc|d0|P_in~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|P_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|P_in~1 .lut_mask = 16'h0100;
defparam \my_slc|d0|P_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N14
cycloneive_lcell_comb \my_slc|d0|P_in~2 (
// Equation(s):
// \my_slc|d0|P_in~2_combout  = (!\my_slc|d0|BUS_inst|Mux0~combout  & ((\my_slc|d0|BUS_inst|Mux1~combout ) # ((!\my_slc|d0|P_in~1_combout ) # (!\my_slc|d0|Equal0~0_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux0~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux1~combout ),
	.datac(\my_slc|d0|Equal0~0_combout ),
	.datad(\my_slc|d0|P_in~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|P_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|P_in~2 .lut_mask = 16'h4555;
defparam \my_slc|d0|P_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N15
dffeas \my_slc|d0|nzp|P_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|P_in~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|nzp|P_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|nzp|P_out .is_wysiwyg = "true";
defparam \my_slc|d0|nzp|P_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N14
cycloneive_lcell_comb \my_slc|d0|ben|BEN~1 (
// Equation(s):
// \my_slc|d0|ben|BEN~1_combout  = (\my_slc|d0|IR_reg|data_out [9] & ((\my_slc|d0|nzp|P_out~q ) # ((\my_slc|d0|nzp|Z_out~q  & \my_slc|d0|IR_reg|data_out [10])))) # (!\my_slc|d0|IR_reg|data_out [9] & (\my_slc|d0|nzp|Z_out~q  & ((\my_slc|d0|IR_reg|data_out 
// [10]))))

	.dataa(\my_slc|d0|IR_reg|data_out [9]),
	.datab(\my_slc|d0|nzp|Z_out~q ),
	.datac(\my_slc|d0|nzp|P_out~q ),
	.datad(\my_slc|d0|IR_reg|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|d0|ben|BEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben|BEN~1 .lut_mask = 16'hECA0;
defparam \my_slc|d0|ben|BEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N1
dffeas \my_slc|d0|nzp|N_out (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|BUS_inst|Mux0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|state_controller|WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|nzp|N_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|nzp|N_out .is_wysiwyg = "true";
defparam \my_slc|d0|nzp|N_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N2
cycloneive_lcell_comb \my_slc|d0|ben|BEN~0 (
// Equation(s):
// \my_slc|d0|ben|BEN~0_combout  = (\my_slc|d0|IR_reg|data_out [11] & \my_slc|d0|nzp|N_out~q )

	.dataa(\my_slc|d0|IR_reg|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|nzp|N_out~q ),
	.cin(gnd),
	.combout(\my_slc|d0|ben|BEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben|BEN~0 .lut_mask = 16'hAA00;
defparam \my_slc|d0|ben|BEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N8
cycloneive_lcell_comb \my_slc|d0|ben|BEN~2 (
// Equation(s):
// \my_slc|d0|ben|BEN~2_combout  = (\my_slc|state_controller|State.S_32~q  & ((\my_slc|d0|ben|BEN~1_combout ) # ((\my_slc|d0|ben|BEN~0_combout )))) # (!\my_slc|state_controller|State.S_32~q  & (((\my_slc|d0|ben|BEN~q ))))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\my_slc|d0|ben|BEN~1_combout ),
	.datac(\my_slc|d0|ben|BEN~q ),
	.datad(\my_slc|d0|ben|BEN~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|ben|BEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|ben|BEN~2 .lut_mask = 16'hFAD8;
defparam \my_slc|d0|ben|BEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N9
dffeas \my_slc|d0|ben|BEN (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|ben|BEN~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|ben|BEN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|ben|BEN .is_wysiwyg = "true";
defparam \my_slc|d0|ben|BEN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N16
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~7 (
// Equation(s):
// \my_slc|state_controller|Decoder0~7_combout  = (!\my_slc|d0|IR_reg|data_out [15] & (!\my_slc|d0|IR_reg|data_out [14] & (!\my_slc|d0|IR_reg|data_out [13] & !\my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~7 .lut_mask = 16'h0001;
defparam \my_slc|state_controller|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N22
cycloneive_lcell_comb \my_slc|state_controller|State~49 (
// Equation(s):
// \my_slc|state_controller|State~49_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~7_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~49_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~49 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N23
dffeas \my_slc|state_controller|State.S_00 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_00 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N16
cycloneive_lcell_comb \my_slc|state_controller|State~37 (
// Equation(s):
// \my_slc|state_controller|State~37_combout  = (\Reset~input_o  & (\my_slc|d0|ben|BEN~q  & \my_slc|state_controller|State.S_00~q ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|d0|ben|BEN~q ),
	.datac(\my_slc|state_controller|State.S_00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~37_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~37 .lut_mask = 16'h8080;
defparam \my_slc|state_controller|State~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N17
dffeas \my_slc|state_controller|State.S_22 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_22 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N14
cycloneive_lcell_comb \my_slc|d0|addr2mux|Mux11~0 (
// Equation(s):
// \my_slc|d0|addr2mux|Mux11~0_combout  = (\my_slc|d0|IR_reg|data_out [4] & ((\my_slc|state_controller|State.S_21~q ) # ((\my_slc|state_controller|State.S_22~q ) # (!\my_slc|d0|MAR_reg|data_out[11]~0_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [4]),
	.datab(\my_slc|state_controller|State.S_21~q ),
	.datac(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datad(\my_slc|state_controller|State.S_22~q ),
	.cin(gnd),
	.combout(\my_slc|d0|addr2mux|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr2mux|Mux11~0 .lut_mask = 16'hAA8A;
defparam \my_slc|d0|addr2mux|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~9_combout  = (\my_slc|d0|Address_adder|Add0~8_combout  & ((\my_slc|state_controller|State.S_07~q ) # (\my_slc|state_controller|State.S_06~q )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|Address_adder|Add0~8_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11~9 .lut_mask = 16'hF0C0;
defparam \my_slc|d0|BUS_inst|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N28
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~5_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|d0|SR2_mux|out[4]~28_combout ) # ((\my_slc|d0|IR_reg|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout )))

	.dataa(\my_slc|d0|IR_reg|data_out [4]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|SR2_mux|out[4]~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11~5 .lut_mask = 16'hFFF8;
defparam \my_slc|d0|BUS_inst|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~4_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & ((!\my_slc|d0|regfile|Mux11~4_combout ))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|d0|Regiter_adder|Add0~8_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|Regiter_adder|Add0~8_combout ),
	.datad(\my_slc|d0|regfile|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11~4 .lut_mask = 16'h1054;
defparam \my_slc|d0|BUS_inst|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~6_combout  = (\my_slc|d0|BUS_inst|Mux11~4_combout ) # ((\my_slc|d0|regfile|Mux11~4_combout  & (\my_slc|d0|BUS_inst|Mux11~5_combout  & \my_slc|state_controller|ALUK [0])))

	.dataa(\my_slc|d0|regfile|Mux11~4_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux11~5_combout ),
	.datac(\my_slc|state_controller|ALUK [0]),
	.datad(\my_slc|d0|BUS_inst|Mux11~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11~6 .lut_mask = 16'hFF80;
defparam \my_slc|d0|BUS_inst|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N22
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux11~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux11~8_combout  & (\my_slc|d0|BUS_inst|Mux11~9_combout )) # (!\my_slc|d0|BUS_inst|Mux11~8_combout  & ((\my_slc|d0|BUS_inst|Mux11~6_combout ))))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux11~8_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux11~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux11~9_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux11~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux11~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux11 .lut_mask = 16'hE6C4;
defparam \my_slc|d0|BUS_inst|Mux11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N16
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~6 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~6_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux11~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux11~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~6 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N2
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[4]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[4]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N3
dffeas \my_slc|d0|MAR_reg|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N2
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[5]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[5]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_reg|data_out[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N3
dffeas \my_slc|d0|MAR_reg|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N19
dffeas \my_slc|d0|MAR_reg|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N0
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[6]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[6]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N1
dffeas \my_slc|d0|MAR_reg|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~1 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~1_combout  = (\my_slc|d0|MAR_reg|data_out [4] & (\my_slc|d0|MAR_reg|data_out [5] & (\my_slc|d0|MAR_reg|data_out [7] & \my_slc|d0|MAR_reg|data_out [6])))

	.dataa(\my_slc|d0|MAR_reg|data_out [4]),
	.datab(\my_slc|d0|MAR_reg|data_out [5]),
	.datac(\my_slc|d0|MAR_reg|data_out [7]),
	.datad(\my_slc|d0|MAR_reg|data_out [6]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~1 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N10
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[9]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[9]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N11
dffeas \my_slc|d0|MAR_reg|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y38_N16
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[11]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[11]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[11]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_reg|data_out[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y38_N17
dffeas \my_slc|d0|MAR_reg|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y38_N8
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[10]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[10]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[10]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_reg|data_out[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y38_N9
dffeas \my_slc|d0|MAR_reg|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N12
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[8]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[8]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N13
dffeas \my_slc|d0|MAR_reg|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~2 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~2_combout  = (\my_slc|d0|MAR_reg|data_out [9] & (\my_slc|d0|MAR_reg|data_out [11] & (\my_slc|d0|MAR_reg|data_out [10] & \my_slc|d0|MAR_reg|data_out [8])))

	.dataa(\my_slc|d0|MAR_reg|data_out [9]),
	.datab(\my_slc|d0|MAR_reg|data_out [11]),
	.datac(\my_slc|d0|MAR_reg|data_out [10]),
	.datad(\my_slc|d0|MAR_reg|data_out [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~2 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y36_N0
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[2]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[2]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y36_N1
dffeas \my_slc|d0|MAR_reg|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N16
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[0]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[0]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|MAR_reg|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N17
dffeas \my_slc|d0|MAR_reg|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y38_N29
dffeas \my_slc|d0|MAR_reg|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N6
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out[1]~feeder (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out[1]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|MAR_reg|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y38_N7
dffeas \my_slc|d0|MAR_reg|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MAR_reg|data_out[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MAR_reg|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|MAR_reg|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~0 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~0_combout  = (\my_slc|d0|MAR_reg|data_out [2] & (\my_slc|d0|MAR_reg|data_out [0] & (\my_slc|d0|MAR_reg|data_out [3] & \my_slc|d0|MAR_reg|data_out [1])))

	.dataa(\my_slc|d0|MAR_reg|data_out [2]),
	.datab(\my_slc|d0|MAR_reg|data_out [0]),
	.datac(\my_slc|d0|MAR_reg|data_out [3]),
	.datad(\my_slc|d0|MAR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~0 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y38_N14
cycloneive_lcell_comb \my_slc|memory_subsystem|Equal0~4 (
// Equation(s):
// \my_slc|memory_subsystem|Equal0~4_combout  = (\my_slc|memory_subsystem|Equal0~3_combout  & (\my_slc|memory_subsystem|Equal0~1_combout  & (\my_slc|memory_subsystem|Equal0~2_combout  & \my_slc|memory_subsystem|Equal0~0_combout )))

	.dataa(\my_slc|memory_subsystem|Equal0~3_combout ),
	.datab(\my_slc|memory_subsystem|Equal0~1_combout ),
	.datac(\my_slc|memory_subsystem|Equal0~2_combout ),
	.datad(\my_slc|memory_subsystem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|Equal0~4 .lut_mask = 16'h8000;
defparam \my_slc|memory_subsystem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N1
cycloneive_io_ibuf \S[9]~input (
	.i(S[9]),
	.ibar(gnd),
	.o(\S[9]~input_o ));
// synopsys translate_off
defparam \S[9]~input .bus_hold = "false";
defparam \S[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \Data[9]~input (
	.i(Data[9]),
	.ibar(gnd),
	.o(\Data[9]~input_o ));
// synopsys translate_off
defparam \Data[9]~input .bus_hold = "false";
defparam \Data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N11
dffeas \my_slc|tr0|Data_read_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N10
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~23 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~23_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[9]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [9])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[9]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [9]),
	.datad(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~23 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N8
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~24 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~24_combout  = (\my_slc|d0|MDR_reg|data_out~23_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux6~combout )))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_reg|data_out~23_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~24 .lut_mask = 16'hF4F0;
defparam \my_slc|d0|MDR_reg|data_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y38_N9
dffeas \my_slc|d0|MDR_reg|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~16 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~16_combout  = (!\my_slc|state_controller|State.S_06~q  & (!\my_slc|state_controller|State.S_07~q  & (\my_slc|d0|MDR_reg|data_out [9] & !\my_slc|state_controller|WideOr24~combout )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|MDR_reg|data_out [9]),
	.datad(\my_slc|state_controller|WideOr24~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~16 .lut_mask = 16'h0010;
defparam \my_slc|d0|BUS_inst|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~12_combout  = (!\my_slc|state_controller|WideOr24~combout  & (\my_slc|d0|MAR_reg|data_out[11]~0_combout  & (\my_slc|d0|BUS_inst|Mux6~6_combout  & \my_slc|d0|PC_reg|data_out [9])))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|MAR_reg|data_out[11]~0_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~12 .lut_mask = 16'h4000;
defparam \my_slc|d0|BUS_inst|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~13 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~13_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|BUS_inst|Mux6~8_combout  & \my_slc|d0|BUS_inst|Mux6~12_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & ((\my_slc|d0|BUS_inst|Mux6~16_combout ) # 
// ((!\my_slc|d0|BUS_inst|Mux6~8_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux6~16_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~13 .lut_mask = 16'hE323;
defparam \my_slc|d0|BUS_inst|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~10_combout  = (\my_slc|state_controller|ALUK [1]) # ((\my_slc|d0|SR2_mux|out[9]~58_combout ) # ((\my_slc|d0|IR_reg|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout )))

	.dataa(\my_slc|d0|IR_reg|data_out [4]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|SR2_mux|out[9]~58_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~10 .lut_mask = 16'hFFF8;
defparam \my_slc|d0|BUS_inst|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~9_combout  = (!\my_slc|state_controller|ALUK [0] & ((\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|regfile|Mux6~4_combout )) # (!\my_slc|state_controller|ALUK [1] & ((\my_slc|d0|Regiter_adder|Add0~18_combout )))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|regfile|Mux6~4_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|Regiter_adder|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~9 .lut_mask = 16'h1510;
defparam \my_slc|d0|BUS_inst|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~11_combout  = (\my_slc|d0|BUS_inst|Mux6~9_combout ) # ((\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux6~4_combout  & \my_slc|d0|BUS_inst|Mux6~10_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|regfile|Mux6~4_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~10_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~11 .lut_mask = 16'hFF80;
defparam \my_slc|d0|BUS_inst|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~15 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~15_combout  = (\my_slc|d0|Address_adder|Add0~18_combout  & ((\my_slc|state_controller|State.S_06~q ) # (\my_slc|state_controller|State.S_07~q )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(gnd),
	.datad(\my_slc|d0|Address_adder|Add0~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~15 .lut_mask = 16'hEE00;
defparam \my_slc|d0|BUS_inst|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N0
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & ((\my_slc|d0|BUS_inst|Mux6~13_combout  & ((\my_slc|d0|BUS_inst|Mux6~15_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~13_combout  & (\my_slc|d0|BUS_inst|Mux6~11_combout )))) # 
// (!\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux6~13_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~13_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~11_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6 .lut_mask = 16'hEC64;
defparam \my_slc|d0|BUS_inst|Mux6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y38_N22
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~11 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~11_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux6~combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|BUS_inst|Mux6~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~11 .lut_mask = 16'hCC00;
defparam \my_slc|d0|MAR_reg|data_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N27
dffeas \my_slc|d0|IR_reg|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N12
cycloneive_lcell_comb \my_slc|d0|SR1_in|out[0]~0 (
// Equation(s):
// \my_slc|d0|SR1_in|out[0]~0_combout  = (\my_slc|state_controller|WideOr23~1_combout  & ((\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|IR_reg|data_out [9])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|IR_reg|data_out 
// [6]))))) # (!\my_slc|state_controller|WideOr23~1_combout  & (((\my_slc|d0|IR_reg|data_out [6]))))

	.dataa(\my_slc|state_controller|WideOr23~1_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [9]),
	.datac(\my_slc|d0|IR_reg|data_out [6]),
	.datad(\my_slc|state_controller|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR1_in|out[0]~0 .lut_mask = 16'hD8F0;
defparam \my_slc|d0|SR1_in|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Mux15~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux15~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[6][0]~q )) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[4][0]~q )))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[6][0]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[4][0]~q ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux15~0 .lut_mask = 16'hEE50;
defparam \my_slc|d0|regfile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y33_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Mux15~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux15~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux15~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][0]~q )) # (!\my_slc|d0|regfile|Mux15~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][0]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux15~0_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[7][0]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][0]~q ),
	.datad(\my_slc|d0|regfile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux15~1 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|regfile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N18
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[0]~0 (
// Equation(s):
// \my_slc|d0|addr1mux|out[0]~0_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [0])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|SR1_in|out[2]~2_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [0]),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(gnd),
	.datad(\my_slc|state_controller|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[0]~0 .lut_mask = 16'hAACC;
defparam \my_slc|d0|addr1mux|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N24
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[0]~1 (
// Equation(s):
// \my_slc|d0|addr1mux|out[0]~1_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (((\my_slc|d0|addr1mux|out[0]~0_combout )))) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|addr1mux|out[0]~0_combout  & 
// (\my_slc|d0|regfile|Mux15~1_combout )) # (!\my_slc|d0|addr1mux|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux15~3_combout )))))

	.dataa(\my_slc|state_controller|WideOr23~0_combout ),
	.datab(\my_slc|d0|regfile|Mux15~1_combout ),
	.datac(\my_slc|d0|addr1mux|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Mux15~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[0]~1 .lut_mask = 16'hE5E0;
defparam \my_slc|d0|addr1mux|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N24
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[13]~18 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[13]~18_combout  = (\my_slc|state_controller|State.S_22~q ) # ((\my_slc|state_controller|State.S_21~q ) # (\my_slc|state_controller|State.S_12~q ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_22~q ),
	.datac(\my_slc|state_controller|State.S_21~q ),
	.datad(\my_slc|state_controller|State.S_12~q ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[13]~18 .lut_mask = 16'hFFFC;
defparam \my_slc|d0|PC_reg|data_out[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N22
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[13]~19 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[13]~19_combout  = ((\my_slc|state_controller|State.S_18~q ) # (\my_slc|d0|PC_reg|data_out[13]~18_combout )) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(gnd),
	.datad(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[13]~19 .lut_mask = 16'hFFDD;
defparam \my_slc|d0|PC_reg|data_out[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y31_N1
dffeas \my_slc|d0|PC_reg|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[0]~16_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N2
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[1]~20 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[1]~20_combout  = (\my_slc|d0|PC_reg|data_out [1] & (!\my_slc|d0|PC_reg|data_out[0]~17 )) # (!\my_slc|d0|PC_reg|data_out [1] & ((\my_slc|d0|PC_reg|data_out[0]~17 ) # (GND)))
// \my_slc|d0|PC_reg|data_out[1]~21  = CARRY((!\my_slc|d0|PC_reg|data_out[0]~17 ) # (!\my_slc|d0|PC_reg|data_out [1]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[0]~17 ),
	.combout(\my_slc|d0|PC_reg|data_out[1]~20_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[1]~21 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[1]~20 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_reg|data_out[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N3
dffeas \my_slc|d0|PC_reg|data_out[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[1]~20_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[1] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N4
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[2]~22 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[2]~22_combout  = (\my_slc|d0|PC_reg|data_out [2] & (\my_slc|d0|PC_reg|data_out[1]~21  $ (GND))) # (!\my_slc|d0|PC_reg|data_out [2] & (!\my_slc|d0|PC_reg|data_out[1]~21  & VCC))
// \my_slc|d0|PC_reg|data_out[2]~23  = CARRY((\my_slc|d0|PC_reg|data_out [2] & !\my_slc|d0|PC_reg|data_out[1]~21 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[1]~21 ),
	.combout(\my_slc|d0|PC_reg|data_out[2]~22_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[2]~23 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[2]~22 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_reg|data_out[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N5
dffeas \my_slc|d0|PC_reg|data_out[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[2]~22_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[2] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N6
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[3]~24 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[3]~24_combout  = (\my_slc|d0|PC_reg|data_out [3] & (!\my_slc|d0|PC_reg|data_out[2]~23 )) # (!\my_slc|d0|PC_reg|data_out [3] & ((\my_slc|d0|PC_reg|data_out[2]~23 ) # (GND)))
// \my_slc|d0|PC_reg|data_out[3]~25  = CARRY((!\my_slc|d0|PC_reg|data_out[2]~23 ) # (!\my_slc|d0|PC_reg|data_out [3]))

	.dataa(\my_slc|d0|PC_reg|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[2]~23 ),
	.combout(\my_slc|d0|PC_reg|data_out[3]~24_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[3]~25 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[3]~24 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_reg|data_out[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N7
dffeas \my_slc|d0|PC_reg|data_out[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[3]~24_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[3] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N8
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[4]~26 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[4]~26_combout  = (\my_slc|d0|PC_reg|data_out [4] & (\my_slc|d0|PC_reg|data_out[3]~25  $ (GND))) # (!\my_slc|d0|PC_reg|data_out [4] & (!\my_slc|d0|PC_reg|data_out[3]~25  & VCC))
// \my_slc|d0|PC_reg|data_out[4]~27  = CARRY((\my_slc|d0|PC_reg|data_out [4] & !\my_slc|d0|PC_reg|data_out[3]~25 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[3]~25 ),
	.combout(\my_slc|d0|PC_reg|data_out[4]~26_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[4]~27 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[4]~26 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_reg|data_out[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N9
dffeas \my_slc|d0|PC_reg|data_out[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[4]~26_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[4] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N10
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[5]~28 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[5]~28_combout  = (\my_slc|d0|PC_reg|data_out [5] & (!\my_slc|d0|PC_reg|data_out[4]~27 )) # (!\my_slc|d0|PC_reg|data_out [5] & ((\my_slc|d0|PC_reg|data_out[4]~27 ) # (GND)))
// \my_slc|d0|PC_reg|data_out[5]~29  = CARRY((!\my_slc|d0|PC_reg|data_out[4]~27 ) # (!\my_slc|d0|PC_reg|data_out [5]))

	.dataa(\my_slc|d0|PC_reg|data_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[4]~27 ),
	.combout(\my_slc|d0|PC_reg|data_out[5]~28_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[5]~29 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[5]~28 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_reg|data_out[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N11
dffeas \my_slc|d0|PC_reg|data_out[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[5]~28_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[5] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N12
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[6]~30 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[6]~30_combout  = (\my_slc|d0|PC_reg|data_out [6] & (\my_slc|d0|PC_reg|data_out[5]~29  $ (GND))) # (!\my_slc|d0|PC_reg|data_out [6] & (!\my_slc|d0|PC_reg|data_out[5]~29  & VCC))
// \my_slc|d0|PC_reg|data_out[6]~31  = CARRY((\my_slc|d0|PC_reg|data_out [6] & !\my_slc|d0|PC_reg|data_out[5]~29 ))

	.dataa(\my_slc|d0|PC_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[5]~29 ),
	.combout(\my_slc|d0|PC_reg|data_out[6]~30_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[6]~31 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[6]~30 .lut_mask = 16'hA50A;
defparam \my_slc|d0|PC_reg|data_out[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N13
dffeas \my_slc|d0|PC_reg|data_out[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[6]~30_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[6] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N14
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[7]~32 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[7]~32_combout  = (\my_slc|d0|PC_reg|data_out [7] & (!\my_slc|d0|PC_reg|data_out[6]~31 )) # (!\my_slc|d0|PC_reg|data_out [7] & ((\my_slc|d0|PC_reg|data_out[6]~31 ) # (GND)))
// \my_slc|d0|PC_reg|data_out[7]~33  = CARRY((!\my_slc|d0|PC_reg|data_out[6]~31 ) # (!\my_slc|d0|PC_reg|data_out [7]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[6]~31 ),
	.combout(\my_slc|d0|PC_reg|data_out[7]~32_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[7]~33 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[7]~32 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_reg|data_out[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N15
dffeas \my_slc|d0|PC_reg|data_out[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[7]~32_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[7] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N16
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[8]~34 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[8]~34_combout  = (\my_slc|d0|PC_reg|data_out [8] & (\my_slc|d0|PC_reg|data_out[7]~33  $ (GND))) # (!\my_slc|d0|PC_reg|data_out [8] & (!\my_slc|d0|PC_reg|data_out[7]~33  & VCC))
// \my_slc|d0|PC_reg|data_out[8]~35  = CARRY((\my_slc|d0|PC_reg|data_out [8] & !\my_slc|d0|PC_reg|data_out[7]~33 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[7]~33 ),
	.combout(\my_slc|d0|PC_reg|data_out[8]~34_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[8]~35 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[8]~34 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_reg|data_out[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N17
dffeas \my_slc|d0|PC_reg|data_out[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[8]~34_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[8] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N18
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[9]~36 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[9]~36_combout  = (\my_slc|d0|PC_reg|data_out [9] & (!\my_slc|d0|PC_reg|data_out[8]~35 )) # (!\my_slc|d0|PC_reg|data_out [9] & ((\my_slc|d0|PC_reg|data_out[8]~35 ) # (GND)))
// \my_slc|d0|PC_reg|data_out[9]~37  = CARRY((!\my_slc|d0|PC_reg|data_out[8]~35 ) # (!\my_slc|d0|PC_reg|data_out [9]))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[8]~35 ),
	.combout(\my_slc|d0|PC_reg|data_out[9]~36_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[9]~37 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[9]~36 .lut_mask = 16'h3C3F;
defparam \my_slc|d0|PC_reg|data_out[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N19
dffeas \my_slc|d0|PC_reg|data_out[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[9]~36_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[9] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N20
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[10]~38 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[10]~38_combout  = (\my_slc|d0|PC_reg|data_out [10] & (\my_slc|d0|PC_reg|data_out[9]~37  $ (GND))) # (!\my_slc|d0|PC_reg|data_out [10] & (!\my_slc|d0|PC_reg|data_out[9]~37  & VCC))
// \my_slc|d0|PC_reg|data_out[10]~39  = CARRY((\my_slc|d0|PC_reg|data_out [10] & !\my_slc|d0|PC_reg|data_out[9]~37 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[9]~37 ),
	.combout(\my_slc|d0|PC_reg|data_out[10]~38_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[10]~39 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[10]~38 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_reg|data_out[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N21
dffeas \my_slc|d0|PC_reg|data_out[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[10]~38_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[10] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N22
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[11]~40 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[11]~40_combout  = (\my_slc|d0|PC_reg|data_out [11] & (!\my_slc|d0|PC_reg|data_out[10]~39 )) # (!\my_slc|d0|PC_reg|data_out [11] & ((\my_slc|d0|PC_reg|data_out[10]~39 ) # (GND)))
// \my_slc|d0|PC_reg|data_out[11]~41  = CARRY((!\my_slc|d0|PC_reg|data_out[10]~39 ) # (!\my_slc|d0|PC_reg|data_out [11]))

	.dataa(\my_slc|d0|PC_reg|data_out [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[10]~39 ),
	.combout(\my_slc|d0|PC_reg|data_out[11]~40_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[11]~41 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[11]~40 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_reg|data_out[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N23
dffeas \my_slc|d0|PC_reg|data_out[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[11]~40_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[11] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N24
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[12]~42 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[12]~42_combout  = (\my_slc|d0|PC_reg|data_out [12] & (\my_slc|d0|PC_reg|data_out[11]~41  $ (GND))) # (!\my_slc|d0|PC_reg|data_out [12] & (!\my_slc|d0|PC_reg|data_out[11]~41  & VCC))
// \my_slc|d0|PC_reg|data_out[12]~43  = CARRY((\my_slc|d0|PC_reg|data_out [12] & !\my_slc|d0|PC_reg|data_out[11]~41 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[11]~41 ),
	.combout(\my_slc|d0|PC_reg|data_out[12]~42_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[12]~43 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[12]~42 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_reg|data_out[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X74_Y36_N29
dffeas \my_slc|d0|regfile|Reg_Array[3][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N5
dffeas \my_slc|d0|regfile|Reg_Array[2][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y37_N5
dffeas \my_slc|d0|regfile|Reg_Array[0][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y37_N11
dffeas \my_slc|d0|regfile|Reg_Array[1][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Mux3~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux3~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][12]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][12]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][12]~q ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[1][12]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux3~2 .lut_mask = 16'hFC22;
defparam \my_slc|d0|regfile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Mux3~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux3~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux3~2_combout  & (\my_slc|d0|regfile|Reg_Array[3][12]~q )) # (!\my_slc|d0|regfile|Mux3~2_combout  & ((\my_slc|d0|regfile|Reg_Array[2][12]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux3~2_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][12]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][12]~q ),
	.datad(\my_slc|d0|regfile|Mux3~2_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux3~3 .lut_mask = 16'hDDA0;
defparam \my_slc|d0|regfile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][12]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][12]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][12]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[5][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N11
dffeas \my_slc|d0|regfile|Reg_Array[5][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N15
dffeas \my_slc|d0|regfile|Reg_Array[7][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N24
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][12]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][12]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][12]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N25
dffeas \my_slc|d0|regfile|Reg_Array[6][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][12]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][12]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][12]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|d0|regfile|Reg_Array[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N7
dffeas \my_slc|d0|regfile|Reg_Array[4][12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][12] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N8
cycloneive_lcell_comb \my_slc|d0|regfile|Mux3~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux3~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[6][12]~q )) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[4][12]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][12]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][12]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux3~0 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|regfile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Mux3~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux3~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux3~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][12]~q ))) # (!\my_slc|d0|regfile|Mux3~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][12]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux3~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[5][12]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][12]~q ),
	.datad(\my_slc|d0|regfile|Mux3~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux3~1 .lut_mask = 16'hF388;
defparam \my_slc|d0|regfile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Mux3~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux3~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux3~1_combout ))) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux3~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux3~3_combout ),
	.datad(\my_slc|d0|regfile|Mux3~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux3~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|regfile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y37_N26
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[12]~15 (
// Equation(s):
// \my_slc|d0|addr1mux|out[12]~15_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [12])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux3~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|state_controller|WideOr23~0_combout ),
	.datac(\my_slc|d0|PC_reg|data_out [12]),
	.datad(\my_slc|d0|regfile|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[12]~15 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|addr1mux|out[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N24
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~24 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~24_combout  = ((\my_slc|d0|addr2mux|Mux0~1_combout  $ (\my_slc|d0|addr1mux|out[12]~15_combout  $ (!\my_slc|d0|Address_adder|Add0~23 )))) # (GND)
// \my_slc|d0|Address_adder|Add0~25  = CARRY((\my_slc|d0|addr2mux|Mux0~1_combout  & ((\my_slc|d0|addr1mux|out[12]~15_combout ) # (!\my_slc|d0|Address_adder|Add0~23 ))) # (!\my_slc|d0|addr2mux|Mux0~1_combout  & (\my_slc|d0|addr1mux|out[12]~15_combout  & 
// !\my_slc|d0|Address_adder|Add0~23 )))

	.dataa(\my_slc|d0|addr2mux|Mux0~1_combout ),
	.datab(\my_slc|d0|addr1mux|out[12]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~23 ),
	.combout(\my_slc|d0|Address_adder|Add0~24_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~25 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~24 .lut_mask = 16'h698E;
defparam \my_slc|d0|Address_adder|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N25
dffeas \my_slc|d0|PC_reg|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[12]~42_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \S[12]~input (
	.i(S[12]),
	.ibar(gnd),
	.o(\S[12]~input_o ));
// synopsys translate_off
defparam \S[12]~input .bus_hold = "false";
defparam \S[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \Data[12]~input (
	.i(Data[12]),
	.ibar(gnd),
	.o(\Data[12]~input_o ));
// synopsys translate_off
defparam \Data[12]~input .bus_hold = "false";
defparam \Data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N25
dffeas \my_slc|tr0|Data_read_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N24
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~29 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~29_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[12]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [12])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[12]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [12]),
	.datad(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~29 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N16
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~30 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~30_combout  = (\my_slc|d0|MDR_reg|data_out~29_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux3~combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|d0|MDR_reg|data_out~29_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux3~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~30 .lut_mask = 16'hF2F0;
defparam \my_slc|d0|MDR_reg|data_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N17
dffeas \my_slc|d0|MDR_reg|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~4_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|PC_reg|data_out [12] & ((\my_slc|d0|BUS_inst|Mux6~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|MDR_reg|data_out [12]))))

	.dataa(\my_slc|d0|PC_reg|data_out [12]),
	.datab(\my_slc|d0|MDR_reg|data_out [12]),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~4 .lut_mask = 16'hAC0C;
defparam \my_slc|d0|BUS_inst|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~5_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS_inst|Mux3~4_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux3~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~5 .lut_mask = 16'h4703;
defparam \my_slc|d0|BUS_inst|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~11_combout  = (\my_slc|d0|BUS_inst|Mux3~5_combout  & (((!\my_slc|state_controller|State.S_06~q  & !\my_slc|state_controller|State.S_07~q )) # (!\my_slc|d0|BUS_inst|Mux6~8_combout )))

	.dataa(\my_slc|state_controller|State.S_06~q ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux3~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~11 .lut_mask = 16'h1F00;
defparam \my_slc|d0|BUS_inst|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y37_N4
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[12]~74 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[12]~74_combout  = (\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|IR_reg|data_out [0])) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][12]~q ))) # (!\my_slc|d0|IR_reg|data_out 
// [0] & (\my_slc|d0|regfile|Reg_Array[0][12]~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][12]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][12]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[12]~74 .lut_mask = 16'hDC98;
defparam \my_slc|d0|SR2_mux|out[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y36_N28
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[12]~75 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[12]~75_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[12]~74_combout  & ((\my_slc|d0|regfile|Reg_Array[3][12]~q ))) # (!\my_slc|d0|SR2_mux|out[12]~74_combout  & (\my_slc|d0|regfile|Reg_Array[2][12]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[12]~74_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][12]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|regfile|Reg_Array[3][12]~q ),
	.datad(\my_slc|d0|SR2_mux|out[12]~74_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[12]~75 .lut_mask = 16'hF388;
defparam \my_slc|d0|SR2_mux|out[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[12]~72 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[12]~72_combout  = (\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][12]~q ))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[4][12]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][12]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[6][12]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[12]~72 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|SR2_mux|out[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N14
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[12]~73 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[12]~73_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[12]~72_combout  & ((\my_slc|d0|regfile|Reg_Array[7][12]~q ))) # (!\my_slc|d0|SR2_mux|out[12]~72_combout  & (\my_slc|d0|regfile|Reg_Array[5][12]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[12]~72_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[5][12]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[7][12]~q ),
	.datad(\my_slc|d0|SR2_mux|out[12]~72_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[12]~73 .lut_mask = 16'hF388;
defparam \my_slc|d0|SR2_mux|out[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N24
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[12]~76 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[12]~76_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[12]~73_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[12]~75_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [2]),
	.datab(\my_slc|state_controller|SR2MUX~0_combout ),
	.datac(\my_slc|d0|SR2_mux|out[12]~75_combout ),
	.datad(\my_slc|d0|SR2_mux|out[12]~73_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[12]~76 .lut_mask = 16'h3210;
defparam \my_slc|d0|SR2_mux|out[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y34_N26
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[12]~77 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[12]~77_combout  = (\my_slc|d0|SR2_mux|out[12]~76_combout ) # ((\my_slc|d0|IR_reg|data_out [4] & \my_slc|state_controller|SR2MUX~0_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|IR_reg|data_out [4]),
	.datac(\my_slc|state_controller|SR2MUX~0_combout ),
	.datad(\my_slc|d0|SR2_mux|out[12]~76_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[12]~77 .lut_mask = 16'hFFC0;
defparam \my_slc|d0|SR2_mux|out[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~6_combout  = (\my_slc|state_controller|ALUK [1] & (\my_slc|state_controller|ALUK [0] $ ((!\my_slc|d0|regfile|Mux3~4_combout )))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|state_controller|ALUK [0] & 
// (\my_slc|d0|regfile|Mux3~4_combout  & \my_slc|d0|SR2_mux|out[12]~77_combout )))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|d0|regfile|Mux3~4_combout ),
	.datad(\my_slc|d0|SR2_mux|out[12]~77_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~6 .lut_mask = 16'hC282;
defparam \my_slc|d0|BUS_inst|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~12 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~12_combout  = (!\my_slc|state_controller|State.S_07~q  & (!\my_slc|state_controller|State.S_06~q  & ((!\my_slc|d0|BUS_inst|Mux6~8_combout ) # (!\my_slc|state_controller|WideOr24~combout ))))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|state_controller|State.S_06~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~12 .lut_mask = 16'h0013;
defparam \my_slc|d0|BUS_inst|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~7_combout  = (\my_slc|d0|BUS_inst|Mux3~12_combout  & (((\my_slc|d0|PC_reg|data_out [12] & \my_slc|d0|BUS_inst|Mux6~6_combout )) # (!\my_slc|d0|BUS_inst|Mux6~7_combout )))

	.dataa(\my_slc|d0|PC_reg|data_out [12]),
	.datab(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux3~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~7 .lut_mask = 16'h8F00;
defparam \my_slc|d0|BUS_inst|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|MDR_reg|data_out [12] & !\my_slc|d0|BUS_inst|Mux6~7_combout )) # (!\my_slc|d0|BUS_inst|Mux3~7_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & 
// (((\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|MDR_reg|data_out [12]),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux3~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~8 .lut_mask = 16'h34FC;
defparam \my_slc|d0|BUS_inst|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~9_combout  = (\my_slc|d0|BUS_inst|Mux3~8_combout  & (((\my_slc|d0|BUS_inst|Mux15~9_combout ) # (\my_slc|d0|BUS_inst|Mux3~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux3~8_combout  & (!\my_slc|d0|BUS_inst|Mux3~7_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux3~7_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux3~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux3~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~9 .lut_mask = 16'hF5C5;
defparam \my_slc|d0|BUS_inst|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N24
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~24 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~24_combout  = ((\my_slc|d0|regfile|Mux3~4_combout  $ (\my_slc|d0|SR2_mux|out[12]~77_combout  $ (!\my_slc|d0|Regiter_adder|Add0~23 )))) # (GND)
// \my_slc|d0|Regiter_adder|Add0~25  = CARRY((\my_slc|d0|regfile|Mux3~4_combout  & ((\my_slc|d0|SR2_mux|out[12]~77_combout ) # (!\my_slc|d0|Regiter_adder|Add0~23 ))) # (!\my_slc|d0|regfile|Mux3~4_combout  & (\my_slc|d0|SR2_mux|out[12]~77_combout  & 
// !\my_slc|d0|Regiter_adder|Add0~23 )))

	.dataa(\my_slc|d0|regfile|Mux3~4_combout ),
	.datab(\my_slc|d0|SR2_mux|out[12]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~23 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~24_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~25 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~24 .lut_mask = 16'h698E;
defparam \my_slc|d0|Regiter_adder|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~10_combout  = (\my_slc|d0|BUS_inst|Mux3~9_combout  & ((\my_slc|d0|BUS_inst|Mux3~11_combout ) # ((\my_slc|d0|BUS_inst|Mux3~6_combout ) # (\my_slc|d0|Regiter_adder|Add0~24_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux3~11_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux3~6_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux3~9_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~24_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3~10 .lut_mask = 16'hF0E0;
defparam \my_slc|d0|BUS_inst|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N28
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux3 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux3~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux3~10_combout  & ((\my_slc|d0|Address_adder|Add0~24_combout ) # (!\my_slc|d0|BUS_inst|Mux3~11_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~14_combout  & 
// (\my_slc|d0|BUS_inst|Mux3~11_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux3~11_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datac(\my_slc|d0|Address_adder|Add0~24_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux3~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux3 .lut_mask = 16'hE622;
defparam \my_slc|d0|BUS_inst|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N22
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~14 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~14_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux3~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux3~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~14 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N23
dffeas \my_slc|d0|IR_reg|data_out[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[12] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N20
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~0 (
// Equation(s):
// \my_slc|state_controller|Decoder0~0_combout  = (!\my_slc|d0|IR_reg|data_out [15] & (\my_slc|d0|IR_reg|data_out [14] & (\my_slc|d0|IR_reg|data_out [13] & !\my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~0 .lut_mask = 16'h0040;
defparam \my_slc|state_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N8
cycloneive_lcell_comb \my_slc|state_controller|State~39 (
// Equation(s):
// \my_slc|state_controller|State~39_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~0_combout ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_32~q ),
	.datac(gnd),
	.datad(\my_slc|state_controller|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~39_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~39 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N9
dffeas \my_slc|state_controller|State.S_06 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_06~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_06 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_06 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N1
cycloneive_io_ibuf \S[13]~input (
	.i(S[13]),
	.ibar(gnd),
	.o(\S[13]~input_o ));
// synopsys translate_off
defparam \S[13]~input .bus_hold = "false";
defparam \S[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y33_N1
cycloneive_io_ibuf \Data[13]~input (
	.i(Data[13]),
	.ibar(gnd),
	.o(\Data[13]~input_o ));
// synopsys translate_off
defparam \Data[13]~input .bus_hold = "false";
defparam \Data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N7
dffeas \my_slc|tr0|Data_read_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N6
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~31 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~31_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[13]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [13])))))

	.dataa(\S[13]~input_o ),
	.datab(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [13]),
	.datad(\my_slc|memory_subsystem|Equal0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~31 .lut_mask = 16'h88C0;
defparam \my_slc|d0|MDR_reg|data_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~32 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~32_combout  = (\my_slc|d0|MDR_reg|data_out~31_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux2~combout )))

	.dataa(\my_slc|state_controller|WideOr21~0_combout ),
	.datab(\my_slc|d0|MDR_reg|data_out~31_combout ),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux2~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~32_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~32 .lut_mask = 16'hDCCC;
defparam \my_slc|d0|MDR_reg|data_out~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \my_slc|d0|MDR_reg|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N26
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[13]~44 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[13]~44_combout  = (\my_slc|d0|PC_reg|data_out [13] & (!\my_slc|d0|PC_reg|data_out[12]~43 )) # (!\my_slc|d0|PC_reg|data_out [13] & ((\my_slc|d0|PC_reg|data_out[12]~43 ) # (GND)))
// \my_slc|d0|PC_reg|data_out[13]~45  = CARRY((!\my_slc|d0|PC_reg|data_out[12]~43 ) # (!\my_slc|d0|PC_reg|data_out [13]))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[12]~43 ),
	.combout(\my_slc|d0|PC_reg|data_out[13]~44_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[13]~45 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[13]~44 .lut_mask = 16'h5A5F;
defparam \my_slc|d0|PC_reg|data_out[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X72_Y36_N5
dffeas \my_slc|d0|regfile|Reg_Array[0][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][13]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][13]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N25
dffeas \my_slc|d0|regfile|Reg_Array[1][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \my_slc|d0|regfile|Mux2~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux2~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][13]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][13]~q ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][13]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][13]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux2~2 .lut_mask = 16'hF4A4;
defparam \my_slc|d0|regfile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N5
dffeas \my_slc|d0|regfile|Reg_Array[2][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N9
dffeas \my_slc|d0|regfile|Reg_Array[3][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Mux2~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux2~3_combout  = (\my_slc|d0|regfile|Mux2~2_combout  & (((\my_slc|d0|regfile|Reg_Array[3][13]~q )) # (!\my_slc|d0|SR1_in|out[1]~1_combout ))) # (!\my_slc|d0|regfile|Mux2~2_combout  & (\my_slc|d0|SR1_in|out[1]~1_combout  & 
// (\my_slc|d0|regfile|Reg_Array[2][13]~q )))

	.dataa(\my_slc|d0|regfile|Mux2~2_combout ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[2][13]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[3][13]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux2~3 .lut_mask = 16'hEA62;
defparam \my_slc|d0|regfile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][13]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][13]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N5
dffeas \my_slc|d0|regfile|Reg_Array[5][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N27
dffeas \my_slc|d0|regfile|Reg_Array[7][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N26
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][13]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][13]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[4][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N27
dffeas \my_slc|d0|regfile|Reg_Array[4][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[4][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N16
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][13]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][13]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[6][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N17
dffeas \my_slc|d0|regfile|Reg_Array[6][13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][13] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Mux2~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux2~0_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Reg_Array[6][13]~q ) # (\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][13]~q  & 
// ((!\my_slc|d0|SR1_in|out[0]~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][13]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[6][13]~q ),
	.datac(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux2~0 .lut_mask = 16'hF0CA;
defparam \my_slc|d0|regfile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N14
cycloneive_lcell_comb \my_slc|d0|regfile|Mux2~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux2~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux2~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][13]~q ))) # (!\my_slc|d0|regfile|Mux2~0_combout  & (\my_slc|d0|regfile|Reg_Array[5][13]~q )))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux2~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[5][13]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[7][13]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux2~1 .lut_mask = 16'hCFA0;
defparam \my_slc|d0|regfile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux2~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux2~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux2~1_combout ))) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux2~3_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux2~3_combout ),
	.datad(\my_slc|d0|regfile|Mux2~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux2~4 .lut_mask = 16'hFC30;
defparam \my_slc|d0|regfile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[13]~16 (
// Equation(s):
// \my_slc|d0|addr1mux|out[13]~16_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [13])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux2~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [13]),
	.datac(\my_slc|d0|regfile|Mux2~4_combout ),
	.datad(\my_slc|state_controller|WideOr23~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[13]~16 .lut_mask = 16'hCCF0;
defparam \my_slc|d0|addr1mux|out[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N26
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~26 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~26_combout  = (\my_slc|d0|addr2mux|Mux0~1_combout  & ((\my_slc|d0|addr1mux|out[13]~16_combout  & (\my_slc|d0|Address_adder|Add0~25  & VCC)) # (!\my_slc|d0|addr1mux|out[13]~16_combout  & (!\my_slc|d0|Address_adder|Add0~25 )))) 
// # (!\my_slc|d0|addr2mux|Mux0~1_combout  & ((\my_slc|d0|addr1mux|out[13]~16_combout  & (!\my_slc|d0|Address_adder|Add0~25 )) # (!\my_slc|d0|addr1mux|out[13]~16_combout  & ((\my_slc|d0|Address_adder|Add0~25 ) # (GND)))))
// \my_slc|d0|Address_adder|Add0~27  = CARRY((\my_slc|d0|addr2mux|Mux0~1_combout  & (!\my_slc|d0|addr1mux|out[13]~16_combout  & !\my_slc|d0|Address_adder|Add0~25 )) # (!\my_slc|d0|addr2mux|Mux0~1_combout  & ((!\my_slc|d0|Address_adder|Add0~25 ) # 
// (!\my_slc|d0|addr1mux|out[13]~16_combout ))))

	.dataa(\my_slc|d0|addr2mux|Mux0~1_combout ),
	.datab(\my_slc|d0|addr1mux|out[13]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~25 ),
	.combout(\my_slc|d0|Address_adder|Add0~26_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~27 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~26 .lut_mask = 16'h9617;
defparam \my_slc|d0|Address_adder|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N27
dffeas \my_slc|d0|PC_reg|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[13]~44_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~4_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|PC_reg|data_out [13] & \my_slc|d0|BUS_inst|Mux6~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|MDR_reg|data_out [13]))

	.dataa(\my_slc|d0|MDR_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [13]),
	.datac(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~4 .lut_mask = 16'hC0AA;
defparam \my_slc|d0|BUS_inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~5_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (\my_slc|d0|BUS_inst|Mux2~4_combout  & ((!\my_slc|state_controller|WideOr24~combout )))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux2~4_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datac(\my_slc|state_controller|WideOr24~combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~5 .lut_mask = 16'h0A33;
defparam \my_slc|d0|BUS_inst|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N2
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~11_combout  = (\my_slc|d0|BUS_inst|Mux2~5_combout  & (((!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_06~q )) # (!\my_slc|d0|BUS_inst|Mux6~8_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|BUS_inst|Mux2~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~11 .lut_mask = 16'h5700;
defparam \my_slc|d0|BUS_inst|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N4
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[13]~80 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[13]~80_combout  = (\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|IR_reg|data_out [0])) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][13]~q ))) # (!\my_slc|d0|IR_reg|data_out 
// [0] & (\my_slc|d0|regfile|Reg_Array[0][13]~q ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[0][13]~q ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][13]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[13]~80 .lut_mask = 16'hDC98;
defparam \my_slc|d0|SR2_mux|out[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[13]~81 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[13]~81_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[13]~80_combout  & ((\my_slc|d0|regfile|Reg_Array[3][13]~q ))) # (!\my_slc|d0|SR2_mux|out[13]~80_combout  & (\my_slc|d0|regfile|Reg_Array[2][13]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[13]~80_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[2][13]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[3][13]~q ),
	.datad(\my_slc|d0|SR2_mux|out[13]~80_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[13]~81 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_mux|out[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N30
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[13]~78 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[13]~78_combout  = (\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[6][13]~q ))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[4][13]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][13]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[6][13]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[13]~78 .lut_mask = 16'hFC0A;
defparam \my_slc|d0|SR2_mux|out[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N26
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[13]~79 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[13]~79_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[13]~78_combout  & ((\my_slc|d0|regfile|Reg_Array[7][13]~q ))) # (!\my_slc|d0|SR2_mux|out[13]~78_combout  & (\my_slc|d0|regfile|Reg_Array[5][13]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[13]~78_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][13]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][13]~q ),
	.datad(\my_slc|d0|SR2_mux|out[13]~78_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[13]~79 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_mux|out[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[13]~82 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[13]~82_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[13]~79_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[13]~81_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[13]~81_combout ),
	.datad(\my_slc|d0|SR2_mux|out[13]~79_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[13]~82 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_mux|out[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N2
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[13]~83 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[13]~83_combout  = (\my_slc|d0|SR2_mux|out[13]~82_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|d0|SR2_mux|out[13]~82_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[13]~83 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_mux|out[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N16
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~6_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux2~4_combout  & ((\my_slc|state_controller|ALUK [1]) # (\my_slc|d0|SR2_mux|out[13]~83_combout )))) # (!\my_slc|state_controller|ALUK [0] & 
// (\my_slc|state_controller|ALUK [1] & (!\my_slc|d0|regfile|Mux2~4_combout )))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|state_controller|ALUK [1]),
	.datac(\my_slc|d0|regfile|Mux2~4_combout ),
	.datad(\my_slc|d0|SR2_mux|out[13]~83_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~6 .lut_mask = 16'hA484;
defparam \my_slc|d0|BUS_inst|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N26
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~26 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~26_combout  = (\my_slc|d0|SR2_mux|out[13]~83_combout  & ((\my_slc|d0|regfile|Mux2~4_combout  & (\my_slc|d0|Regiter_adder|Add0~25  & VCC)) # (!\my_slc|d0|regfile|Mux2~4_combout  & (!\my_slc|d0|Regiter_adder|Add0~25 )))) # 
// (!\my_slc|d0|SR2_mux|out[13]~83_combout  & ((\my_slc|d0|regfile|Mux2~4_combout  & (!\my_slc|d0|Regiter_adder|Add0~25 )) # (!\my_slc|d0|regfile|Mux2~4_combout  & ((\my_slc|d0|Regiter_adder|Add0~25 ) # (GND)))))
// \my_slc|d0|Regiter_adder|Add0~27  = CARRY((\my_slc|d0|SR2_mux|out[13]~83_combout  & (!\my_slc|d0|regfile|Mux2~4_combout  & !\my_slc|d0|Regiter_adder|Add0~25 )) # (!\my_slc|d0|SR2_mux|out[13]~83_combout  & ((!\my_slc|d0|Regiter_adder|Add0~25 ) # 
// (!\my_slc|d0|regfile|Mux2~4_combout ))))

	.dataa(\my_slc|d0|SR2_mux|out[13]~83_combout ),
	.datab(\my_slc|d0|regfile|Mux2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~25 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~26_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~27 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~26 .lut_mask = 16'h9617;
defparam \my_slc|d0|Regiter_adder|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~7_combout  = (\my_slc|d0|BUS_inst|Mux3~12_combout  & (((\my_slc|d0|BUS_inst|Mux6~6_combout  & \my_slc|d0|PC_reg|data_out [13])) # (!\my_slc|d0|BUS_inst|Mux6~7_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux3~12_combout ),
	.datac(\my_slc|d0|PC_reg|data_out [13]),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~7 .lut_mask = 16'h80CC;
defparam \my_slc|d0|BUS_inst|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|MDR_reg|data_out [13] & !\my_slc|d0|BUS_inst|Mux6~7_combout )) # (!\my_slc|d0|BUS_inst|Mux2~7_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & 
// (((\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|MDR_reg|data_out [13]),
	.datab(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux2~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~8 .lut_mask = 16'h1FCC;
defparam \my_slc|d0|BUS_inst|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~9_combout  = (\my_slc|d0|BUS_inst|Mux2~8_combout  & ((\my_slc|d0|BUS_inst|Mux15~9_combout ) # ((\my_slc|d0|BUS_inst|Mux2~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux2~8_combout  & (((!\my_slc|d0|BUS_inst|Mux2~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux2~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux2~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux2~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~9 .lut_mask = 16'hCF8B;
defparam \my_slc|d0|BUS_inst|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N0
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~10_combout  = (\my_slc|d0|BUS_inst|Mux2~9_combout  & ((\my_slc|d0|BUS_inst|Mux2~11_combout ) # ((\my_slc|d0|BUS_inst|Mux2~6_combout ) # (\my_slc|d0|Regiter_adder|Add0~26_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux2~11_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux2~6_combout ),
	.datac(\my_slc|d0|Regiter_adder|Add0~26_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux2~9_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2~10 .lut_mask = 16'hFE00;
defparam \my_slc|d0|BUS_inst|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux2 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux2~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux2~10_combout  & ((\my_slc|d0|Address_adder|Add0~26_combout ) # (!\my_slc|d0|BUS_inst|Mux2~11_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~14_combout  & 
// (\my_slc|d0|BUS_inst|Mux2~11_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux2~11_combout ),
	.datac(\my_slc|d0|Address_adder|Add0~26_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux2~10_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux2 .lut_mask = 16'hE644;
defparam \my_slc|d0|BUS_inst|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N8
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~15 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~15_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux2~combout )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|BUS_inst|Mux2~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~15 .lut_mask = 16'hC0C0;
defparam \my_slc|d0|MAR_reg|data_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N9
dffeas \my_slc|d0|IR_reg|data_out[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[13] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N26
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~1 (
// Equation(s):
// \my_slc|state_controller|Decoder0~1_combout  = (!\my_slc|d0|IR_reg|data_out [15] & (\my_slc|d0|IR_reg|data_out [14] & (\my_slc|d0|IR_reg|data_out [13] & \my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~1 .lut_mask = 16'h4000;
defparam \my_slc|state_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y33_N2
cycloneive_lcell_comb \my_slc|state_controller|State~40 (
// Equation(s):
// \my_slc|state_controller|State~40_combout  = (\Reset~input_o  & (\my_slc|state_controller|Decoder0~1_combout  & \my_slc|state_controller|State.S_32~q ))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_32~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~40_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~40 .lut_mask = 16'h8800;
defparam \my_slc|state_controller|State~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X75_Y33_N3
dffeas \my_slc|state_controller|State.S_07 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_07~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_07 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_07 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N28
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[14]~46 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[14]~46_combout  = (\my_slc|d0|PC_reg|data_out [14] & (\my_slc|d0|PC_reg|data_out[13]~45  $ (GND))) # (!\my_slc|d0|PC_reg|data_out [14] & (!\my_slc|d0|PC_reg|data_out[13]~45  & VCC))
// \my_slc|d0|PC_reg|data_out[14]~47  = CARRY((\my_slc|d0|PC_reg|data_out [14] & !\my_slc|d0|PC_reg|data_out[13]~45 ))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|PC_reg|data_out[13]~45 ),
	.combout(\my_slc|d0|PC_reg|data_out[14]~46_combout ),
	.cout(\my_slc|d0|PC_reg|data_out[14]~47 ));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[14]~46 .lut_mask = 16'hC30C;
defparam \my_slc|d0|PC_reg|data_out[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[2][14]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[2][14]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N21
dffeas \my_slc|d0|regfile|Reg_Array[2][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[3][14]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[3][14]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N19
dffeas \my_slc|d0|regfile|Reg_Array[3][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[0][14]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[0][14]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N21
dffeas \my_slc|d0|regfile|Reg_Array[0][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][14]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][14]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N7
dffeas \my_slc|d0|regfile|Reg_Array[1][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \my_slc|d0|regfile|Mux1~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux1~2_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][14]~q ))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (\my_slc|d0|regfile|Reg_Array[0][14]~q ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[0][14]~q ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[1][14]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux1~2 .lut_mask = 16'hF2C2;
defparam \my_slc|d0|regfile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \my_slc|d0|regfile|Mux1~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux1~3_combout  = (\my_slc|d0|regfile|Mux1~2_combout  & (((\my_slc|d0|regfile|Reg_Array[3][14]~q ) # (!\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|regfile|Mux1~2_combout  & (\my_slc|d0|regfile|Reg_Array[2][14]~q  & 
// ((\my_slc|d0|SR1_in|out[1]~1_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[2][14]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][14]~q ),
	.datac(\my_slc|d0|regfile|Mux1~2_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux1~3 .lut_mask = 16'hCAF0;
defparam \my_slc|d0|regfile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N31
dffeas \my_slc|d0|regfile|Reg_Array[7][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y37_N25
dffeas \my_slc|d0|regfile|Reg_Array[5][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N12
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[6][14]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[6][14]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[6][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[6][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N13
dffeas \my_slc|d0|regfile|Reg_Array[6][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N2
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[4][14]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[4][14]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y37_N3
dffeas \my_slc|d0|regfile|Reg_Array[4][14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][14] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N28
cycloneive_lcell_comb \my_slc|d0|regfile|Mux1~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux1~0_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[6][14]~q )) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Reg_Array[4][14]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][14]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][14]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux1~0 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|regfile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N24
cycloneive_lcell_comb \my_slc|d0|regfile|Mux1~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux1~1_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Mux1~0_combout  & (\my_slc|d0|regfile|Reg_Array[7][14]~q )) # (!\my_slc|d0|regfile|Mux1~0_combout  & ((\my_slc|d0|regfile|Reg_Array[5][14]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Mux1~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[7][14]~q ),
	.datab(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][14]~q ),
	.datad(\my_slc|d0|regfile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux1~1 .lut_mask = 16'hBBC0;
defparam \my_slc|d0|regfile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Mux1~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux1~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux1~1_combout ))) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux1~3_combout ))

	.dataa(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|regfile|Mux1~3_combout ),
	.datad(\my_slc|d0|regfile|Mux1~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux1~4 .lut_mask = 16'hFA50;
defparam \my_slc|d0|regfile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[14]~17 (
// Equation(s):
// \my_slc|d0|addr1mux|out[14]~17_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [14])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux1~4_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|PC_reg|data_out [14]),
	.datac(\my_slc|state_controller|WideOr23~0_combout ),
	.datad(\my_slc|d0|regfile|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[14]~17 .lut_mask = 16'hCFC0;
defparam \my_slc|d0|addr1mux|out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N28
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~28 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~28_combout  = ((\my_slc|d0|addr2mux|Mux0~1_combout  $ (\my_slc|d0|addr1mux|out[14]~17_combout  $ (!\my_slc|d0|Address_adder|Add0~27 )))) # (GND)
// \my_slc|d0|Address_adder|Add0~29  = CARRY((\my_slc|d0|addr2mux|Mux0~1_combout  & ((\my_slc|d0|addr1mux|out[14]~17_combout ) # (!\my_slc|d0|Address_adder|Add0~27 ))) # (!\my_slc|d0|addr2mux|Mux0~1_combout  & (\my_slc|d0|addr1mux|out[14]~17_combout  & 
// !\my_slc|d0|Address_adder|Add0~27 )))

	.dataa(\my_slc|d0|addr2mux|Mux0~1_combout ),
	.datab(\my_slc|d0|addr1mux|out[14]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Address_adder|Add0~27 ),
	.combout(\my_slc|d0|Address_adder|Add0~28_combout ),
	.cout(\my_slc|d0|Address_adder|Add0~29 ));
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~28 .lut_mask = 16'h698E;
defparam \my_slc|d0|Address_adder|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N29
dffeas \my_slc|d0|PC_reg|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[14]~46_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \Data[14]~input (
	.i(Data[14]),
	.ibar(gnd),
	.o(\Data[14]~input_o ));
// synopsys translate_off
defparam \Data[14]~input .bus_hold = "false";
defparam \Data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N17
dffeas \my_slc|tr0|Data_read_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N15
cycloneive_io_ibuf \S[14]~input (
	.i(S[14]),
	.ibar(gnd),
	.o(\S[14]~input_o ));
// synopsys translate_off
defparam \S[14]~input .bus_hold = "false";
defparam \S[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N16
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~33 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~33_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\S[14]~input_o ))) # (!\my_slc|memory_subsystem|Equal0~4_combout  & (\my_slc|tr0|Data_read_buffer [14]))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.datac(\my_slc|tr0|Data_read_buffer [14]),
	.datad(\S[14]~input_o ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~33 .lut_mask = 16'hC840;
defparam \my_slc|d0|MDR_reg|data_out~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N24
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~34 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~34_combout  = (\my_slc|d0|MDR_reg|data_out~33_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux1~combout )))

	.dataa(\my_slc|d0|MDR_reg|data_out~33_combout ),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|WideOr21~0_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~34_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~34 .lut_mask = 16'hAEAA;
defparam \my_slc|d0|MDR_reg|data_out~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y35_N25
dffeas \my_slc|d0|MDR_reg|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~4_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|PC_reg|data_out [14] & ((\my_slc|d0|BUS_inst|Mux6~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|MDR_reg|data_out [14]))))

	.dataa(\my_slc|d0|PC_reg|data_out [14]),
	.datab(\my_slc|d0|MDR_reg|data_out [14]),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~4 .lut_mask = 16'hAC0C;
defparam \my_slc|d0|BUS_inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~5_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (!\my_slc|state_controller|WideOr24~combout  & ((\my_slc|d0|BUS_inst|Mux1~4_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|state_controller|WideOr24~combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~5 .lut_mask = 16'h4703;
defparam \my_slc|d0|BUS_inst|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N6
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~11_combout  = (\my_slc|d0|BUS_inst|Mux1~5_combout  & (((!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_06~q )) # (!\my_slc|d0|BUS_inst|Mux6~8_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|BUS_inst|Mux1~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~11 .lut_mask = 16'h5700;
defparam \my_slc|d0|BUS_inst|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[14]~86 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[14]~86_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[1][14]~q ) # ((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|regfile|Reg_Array[0][14]~q  & 
// !\my_slc|d0|IR_reg|data_out [1]))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][14]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][14]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[14]~86 .lut_mask = 16'hF0AC;
defparam \my_slc|d0|SR2_mux|out[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[14]~87 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[14]~87_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[14]~86_combout  & (\my_slc|d0|regfile|Reg_Array[3][14]~q )) # (!\my_slc|d0|SR2_mux|out[14]~86_combout  & ((\my_slc|d0|regfile|Reg_Array[2][14]~q ))))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[14]~86_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[3][14]~q ),
	.datac(\my_slc|d0|SR2_mux|out[14]~86_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[2][14]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[14]~87 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|SR2_mux|out[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N20
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[14]~84 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[14]~84_combout  = (\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[6][14]~q )) # 
// (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[4][14]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][14]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[4][14]~q ),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[14]~84 .lut_mask = 16'hFA0C;
defparam \my_slc|d0|SR2_mux|out[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N30
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[14]~85 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[14]~85_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[14]~84_combout  & ((\my_slc|d0|regfile|Reg_Array[7][14]~q ))) # (!\my_slc|d0|SR2_mux|out[14]~84_combout  & (\my_slc|d0|regfile|Reg_Array[5][14]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[14]~84_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][14]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[7][14]~q ),
	.datad(\my_slc|d0|SR2_mux|out[14]~84_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[14]~85 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_mux|out[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N28
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[14]~88 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[14]~88_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[14]~85_combout ))) # (!\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[14]~87_combout ))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[14]~87_combout ),
	.datad(\my_slc|d0|SR2_mux|out[14]~85_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[14]~88 .lut_mask = 16'h5410;
defparam \my_slc|d0|SR2_mux|out[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N22
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[14]~89 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[14]~89_combout  = (\my_slc|d0|SR2_mux|out[14]~88_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|d0|SR2_mux|out[14]~88_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[14]~89 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_mux|out[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~6_combout  = (\my_slc|state_controller|ALUK [1] & (\my_slc|state_controller|ALUK [0] $ (((!\my_slc|d0|regfile|Mux1~4_combout ))))) # (!\my_slc|state_controller|ALUK [1] & (\my_slc|state_controller|ALUK [0] & 
// (\my_slc|d0|SR2_mux|out[14]~89_combout  & \my_slc|d0|regfile|Mux1~4_combout )))

	.dataa(\my_slc|state_controller|ALUK [1]),
	.datab(\my_slc|state_controller|ALUK [0]),
	.datac(\my_slc|d0|SR2_mux|out[14]~89_combout ),
	.datad(\my_slc|d0|regfile|Mux1~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~6 .lut_mask = 16'hC822;
defparam \my_slc|d0|BUS_inst|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~7_combout  = (\my_slc|d0|BUS_inst|Mux3~12_combout  & (((\my_slc|d0|BUS_inst|Mux6~6_combout  & \my_slc|d0|PC_reg|data_out [14])) # (!\my_slc|d0|BUS_inst|Mux6~7_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|BUS_inst|Mux3~12_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~7 .lut_mask = 16'hD500;
defparam \my_slc|d0|BUS_inst|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout  & !\my_slc|d0|MDR_reg|data_out [14])) # (!\my_slc|d0|BUS_inst|Mux1~7_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & 
// (\my_slc|d0|BUS_inst|Mux6~7_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datab(\my_slc|d0|MDR_reg|data_out [14]),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux1~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~8 .lut_mask = 16'h1AFA;
defparam \my_slc|d0|BUS_inst|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~9_combout  = (\my_slc|d0|BUS_inst|Mux1~8_combout  & (((\my_slc|d0|BUS_inst|Mux15~9_combout ) # (\my_slc|d0|BUS_inst|Mux1~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux1~8_combout  & (!\my_slc|d0|BUS_inst|Mux1~7_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux1~8_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux1~7_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux1~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~9 .lut_mask = 16'hBBB1;
defparam \my_slc|d0|BUS_inst|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N28
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~28 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~28_combout  = ((\my_slc|d0|SR2_mux|out[14]~89_combout  $ (\my_slc|d0|regfile|Mux1~4_combout  $ (!\my_slc|d0|Regiter_adder|Add0~27 )))) # (GND)
// \my_slc|d0|Regiter_adder|Add0~29  = CARRY((\my_slc|d0|SR2_mux|out[14]~89_combout  & ((\my_slc|d0|regfile|Mux1~4_combout ) # (!\my_slc|d0|Regiter_adder|Add0~27 ))) # (!\my_slc|d0|SR2_mux|out[14]~89_combout  & (\my_slc|d0|regfile|Mux1~4_combout  & 
// !\my_slc|d0|Regiter_adder|Add0~27 )))

	.dataa(\my_slc|d0|SR2_mux|out[14]~89_combout ),
	.datab(\my_slc|d0|regfile|Mux1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_slc|d0|Regiter_adder|Add0~27 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~28_combout ),
	.cout(\my_slc|d0|Regiter_adder|Add0~29 ));
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~28 .lut_mask = 16'h698E;
defparam \my_slc|d0|Regiter_adder|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~10_combout  = (\my_slc|d0|BUS_inst|Mux1~9_combout  & ((\my_slc|d0|BUS_inst|Mux1~11_combout ) # ((\my_slc|d0|BUS_inst|Mux1~6_combout ) # (\my_slc|d0|Regiter_adder|Add0~28_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux1~11_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux1~6_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux1~9_combout ),
	.datad(\my_slc|d0|Regiter_adder|Add0~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1~10 .lut_mask = 16'hF0E0;
defparam \my_slc|d0|BUS_inst|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y35_N2
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux1 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux1~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux1~10_combout  & ((\my_slc|d0|Address_adder|Add0~28_combout ) # (!\my_slc|d0|BUS_inst|Mux1~11_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~14_combout  & 
// (\my_slc|d0|BUS_inst|Mux1~11_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux1~11_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux1~10_combout ),
	.datad(\my_slc|d0|Address_adder|Add0~28_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux1~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux1 .lut_mask = 16'hE262;
defparam \my_slc|d0|BUS_inst|Mux1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N16
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~16 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~16_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux1~combout )

	.dataa(\Reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|BUS_inst|Mux1~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~16 .lut_mask = 16'hAA00;
defparam \my_slc|d0|MAR_reg|data_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y35_N17
dffeas \my_slc|d0|IR_reg|data_out[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[14] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N18
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~6 (
// Equation(s):
// \my_slc|state_controller|Decoder0~6_combout  = (!\my_slc|d0|IR_reg|data_out [15] & (\my_slc|d0|IR_reg|data_out [14] & (!\my_slc|d0|IR_reg|data_out [13] & !\my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~6 .lut_mask = 16'h0004;
defparam \my_slc|state_controller|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N24
cycloneive_lcell_comb \my_slc|state_controller|State~46 (
// Equation(s):
// \my_slc|state_controller|State~46_combout  = (\Reset~input_o  & (\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~46_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~46 .lut_mask = 16'hC000;
defparam \my_slc|state_controller|State~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y33_N25
dffeas \my_slc|state_controller|State.S_04 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_04~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_04 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_04 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~8_combout  = (\my_slc|state_controller|State.S_04~q ) # ((\my_slc|state_controller|State.S_27~q ) # ((\my_slc|state_controller|State.S_35~q ) # (\my_slc|state_controller|State.S_18~q )))

	.dataa(\my_slc|state_controller|State.S_04~q ),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|state_controller|State.S_35~q ),
	.datad(\my_slc|state_controller|State.S_18~q ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~8 .lut_mask = 16'hFFFE;
defparam \my_slc|d0|BUS_inst|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux6~14 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux6~14_combout  = (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_06~q )) # (!\my_slc|d0|BUS_inst|Mux6~7_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datab(\my_slc|state_controller|State.S_07~q ),
	.datac(\my_slc|state_controller|State.S_06~q ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux6~14 .lut_mask = 16'h0155;
defparam \my_slc|d0|BUS_inst|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y31_N30
cycloneive_lcell_comb \my_slc|d0|PC_reg|data_out[15]~48 (
// Equation(s):
// \my_slc|d0|PC_reg|data_out[15]~48_combout  = \my_slc|d0|PC_reg|data_out [15] $ (\my_slc|d0|PC_reg|data_out[14]~47 )

	.dataa(\my_slc|d0|PC_reg|data_out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_slc|d0|PC_reg|data_out[14]~47 ),
	.combout(\my_slc|d0|PC_reg|data_out[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[15]~48 .lut_mask = 16'h5A5A;
defparam \my_slc|d0|PC_reg|data_out[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N6
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[7][15]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[7][15]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[7][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[7][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N7
dffeas \my_slc|d0|regfile|Reg_Array[7][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[7][4]~155_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[7][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N5
dffeas \my_slc|d0|regfile|Reg_Array[4][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[4][4]~154_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[4][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y37_N19
dffeas \my_slc|d0|regfile|Reg_Array[6][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[6][4]~153_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[6][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N18
cycloneive_lcell_comb \my_slc|d0|regfile|Mux0~0 (
// Equation(s):
// \my_slc|d0|regfile|Mux0~0_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Reg_Array[6][15]~q ) # (\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|SR1_in|out[1]~1_combout  & (\my_slc|d0|regfile|Reg_Array[4][15]~q  & 
// ((!\my_slc|d0|SR1_in|out[0]~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[4][15]~q ),
	.datab(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[6][15]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux0~0 .lut_mask = 16'hCCE2;
defparam \my_slc|d0|regfile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y37_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[5][15]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[5][15]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y37_N1
dffeas \my_slc|d0|regfile|Reg_Array[5][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[5][4]~152_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[5][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N22
cycloneive_lcell_comb \my_slc|d0|regfile|Mux0~1 (
// Equation(s):
// \my_slc|d0|regfile|Mux0~1_combout  = (\my_slc|d0|regfile|Mux0~0_combout  & ((\my_slc|d0|regfile|Reg_Array[7][15]~q ) # ((!\my_slc|d0|SR1_in|out[0]~0_combout )))) # (!\my_slc|d0|regfile|Mux0~0_combout  & (((\my_slc|d0|regfile|Reg_Array[5][15]~q  & 
// \my_slc|d0|SR1_in|out[0]~0_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[7][15]~q ),
	.datab(\my_slc|d0|regfile|Mux0~0_combout ),
	.datac(\my_slc|d0|regfile|Reg_Array[5][15]~q ),
	.datad(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux0~1 .lut_mask = 16'hB8CC;
defparam \my_slc|d0|regfile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N7
dffeas \my_slc|d0|regfile|Reg_Array[3][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|d0|regfile|Reg_Array[3][4]~159_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[3][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[1][15]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[1][15]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N23
dffeas \my_slc|d0|regfile|Reg_Array[1][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[1][10]~157_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[1][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[0][15]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[0][15]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[0][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[0][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \my_slc|d0|regfile|Reg_Array[0][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[0][5]~158_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[0][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \my_slc|d0|regfile|Mux0~2 (
// Equation(s):
// \my_slc|d0|regfile|Mux0~2_combout  = (\my_slc|d0|SR1_in|out[0]~0_combout  & ((\my_slc|d0|regfile|Reg_Array[1][15]~q ) # ((\my_slc|d0|SR1_in|out[1]~1_combout )))) # (!\my_slc|d0|SR1_in|out[0]~0_combout  & (((\my_slc|d0|regfile|Reg_Array[0][15]~q  & 
// !\my_slc|d0|SR1_in|out[1]~1_combout ))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][15]~q ),
	.datab(\my_slc|d0|regfile|Reg_Array[0][15]~q ),
	.datac(\my_slc|d0|SR1_in|out[0]~0_combout ),
	.datad(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux0~2 .lut_mask = 16'hF0AC;
defparam \my_slc|d0|regfile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N24
cycloneive_lcell_comb \my_slc|d0|regfile|Reg_Array[2][15]~feeder (
// Equation(s):
// \my_slc|d0|regfile|Reg_Array[2][15]~feeder_combout  = \my_slc|d0|MAR_reg|data_out~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Reg_Array[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|d0|regfile|Reg_Array[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N25
dffeas \my_slc|d0|regfile|Reg_Array[2][15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|regfile|Reg_Array[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|regfile|Reg_Array[2][4]~156_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|regfile|Reg_Array[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|regfile|Reg_Array[2][15] .is_wysiwyg = "true";
defparam \my_slc|d0|regfile|Reg_Array[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \my_slc|d0|regfile|Mux0~3 (
// Equation(s):
// \my_slc|d0|regfile|Mux0~3_combout  = (\my_slc|d0|SR1_in|out[1]~1_combout  & ((\my_slc|d0|regfile|Mux0~2_combout  & (\my_slc|d0|regfile|Reg_Array[3][15]~q )) # (!\my_slc|d0|regfile|Mux0~2_combout  & ((\my_slc|d0|regfile|Reg_Array[2][15]~q ))))) # 
// (!\my_slc|d0|SR1_in|out[1]~1_combout  & (((\my_slc|d0|regfile|Mux0~2_combout ))))

	.dataa(\my_slc|d0|SR1_in|out[1]~1_combout ),
	.datab(\my_slc|d0|regfile|Reg_Array[3][15]~q ),
	.datac(\my_slc|d0|regfile|Mux0~2_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[2][15]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux0~3 .lut_mask = 16'hDAD0;
defparam \my_slc|d0|regfile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N20
cycloneive_lcell_comb \my_slc|d0|regfile|Mux0~4 (
// Equation(s):
// \my_slc|d0|regfile|Mux0~4_combout  = (\my_slc|d0|SR1_in|out[2]~2_combout  & (\my_slc|d0|regfile|Mux0~1_combout )) # (!\my_slc|d0|SR1_in|out[2]~2_combout  & ((\my_slc|d0|regfile|Mux0~3_combout )))

	.dataa(gnd),
	.datab(\my_slc|d0|SR1_in|out[2]~2_combout ),
	.datac(\my_slc|d0|regfile|Mux0~1_combout ),
	.datad(\my_slc|d0|regfile|Mux0~3_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|regfile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|regfile|Mux0~4 .lut_mask = 16'hF3C0;
defparam \my_slc|d0|regfile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N14
cycloneive_lcell_comb \my_slc|d0|addr1mux|out[15]~18 (
// Equation(s):
// \my_slc|d0|addr1mux|out[15]~18_combout  = (\my_slc|state_controller|WideOr23~0_combout  & (\my_slc|d0|PC_reg|data_out [15])) # (!\my_slc|state_controller|WideOr23~0_combout  & ((\my_slc|d0|regfile|Mux0~4_combout )))

	.dataa(\my_slc|state_controller|WideOr23~0_combout ),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(gnd),
	.datad(\my_slc|d0|regfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|addr1mux|out[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|addr1mux|out[15]~18 .lut_mask = 16'hDD88;
defparam \my_slc|d0|addr1mux|out[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y32_N30
cycloneive_lcell_comb \my_slc|d0|Address_adder|Add0~30 (
// Equation(s):
// \my_slc|d0|Address_adder|Add0~30_combout  = \my_slc|d0|addr2mux|Mux0~1_combout  $ (\my_slc|d0|addr1mux|out[15]~18_combout  $ (\my_slc|d0|Address_adder|Add0~29 ))

	.dataa(\my_slc|d0|addr2mux|Mux0~1_combout ),
	.datab(\my_slc|d0|addr1mux|out[15]~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_slc|d0|Address_adder|Add0~29 ),
	.combout(\my_slc|d0|Address_adder|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Address_adder|Add0~30 .lut_mask = 16'h9696;
defparam \my_slc|d0|Address_adder|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X75_Y31_N31
dffeas \my_slc|d0|PC_reg|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|PC_reg|data_out[15]~48_combout ),
	.asdata(\my_slc|d0|Address_adder|Add0~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.ena(\my_slc|d0|PC_reg|data_out[13]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|PC_reg|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|PC_reg|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|PC_reg|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \S[15]~input (
	.i(S[15]),
	.ibar(gnd),
	.o(\S[15]~input_o ));
// synopsys translate_off
defparam \S[15]~input .bus_hold = "false";
defparam \S[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \Data[15]~input (
	.i(Data[15]),
	.ibar(gnd),
	.o(\Data[15]~input_o ));
// synopsys translate_off
defparam \Data[15]~input .bus_hold = "false";
defparam \Data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N27
dffeas \my_slc|tr0|Data_read_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N26
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~35 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~35_combout  = (\my_slc|d0|MDR_reg|data_out~38_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[15]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [15])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[15]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [15]),
	.datad(\my_slc|d0|MDR_reg|data_out~38_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~35_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~35 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N2
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~36 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~36_combout  = (\my_slc|d0|MDR_reg|data_out~35_combout ) # ((\Reset~input_o  & (!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux0~combout )))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|d0|MDR_reg|data_out~35_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux0~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~36_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~36 .lut_mask = 16'hF2F0;
defparam \my_slc|d0|MDR_reg|data_out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N3
dffeas \my_slc|d0|MDR_reg|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N16
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~4 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~4_combout  = (\my_slc|d0|BUS_inst|Mux6~7_combout  & (\my_slc|d0|PC_reg|data_out [15] & ((\my_slc|d0|BUS_inst|Mux6~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~7_combout  & (((\my_slc|d0|MDR_reg|data_out [15]))))

	.dataa(\my_slc|d0|PC_reg|data_out [15]),
	.datab(\my_slc|d0|MDR_reg|data_out [15]),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~4 .lut_mask = 16'hAC0C;
defparam \my_slc|d0|BUS_inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N18
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~5 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~5_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (\my_slc|d0|BUS_inst|Mux0~4_combout  & (!\my_slc|state_controller|WideOr24~combout ))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux0~4_combout ),
	.datab(\my_slc|state_controller|WideOr24~combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~5 .lut_mask = 16'h202F;
defparam \my_slc|d0|BUS_inst|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y35_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~11 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~11_combout  = (\my_slc|d0|BUS_inst|Mux0~5_combout  & (((!\my_slc|state_controller|State.S_07~q  & !\my_slc|state_controller|State.S_06~q )) # (!\my_slc|d0|BUS_inst|Mux6~8_combout )))

	.dataa(\my_slc|state_controller|State.S_07~q ),
	.datab(\my_slc|state_controller|State.S_06~q ),
	.datac(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux0~5_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~11 .lut_mask = 16'h1F00;
defparam \my_slc|d0|BUS_inst|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N4
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[15]~90 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[15]~90_combout  = (\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|IR_reg|data_out [1])))) # (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|IR_reg|data_out [1] & (\my_slc|d0|regfile|Reg_Array[6][15]~q )) # 
// (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|regfile|Reg_Array[4][15]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[6][15]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [0]),
	.datac(\my_slc|d0|regfile|Reg_Array[4][15]~q ),
	.datad(\my_slc|d0|IR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[15]~90 .lut_mask = 16'hEE30;
defparam \my_slc|d0|SR2_mux|out[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y37_N10
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[15]~91 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[15]~91_combout  = (\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|SR2_mux|out[15]~90_combout  & ((\my_slc|d0|regfile|Reg_Array[7][15]~q ))) # (!\my_slc|d0|SR2_mux|out[15]~90_combout  & (\my_slc|d0|regfile|Reg_Array[5][15]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [0] & (((\my_slc|d0|SR2_mux|out[15]~90_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [0]),
	.datab(\my_slc|d0|regfile|Reg_Array[5][15]~q ),
	.datac(\my_slc|d0|SR2_mux|out[15]~90_combout ),
	.datad(\my_slc|d0|regfile|Reg_Array[7][15]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[15]~91 .lut_mask = 16'hF858;
defparam \my_slc|d0|SR2_mux|out[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[15]~92 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[15]~92_combout  = (\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|IR_reg|data_out [0])))) # (!\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|IR_reg|data_out [0] & (\my_slc|d0|regfile|Reg_Array[1][15]~q )) # 
// (!\my_slc|d0|IR_reg|data_out [0] & ((\my_slc|d0|regfile|Reg_Array[0][15]~q )))))

	.dataa(\my_slc|d0|regfile|Reg_Array[1][15]~q ),
	.datab(\my_slc|d0|IR_reg|data_out [1]),
	.datac(\my_slc|d0|IR_reg|data_out [0]),
	.datad(\my_slc|d0|regfile|Reg_Array[0][15]~q ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[15]~92 .lut_mask = 16'hE3E0;
defparam \my_slc|d0|SR2_mux|out[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N6
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[15]~93 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[15]~93_combout  = (\my_slc|d0|IR_reg|data_out [1] & ((\my_slc|d0|SR2_mux|out[15]~92_combout  & ((\my_slc|d0|regfile|Reg_Array[3][15]~q ))) # (!\my_slc|d0|SR2_mux|out[15]~92_combout  & (\my_slc|d0|regfile|Reg_Array[2][15]~q )))) # 
// (!\my_slc|d0|IR_reg|data_out [1] & (((\my_slc|d0|SR2_mux|out[15]~92_combout ))))

	.dataa(\my_slc|d0|IR_reg|data_out [1]),
	.datab(\my_slc|d0|regfile|Reg_Array[2][15]~q ),
	.datac(\my_slc|d0|regfile|Reg_Array[3][15]~q ),
	.datad(\my_slc|d0|SR2_mux|out[15]~92_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[15]~93 .lut_mask = 16'hF588;
defparam \my_slc|d0|SR2_mux|out[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[15]~94 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[15]~94_combout  = (!\my_slc|state_controller|SR2MUX~0_combout  & ((\my_slc|d0|IR_reg|data_out [2] & (\my_slc|d0|SR2_mux|out[15]~91_combout )) # (!\my_slc|d0|IR_reg|data_out [2] & ((\my_slc|d0|SR2_mux|out[15]~93_combout )))))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(\my_slc|d0|IR_reg|data_out [2]),
	.datac(\my_slc|d0|SR2_mux|out[15]~91_combout ),
	.datad(\my_slc|d0|SR2_mux|out[15]~93_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[15]~94 .lut_mask = 16'h5140;
defparam \my_slc|d0|SR2_mux|out[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N26
cycloneive_lcell_comb \my_slc|d0|SR2_mux|out[15]~95 (
// Equation(s):
// \my_slc|d0|SR2_mux|out[15]~95_combout  = (\my_slc|d0|SR2_mux|out[15]~94_combout ) # ((\my_slc|state_controller|SR2MUX~0_combout  & \my_slc|d0|IR_reg|data_out [4]))

	.dataa(\my_slc|state_controller|SR2MUX~0_combout ),
	.datab(gnd),
	.datac(\my_slc|d0|IR_reg|data_out [4]),
	.datad(\my_slc|d0|SR2_mux|out[15]~94_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|SR2_mux|out[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|SR2_mux|out[15]~95 .lut_mask = 16'hFFA0;
defparam \my_slc|d0|SR2_mux|out[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N26
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~6 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~6_combout  = (\my_slc|state_controller|ALUK [0] & (\my_slc|d0|regfile|Mux0~4_combout  & ((\my_slc|d0|SR2_mux|out[15]~95_combout ) # (\my_slc|state_controller|ALUK [1])))) # (!\my_slc|state_controller|ALUK [0] & 
// (((\my_slc|state_controller|ALUK [1] & !\my_slc|d0|regfile|Mux0~4_combout ))))

	.dataa(\my_slc|state_controller|ALUK [0]),
	.datab(\my_slc|d0|SR2_mux|out[15]~95_combout ),
	.datac(\my_slc|state_controller|ALUK [1]),
	.datad(\my_slc|d0|regfile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~6 .lut_mask = 16'hA850;
defparam \my_slc|d0|BUS_inst|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N4
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~7 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~7_combout  = (\my_slc|d0|BUS_inst|Mux3~12_combout  & (((\my_slc|d0|BUS_inst|Mux6~6_combout  & \my_slc|d0|PC_reg|data_out [15])) # (!\my_slc|d0|BUS_inst|Mux6~7_combout )))

	.dataa(\my_slc|d0|BUS_inst|Mux3~12_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux6~6_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datad(\my_slc|d0|PC_reg|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~7 .lut_mask = 16'h8A0A;
defparam \my_slc|d0|BUS_inst|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N10
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~8 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~8_combout  = (\my_slc|d0|BUS_inst|Mux6~8_combout  & (((!\my_slc|d0|BUS_inst|Mux6~7_combout  & !\my_slc|d0|MDR_reg|data_out [15])) # (!\my_slc|d0|BUS_inst|Mux0~7_combout ))) # (!\my_slc|d0|BUS_inst|Mux6~8_combout  & 
// (\my_slc|d0|BUS_inst|Mux6~7_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~7_combout ),
	.datab(\my_slc|d0|MDR_reg|data_out [15]),
	.datac(\my_slc|d0|BUS_inst|Mux0~7_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux6~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~8 .lut_mask = 16'h1FAA;
defparam \my_slc|d0|BUS_inst|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N8
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~9 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~9_combout  = (\my_slc|d0|BUS_inst|Mux0~8_combout  & ((\my_slc|d0|BUS_inst|Mux15~9_combout ) # ((\my_slc|d0|BUS_inst|Mux0~6_combout )))) # (!\my_slc|d0|BUS_inst|Mux0~8_combout  & (((!\my_slc|d0|BUS_inst|Mux0~7_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux15~9_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux0~7_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux0~6_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux0~8_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~9 .lut_mask = 16'hFA33;
defparam \my_slc|d0|BUS_inst|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y34_N30
cycloneive_lcell_comb \my_slc|d0|Regiter_adder|Add0~30 (
// Equation(s):
// \my_slc|d0|Regiter_adder|Add0~30_combout  = \my_slc|d0|regfile|Mux0~4_combout  $ (\my_slc|d0|Regiter_adder|Add0~29  $ (\my_slc|d0|SR2_mux|out[15]~95_combout ))

	.dataa(gnd),
	.datab(\my_slc|d0|regfile|Mux0~4_combout ),
	.datac(gnd),
	.datad(\my_slc|d0|SR2_mux|out[15]~95_combout ),
	.cin(\my_slc|d0|Regiter_adder|Add0~29 ),
	.combout(\my_slc|d0|Regiter_adder|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|Regiter_adder|Add0~30 .lut_mask = 16'hC33C;
defparam \my_slc|d0|Regiter_adder|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N30
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0~10 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~10_combout  = (\my_slc|d0|BUS_inst|Mux0~9_combout  & ((\my_slc|d0|BUS_inst|Mux0~6_combout ) # ((\my_slc|d0|Regiter_adder|Add0~30_combout ) # (\my_slc|d0|BUS_inst|Mux0~11_combout ))))

	.dataa(\my_slc|d0|BUS_inst|Mux0~6_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux0~9_combout ),
	.datac(\my_slc|d0|Regiter_adder|Add0~30_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux0~11_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0~10 .lut_mask = 16'hCCC8;
defparam \my_slc|d0|BUS_inst|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N0
cycloneive_lcell_comb \my_slc|d0|BUS_inst|Mux0 (
// Equation(s):
// \my_slc|d0|BUS_inst|Mux0~combout  = (\my_slc|d0|BUS_inst|Mux6~14_combout  & (\my_slc|d0|BUS_inst|Mux0~10_combout  & ((\my_slc|d0|Address_adder|Add0~30_combout ) # (!\my_slc|d0|BUS_inst|Mux0~11_combout )))) # (!\my_slc|d0|BUS_inst|Mux6~14_combout  & 
// (\my_slc|d0|BUS_inst|Mux0~11_combout ))

	.dataa(\my_slc|d0|BUS_inst|Mux6~14_combout ),
	.datab(\my_slc|d0|BUS_inst|Mux0~11_combout ),
	.datac(\my_slc|d0|BUS_inst|Mux0~10_combout ),
	.datad(\my_slc|d0|Address_adder|Add0~30_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|BUS_inst|Mux0~combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|BUS_inst|Mux0 .lut_mask = 16'hE464;
defparam \my_slc|d0|BUS_inst|Mux0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y35_N2
cycloneive_lcell_comb \my_slc|d0|MAR_reg|data_out~17 (
// Equation(s):
// \my_slc|d0|MAR_reg|data_out~17_combout  = (\Reset~input_o  & \my_slc|d0|BUS_inst|Mux0~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|BUS_inst|Mux0~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MAR_reg|data_out~17 .lut_mask = 16'hF000;
defparam \my_slc|d0|MAR_reg|data_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y35_N3
dffeas \my_slc|d0|IR_reg|data_out[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MAR_reg|data_out~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|IR_reg|data_out[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|IR_reg|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|IR_reg|data_out[15] .is_wysiwyg = "true";
defparam \my_slc|d0|IR_reg|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N28
cycloneive_lcell_comb \my_slc|state_controller|WideOr0~0 (
// Equation(s):
// \my_slc|state_controller|WideOr0~0_combout  = (\my_slc|d0|IR_reg|data_out [15] & ((\my_slc|d0|IR_reg|data_out [13]) # ((!\my_slc|d0|IR_reg|data_out [14] & !\my_slc|d0|IR_reg|data_out [12])))) # (!\my_slc|d0|IR_reg|data_out [15] & 
// (!\my_slc|d0|IR_reg|data_out [14] & (\my_slc|d0|IR_reg|data_out [13])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr0~0 .lut_mask = 16'hB0B2;
defparam \my_slc|state_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N0
cycloneive_lcell_comb \my_slc|state_controller|Selector2~2 (
// Equation(s):
// \my_slc|state_controller|Selector2~2_combout  = (\Run~input_o  & (((\my_slc|state_controller|State.S_32~q  & \my_slc|state_controller|WideOr0~0_combout )))) # (!\Run~input_o  & (((\my_slc|state_controller|State.S_32~q  & 
// \my_slc|state_controller|WideOr0~0_combout )) # (!\my_slc|state_controller|State.Halted~q )))

	.dataa(\Run~input_o ),
	.datab(\my_slc|state_controller|State.Halted~q ),
	.datac(\my_slc|state_controller|State.S_32~q ),
	.datad(\my_slc|state_controller|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~2 .lut_mask = 16'hF111;
defparam \my_slc|state_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \Continue~input (
	.i(\Continue ),
	.ibar(gnd),
	.o(\Continue~input_o ));
// synopsys translate_off
defparam \Continue~input .bus_hold = "false";
defparam \Continue~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X79_Y33_N14
cycloneive_lcell_comb \my_slc|state_controller|Decoder0~8 (
// Equation(s):
// \my_slc|state_controller|Decoder0~8_combout  = (\my_slc|d0|IR_reg|data_out [15] & (\my_slc|d0|IR_reg|data_out [14] & (!\my_slc|d0|IR_reg|data_out [13] & \my_slc|d0|IR_reg|data_out [12])))

	.dataa(\my_slc|d0|IR_reg|data_out [15]),
	.datab(\my_slc|d0|IR_reg|data_out [14]),
	.datac(\my_slc|d0|IR_reg|data_out [13]),
	.datad(\my_slc|d0|IR_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|state_controller|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Decoder0~8 .lut_mask = 16'h0800;
defparam \my_slc|state_controller|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N10
cycloneive_lcell_comb \my_slc|state_controller|Selector0~0 (
// Equation(s):
// \my_slc|state_controller|Selector0~0_combout  = (\my_slc|state_controller|State.S_32~q  & ((\my_slc|state_controller|Decoder0~8_combout ) # ((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o )))) # (!\my_slc|state_controller|State.S_32~q  & 
// (((\my_slc|state_controller|State.PauseIR1~q  & \Continue~input_o ))))

	.dataa(\my_slc|state_controller|State.S_32~q ),
	.datab(\my_slc|state_controller|Decoder0~8_combout ),
	.datac(\my_slc|state_controller|State.PauseIR1~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector0~0 .lut_mask = 16'hF888;
defparam \my_slc|state_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N11
dffeas \my_slc|state_controller|State.PauseIR1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N26
cycloneive_lcell_comb \my_slc|state_controller|State~51 (
// Equation(s):
// \my_slc|state_controller|State~51_combout  = (\Reset~input_o  & (!\Continue~input_o  & ((\my_slc|state_controller|State.PauseIR2~q ) # (\my_slc|state_controller|State.PauseIR1~q ))))

	.dataa(\Reset~input_o ),
	.datab(\Continue~input_o ),
	.datac(\my_slc|state_controller|State.PauseIR2~q ),
	.datad(\my_slc|state_controller|State.PauseIR1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~51_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~51 .lut_mask = 16'h2220;
defparam \my_slc|state_controller|State~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N27
dffeas \my_slc|state_controller|State.PauseIR2 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.PauseIR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.PauseIR2 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.PauseIR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N12
cycloneive_lcell_comb \my_slc|state_controller|Selector2~0 (
// Equation(s):
// \my_slc|state_controller|Selector2~0_combout  = (\my_slc|state_controller|State.PauseIR2~q  & ((\Continue~input_o ) # ((!\my_slc|d0|ben|BEN~q  & \my_slc|state_controller|State.S_00~q )))) # (!\my_slc|state_controller|State.PauseIR2~q  & 
// (!\my_slc|d0|ben|BEN~q  & (\my_slc|state_controller|State.S_00~q )))

	.dataa(\my_slc|state_controller|State.PauseIR2~q ),
	.datab(\my_slc|d0|ben|BEN~q ),
	.datac(\my_slc|state_controller|State.S_00~q ),
	.datad(\Continue~input_o ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~0 .lut_mask = 16'hBA30;
defparam \my_slc|state_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N14
cycloneive_lcell_comb \my_slc|state_controller|Selector2~1 (
// Equation(s):
// \my_slc|state_controller|Selector2~1_combout  = (\my_slc|state_controller|State.S_27~q ) # ((\my_slc|state_controller|Selector2~0_combout ) # (!\my_slc|state_controller|WideOr23~1_combout ))

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_27~q ),
	.datac(\my_slc|state_controller|WideOr23~1_combout ),
	.datad(\my_slc|state_controller|Selector2~0_combout ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~1 .lut_mask = 16'hFFCF;
defparam \my_slc|state_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N20
cycloneive_lcell_comb \my_slc|state_controller|Selector2~3 (
// Equation(s):
// \my_slc|state_controller|Selector2~3_combout  = (\my_slc|state_controller|Selector2~2_combout ) # ((\my_slc|d0|PC_reg|data_out[13]~18_combout ) # ((\my_slc|state_controller|Selector2~1_combout ) # (\my_slc|state_controller|State.S_16_2~q )))

	.dataa(\my_slc|state_controller|Selector2~2_combout ),
	.datab(\my_slc|d0|PC_reg|data_out[13]~18_combout ),
	.datac(\my_slc|state_controller|Selector2~1_combout ),
	.datad(\my_slc|state_controller|State.S_16_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Selector2~3 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y34_N21
dffeas \my_slc|state_controller|State.S_18 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_18 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N26
cycloneive_lcell_comb \my_slc|state_controller|State~33 (
// Equation(s):
// \my_slc|state_controller|State~33_combout  = (\my_slc|state_controller|State.S_18~q  & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|state_controller|State.S_18~q ),
	.datac(\Reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|state_controller|State~33_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|State~33 .lut_mask = 16'hC0C0;
defparam \my_slc|state_controller|State~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N27
dffeas \my_slc|state_controller|State.S_33_1 (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|state_controller|State~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|state_controller|State.S_33_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|state_controller|State.S_33_1 .is_wysiwyg = "true";
defparam \my_slc|state_controller|State.S_33_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N14
cycloneive_lcell_comb \my_slc|state_controller|WideOr21~0 (
// Equation(s):
// \my_slc|state_controller|WideOr21~0_combout  = (\my_slc|state_controller|State.S_33_1~q ) # ((\my_slc|state_controller|State.S_25_1~q ) # ((\my_slc|state_controller|State.S_33_2~q ) # (\my_slc|state_controller|State.S_25_2~q )))

	.dataa(\my_slc|state_controller|State.S_33_1~q ),
	.datab(\my_slc|state_controller|State.S_25_1~q ),
	.datac(\my_slc|state_controller|State.S_33_2~q ),
	.datad(\my_slc|state_controller|State.S_25_2~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|WideOr21~0 .lut_mask = 16'hFFFE;
defparam \my_slc|state_controller|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \S[0]~input (
	.i(S[0]),
	.ibar(gnd),
	.o(\S[0]~input_o ));
// synopsys translate_off
defparam \S[0]~input .bus_hold = "false";
defparam \S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \Data[0]~input (
	.i(Data[0]),
	.ibar(gnd),
	.o(\Data[0]~input_o ));
// synopsys translate_off
defparam \Data[0]~input .bus_hold = "false";
defparam \Data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X87_Y35_N21
dffeas \my_slc|tr0|Data_read_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_read_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_read_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_read_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y35_N20
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~4 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~4_combout  = (\my_slc|d0|MDR_reg|data_out~37_combout  & ((\my_slc|memory_subsystem|Equal0~4_combout  & (\S[0]~input_o )) # (!\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|tr0|Data_read_buffer [0])))))

	.dataa(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datab(\S[0]~input_o ),
	.datac(\my_slc|tr0|Data_read_buffer [0]),
	.datad(\my_slc|d0|MDR_reg|data_out~37_combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~4 .lut_mask = 16'hD800;
defparam \my_slc|d0|MDR_reg|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y35_N0
cycloneive_lcell_comb \my_slc|d0|MDR_reg|data_out~5 (
// Equation(s):
// \my_slc|d0|MDR_reg|data_out~5_combout  = (\Reset~input_o  & ((\my_slc|d0|MDR_reg|data_out~4_combout ) # ((!\my_slc|state_controller|WideOr21~0_combout  & \my_slc|d0|BUS_inst|Mux15~combout ))))

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|WideOr21~0_combout ),
	.datac(\my_slc|d0|MDR_reg|data_out~4_combout ),
	.datad(\my_slc|d0|BUS_inst|Mux15~combout ),
	.cin(gnd),
	.combout(\my_slc|d0|MDR_reg|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out~5 .lut_mask = 16'hA2A0;
defparam \my_slc|d0|MDR_reg|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y35_N1
dffeas \my_slc|d0|MDR_reg|data_out[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|d0|MDR_reg|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|d0|MDR_reg|data_out[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|d0|MDR_reg|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|d0|MDR_reg|data_out[0] .is_wysiwyg = "true";
defparam \my_slc|d0|MDR_reg|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y36_N13
dffeas \my_slc|tr0|Data_write_buffer[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_reg|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[0] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N26
cycloneive_lcell_comb \my_slc|state_controller|Mem_WE~0 (
// Equation(s):
// \my_slc|state_controller|Mem_WE~0_combout  = (\my_slc|state_controller|State.S_16_2~q ) # (\my_slc|state_controller|State.S_16_1~q )

	.dataa(\my_slc|state_controller|State.S_16_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\my_slc|state_controller|Mem_WE~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|state_controller|Mem_WE~0 .lut_mask = 16'hFFAA;
defparam \my_slc|state_controller|Mem_WE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N8
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[1]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[1]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [1]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N9
dffeas \my_slc|tr0|Data_write_buffer[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[1] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y31_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[2]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[2]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [2]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y31_N27
dffeas \my_slc|tr0|Data_write_buffer[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[2] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N6
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[3]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[3]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y36_N7
dffeas \my_slc|tr0|Data_write_buffer[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[3] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N30
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[4]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[4]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N31
dffeas \my_slc|tr0|Data_write_buffer[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[4] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y33_N4
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[5]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[5]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .lut_mask = 16'hF0F0;
defparam \my_slc|tr0|Data_write_buffer[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y33_N5
dffeas \my_slc|tr0|Data_write_buffer[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[5] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[6]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[6]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [6]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N25
dffeas \my_slc|tr0|Data_write_buffer[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[6] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N26
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[7]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[7]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [7]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N27
dffeas \my_slc|tr0|Data_write_buffer[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[7] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N10
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[8]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[8]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [8]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N11
dffeas \my_slc|tr0|Data_write_buffer[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[8] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y36_N8
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[9]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[9]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y36_N9
dffeas \my_slc|tr0|Data_write_buffer[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[9] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N8
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[10]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[10]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [10]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y31_N9
dffeas \my_slc|tr0|Data_write_buffer[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[10] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N24
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[11]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[11]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [11]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N25
dffeas \my_slc|tr0|Data_write_buffer[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[11] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y35_N29
dffeas \my_slc|tr0|Data_write_buffer[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|d0|MDR_reg|data_out [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[12] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y35_N8
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[13]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[13]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [13]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y35_N9
dffeas \my_slc|tr0|Data_write_buffer[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[13] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N30
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[14]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[14]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [14]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N31
dffeas \my_slc|tr0|Data_write_buffer[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[14] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y35_N8
cycloneive_lcell_comb \my_slc|tr0|Data_write_buffer[15]~feeder (
// Equation(s):
// \my_slc|tr0|Data_write_buffer[15]~feeder_combout  = \my_slc|d0|MDR_reg|data_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [15]),
	.cin(gnd),
	.combout(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .lut_mask = 16'hFF00;
defparam \my_slc|tr0|Data_write_buffer[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y35_N9
dffeas \my_slc|tr0|Data_write_buffer[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|tr0|Data_write_buffer[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|tr0|Data_write_buffer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|tr0|Data_write_buffer[15] .is_wysiwyg = "true";
defparam \my_slc|tr0|Data_write_buffer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N14
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~4 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~4_combout  = (\my_slc|d0|MDR_reg|data_out [2] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_reg|data_out [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~4 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y34_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data[11]~18 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data[11]~18_combout  = ((\my_slc|memory_subsystem|Equal0~4_combout  & ((\my_slc|state_controller|State.S_16_2~q ) # (\my_slc|state_controller|State.S_16_1~q )))) # (!\Reset~input_o )

	.dataa(\Reset~input_o ),
	.datab(\my_slc|state_controller|State.S_16_2~q ),
	.datac(\my_slc|memory_subsystem|Equal0~4_combout ),
	.datad(\my_slc|state_controller|State.S_16_1~q ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11]~18 .lut_mask = 16'hF5D5;
defparam \my_slc|memory_subsystem|hex_data[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N15
dffeas \my_slc|memory_subsystem|hex_data[2] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[2] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~3 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~3_combout  = (\my_slc|d0|MDR_reg|data_out [1] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [1]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~3 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N25
dffeas \my_slc|memory_subsystem|hex_data[1] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[1] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N24
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~5 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~5_combout  = (\Reset~input_o  & \my_slc|d0|MDR_reg|data_out [3])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~5 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y35_N25
dffeas \my_slc|memory_subsystem|hex_data[3] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[3] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~2 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~2_combout  = (\Reset~input_o  & \my_slc|d0|MDR_reg|data_out [0])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(\my_slc|d0|MDR_reg|data_out [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~2 .lut_mask = 16'hC0C0;
defparam \my_slc|memory_subsystem|hex_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N13
dffeas \my_slc|memory_subsystem|hex_data[0] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|memory_subsystem|hex_data~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[0] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N14
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [3] $ (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (!\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [1]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr6~0 .lut_mask = 16'h6102;
defparam \my_slc|hex_driver0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N20
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]))) # (!\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [2])))) # 
// (!\my_slc|memory_subsystem|hex_data [1] & (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [3] $ (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [1]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N12
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [1]) # (!\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [3] & 
// (\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [0] & !\my_slc|memory_subsystem|hex_data [2])))

	.dataa(\my_slc|memory_subsystem|hex_data [3]),
	.datab(\my_slc|memory_subsystem|hex_data [1]),
	.datac(\my_slc|memory_subsystem|hex_data [0]),
	.datad(\my_slc|memory_subsystem|hex_data [2]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr4~0 .lut_mask = 16'h8A04;
defparam \my_slc|hex_driver0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N10
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [0]))) # (!\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [3] & 
// !\my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [1] & (!\my_slc|memory_subsystem|hex_data [3] & (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [1]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N24
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [1] & (((!\my_slc|memory_subsystem|hex_data [3] & \my_slc|memory_subsystem|hex_data [0])))) # (!\my_slc|memory_subsystem|hex_data [1] & ((\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [3])) # (!\my_slc|memory_subsystem|hex_data [2] & ((\my_slc|memory_subsystem|hex_data [0])))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [1]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr2~0 .lut_mask = 16'h1F02;
defparam \my_slc|hex_driver0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N2
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [2] & (\my_slc|memory_subsystem|hex_data [0] & (\my_slc|memory_subsystem|hex_data [1] $ (\my_slc|memory_subsystem|hex_data [3])))) # (!\my_slc|memory_subsystem|hex_data [2] & 
// (!\my_slc|memory_subsystem|hex_data [3] & ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [0]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [1]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr1~0 .lut_mask = 16'h2D04;
defparam \my_slc|hex_driver0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N8
cycloneive_lcell_comb \my_slc|hex_driver0|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver0|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [0] & ((\my_slc|memory_subsystem|hex_data [3]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [1])))) # (!\my_slc|memory_subsystem|hex_data [0] & 
// ((\my_slc|memory_subsystem|hex_data [1]) # (\my_slc|memory_subsystem|hex_data [2] $ (\my_slc|memory_subsystem|hex_data [3]))))

	.dataa(\my_slc|memory_subsystem|hex_data [2]),
	.datab(\my_slc|memory_subsystem|hex_data [1]),
	.datac(\my_slc|memory_subsystem|hex_data [3]),
	.datad(\my_slc|memory_subsystem|hex_data [0]),
	.cin(gnd),
	.combout(\my_slc|hex_driver0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver0|WideOr0~0 .lut_mask = 16'hF6DE;
defparam \my_slc|hex_driver0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~8 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~8_combout  = (\my_slc|d0|MDR_reg|data_out [6] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_reg|data_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~8 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N13
dffeas \my_slc|memory_subsystem|hex_data[6] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[6] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N18
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~9 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~9_combout  = (\my_slc|d0|MDR_reg|data_out [7] & \Reset~input_o )

	.dataa(\my_slc|d0|MDR_reg|data_out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~9 .lut_mask = 16'hAA00;
defparam \my_slc|memory_subsystem|hex_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N19
dffeas \my_slc|memory_subsystem|hex_data[7] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[7] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~7 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~7_combout  = (\my_slc|d0|MDR_reg|data_out [5] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [5]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~7 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N23
dffeas \my_slc|memory_subsystem|hex_data[5] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[5] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N28
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~6 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~6_combout  = (\my_slc|d0|MDR_reg|data_out [4] & \Reset~input_o )

	.dataa(gnd),
	.datab(\my_slc|d0|MDR_reg|data_out [4]),
	.datac(gnd),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~6 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y32_N29
dffeas \my_slc|memory_subsystem|hex_data[4] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[4] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N8
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (!\my_slc|memory_subsystem|hex_data [5] & (\my_slc|memory_subsystem|hex_data [7] $ (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7] $ (!\my_slc|memory_subsystem|hex_data [5]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr6~0 .lut_mask = 16'h4902;
defparam \my_slc|hex_driver1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N14
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [5]))) # (!\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [6])))) # 
// (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [5] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \my_slc|hex_driver1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N16
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [5]) # (!\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [5] & !\my_slc|memory_subsystem|hex_data [4])))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr4~0 .lut_mask = 16'h8098;
defparam \my_slc|hex_driver1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N2
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4]))) # (!\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [7] & 
// !\my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & (!\my_slc|memory_subsystem|hex_data [7] & (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr3~0 .lut_mask = 16'hA142;
defparam \my_slc|hex_driver1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N20
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [5] & (((!\my_slc|memory_subsystem|hex_data [7] & \my_slc|memory_subsystem|hex_data [4])))) # (!\my_slc|memory_subsystem|hex_data [5] & ((\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7])) # (!\my_slc|memory_subsystem|hex_data [6] & ((\my_slc|memory_subsystem|hex_data [4])))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr2~0 .lut_mask = 16'h3702;
defparam \my_slc|hex_driver1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N10
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [6] & (\my_slc|memory_subsystem|hex_data [4] & (\my_slc|memory_subsystem|hex_data [7] $ (\my_slc|memory_subsystem|hex_data [5])))) # (!\my_slc|memory_subsystem|hex_data [6] & 
// (!\my_slc|memory_subsystem|hex_data [7] & ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [4]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr1~0 .lut_mask = 16'h3910;
defparam \my_slc|hex_driver1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y32_N4
cycloneive_lcell_comb \my_slc|hex_driver1|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver1|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [4] & ((\my_slc|memory_subsystem|hex_data [7]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [5])))) # (!\my_slc|memory_subsystem|hex_data [4] & 
// ((\my_slc|memory_subsystem|hex_data [5]) # (\my_slc|memory_subsystem|hex_data [6] $ (\my_slc|memory_subsystem|hex_data [7]))))

	.dataa(\my_slc|memory_subsystem|hex_data [6]),
	.datab(\my_slc|memory_subsystem|hex_data [7]),
	.datac(\my_slc|memory_subsystem|hex_data [5]),
	.datad(\my_slc|memory_subsystem|hex_data [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver1|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \my_slc|hex_driver1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N6
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~10 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~10_combout  = (\Reset~input_o  & \my_slc|d0|MDR_reg|data_out [8])

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\my_slc|d0|MDR_reg|data_out [8]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~10 .lut_mask = 16'hCC00;
defparam \my_slc|memory_subsystem|hex_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N7
dffeas \my_slc|memory_subsystem|hex_data[8] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|memory_subsystem|hex_data~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[8] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y35_N4
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~13 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~13_combout  = (\Reset~input_o  & \my_slc|d0|MDR_reg|data_out [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Reset~input_o ),
	.datad(\my_slc|d0|MDR_reg|data_out [11]),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~13 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N17
dffeas \my_slc|memory_subsystem|hex_data[11] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_slc|memory_subsystem|hex_data~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[11] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N22
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~12 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~12_combout  = (\my_slc|d0|MDR_reg|data_out [10] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [10]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~12 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N23
dffeas \my_slc|memory_subsystem|hex_data[10] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[10] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N0
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~11 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~11_combout  = (\my_slc|d0|MDR_reg|data_out [9] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [9]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~11 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y35_N1
dffeas \my_slc|memory_subsystem|hex_data[9] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[9] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N18
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [11] & 
// (!\my_slc|memory_subsystem|hex_data [9] & (\my_slc|memory_subsystem|hex_data [8] $ (\my_slc|memory_subsystem|hex_data [10]))))

	.dataa(\my_slc|memory_subsystem|hex_data [8]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr6~0 .lut_mask = 16'h0892;
defparam \my_slc|hex_driver2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N4
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & ((\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [9]))) # (!\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [10])))) 
// # (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [8] $ (\my_slc|memory_subsystem|hex_data [9]))))

	.dataa(\my_slc|memory_subsystem|hex_data [8]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr5~0 .lut_mask = 16'hD860;
defparam \my_slc|hex_driver2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N26
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [11] 
// & (!\my_slc|memory_subsystem|hex_data [8] & (!\my_slc|memory_subsystem|hex_data [10] & \my_slc|memory_subsystem|hex_data [9])))

	.dataa(\my_slc|memory_subsystem|hex_data [8]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr4~0 .lut_mask = 16'hC140;
defparam \my_slc|hex_driver2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N16
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & ((\my_slc|memory_subsystem|hex_data [8]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [11] & 
// !\my_slc|memory_subsystem|hex_data [8])))) # (!\my_slc|memory_subsystem|hex_data [9] & (!\my_slc|memory_subsystem|hex_data [11] & (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [11]),
	.datad(\my_slc|memory_subsystem|hex_data [8]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr3~0 .lut_mask = 16'h8942;
defparam \my_slc|hex_driver2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N6
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [9] & (((\my_slc|memory_subsystem|hex_data [8] & !\my_slc|memory_subsystem|hex_data [11])))) # (!\my_slc|memory_subsystem|hex_data [9] & ((\my_slc|memory_subsystem|hex_data [10] & 
// ((!\my_slc|memory_subsystem|hex_data [11]))) # (!\my_slc|memory_subsystem|hex_data [10] & (\my_slc|memory_subsystem|hex_data [8]))))

	.dataa(\my_slc|memory_subsystem|hex_data [10]),
	.datab(\my_slc|memory_subsystem|hex_data [9]),
	.datac(\my_slc|memory_subsystem|hex_data [8]),
	.datad(\my_slc|memory_subsystem|hex_data [11]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr2~0 .lut_mask = 16'h10F2;
defparam \my_slc|hex_driver2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N28
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & (\my_slc|memory_subsystem|hex_data [11] $ (((\my_slc|memory_subsystem|hex_data [9]) # (!\my_slc|memory_subsystem|hex_data [10]))))) # (!\my_slc|memory_subsystem|hex_data [8] 
// & (!\my_slc|memory_subsystem|hex_data [11] & (!\my_slc|memory_subsystem|hex_data [10] & \my_slc|memory_subsystem|hex_data [9])))

	.dataa(\my_slc|memory_subsystem|hex_data [8]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr1~0 .lut_mask = 16'h2382;
defparam \my_slc|hex_driver2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y35_N30
cycloneive_lcell_comb \my_slc|hex_driver2|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver2|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [8] & ((\my_slc|memory_subsystem|hex_data [11]) # (\my_slc|memory_subsystem|hex_data [10] $ (\my_slc|memory_subsystem|hex_data [9])))) # (!\my_slc|memory_subsystem|hex_data [8] & 
// ((\my_slc|memory_subsystem|hex_data [9]) # (\my_slc|memory_subsystem|hex_data [11] $ (\my_slc|memory_subsystem|hex_data [10]))))

	.dataa(\my_slc|memory_subsystem|hex_data [8]),
	.datab(\my_slc|memory_subsystem|hex_data [11]),
	.datac(\my_slc|memory_subsystem|hex_data [10]),
	.datad(\my_slc|memory_subsystem|hex_data [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver2|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \my_slc|hex_driver2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N30
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~15 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~15_combout  = (\my_slc|d0|MDR_reg|data_out [13] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [13]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~15 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N31
dffeas \my_slc|memory_subsystem|hex_data[13] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[13] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N2
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~17 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~17_combout  = (\my_slc|d0|MDR_reg|data_out [15] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [15]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~17 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N3
dffeas \my_slc|memory_subsystem|hex_data[15] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[15] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N8
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~16 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~16_combout  = (\my_slc|d0|MDR_reg|data_out [14] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [14]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~16 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N9
dffeas \my_slc|memory_subsystem|hex_data[14] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[14] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N12
cycloneive_lcell_comb \my_slc|memory_subsystem|hex_data~14 (
// Equation(s):
// \my_slc|memory_subsystem|hex_data~14_combout  = (\my_slc|d0|MDR_reg|data_out [12] & \Reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_slc|d0|MDR_reg|data_out [12]),
	.datad(\Reset~input_o ),
	.cin(gnd),
	.combout(\my_slc|memory_subsystem|hex_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data~14 .lut_mask = 16'hF000;
defparam \my_slc|memory_subsystem|hex_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y35_N13
dffeas \my_slc|memory_subsystem|hex_data[12] (
	.clk(\Clk~inputclkctrl_outclk ),
	.d(\my_slc|memory_subsystem|hex_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_slc|memory_subsystem|hex_data[11]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_slc|memory_subsystem|hex_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_slc|memory_subsystem|hex_data[12] .is_wysiwyg = "true";
defparam \my_slc|memory_subsystem|hex_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N20
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr6~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data [15] & 
// (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [14]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr6~0 .lut_mask = 16'h4910;
defparam \my_slc|hex_driver3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N22
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr5~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data 
// [14]))))) # (!\my_slc|memory_subsystem|hex_data [13] & (\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [14]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_slc|hex_driver3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N16
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr4~0_combout  = (\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [13]) # (!\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data 
// [15] & (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [14] & !\my_slc|memory_subsystem|hex_data [12])))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [14]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N18
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr3~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12]))) # (!\my_slc|memory_subsystem|hex_data [14] & (\my_slc|memory_subsystem|hex_data [15] 
// & !\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & (\my_slc|memory_subsystem|hex_data [14] $ (\my_slc|memory_subsystem|hex_data [12]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [14]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N0
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr2~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12])))) # (!\my_slc|memory_subsystem|hex_data [13] & ((\my_slc|memory_subsystem|hex_data 
// [14] & (!\my_slc|memory_subsystem|hex_data [15])) # (!\my_slc|memory_subsystem|hex_data [14] & ((\my_slc|memory_subsystem|hex_data [12])))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [14]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr2~0 .lut_mask = 16'h3710;
defparam \my_slc|hex_driver3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N6
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr1~0_combout  = (\my_slc|memory_subsystem|hex_data [13] & (!\my_slc|memory_subsystem|hex_data [15] & ((\my_slc|memory_subsystem|hex_data [12]) # (!\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data 
// [13] & (\my_slc|memory_subsystem|hex_data [12] & (\my_slc|memory_subsystem|hex_data [15] $ (!\my_slc|memory_subsystem|hex_data [14]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [14]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr1~0 .lut_mask = 16'h6302;
defparam \my_slc|hex_driver3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y35_N4
cycloneive_lcell_comb \my_slc|hex_driver3|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver3|WideOr0~0_combout  = (\my_slc|memory_subsystem|hex_data [12] & ((\my_slc|memory_subsystem|hex_data [15]) # (\my_slc|memory_subsystem|hex_data [13] $ (\my_slc|memory_subsystem|hex_data [14])))) # (!\my_slc|memory_subsystem|hex_data [12] 
// & ((\my_slc|memory_subsystem|hex_data [13]) # (\my_slc|memory_subsystem|hex_data [15] $ (\my_slc|memory_subsystem|hex_data [14]))))

	.dataa(\my_slc|memory_subsystem|hex_data [13]),
	.datab(\my_slc|memory_subsystem|hex_data [15]),
	.datac(\my_slc|memory_subsystem|hex_data [14]),
	.datad(\my_slc|memory_subsystem|hex_data [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver3|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \my_slc|hex_driver3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N28
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr6~0_combout  = (\my_slc|d0|PC_reg|data_out [2] & (!\my_slc|d0|PC_reg|data_out [1] & (\my_slc|d0|PC_reg|data_out [0] $ (!\my_slc|d0|PC_reg|data_out [3])))) # (!\my_slc|d0|PC_reg|data_out [2] & (\my_slc|d0|PC_reg|data_out [0] & 
// (\my_slc|d0|PC_reg|data_out [1] $ (!\my_slc|d0|PC_reg|data_out [3]))))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(\my_slc|d0|PC_reg|data_out [2]),
	.datad(\my_slc|d0|PC_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr6~0 .lut_mask = 16'h4814;
defparam \my_slc|hex_driver4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N26
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr5~0_combout  = (\my_slc|d0|PC_reg|data_out [1] & ((\my_slc|d0|PC_reg|data_out [0] & ((\my_slc|d0|PC_reg|data_out [3]))) # (!\my_slc|d0|PC_reg|data_out [0] & (\my_slc|d0|PC_reg|data_out [2])))) # (!\my_slc|d0|PC_reg|data_out [1] & 
// (\my_slc|d0|PC_reg|data_out [2] & (\my_slc|d0|PC_reg|data_out [0] $ (\my_slc|d0|PC_reg|data_out [3]))))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(\my_slc|d0|PC_reg|data_out [2]),
	.datad(\my_slc|d0|PC_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr5~0 .lut_mask = 16'hB860;
defparam \my_slc|hex_driver4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr4~0_combout  = (\my_slc|d0|PC_reg|data_out [2] & (\my_slc|d0|PC_reg|data_out [3] & ((\my_slc|d0|PC_reg|data_out [1]) # (!\my_slc|d0|PC_reg|data_out [0])))) # (!\my_slc|d0|PC_reg|data_out [2] & (\my_slc|d0|PC_reg|data_out [1] & 
// (!\my_slc|d0|PC_reg|data_out [0] & !\my_slc|d0|PC_reg|data_out [3])))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(\my_slc|d0|PC_reg|data_out [2]),
	.datad(\my_slc|d0|PC_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr4~0 .lut_mask = 16'hB002;
defparam \my_slc|hex_driver4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr3~0_combout  = (\my_slc|d0|PC_reg|data_out [1] & ((\my_slc|d0|PC_reg|data_out [0] & (\my_slc|d0|PC_reg|data_out [2])) # (!\my_slc|d0|PC_reg|data_out [0] & (!\my_slc|d0|PC_reg|data_out [2] & \my_slc|d0|PC_reg|data_out [3])))) # 
// (!\my_slc|d0|PC_reg|data_out [1] & (!\my_slc|d0|PC_reg|data_out [3] & (\my_slc|d0|PC_reg|data_out [0] $ (\my_slc|d0|PC_reg|data_out [2]))))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(\my_slc|d0|PC_reg|data_out [2]),
	.datad(\my_slc|d0|PC_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr3~0 .lut_mask = 16'h8294;
defparam \my_slc|hex_driver4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr2~0_combout  = (\my_slc|d0|PC_reg|data_out [1] & (\my_slc|d0|PC_reg|data_out [0] & ((!\my_slc|d0|PC_reg|data_out [3])))) # (!\my_slc|d0|PC_reg|data_out [1] & ((\my_slc|d0|PC_reg|data_out [2] & ((!\my_slc|d0|PC_reg|data_out [3]))) 
// # (!\my_slc|d0|PC_reg|data_out [2] & (\my_slc|d0|PC_reg|data_out [0]))))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(\my_slc|d0|PC_reg|data_out [2]),
	.datad(\my_slc|d0|PC_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr2~0 .lut_mask = 16'h04DC;
defparam \my_slc|hex_driver4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N22
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr1~0_combout  = (\my_slc|d0|PC_reg|data_out [1] & (!\my_slc|d0|PC_reg|data_out [3] & ((\my_slc|d0|PC_reg|data_out [0]) # (!\my_slc|d0|PC_reg|data_out [2])))) # (!\my_slc|d0|PC_reg|data_out [1] & (\my_slc|d0|PC_reg|data_out [0] & 
// (\my_slc|d0|PC_reg|data_out [2] $ (!\my_slc|d0|PC_reg|data_out [3]))))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(\my_slc|d0|PC_reg|data_out [2]),
	.datad(\my_slc|d0|PC_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr1~0 .lut_mask = 16'h408E;
defparam \my_slc|hex_driver4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N20
cycloneive_lcell_comb \my_slc|hex_driver4|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver4|WideOr0~0_combout  = (\my_slc|d0|PC_reg|data_out [0] & ((\my_slc|d0|PC_reg|data_out [3]) # (\my_slc|d0|PC_reg|data_out [1] $ (\my_slc|d0|PC_reg|data_out [2])))) # (!\my_slc|d0|PC_reg|data_out [0] & ((\my_slc|d0|PC_reg|data_out [1]) # 
// (\my_slc|d0|PC_reg|data_out [2] $ (\my_slc|d0|PC_reg|data_out [3]))))

	.dataa(\my_slc|d0|PC_reg|data_out [1]),
	.datab(\my_slc|d0|PC_reg|data_out [0]),
	.datac(\my_slc|d0|PC_reg|data_out [2]),
	.datad(\my_slc|d0|PC_reg|data_out [3]),
	.cin(gnd),
	.combout(\my_slc|hex_driver4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver4|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \my_slc|hex_driver4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N16
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr6~0_combout  = (\my_slc|d0|PC_reg|data_out [7] & (\my_slc|d0|PC_reg|data_out [4] & (\my_slc|d0|PC_reg|data_out [6] $ (\my_slc|d0|PC_reg|data_out [5])))) # (!\my_slc|d0|PC_reg|data_out [7] & (!\my_slc|d0|PC_reg|data_out [5] & 
// (\my_slc|d0|PC_reg|data_out [6] $ (\my_slc|d0|PC_reg|data_out [4]))))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|d0|PC_reg|data_out [6]),
	.datac(\my_slc|d0|PC_reg|data_out [5]),
	.datad(\my_slc|d0|PC_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr6~0 .lut_mask = 16'h2904;
defparam \my_slc|hex_driver5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N26
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr5~0_combout  = (\my_slc|d0|PC_reg|data_out [7] & ((\my_slc|d0|PC_reg|data_out [4] & ((\my_slc|d0|PC_reg|data_out [5]))) # (!\my_slc|d0|PC_reg|data_out [4] & (\my_slc|d0|PC_reg|data_out [6])))) # (!\my_slc|d0|PC_reg|data_out [7] & 
// (\my_slc|d0|PC_reg|data_out [6] & (\my_slc|d0|PC_reg|data_out [5] $ (\my_slc|d0|PC_reg|data_out [4]))))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|d0|PC_reg|data_out [6]),
	.datac(\my_slc|d0|PC_reg|data_out [5]),
	.datad(\my_slc|d0|PC_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \my_slc|hex_driver5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N28
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr4~0_combout  = (\my_slc|d0|PC_reg|data_out [7] & (\my_slc|d0|PC_reg|data_out [6] & ((\my_slc|d0|PC_reg|data_out [5]) # (!\my_slc|d0|PC_reg|data_out [4])))) # (!\my_slc|d0|PC_reg|data_out [7] & (\my_slc|d0|PC_reg|data_out [5] & 
// (!\my_slc|d0|PC_reg|data_out [6] & !\my_slc|d0|PC_reg|data_out [4])))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|d0|PC_reg|data_out [5]),
	.datac(\my_slc|d0|PC_reg|data_out [6]),
	.datad(\my_slc|d0|PC_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr4~0 .lut_mask = 16'h80A4;
defparam \my_slc|hex_driver5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N8
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr3~0_combout  = (\my_slc|d0|PC_reg|data_out [5] & ((\my_slc|d0|PC_reg|data_out [6] & ((\my_slc|d0|PC_reg|data_out [4]))) # (!\my_slc|d0|PC_reg|data_out [6] & (\my_slc|d0|PC_reg|data_out [7] & !\my_slc|d0|PC_reg|data_out [4])))) # 
// (!\my_slc|d0|PC_reg|data_out [5] & (!\my_slc|d0|PC_reg|data_out [7] & (\my_slc|d0|PC_reg|data_out [6] $ (\my_slc|d0|PC_reg|data_out [4]))))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|d0|PC_reg|data_out [6]),
	.datac(\my_slc|d0|PC_reg|data_out [5]),
	.datad(\my_slc|d0|PC_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr3~0 .lut_mask = 16'hC124;
defparam \my_slc|hex_driver5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N30
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr2~0_combout  = (\my_slc|d0|PC_reg|data_out [5] & (!\my_slc|d0|PC_reg|data_out [7] & ((\my_slc|d0|PC_reg|data_out [4])))) # (!\my_slc|d0|PC_reg|data_out [5] & ((\my_slc|d0|PC_reg|data_out [6] & (!\my_slc|d0|PC_reg|data_out [7])) # 
// (!\my_slc|d0|PC_reg|data_out [6] & ((\my_slc|d0|PC_reg|data_out [4])))))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|d0|PC_reg|data_out [5]),
	.datac(\my_slc|d0|PC_reg|data_out [6]),
	.datad(\my_slc|d0|PC_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr2~0 .lut_mask = 16'h5710;
defparam \my_slc|hex_driver5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y30_N14
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr1~0_combout  = (\my_slc|d0|PC_reg|data_out [6] & (\my_slc|d0|PC_reg|data_out [4] & (\my_slc|d0|PC_reg|data_out [7] $ (\my_slc|d0|PC_reg|data_out [5])))) # (!\my_slc|d0|PC_reg|data_out [6] & (!\my_slc|d0|PC_reg|data_out [7] & 
// ((\my_slc|d0|PC_reg|data_out [5]) # (\my_slc|d0|PC_reg|data_out [4]))))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|d0|PC_reg|data_out [6]),
	.datac(\my_slc|d0|PC_reg|data_out [5]),
	.datad(\my_slc|d0|PC_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr1~0 .lut_mask = 16'h5910;
defparam \my_slc|hex_driver5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y32_N4
cycloneive_lcell_comb \my_slc|hex_driver5|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver5|WideOr0~0_combout  = (\my_slc|d0|PC_reg|data_out [4] & ((\my_slc|d0|PC_reg|data_out [7]) # (\my_slc|d0|PC_reg|data_out [5] $ (\my_slc|d0|PC_reg|data_out [6])))) # (!\my_slc|d0|PC_reg|data_out [4] & ((\my_slc|d0|PC_reg|data_out [5]) # 
// (\my_slc|d0|PC_reg|data_out [7] $ (\my_slc|d0|PC_reg|data_out [6]))))

	.dataa(\my_slc|d0|PC_reg|data_out [7]),
	.datab(\my_slc|d0|PC_reg|data_out [5]),
	.datac(\my_slc|d0|PC_reg|data_out [6]),
	.datad(\my_slc|d0|PC_reg|data_out [4]),
	.cin(gnd),
	.combout(\my_slc|hex_driver5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver5|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \my_slc|hex_driver5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N4
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr6~0_combout  = (\my_slc|d0|PC_reg|data_out [11] & (\my_slc|d0|PC_reg|data_out [8] & (\my_slc|d0|PC_reg|data_out [10] $ (\my_slc|d0|PC_reg|data_out [9])))) # (!\my_slc|d0|PC_reg|data_out [11] & (!\my_slc|d0|PC_reg|data_out [9] & 
// (\my_slc|d0|PC_reg|data_out [8] $ (\my_slc|d0|PC_reg|data_out [10]))))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|d0|PC_reg|data_out [11]),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr6~0 .lut_mask = 16'h0892;
defparam \my_slc|hex_driver6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N30
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr5~0_combout  = (\my_slc|d0|PC_reg|data_out [11] & ((\my_slc|d0|PC_reg|data_out [8] & ((\my_slc|d0|PC_reg|data_out [9]))) # (!\my_slc|d0|PC_reg|data_out [8] & (\my_slc|d0|PC_reg|data_out [10])))) # (!\my_slc|d0|PC_reg|data_out 
// [11] & (\my_slc|d0|PC_reg|data_out [10] & (\my_slc|d0|PC_reg|data_out [8] $ (\my_slc|d0|PC_reg|data_out [9]))))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|d0|PC_reg|data_out [11]),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr5~0 .lut_mask = 16'hD860;
defparam \my_slc|hex_driver6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N8
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr4~0_combout  = (\my_slc|d0|PC_reg|data_out [11] & (\my_slc|d0|PC_reg|data_out [10] & ((\my_slc|d0|PC_reg|data_out [9]) # (!\my_slc|d0|PC_reg|data_out [8])))) # (!\my_slc|d0|PC_reg|data_out [11] & (!\my_slc|d0|PC_reg|data_out [8] 
// & (!\my_slc|d0|PC_reg|data_out [10] & \my_slc|d0|PC_reg|data_out [9])))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|d0|PC_reg|data_out [11]),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr4~0 .lut_mask = 16'hC140;
defparam \my_slc|hex_driver6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N10
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr3~0_combout  = (\my_slc|d0|PC_reg|data_out [9] & ((\my_slc|d0|PC_reg|data_out [8] & ((\my_slc|d0|PC_reg|data_out [10]))) # (!\my_slc|d0|PC_reg|data_out [8] & (\my_slc|d0|PC_reg|data_out [11] & !\my_slc|d0|PC_reg|data_out [10])))) 
// # (!\my_slc|d0|PC_reg|data_out [9] & (!\my_slc|d0|PC_reg|data_out [11] & (\my_slc|d0|PC_reg|data_out [8] $ (\my_slc|d0|PC_reg|data_out [10]))))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|d0|PC_reg|data_out [11]),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr3~0 .lut_mask = 16'hA412;
defparam \my_slc|hex_driver6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N12
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr2~0_combout  = (\my_slc|d0|PC_reg|data_out [9] & (\my_slc|d0|PC_reg|data_out [8] & (!\my_slc|d0|PC_reg|data_out [11]))) # (!\my_slc|d0|PC_reg|data_out [9] & ((\my_slc|d0|PC_reg|data_out [10] & ((!\my_slc|d0|PC_reg|data_out 
// [11]))) # (!\my_slc|d0|PC_reg|data_out [10] & (\my_slc|d0|PC_reg|data_out [8]))))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|d0|PC_reg|data_out [11]),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr2~0 .lut_mask = 16'h223A;
defparam \my_slc|hex_driver6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N18
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr1~0_combout  = (\my_slc|d0|PC_reg|data_out [8] & (\my_slc|d0|PC_reg|data_out [11] $ (((\my_slc|d0|PC_reg|data_out [9]) # (!\my_slc|d0|PC_reg|data_out [10]))))) # (!\my_slc|d0|PC_reg|data_out [8] & (!\my_slc|d0|PC_reg|data_out 
// [11] & (!\my_slc|d0|PC_reg|data_out [10] & \my_slc|d0|PC_reg|data_out [9])))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|d0|PC_reg|data_out [11]),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr1~0 .lut_mask = 16'h2382;
defparam \my_slc|hex_driver6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N24
cycloneive_lcell_comb \my_slc|hex_driver6|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver6|WideOr0~0_combout  = (\my_slc|d0|PC_reg|data_out [8] & ((\my_slc|d0|PC_reg|data_out [11]) # (\my_slc|d0|PC_reg|data_out [10] $ (\my_slc|d0|PC_reg|data_out [9])))) # (!\my_slc|d0|PC_reg|data_out [8] & ((\my_slc|d0|PC_reg|data_out [9]) # 
// (\my_slc|d0|PC_reg|data_out [11] $ (\my_slc|d0|PC_reg|data_out [10]))))

	.dataa(\my_slc|d0|PC_reg|data_out [8]),
	.datab(\my_slc|d0|PC_reg|data_out [11]),
	.datac(\my_slc|d0|PC_reg|data_out [10]),
	.datad(\my_slc|d0|PC_reg|data_out [9]),
	.cin(gnd),
	.combout(\my_slc|hex_driver6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver6|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \my_slc|hex_driver6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr6~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr6~0_combout  = (\my_slc|d0|PC_reg|data_out [15] & (\my_slc|d0|PC_reg|data_out [12] & (\my_slc|d0|PC_reg|data_out [13] $ (\my_slc|d0|PC_reg|data_out [14])))) # (!\my_slc|d0|PC_reg|data_out [15] & (!\my_slc|d0|PC_reg|data_out [13] 
// & (\my_slc|d0|PC_reg|data_out [14] $ (\my_slc|d0|PC_reg|data_out [12]))))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|PC_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr6~0 .lut_mask = 16'h4910;
defparam \my_slc|hex_driver7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr5~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr5~0_combout  = (\my_slc|d0|PC_reg|data_out [13] & ((\my_slc|d0|PC_reg|data_out [12] & (\my_slc|d0|PC_reg|data_out [15])) # (!\my_slc|d0|PC_reg|data_out [12] & ((\my_slc|d0|PC_reg|data_out [14]))))) # (!\my_slc|d0|PC_reg|data_out 
// [13] & (\my_slc|d0|PC_reg|data_out [14] & (\my_slc|d0|PC_reg|data_out [15] $ (\my_slc|d0|PC_reg|data_out [12]))))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|PC_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr5~0 .lut_mask = 16'h98E0;
defparam \my_slc|hex_driver7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr4~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr4~0_combout  = (\my_slc|d0|PC_reg|data_out [15] & (\my_slc|d0|PC_reg|data_out [14] & ((\my_slc|d0|PC_reg|data_out [13]) # (!\my_slc|d0|PC_reg|data_out [12])))) # (!\my_slc|d0|PC_reg|data_out [15] & (\my_slc|d0|PC_reg|data_out 
// [13] & (!\my_slc|d0|PC_reg|data_out [14] & !\my_slc|d0|PC_reg|data_out [12])))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|PC_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr4~0 .lut_mask = 16'h80C2;
defparam \my_slc|hex_driver7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr3~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr3~0_combout  = (\my_slc|d0|PC_reg|data_out [13] & ((\my_slc|d0|PC_reg|data_out [14] & ((\my_slc|d0|PC_reg|data_out [12]))) # (!\my_slc|d0|PC_reg|data_out [14] & (\my_slc|d0|PC_reg|data_out [15] & !\my_slc|d0|PC_reg|data_out 
// [12])))) # (!\my_slc|d0|PC_reg|data_out [13] & (!\my_slc|d0|PC_reg|data_out [15] & (\my_slc|d0|PC_reg|data_out [14] $ (\my_slc|d0|PC_reg|data_out [12]))))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|PC_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr3~0 .lut_mask = 16'hA118;
defparam \my_slc|hex_driver7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr2~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr2~0_combout  = (\my_slc|d0|PC_reg|data_out [13] & (!\my_slc|d0|PC_reg|data_out [15] & ((\my_slc|d0|PC_reg|data_out [12])))) # (!\my_slc|d0|PC_reg|data_out [13] & ((\my_slc|d0|PC_reg|data_out [14] & (!\my_slc|d0|PC_reg|data_out 
// [15])) # (!\my_slc|d0|PC_reg|data_out [14] & ((\my_slc|d0|PC_reg|data_out [12])))))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|PC_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr2~0 .lut_mask = 16'h3710;
defparam \my_slc|hex_driver7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr1~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr1~0_combout  = (\my_slc|d0|PC_reg|data_out [13] & (!\my_slc|d0|PC_reg|data_out [15] & ((\my_slc|d0|PC_reg|data_out [12]) # (!\my_slc|d0|PC_reg|data_out [14])))) # (!\my_slc|d0|PC_reg|data_out [13] & (\my_slc|d0|PC_reg|data_out 
// [12] & (\my_slc|d0|PC_reg|data_out [15] $ (!\my_slc|d0|PC_reg|data_out [14]))))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|PC_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr1~0 .lut_mask = 16'h6302;
defparam \my_slc|hex_driver7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \my_slc|hex_driver7|WideOr0~0 (
// Equation(s):
// \my_slc|hex_driver7|WideOr0~0_combout  = (\my_slc|d0|PC_reg|data_out [12] & ((\my_slc|d0|PC_reg|data_out [15]) # (\my_slc|d0|PC_reg|data_out [13] $ (\my_slc|d0|PC_reg|data_out [14])))) # (!\my_slc|d0|PC_reg|data_out [12] & ((\my_slc|d0|PC_reg|data_out 
// [13]) # (\my_slc|d0|PC_reg|data_out [15] $ (\my_slc|d0|PC_reg|data_out [14]))))

	.dataa(\my_slc|d0|PC_reg|data_out [13]),
	.datab(\my_slc|d0|PC_reg|data_out [15]),
	.datac(\my_slc|d0|PC_reg|data_out [14]),
	.datad(\my_slc|d0|PC_reg|data_out [12]),
	.cin(gnd),
	.combout(\my_slc|hex_driver7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_slc|hex_driver7|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \my_slc|hex_driver7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

assign LED[10] = \LED[10]~output_o ;

assign LED[11] = \LED[11]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign CE = \CE~output_o ;

assign UB = \UB~output_o ;

assign LB = \LB~output_o ;

assign OE = \OE~output_o ;

assign WE = \WE~output_o ;

assign ADDR[0] = \ADDR[0]~output_o ;

assign ADDR[1] = \ADDR[1]~output_o ;

assign ADDR[2] = \ADDR[2]~output_o ;

assign ADDR[3] = \ADDR[3]~output_o ;

assign ADDR[4] = \ADDR[4]~output_o ;

assign ADDR[5] = \ADDR[5]~output_o ;

assign ADDR[6] = \ADDR[6]~output_o ;

assign ADDR[7] = \ADDR[7]~output_o ;

assign ADDR[8] = \ADDR[8]~output_o ;

assign ADDR[9] = \ADDR[9]~output_o ;

assign ADDR[10] = \ADDR[10]~output_o ;

assign ADDR[11] = \ADDR[11]~output_o ;

assign ADDR[12] = \ADDR[12]~output_o ;

assign ADDR[13] = \ADDR[13]~output_o ;

assign ADDR[14] = \ADDR[14]~output_o ;

assign ADDR[15] = \ADDR[15]~output_o ;

assign ADDR[16] = \ADDR[16]~output_o ;

assign ADDR[17] = \ADDR[17]~output_o ;

assign ADDR[18] = \ADDR[18]~output_o ;

assign ADDR[19] = \ADDR[19]~output_o ;

assign Data[0] = \Data[0]~output_o ;

assign Data[1] = \Data[1]~output_o ;

assign Data[2] = \Data[2]~output_o ;

assign Data[3] = \Data[3]~output_o ;

assign Data[4] = \Data[4]~output_o ;

assign Data[5] = \Data[5]~output_o ;

assign Data[6] = \Data[6]~output_o ;

assign Data[7] = \Data[7]~output_o ;

assign Data[8] = \Data[8]~output_o ;

assign Data[9] = \Data[9]~output_o ;

assign Data[10] = \Data[10]~output_o ;

assign Data[11] = \Data[11]~output_o ;

assign Data[12] = \Data[12]~output_o ;

assign Data[13] = \Data[13]~output_o ;

assign Data[14] = \Data[14]~output_o ;

assign Data[15] = \Data[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
