/-
  EvmAsm.Evm32.Not

  Full 256-bit EVM NOT spec composed from per-limb specs.
-/

import EvmAsm.Evm32.Bitwise
import EvmAsm.Rv32.Tactics.LiftSpec

namespace EvmAsm

local macro "bv_addr" : tactic =>
  `(tactic| (apply BitVec.eq_of_toNat_eq; simp [BitVec.toNat_add, BitVec.toNat_ofNat]))

-- ============================================================================
-- Full NOT spec
-- ============================================================================

/-- Code requirement for the 256-bit EVM NOT operation (RV32). -/
abbrev evm_not_code (base : Addr) : CodeReq :=
  -- Limb 0 code
  CodeReq.union (CodeReq.singleton base (.LW .x7 .x12 0))
  (CodeReq.union (CodeReq.singleton (base + 4) (.XORI .x7 .x7 (-1)))
  (CodeReq.union (CodeReq.singleton (base + 8) (.SW .x12 .x7 0))
  -- Limb 1 code
  (CodeReq.union (CodeReq.singleton (base + 12) (.LW .x7 .x12 4))
  (CodeReq.union (CodeReq.singleton (base + 16) (.XORI .x7 .x7 (-1)))
  (CodeReq.union (CodeReq.singleton (base + 20) (.SW .x12 .x7 4))
  -- Limb 2 code
  (CodeReq.union (CodeReq.singleton (base + 24) (.LW .x7 .x12 8))
  (CodeReq.union (CodeReq.singleton (base + 28) (.XORI .x7 .x7 (-1)))
  (CodeReq.union (CodeReq.singleton (base + 32) (.SW .x12 .x7 8))
  -- Limb 3 code
  (CodeReq.union (CodeReq.singleton (base + 36) (.LW .x7 .x12 12))
  (CodeReq.union (CodeReq.singleton (base + 40) (.XORI .x7 .x7 (-1)))
  (CodeReq.union (CodeReq.singleton (base + 44) (.SW .x12 .x7 12))
  -- Limb 4 code
  (CodeReq.union (CodeReq.singleton (base + 48) (.LW .x7 .x12 16))
  (CodeReq.union (CodeReq.singleton (base + 52) (.XORI .x7 .x7 (-1)))
  (CodeReq.union (CodeReq.singleton (base + 56) (.SW .x12 .x7 16))
  -- Limb 5 code
  (CodeReq.union (CodeReq.singleton (base + 60) (.LW .x7 .x12 20))
  (CodeReq.union (CodeReq.singleton (base + 64) (.XORI .x7 .x7 (-1)))
  (CodeReq.union (CodeReq.singleton (base + 68) (.SW .x12 .x7 20))
  -- Limb 6 code
  (CodeReq.union (CodeReq.singleton (base + 72) (.LW .x7 .x12 24))
  (CodeReq.union (CodeReq.singleton (base + 76) (.XORI .x7 .x7 (-1)))
  (CodeReq.union (CodeReq.singleton (base + 80) (.SW .x12 .x7 24))
  -- Limb 7 code
  (CodeReq.union (CodeReq.singleton (base + 84) (.LW .x7 .x12 28))
  (CodeReq.union (CodeReq.singleton (base + 88) (.XORI .x7 .x7 (-1)))
   (CodeReq.singleton (base + 92) (.SW .x12 .x7 28))))))))))))))))))))))))

set_option maxHeartbeats 6400000 in
/-- Full 256-bit EVM NOT: composes 8 per-limb NOT specs.
    24 instructions total. Unary: complements each limb in-place, sp unchanged. -/
theorem evm_not_spec (sp base : Addr)
    (a0 a1 a2 a3 a4 a5 a6 a7 : Word)
    (v7 : Word)
    (hvalid : ValidMemRange sp 8) :
    let c := signExtend12 (-1 : BitVec 12)
    let code := evm_not_code base
    cpsTriple base (base + 96) code
      -- Registers + memory
      ((.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ v7) **
       (sp ↦ₘ a0) ** ((sp + 4) ↦ₘ a1) ** ((sp + 8) ↦ₘ a2) ** ((sp + 12) ↦ₘ a3) **
       ((sp + 16) ↦ₘ a4) ** ((sp + 20) ↦ₘ a5) ** ((sp + 24) ↦ₘ a6) ** ((sp + 28) ↦ₘ a7))
      -- Registers + memory (updated)
      ((.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ (a7 ^^^ c)) **
       (sp ↦ₘ (a0 ^^^ c)) ** ((sp + 4) ↦ₘ (a1 ^^^ c)) ** ((sp + 8) ↦ₘ (a2 ^^^ c)) ** ((sp + 12) ↦ₘ (a3 ^^^ c)) **
       ((sp + 16) ↦ₘ (a4 ^^^ c)) ** ((sp + 20) ↦ₘ (a5 ^^^ c)) ** ((sp + 24) ↦ₘ (a6 ^^^ c)) ** ((sp + 28) ↦ₘ (a7 ^^^ c))) := by
  sorry

-- ============================================================================
-- Stack-level NOT spec
-- ============================================================================

theorem signExtend12_neg1_eq_allOnes : signExtend12 (-1 : BitVec 12) = BitVec.allOnes 32 := by
  native_decide

set_option maxHeartbeats 6400000 in
/-- Stack-level 256-bit EVM NOT: complements an EvmWord in-place. -/
theorem evm_not_stack_spec (sp base : Addr)
    (a : EvmWord) (v7 : Word)
    (hvalid : ValidMemRange sp 8) :
    let c := signExtend12 (-1 : BitVec 12)
    let code := evm_not_code base
    cpsTriple base (base + 96) code
      -- Registers + memory
      ((.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ v7) ** evmWordIs sp a)
      -- Registers + memory (updated)
      ((.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ (a.getLimb 7 ^^^ c)) ** evmWordIs sp (~~~a)) := by
  -- Helper: (~~~a).getLimb i = a.getLimb i ^^^ signExtend12 (-1)
  have not_limb_eq : ∀ i : Fin 8,
      (~~~a).getLimb i = a.getLimb i ^^^ signExtend12 (-1 : BitVec 12) := by
    intro i
    rw [EvmWord.getLimb_not, BitVec.not_def, BitVec.xor_comm, ← signExtend12_neg1_eq_allOnes]
  -- Apply evm_not_spec with individual limbs
  have h_main := evm_not_spec sp base
    (a.getLimb 0) (a.getLimb 1) (a.getLimb 2) (a.getLimb 3)
    (a.getLimb 4) (a.getLimb 5) (a.getLimb 6) (a.getLimb 7)
    v7 hvalid
  liftSpec h_main post_simp [not_limb_eq]

end EvmAsm
