INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'rodrigobagdadi' on host 'w16pscadsuper' (Windows NT_amd64 version 6.2) on Tue Feb 09 15:16:45 -0300 2021
INFO: [HLS 200-10] In directory 'C:/Users/rodrigobagdadi/Desktop/RealTime/ProjetoPipelineHLS/CircuitosAvaliativos/Capacitivo/Paralelo/CapacitivoParaleloADC'
Sourcing Tcl script 'C:/Users/rodrigobagdadi/Desktop/RealTime/ProjetoPipelineHLS/CircuitosAvaliativos/Capacitivo/Paralelo/CapacitivoParaleloADC/CapacitivoParaleloADC/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project CapacitivoParaleloADC 
INFO: [HLS 200-10] Opening project 'C:/Users/rodrigobagdadi/Desktop/RealTime/ProjetoPipelineHLS/CircuitosAvaliativos/Capacitivo/Paralelo/CapacitivoParaleloADC/CapacitivoParaleloADC'.
INFO: [HLS 200-1510] Running: set_top nodalSolver 
INFO: [HLS 200-1510] Running: add_files HLSfiles/main_core.cpp 
INFO: [HLS 200-10] Adding design file 'HLSfiles/main_core.cpp' to the project
INFO: [HLS 200-1510] Running: add_files HLSfiles/main_core.h 
INFO: [HLS 200-10] Adding design file 'HLSfiles/main_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb HLSfiles/main_core_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'HLSfiles/main_core_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/rodrigobagdadi/Desktop/RealTime/ProjetoPipelineHLS/CircuitosAvaliativos/Capacitivo/Paralelo/CapacitivoParaleloADC/CapacitivoParaleloADC/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.2ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1157-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2% 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../HLSfiles/main_core_tb.cpp in debug mode
   Generating csim.exe
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.459 seconds; current allocated memory: 84.415 MB.
