define({"title":"PolarFire FPGA Building a Mi-V Processor Subsystem Application Note \n    ","topics":[{"title":"Introduction","href":"GUID-3BBD5ED6-990D-4690-9B1E-A70B10D06A1F.html","outputclass":"introduction","attributes":{"data-id":"GUID-3BBD5ED6-990D-4690-9B1E-A70B10D06A1F"},"menu":{"hasChildren":true},"tocID":"GUID-3BBD5ED6-990D-4690-9B1E-A70B10D06A1F-d680e11","next":"GUID-3BBD5ED6-990D-4690-9B1E-A70B10D06A1F-d680e11"},{"title":"<ph>1<\/ph>\nDesign Description","href":"GUID-0A143AD0-368A-408D-858A-FDAC5EC2644C.html","attributes":{"data-id":"GUID-0A143AD0-368A-408D-858A-FDAC5EC2644C"},"menu":{"hasChildren":true},"tocID":"GUID-0A143AD0-368A-408D-858A-FDAC5EC2644C-d680e35","next":"GUID-0A143AD0-368A-408D-858A-FDAC5EC2644C-d680e35"},{"title":"<ph>2<\/ph>\nCreating a Mi-V Processor Subsystem","href":"GUID-EE94C957-B350-409F-8642-12DAB4A9E286.html","attributes":{"data-id":"GUID-EE94C957-B350-409F-8642-12DAB4A9E286"},"menu":{"hasChildren":true},"tocID":"GUID-EE94C957-B350-409F-8642-12DAB4A9E286-d680e51","next":"GUID-EE94C957-B350-409F-8642-12DAB4A9E286-d680e51"},{"title":"<ph>3<\/ph>\nBuilding the User Application Using SoftConsole","href":"GUID-C680D538-D263-4D33-B37A-DB0AD0011184.html","attributes":{"data-id":"GUID-C680D538-D263-4D33-B37A-DB0AD0011184"},"menu":{"hasChildren":true},"tocID":"GUID-C680D538-D263-4D33-B37A-DB0AD0011184-d680e299","next":"GUID-C680D538-D263-4D33-B37A-DB0AD0011184-d680e299"},{"title":"<ph>4<\/ph>\nAppendix 1: Programming the Device using FlashPro Express","href":"GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B.html","attributes":{"data-id":"GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B"},"menu":{"hasChildren":false},"tocID":"GUID-DF6ECF02-2E29-468D-BCAC-53B32496269B-d680e387","topics":[]},{"title":"<ph>5<\/ph>\nAppendix 2 - DDR3 Configuration","href":"GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3.html","attributes":{"data-id":"GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3"},"menu":{"hasChildren":false},"tocID":"GUID-0EA5B03E-B038-4DC9-806B-1158A81A51D3-d680e395","topics":[]},{"title":"<ph>6<\/ph>\nAppendix 3 - References","href":"GUID-41ABB3E7-30FE-426A-88F7-5FFE9D37AD7F.html","attributes":{"data-id":"GUID-41ABB3E7-30FE-426A-88F7-5FFE9D37AD7F"},"menu":{"hasChildren":false},"tocID":"GUID-41ABB3E7-30FE-426A-88F7-5FFE9D37AD7F-d680e403","topics":[]},{"title":"<ph>7<\/ph>\nRevision History","href":"GUID-FC347BA2-DF5A-4570-B94B-A90E8059AB4B.html","attributes":{"data-id":"GUID-FC347BA2-DF5A-4570-B94B-A90E8059AB4B"},"menu":{"hasChildren":false},"tocID":"GUID-FC347BA2-DF5A-4570-B94B-A90E8059AB4B-d680e411","topics":[]},{"title":"Microchip FPGA Support","href":"GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286.html","outputclass":"backmatter","attributes":{"data-id":"GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286"},"menu":{"hasChildren":false},"tocID":"GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286-d680e420","topics":[]},{"title":"Microchip Information","href":"GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B.html","outputclass":"backmatter backmatter_parent","attributes":{"data-id":"GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B"},"menu":{"hasChildren":true},"tocID":"GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d680e428","next":"GUID-0FB3F908-88EE-45CE-94F5-E97AF9049C9B-d680e428"}]});