{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656597667675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656597667675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 30 19:31:07 2022 " "Processing started: Thu Jun 30 19:31:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656597667675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597667675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597667675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656597668066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656597668066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file num_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 num_decoder " "Found entity 1: num_decoder" {  } { { "num_decoder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/num_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_decoder " "Found entity 1: sign_decoder" {  } { { "sign_decoder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/sign_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "non_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file non_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 non_decoder " "Found entity 1: non_decoder" {  } { { "non_decoder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/non_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674502 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "binToBCD.v " "Can't analyze file -- file binToBCD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1656597674502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_mod " "Found entity 1: add3_mod" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2BCD " "Found entity 1: bin2BCD" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A4 a4 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A4\" differs only in case from object \"a4\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A5 a5 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A5\" differs only in case from object \"a5\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A6 a6 math_sign.v(1) " "Verilog HDL Declaration information at math_sign.v(1): object \"A6\" differs only in case from object \"a6\" in the same scope" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math_sign.v 1 1 " "Found 1 design units, including 1 entities, in source file math_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 math_sign " "Found entity 1: math_sign" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file bit8_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8_adder " "Found entity 1: bit8_adder" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputnum.v 1 1 " "Found 1 design units, including 1 entities, in source file inputnum.v" { { "Info" "ISGN_ENTITY_NAME" "1 inputNum " "Found entity 1: inputNum" {  } { { "inputNum.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/inputNum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/d_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_add.v 1 1 " "Found 1 design units, including 1 entities, in source file full_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "full_add.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/full_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_add.v 1 1 " "Found 1 design units, including 1 entities, in source file half_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_add " "Found entity 1: half_add" {  } { { "half_add.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/half_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.v 1 1 " "Found 1 design units, including 1 entities, in source file calculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A4 a4 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A4\" differs only in case from object \"a4\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A5 a5 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A5\" differs only in case from object \"a5\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A6 a6 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A6\" differs only in case from object \"a6\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A7 a7 multiplier.v(1) " "Verilog HDL Declaration information at multiplier.v(1): object \"A7\" differs only in case from object \"a7\" in the same scope" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_full_adder " "Found entity 1: eight_bit_full_adder" {  } { { "eight_bit_full_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y UnitCell.v(1) " "Verilog HDL Declaration information at UnitCell.v(1): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "UnitCell.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1656597674580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unitcell.v 1 1 " "Found 1 design units, including 1 entities, in source file unitcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnitCell " "Found entity 1: UnitCell" {  } { { "UnitCell.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674580 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656597674580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file fullsubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor " "Found entity 1: FullSubtractor" {  } { { "FullSubtractor.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/FullSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 add3_mod.v(6) " "Verilog HDL Implicit Net warning at add3_mod.v(6): created implicit net for \"A3\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 add3_mod.v(7) " "Verilog HDL Implicit Net warning at add3_mod.v(7): created implicit net for \"A2\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 add3_mod.v(8) " "Verilog HDL Implicit Net warning at add3_mod.v(8): created implicit net for \"A1\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 add3_mod.v(9) " "Verilog HDL Implicit Net warning at add3_mod.v(9): created implicit net for \"A0\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA3 add3_mod.v(18) " "Verilog HDL Implicit Net warning at add3_mod.v(18): created implicit net for \"nA3\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA2 add3_mod.v(19) " "Verilog HDL Implicit Net warning at add3_mod.v(19): created implicit net for \"nA2\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA1 add3_mod.v(20) " "Verilog HDL Implicit Net warning at add3_mod.v(20): created implicit net for \"nA1\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nA0 add3_mod.v(21) " "Verilog HDL Implicit Net warning at add3_mod.v(21): created implicit net for \"nA0\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 add3_mod.v(29) " "Verilog HDL Implicit Net warning at add3_mod.v(29): created implicit net for \"S3\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 add3_mod.v(37) " "Verilog HDL Implicit Net warning at add3_mod.v(37): created implicit net for \"S2\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 add3_mod.v(47) " "Verilog HDL Implicit Net warning at add3_mod.v(47): created implicit net for \"S1\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 add3_mod.v(59) " "Verilog HDL Implicit Net warning at add3_mod.v(59): created implicit net for \"S0\"" {  } { { "add3_mod.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/add3_mod.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S3 bin2BCD.v(9) " "Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for \"add3_5_S3\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S2 bin2BCD.v(9) " "Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for \"add3_5_S2\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S1 bin2BCD.v(9) " "Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for \"add3_5_S1\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_5_S0 bin2BCD.v(9) " "Verilog HDL Implicit Net warning at bin2BCD.v(9): created implicit net for \"add3_5_S0\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_6_S3 bin2BCD.v(10) " "Verilog HDL Implicit Net warning at bin2BCD.v(10): created implicit net for \"add3_6_S3\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S3 bin2BCD.v(11) " "Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for \"add3_7_S3\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S2 bin2BCD.v(11) " "Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for \"add3_7_S2\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S1 bin2BCD.v(11) " "Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for \"add3_7_S1\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add3_7_S0 bin2BCD.v(11) " "Verilog HDL Implicit Net warning at bin2BCD.v(11): created implicit net for \"add3_7_S0\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "over bin2BCD.v(14) " "Verilog HDL Implicit Net warning at bin2BCD.v(14): created implicit net for \"over\"" {  } { { "bin2BCD.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW0_new math_sign.v(5) " "Verilog HDL Implicit Net warning at math_sign.v(5): created implicit net for \"SW0_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW1_new math_sign.v(6) " "Verilog HDL Implicit Net warning at math_sign.v(6): created implicit net for \"SW1_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW2_new math_sign.v(7) " "Verilog HDL Implicit Net warning at math_sign.v(7): created implicit net for \"SW2_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SW3_new math_sign.v(8) " "Verilog HDL Implicit Net warning at math_sign.v(8): created implicit net for \"SW3_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6_new math_sign.v(15) " "Verilog HDL Implicit Net warning at math_sign.v(15): created implicit net for \"A6_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5_new math_sign.v(16) " "Verilog HDL Implicit Net warning at math_sign.v(16): created implicit net for \"A5_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A4_new math_sign.v(17) " "Verilog HDL Implicit Net warning at math_sign.v(17): created implicit net for \"A4_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3_new math_sign.v(18) " "Verilog HDL Implicit Net warning at math_sign.v(18): created implicit net for \"A3_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2_new math_sign.v(19) " "Verilog HDL Implicit Net warning at math_sign.v(19): created implicit net for \"A2_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1_new math_sign.v(20) " "Verilog HDL Implicit Net warning at math_sign.v(20): created implicit net for \"A1_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0_new math_sign.v(21) " "Verilog HDL Implicit Net warning at math_sign.v(21): created implicit net for \"A0_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B6_new math_sign.v(23) " "Verilog HDL Implicit Net warning at math_sign.v(23): created implicit net for \"B6_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B5_new math_sign.v(24) " "Verilog HDL Implicit Net warning at math_sign.v(24): created implicit net for \"B5_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B4_new math_sign.v(25) " "Verilog HDL Implicit Net warning at math_sign.v(25): created implicit net for \"B4_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B3_new math_sign.v(26) " "Verilog HDL Implicit Net warning at math_sign.v(26): created implicit net for \"B3_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2_new math_sign.v(27) " "Verilog HDL Implicit Net warning at math_sign.v(27): created implicit net for \"B2_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_new math_sign.v(28) " "Verilog HDL Implicit Net warning at math_sign.v(28): created implicit net for \"B1_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0_new math_sign.v(29) " "Verilog HDL Implicit Net warning at math_sign.v(29): created implicit net for \"B0_new\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_7 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_7\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_6 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_5 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_4 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_3 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_2 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_1 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addOut_0 math_sign.v(32) " "Verilog HDL Implicit Net warning at math_sign.v(32): created implicit net for \"addOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_6 math_sign.v(34) " "Verilog HDL Implicit Net warning at math_sign.v(34): created implicit net for \"addAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_5 math_sign.v(35) " "Verilog HDL Implicit Net warning at math_sign.v(35): created implicit net for \"addAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_4 math_sign.v(36) " "Verilog HDL Implicit Net warning at math_sign.v(36): created implicit net for \"addAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_3 math_sign.v(37) " "Verilog HDL Implicit Net warning at math_sign.v(37): created implicit net for \"addAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_2 math_sign.v(38) " "Verilog HDL Implicit Net warning at math_sign.v(38): created implicit net for \"addAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_1 math_sign.v(39) " "Verilog HDL Implicit Net warning at math_sign.v(39): created implicit net for \"addAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addAns_0 math_sign.v(40) " "Verilog HDL Implicit Net warning at math_sign.v(40): created implicit net for \"addAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_7 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_7\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_6 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_5 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_4 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_3 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_2 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_1 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subOut_0 math_sign.v(43) " "Verilog HDL Implicit Net warning at math_sign.v(43): created implicit net for \"subOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_6 math_sign.v(45) " "Verilog HDL Implicit Net warning at math_sign.v(45): created implicit net for \"subAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_5 math_sign.v(46) " "Verilog HDL Implicit Net warning at math_sign.v(46): created implicit net for \"subAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_4 math_sign.v(47) " "Verilog HDL Implicit Net warning at math_sign.v(47): created implicit net for \"subAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_3 math_sign.v(48) " "Verilog HDL Implicit Net warning at math_sign.v(48): created implicit net for \"subAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_2 math_sign.v(49) " "Verilog HDL Implicit Net warning at math_sign.v(49): created implicit net for \"subAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_1 math_sign.v(50) " "Verilog HDL Implicit Net warning at math_sign.v(50): created implicit net for \"subAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subAns_0 math_sign.v(51) " "Verilog HDL Implicit Net warning at math_sign.v(51): created implicit net for \"subAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_6 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_5 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_4 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_3 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_2 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_1 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiOut_0 math_sign.v(54) " "Verilog HDL Implicit Net warning at math_sign.v(54): created implicit net for \"multiOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_6 math_sign.v(56) " "Verilog HDL Implicit Net warning at math_sign.v(56): created implicit net for \"multiAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_5 math_sign.v(57) " "Verilog HDL Implicit Net warning at math_sign.v(57): created implicit net for \"multiAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_4 math_sign.v(58) " "Verilog HDL Implicit Net warning at math_sign.v(58): created implicit net for \"multiAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_3 math_sign.v(59) " "Verilog HDL Implicit Net warning at math_sign.v(59): created implicit net for \"multiAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_2 math_sign.v(60) " "Verilog HDL Implicit Net warning at math_sign.v(60): created implicit net for \"multiAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_1 math_sign.v(61) " "Verilog HDL Implicit Net warning at math_sign.v(61): created implicit net for \"multiAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "multiAns_0 math_sign.v(62) " "Verilog HDL Implicit Net warning at math_sign.v(62): created implicit net for \"multiAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_6 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_5 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_4 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_3 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_2 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_1 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividOut_0 math_sign.v(65) " "Verilog HDL Implicit Net warning at math_sign.v(65): created implicit net for \"dividOut_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_6 math_sign.v(67) " "Verilog HDL Implicit Net warning at math_sign.v(67): created implicit net for \"dividAns_6\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_5 math_sign.v(68) " "Verilog HDL Implicit Net warning at math_sign.v(68): created implicit net for \"dividAns_5\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_4 math_sign.v(69) " "Verilog HDL Implicit Net warning at math_sign.v(69): created implicit net for \"dividAns_4\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_3 math_sign.v(70) " "Verilog HDL Implicit Net warning at math_sign.v(70): created implicit net for \"dividAns_3\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_2 math_sign.v(71) " "Verilog HDL Implicit Net warning at math_sign.v(71): created implicit net for \"dividAns_2\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_1 math_sign.v(72) " "Verilog HDL Implicit Net warning at math_sign.v(72): created implicit net for \"dividAns_1\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dividAns_0 math_sign.v(73) " "Verilog HDL Implicit Net warning at math_sign.v(73): created implicit net for \"dividAns_0\"" {  } { { "math_sign.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 bit8_adder.v(3) " "Verilog HDL Implicit Net warning at bit8_adder.v(3): created implicit net for \"w1\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 bit8_adder.v(5) " "Verilog HDL Implicit Net warning at bit8_adder.v(5): created implicit net for \"w2\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w3 bit8_adder.v(6) " "Verilog HDL Implicit Net warning at bit8_adder.v(6): created implicit net for \"w3\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4 bit8_adder.v(7) " "Verilog HDL Implicit Net warning at bit8_adder.v(7): created implicit net for \"w4\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w5 bit8_adder.v(8) " "Verilog HDL Implicit Net warning at bit8_adder.v(8): created implicit net for \"w5\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w6 bit8_adder.v(9) " "Verilog HDL Implicit Net warning at bit8_adder.v(9): created implicit net for \"w6\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w7 bit8_adder.v(10) " "Verilog HDL Implicit Net warning at bit8_adder.v(10): created implicit net for \"w7\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w8 bit8_adder.v(11) " "Verilog HDL Implicit Net warning at bit8_adder.v(11): created implicit net for \"w8\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_0 bit8_adder.v(14) " "Verilog HDL Implicit Net warning at bit8_adder.v(14): created implicit net for \"S_0\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 bit8_adder.v(14) " "Verilog HDL Implicit Net warning at bit8_adder.v(14): created implicit net for \"C0\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_1 bit8_adder.v(15) " "Verilog HDL Implicit Net warning at bit8_adder.v(15): created implicit net for \"S_1\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 bit8_adder.v(15) " "Verilog HDL Implicit Net warning at bit8_adder.v(15): created implicit net for \"C1\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_2 bit8_adder.v(16) " "Verilog HDL Implicit Net warning at bit8_adder.v(16): created implicit net for \"S_2\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C2 bit8_adder.v(16) " "Verilog HDL Implicit Net warning at bit8_adder.v(16): created implicit net for \"C2\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_3 bit8_adder.v(17) " "Verilog HDL Implicit Net warning at bit8_adder.v(17): created implicit net for \"S_3\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C3 bit8_adder.v(17) " "Verilog HDL Implicit Net warning at bit8_adder.v(17): created implicit net for \"C3\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_4 bit8_adder.v(18) " "Verilog HDL Implicit Net warning at bit8_adder.v(18): created implicit net for \"S_4\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C4 bit8_adder.v(18) " "Verilog HDL Implicit Net warning at bit8_adder.v(18): created implicit net for \"C4\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_5 bit8_adder.v(19) " "Verilog HDL Implicit Net warning at bit8_adder.v(19): created implicit net for \"S_5\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C5 bit8_adder.v(19) " "Verilog HDL Implicit Net warning at bit8_adder.v(19): created implicit net for \"C5\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_6 bit8_adder.v(20) " "Verilog HDL Implicit Net warning at bit8_adder.v(20): created implicit net for \"S_6\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C6 bit8_adder.v(20) " "Verilog HDL Implicit Net warning at bit8_adder.v(20): created implicit net for \"C6\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cOut bit8_adder.v(23) " "Verilog HDL Implicit Net warning at bit8_adder.v(23): created implicit net for \"cOut\"" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en inputNum.v(3) " "Verilog HDL Implicit Net warning at inputNum.v(3): created implicit net for \"en\"" {  } { { "inputNum.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/inputNum.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A4 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 calculator.v(4) " "Verilog HDL Implicit Net warning at calculator.v(4): created implicit net for \"A0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_7 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_7\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_6 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_5 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_4 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_3 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_2 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_1 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AOut_0 calculator.v(5) " "Verilog HDL Implicit Net warning at calculator.v(5): created implicit net for \"AOut_0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B6 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B5 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B4 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B3 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 calculator.v(10) " "Verilog HDL Implicit Net warning at calculator.v(10): created implicit net for \"B0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_7 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_7\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_6 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_5 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_4 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_3 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_2 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_1 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BOut_0 calculator.v(11) " "Verilog HDL Implicit Net warning at calculator.v(11): created implicit net for \"BOut_0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out6 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out5 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0 calculator.v(16) " "Verilog HDL Implicit Net warning at calculator.v(16): created implicit net for \"out0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_7 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_7\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_6 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_6\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_5 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_5\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_4 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_4\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_3 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_3\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_2 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_2\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_1 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_1\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ansOut_0 calculator.v(17) " "Verilog HDL Implicit Net warning at calculator.v(17): created implicit net for \"ansOut_0\"" {  } { { "calculator.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_0 multiplier.v(42) " "Verilog HDL Implicit Net warning at multiplier.v(42): created implicit net for \"c_out_0\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_1 multiplier.v(48) " "Verilog HDL Implicit Net warning at multiplier.v(48): created implicit net for \"c_out_1\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_2 multiplier.v(62) " "Verilog HDL Implicit Net warning at multiplier.v(62): created implicit net for \"c_out_2\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_3 multiplier.v(75) " "Verilog HDL Implicit Net warning at multiplier.v(75): created implicit net for \"c_out_3\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_4 multiplier.v(89) " "Verilog HDL Implicit Net warning at multiplier.v(89): created implicit net for \"c_out_4\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_5 multiplier.v(103) " "Verilog HDL Implicit Net warning at multiplier.v(103): created implicit net for \"c_out_5\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out_6 multiplier.v(117) " "Verilog HDL Implicit Net warning at multiplier.v(117): created implicit net for \"c_out_6\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overFlow multiplier.v(141) " "Verilog HDL Implicit Net warning at multiplier.v(141): created implicit net for \"overFlow\"" {  } { { "multiplier.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u2_sout Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u2_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u1_out Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u1_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u1_bout Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u1_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u1_sout Divider.v(3) " "Verilog HDL Implicit Net warning at Divider.v(3): created implicit net for \"u1_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_sout Divider.v(4) " "Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for \"u3_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u2_out Divider.v(4) " "Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for \"u2_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u2_bout Divider.v(4) " "Verilog HDL Implicit Net warning at Divider.v(4): created implicit net for \"u2_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u4_sout Divider.v(5) " "Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for \"u4_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_out Divider.v(5) " "Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for \"u3_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_bout Divider.v(5) " "Verilog HDL Implicit Net warning at Divider.v(5): created implicit net for \"u3_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u5_sout Divider.v(6) " "Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for \"u5_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u4_out Divider.v(6) " "Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for \"u4_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u4_bout Divider.v(6) " "Verilog HDL Implicit Net warning at Divider.v(6): created implicit net for \"u4_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u6_sout Divider.v(7) " "Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for \"u6_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u5_out Divider.v(7) " "Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for \"u5_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u5_bout Divider.v(7) " "Verilog HDL Implicit Net warning at Divider.v(7): created implicit net for \"u5_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u7_sout Divider.v(8) " "Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for \"u7_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u6_out Divider.v(8) " "Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for \"u6_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u6_bout Divider.v(8) " "Verilog HDL Implicit Net warning at Divider.v(8): created implicit net for \"u6_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u7_bout Divider.v(9) " "Verilog HDL Implicit Net warning at Divider.v(9): created implicit net for \"u7_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u7_out Divider.v(9) " "Verilog HDL Implicit Net warning at Divider.v(9): created implicit net for \"u7_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u9_sout Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u9_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u8_out Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u8_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u8_bout Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u8_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u8_sout Divider.v(13) " "Verilog HDL Implicit Net warning at Divider.v(13): created implicit net for \"u8_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u10_sout Divider.v(14) " "Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for \"u10_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u9_out Divider.v(14) " "Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for \"u9_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u9_bout Divider.v(14) " "Verilog HDL Implicit Net warning at Divider.v(14): created implicit net for \"u9_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u11_sout Divider.v(15) " "Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for \"u11_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u10_out Divider.v(15) " "Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for \"u10_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u10_bout Divider.v(15) " "Verilog HDL Implicit Net warning at Divider.v(15): created implicit net for \"u10_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u12_sout Divider.v(16) " "Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for \"u12_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u11_out Divider.v(16) " "Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for \"u11_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u11_bout Divider.v(16) " "Verilog HDL Implicit Net warning at Divider.v(16): created implicit net for \"u11_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u13_sout Divider.v(17) " "Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for \"u13_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u12_out Divider.v(17) " "Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for \"u12_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u12_bout Divider.v(17) " "Verilog HDL Implicit Net warning at Divider.v(17): created implicit net for \"u12_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u14_sout Divider.v(18) " "Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for \"u14_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u13_out Divider.v(18) " "Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for \"u13_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u13_bout Divider.v(18) " "Verilog HDL Implicit Net warning at Divider.v(18): created implicit net for \"u13_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u15_sout Divider.v(19) " "Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for \"u15_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u14_out Divider.v(19) " "Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for \"u14_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u14_bout Divider.v(19) " "Verilog HDL Implicit Net warning at Divider.v(19): created implicit net for \"u14_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u15_bout Divider.v(20) " "Verilog HDL Implicit Net warning at Divider.v(20): created implicit net for \"u15_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u15_out Divider.v(20) " "Verilog HDL Implicit Net warning at Divider.v(20): created implicit net for \"u15_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u17_sout Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u17_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u16_out Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u16_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u16_bout Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u16_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u16_sout Divider.v(24) " "Verilog HDL Implicit Net warning at Divider.v(24): created implicit net for \"u16_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u18_sout Divider.v(25) " "Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for \"u18_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u17_out Divider.v(25) " "Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for \"u17_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u17_bout Divider.v(25) " "Verilog HDL Implicit Net warning at Divider.v(25): created implicit net for \"u17_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u19_sout Divider.v(26) " "Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for \"u19_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u18_out Divider.v(26) " "Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for \"u18_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u18_bout Divider.v(26) " "Verilog HDL Implicit Net warning at Divider.v(26): created implicit net for \"u18_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u20_sout Divider.v(27) " "Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for \"u20_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u19_out Divider.v(27) " "Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for \"u19_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u19_bout Divider.v(27) " "Verilog HDL Implicit Net warning at Divider.v(27): created implicit net for \"u19_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u21_sout Divider.v(28) " "Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for \"u21_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u20_out Divider.v(28) " "Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for \"u20_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u20_bout Divider.v(28) " "Verilog HDL Implicit Net warning at Divider.v(28): created implicit net for \"u20_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u22_sout Divider.v(29) " "Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for \"u22_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u21_out Divider.v(29) " "Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for \"u21_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u21_bout Divider.v(29) " "Verilog HDL Implicit Net warning at Divider.v(29): created implicit net for \"u21_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u23_sout Divider.v(30) " "Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for \"u23_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u22_out Divider.v(30) " "Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for \"u22_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u22_bout Divider.v(30) " "Verilog HDL Implicit Net warning at Divider.v(30): created implicit net for \"u22_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u23_bout Divider.v(31) " "Verilog HDL Implicit Net warning at Divider.v(31): created implicit net for \"u23_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u23_out Divider.v(31) " "Verilog HDL Implicit Net warning at Divider.v(31): created implicit net for \"u23_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u25_sout Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u25_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u24_out Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u24_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u24_bout Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u24_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u24_sout Divider.v(35) " "Verilog HDL Implicit Net warning at Divider.v(35): created implicit net for \"u24_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u26_sout Divider.v(36) " "Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for \"u26_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u25_out Divider.v(36) " "Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for \"u25_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u25_bout Divider.v(36) " "Verilog HDL Implicit Net warning at Divider.v(36): created implicit net for \"u25_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u27_sout Divider.v(37) " "Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for \"u27_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u26_out Divider.v(37) " "Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for \"u26_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u26_bout Divider.v(37) " "Verilog HDL Implicit Net warning at Divider.v(37): created implicit net for \"u26_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u28_sout Divider.v(38) " "Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for \"u28_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u27_out Divider.v(38) " "Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for \"u27_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u27_bout Divider.v(38) " "Verilog HDL Implicit Net warning at Divider.v(38): created implicit net for \"u27_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u29_sout Divider.v(39) " "Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for \"u29_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u28_out Divider.v(39) " "Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for \"u28_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u28_bout Divider.v(39) " "Verilog HDL Implicit Net warning at Divider.v(39): created implicit net for \"u28_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u30_sout Divider.v(40) " "Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for \"u30_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u29_out Divider.v(40) " "Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for \"u29_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u29_bout Divider.v(40) " "Verilog HDL Implicit Net warning at Divider.v(40): created implicit net for \"u29_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u31_sout Divider.v(41) " "Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for \"u31_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u30_out Divider.v(41) " "Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for \"u30_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u30_bout Divider.v(41) " "Verilog HDL Implicit Net warning at Divider.v(41): created implicit net for \"u30_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u31_bout Divider.v(42) " "Verilog HDL Implicit Net warning at Divider.v(42): created implicit net for \"u31_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u31_out Divider.v(42) " "Verilog HDL Implicit Net warning at Divider.v(42): created implicit net for \"u31_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u33_sout Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u33_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u32_out Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u32_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u32_bout Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u32_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u32_sout Divider.v(46) " "Verilog HDL Implicit Net warning at Divider.v(46): created implicit net for \"u32_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u34_sout Divider.v(47) " "Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for \"u34_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u33_out Divider.v(47) " "Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for \"u33_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u33_bout Divider.v(47) " "Verilog HDL Implicit Net warning at Divider.v(47): created implicit net for \"u33_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u35_sout Divider.v(48) " "Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for \"u35_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u34_out Divider.v(48) " "Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for \"u34_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u34_bout Divider.v(48) " "Verilog HDL Implicit Net warning at Divider.v(48): created implicit net for \"u34_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u36_sout Divider.v(49) " "Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for \"u36_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u35_out Divider.v(49) " "Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for \"u35_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u35_bout Divider.v(49) " "Verilog HDL Implicit Net warning at Divider.v(49): created implicit net for \"u35_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u37_sout Divider.v(50) " "Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for \"u37_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u36_out Divider.v(50) " "Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for \"u36_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u36_bout Divider.v(50) " "Verilog HDL Implicit Net warning at Divider.v(50): created implicit net for \"u36_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u38_sout Divider.v(51) " "Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for \"u38_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u37_out Divider.v(51) " "Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for \"u37_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u37_bout Divider.v(51) " "Verilog HDL Implicit Net warning at Divider.v(51): created implicit net for \"u37_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u39_sout Divider.v(52) " "Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for \"u39_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u38_out Divider.v(52) " "Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for \"u38_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u38_bout Divider.v(52) " "Verilog HDL Implicit Net warning at Divider.v(52): created implicit net for \"u38_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u39_bout Divider.v(53) " "Verilog HDL Implicit Net warning at Divider.v(53): created implicit net for \"u39_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u39_out Divider.v(53) " "Verilog HDL Implicit Net warning at Divider.v(53): created implicit net for \"u39_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u41_sout Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u41_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u40_out Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u40_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u40_bout Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u40_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u40_sout Divider.v(57) " "Verilog HDL Implicit Net warning at Divider.v(57): created implicit net for \"u40_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u42_sout Divider.v(58) " "Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for \"u42_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u41_out Divider.v(58) " "Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for \"u41_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u41_bout Divider.v(58) " "Verilog HDL Implicit Net warning at Divider.v(58): created implicit net for \"u41_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u43_sout Divider.v(59) " "Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for \"u43_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u42_out Divider.v(59) " "Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for \"u42_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u42_bout Divider.v(59) " "Verilog HDL Implicit Net warning at Divider.v(59): created implicit net for \"u42_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u44_sout Divider.v(60) " "Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for \"u44_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u43_out Divider.v(60) " "Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for \"u43_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u43_bout Divider.v(60) " "Verilog HDL Implicit Net warning at Divider.v(60): created implicit net for \"u43_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u45_sout Divider.v(61) " "Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for \"u45_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u44_out Divider.v(61) " "Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for \"u44_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u44_bout Divider.v(61) " "Verilog HDL Implicit Net warning at Divider.v(61): created implicit net for \"u44_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u46_sout Divider.v(62) " "Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for \"u46_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u45_out Divider.v(62) " "Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for \"u45_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u45_bout Divider.v(62) " "Verilog HDL Implicit Net warning at Divider.v(62): created implicit net for \"u45_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u47_sout Divider.v(63) " "Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for \"u47_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u46_out Divider.v(63) " "Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for \"u46_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u46_bout Divider.v(63) " "Verilog HDL Implicit Net warning at Divider.v(63): created implicit net for \"u46_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u47_bout Divider.v(64) " "Verilog HDL Implicit Net warning at Divider.v(64): created implicit net for \"u47_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u47_out Divider.v(64) " "Verilog HDL Implicit Net warning at Divider.v(64): created implicit net for \"u47_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u49_sout Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u49_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u48_out Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u48_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u48_bout Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u48_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u48_sout Divider.v(68) " "Verilog HDL Implicit Net warning at Divider.v(68): created implicit net for \"u48_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u50_sout Divider.v(69) " "Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for \"u50_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u49_out Divider.v(69) " "Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for \"u49_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u49_bout Divider.v(69) " "Verilog HDL Implicit Net warning at Divider.v(69): created implicit net for \"u49_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u51_sout Divider.v(70) " "Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for \"u51_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u50_out Divider.v(70) " "Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for \"u50_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u50_bout Divider.v(70) " "Verilog HDL Implicit Net warning at Divider.v(70): created implicit net for \"u50_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u52_sout Divider.v(71) " "Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for \"u52_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u51_out Divider.v(71) " "Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for \"u51_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u51_bout Divider.v(71) " "Verilog HDL Implicit Net warning at Divider.v(71): created implicit net for \"u51_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u53_sout Divider.v(72) " "Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for \"u53_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u52_out Divider.v(72) " "Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for \"u52_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u52_bout Divider.v(72) " "Verilog HDL Implicit Net warning at Divider.v(72): created implicit net for \"u52_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u54_sout Divider.v(73) " "Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for \"u54_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u53_out Divider.v(73) " "Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for \"u53_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u53_bout Divider.v(73) " "Verilog HDL Implicit Net warning at Divider.v(73): created implicit net for \"u53_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u55_sout Divider.v(74) " "Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for \"u55_sout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u54_out Divider.v(74) " "Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for \"u54_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u54_bout Divider.v(74) " "Verilog HDL Implicit Net warning at Divider.v(74): created implicit net for \"u54_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u55_bout Divider.v(75) " "Verilog HDL Implicit Net warning at Divider.v(75): created implicit net for \"u55_bout\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u55_out Divider.v(75) " "Verilog HDL Implicit Net warning at Divider.v(75): created implicit net for \"u55_out\"" {  } { { "Divider.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674611 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de10_lite_golden_top.v 1 1 " "Using design file de10_lite_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656597674658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1656597674658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656597674658 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..4\] de10_lite_golden_top.v(16) " "Output port \"LEDR\[9..4\]\" at de10_lite_golden_top.v(16) has no driver" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656597674673 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:cal " "Elaborating entity \"calculator\" for hierarchy \"calculator:cal\"" {  } { { "de10_lite_golden_top.v" "cal" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputNum calculator:cal\|inputNum:numA " "Elaborating entity \"inputNum\" for hierarchy \"calculator:cal\|inputNum:numA\"" {  } { { "calculator.v" "numA" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch calculator:cal\|inputNum:numA\|d_latch:D0 " "Elaborating entity \"d_latch\" for hierarchy \"calculator:cal\|inputNum:numA\|d_latch:D0\"" {  } { { "inputNum.v" "D0" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/inputNum.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674689 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q d_latch.v(2) " "Verilog HDL Always Construct warning at d_latch.v(2): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "d_latch.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/d_latch.v" 2 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656597674705 "|DE10_LITE_Golden_Top|inputNum:Num1|d_latch:D0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q d_latch.v(2) " "Inferred latch for \"q\" at d_latch.v(2)" {  } { { "d_latch.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/d_latch.v" 2 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597674705 "|DE10_LITE_Golden_Top|inputNum:Num1|d_latch:D0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2BCD calculator:cal\|bin2BCD:disp1 " "Elaborating entity \"bin2BCD\" for hierarchy \"calculator:cal\|bin2BCD:disp1\"" {  } { { "calculator.v" "disp1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_mod calculator:cal\|bin2BCD:disp1\|add3_mod:U0 " "Elaborating entity \"add3_mod\" for hierarchy \"calculator:cal\|bin2BCD:disp1\|add3_mod:U0\"" {  } { { "bin2BCD.v" "U0" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bin2BCD.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_decoder calculator:cal\|num_decoder:deco1 " "Elaborating entity \"num_decoder\" for hierarchy \"calculator:cal\|num_decoder:deco1\"" {  } { { "calculator.v" "deco1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "math_sign calculator:cal\|math_sign:sign " "Elaborating entity \"math_sign\" for hierarchy \"calculator:cal\|math_sign:sign\"" {  } { { "calculator.v" "sign" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/calculator.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_adder calculator:cal\|math_sign:sign\|bit8_adder:add " "Elaborating entity \"bit8_adder\" for hierarchy \"calculator:cal\|math_sign:sign\|bit8_adder:add\"" {  } { { "math_sign.v" "add" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674783 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S7 bit8_adder.v(1) " "Output port \"S7\" at bit8_adder.v(1) has no driver" {  } { { "bit8_adder.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1656597674798 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|bit8_adder:add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1 " "Elaborating entity \"full_add\" for hierarchy \"calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1\"" {  } { { "bit8_adder.v" "add1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/bit8_adder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_add calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1\|half_add:h1 " "Elaborating entity \"half_add\" for hierarchy \"calculator:cal\|math_sign:sign\|bit8_adder:add\|full_add:add1\|half_add:h1\"" {  } { { "full_add.v" "h1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/full_add.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier calculator:cal\|math_sign:sign\|multiplier:multi " "Elaborating entity \"multiplier\" for hierarchy \"calculator:cal\|math_sign:sign\|multiplier:multi\"" {  } { { "math_sign.v" "multi" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_full_adder calculator:cal\|math_sign:sign\|multiplier:multi\|eight_bit_full_adder:adder0 " "Elaborating entity \"eight_bit_full_adder\" for hierarchy \"calculator:cal\|math_sign:sign\|multiplier:multi\|eight_bit_full_adder:adder0\"" {  } { { "multiplier.v" "adder0" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/multiplier.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider calculator:cal\|math_sign:sign\|Divider:div " "Elaborating entity \"Divider\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\"" {  } { { "math_sign.v" "div" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/math_sign.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnitCell calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1 " "Elaborating entity \"UnitCell\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\"" {  } { { "Divider.v" "u1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/Divider.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|FullSubtractor:FS1 " "Elaborating entity \"FullSubtractor\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|FullSubtractor:FS1\"" {  } { { "UnitCell.v" "FS1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v" 3 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|Mux:m1 " "Elaborating entity \"Mux\" for hierarchy \"calculator:cal\|math_sign:sign\|Divider:div\|UnitCell:u1\|Mux:m1\"" {  } { { "UnitCell.v" "m1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/UnitCell.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597674923 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656597675017 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656597675017 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656597675017 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656597675017 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656597675017 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 f1 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"f1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "eight_bit_full_adder.v" "f1" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/eight_bit_full_adder.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1656597675017 "|DE10_LITE_Golden_Top|calculator:cal|math_sign:sign|multiplier:multi|eight_bit_full_adder:adder0|full_add:f1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1656597676345 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656597676751 "|DE10_LITE_Golden_Top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656597676751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656597676814 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/DE10_LITE_Golden_Top.map.smsg " "Generated suppressed messages file C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/DE10_LITE_Golden_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597677470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656597677657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656597677657 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de10_lite_golden_top.v" "" { Text "C:/Users/ACER/OneDrive - University of Jaffna/UOJ/Education/Sem 4/DD/Project/Calculator/GA2/Golden_Top/de10_lite_golden_top.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1656597677798 "|DE10_LITE_Golden_Top|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1656597677798 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "444 " "Implemented 444 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656597677798 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656597677798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "374 " "Implemented 374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656597677798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656597677798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 369 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 369 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656597677829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 30 19:31:17 2022 " "Processing ended: Thu Jun 30 19:31:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656597677829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656597677829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656597677829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656597677829 ""}
