# 50 DAYS OF SYSTEM VERILOG
Hi everyone! I'm starting out with learning System Verilog Basics. This repository will document all my SV codes as I learn. 
Do share this repo or ‚≠ê it and learn we me or revise your basics.

Link to the EDA Playground is given in the Readme file of each folder. You can go and try to run the codes yourself and verify the results.

## CONTENTS
- [DAY 01](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2001) [Data types]
- [DAY 02](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2002) [Fixed arrays]
- [DAY 03](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2003) [Dynamic and Associative arrays]
- [DAY 04](https://github.com/SUHANI102003/50daysOfSystemVerilog/tree/main/DAY%2004) [Queues]
