{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509442118018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509442118019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 31 17:28:37 2017 " "Processing started: Tue Oct 31 17:28:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509442118019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442118019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDCard_OnchipRam -c SDCard_OnchipRam " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDCard_OnchipRam -c SDCard_OnchipRam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442118019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509442118627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdcard_onchipram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdcard_onchipram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDCard_OnchipRam " "Found entity 1: SDCard_OnchipRam" {  } { { "SDCard_OnchipRam.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/SDCard_OnchipRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/qsys_system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/qsys_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system " "Found entity 1: Qsys_system" {  } { { "Qsys_system/synthesis/Qsys_system.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_irq_mapper " "Found entity 1: Qsys_system_irq_mapper" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_irq_mapper.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0 " "Found entity 1: Qsys_system_mm_interconnect_0" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Qsys_system_mm_interconnect_0_avalon_st_adapter" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127092 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_mux_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_mux " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_mux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_demux_003" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_rsp_demux " "Found entity 1: Qsys_system_mm_interconnect_0_rsp_demux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_mux_003" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_mux " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_mux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_demux_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_cmd_demux " "Found entity 1: Qsys_system_mm_interconnect_0_cmd_demux" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127105 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127109 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_005_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127110 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router_005 " "Found entity 2: Qsys_system_mm_interconnect_0_router_005" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_002_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127112 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router_002 " "Found entity 2: Qsys_system_mm_interconnect_0_router_002" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_001_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127114 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router_001 " "Found entity 2: Qsys_system_mm_interconnect_0_router_001" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Qsys_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Qsys_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Qsys_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1509442127115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_system/synthesis/submodules/qsys_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_mm_interconnect_0_router_default_decode " "Found entity 1: Qsys_system_mm_interconnect_0_router_default_decode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127116 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_mm_interconnect_0_router " "Found entity 2: Qsys_system_mm_interconnect_0_router" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_timer " "Found entity 1: Qsys_system_timer" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_timer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_sysid " "Found entity 1: Qsys_system_sysid" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_sysid.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127439 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127440 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127443 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127444 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127448 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127449 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127452 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsys_system/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127454 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_onchip_ram " "Found entity 1: Qsys_system_onchip_ram" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2 " "Found entity 1: Qsys_system_nios2_gen2" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442127457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442127457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_ic_data_module " "Found entity 1: Qsys_system_nios2_gen2_cpu_ic_data_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_nios2_gen2_cpu_ic_tag_module " "Found entity 2: Qsys_system_nios2_gen2_cpu_ic_tag_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_system_nios2_gen2_cpu_bht_module " "Found entity 3: Qsys_system_nios2_gen2_cpu_bht_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_system_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: Qsys_system_nios2_gen2_cpu_register_bank_a_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_system_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: Qsys_system_nios2_gen2_cpu_register_bank_b_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "6 Qsys_system_nios2_gen2_cpu_dc_tag_module " "Found entity 6: Qsys_system_nios2_gen2_cpu_dc_tag_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "7 Qsys_system_nios2_gen2_cpu_dc_data_module " "Found entity 7: Qsys_system_nios2_gen2_cpu_dc_data_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "8 Qsys_system_nios2_gen2_cpu_dc_victim_module " "Found entity 8: Qsys_system_nios2_gen2_cpu_dc_victim_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "9 Qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: Qsys_system_nios2_gen2_cpu_nios2_oci_debug" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "10 Qsys_system_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: Qsys_system_nios2_gen2_cpu_nios2_oci_break" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "11 Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "12 Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "13 Qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: Qsys_system_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "14 Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "15 Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "16 Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "17 Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "18 Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "19 Qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: Qsys_system_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "20 Qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: Qsys_system_nios2_gen2_cpu_nios2_oci_pib" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "21 Qsys_system_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: Qsys_system_nios2_gen2_cpu_nios2_oci_im" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "22 Qsys_system_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: Qsys_system_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "23 Qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: Qsys_system_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "24 Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "25 Qsys_system_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: Qsys_system_nios2_gen2_cpu_nios2_ocimem" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "26 Qsys_system_nios2_gen2_cpu_nios2_oci " "Found entity 26: Qsys_system_nios2_gen2_cpu_nios2_oci" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""} { "Info" "ISGN_ENTITY_NAME" "27 Qsys_system_nios2_gen2_cpu " "Found entity 27: Qsys_system_nios2_gen2_cpu" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: Qsys_system_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: Qsys_system_nios2_gen2_cpu_debug_slave_tck" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: Qsys_system_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_mult_cell " "Found entity 1: Qsys_system_nios2_gen2_cpu_mult_cell" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_system/synthesis/submodules/qsys_system_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_nios2_gen2_cpu_test_bench " "Found entity 1: Qsys_system_nios2_gen2_cpu_test_bench" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_system/synthesis/submodules/qsys_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_system/synthesis/submodules/qsys_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qsys_system_jtag_uart_sim_scfifo_w " "Found entity 1: Qsys_system_jtag_uart_sim_scfifo_w" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128326 ""} { "Info" "ISGN_ENTITY_NAME" "2 Qsys_system_jtag_uart_scfifo_w " "Found entity 2: Qsys_system_jtag_uart_scfifo_w" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128326 ""} { "Info" "ISGN_ENTITY_NAME" "3 Qsys_system_jtag_uart_sim_scfifo_r " "Found entity 3: Qsys_system_jtag_uart_sim_scfifo_r" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128326 ""} { "Info" "ISGN_ENTITY_NAME" "4 Qsys_system_jtag_uart_scfifo_r " "Found entity 4: Qsys_system_jtag_uart_scfifo_r" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128326 ""} { "Info" "ISGN_ENTITY_NAME" "5 Qsys_system_jtag_uart " "Found entity 5: Qsys_system_jtag_uart" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128326 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SDCard_OnchipRam " "Elaborating entity \"SDCard_OnchipRam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509442128471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system Qsys_system:u0 " "Elaborating entity \"Qsys_system\" for hierarchy \"Qsys_system:u0\"" {  } { { "SDCard_OnchipRam.v" "u0" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/SDCard_OnchipRam.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart " "Elaborating entity \"Qsys_system_jtag_uart\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "jtag_uart" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart_scfifo_w Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w " "Elaborating entity \"Qsys_system_jtag_uart_scfifo_w\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "the_Qsys_system_jtag_uart_scfifo_w" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "wfifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442128732 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442128732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442128943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442128943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_w:the_Qsys_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_jtag_uart_scfifo_r Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_r:the_Qsys_system_jtag_uart_scfifo_r " "Elaborating entity \"Qsys_system_jtag_uart_scfifo_r\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|Qsys_system_jtag_uart_scfifo_r:the_Qsys_system_jtag_uart_scfifo_r\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "the_Qsys_system_jtag_uart_scfifo_r" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442128958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "Qsys_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129201 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442129201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129221 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129240 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:Qsys_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2 " "Elaborating entity \"Qsys_system_nios2_gen2\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "nios2_gen2" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu " "Elaborating entity \"Qsys_system_nios2_gen2_cpu\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" "cpu" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_test_bench Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_test_bench:the_Qsys_system_nios2_gen2_cpu_test_bench " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_test_bench\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_test_bench:the_Qsys_system_nios2_gen2_cpu_test_bench\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_test_bench" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 6130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_ic_data_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_ic_data_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_ic_data" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129843 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442129843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442129886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442129886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_data_module:Qsys_system_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_ic_tag_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_ic_tag" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442129966 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442129966 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442129966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dad1 " "Found entity 1: altsyncram_dad1" {  } { { "db/altsyncram_dad1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_dad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442130012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442130012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dad1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated " "Elaborating entity \"altsyncram_dad1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_ic_tag_module:Qsys_system_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_dad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_bht_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_bht_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_bht" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130081 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442130081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442130121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442130121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_bht_module:Qsys_system_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_register_bank_a_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 8335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130189 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442130189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442130229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442130229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_a_module:Qsys_system_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_register_bank_b_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_b_module:Qsys_system_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_register_bank_b_module:Qsys_system_nios2_gen2_cpu_register_bank_b\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 8353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_mult_cell Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_mult_cell\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_mult_cell" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 8938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130322 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442130322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442130360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442130360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130460 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442130460 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442130460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130467 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130498 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130579 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130599 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130670 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130700 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130830 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130845 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130864 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130887 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altera_mult_add_vkp2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442130939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_dc_tag_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_dc_tag" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 9360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 11 " "Parameter \"width_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131384 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442131384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lic1 " "Found entity 1: altsyncram_lic1" {  } { { "db/altsyncram_lic1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_lic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442131422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442131422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lic1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated " "Elaborating entity \"altsyncram_lic1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_tag_module:Qsys_system_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_dc_data_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_dc_data_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_dc_data" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131481 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442131481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442131523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442131523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_data_module:Qsys_system_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_dc_victim_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_dc_victim" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 9538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131587 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442131587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442131627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442131627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_dc_victim_module:Qsys_system_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 10317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_debug Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_Qsys_system_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442131760 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442131760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_break Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_break:the_Qsys_system_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_break:the_Qsys_system_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_itrace Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_dtrace\|Qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:Qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_fifo Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442131980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo\|Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_pib Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_system_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_Qsys_system_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_oci_im Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_im:the_Qsys_system_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_oci_im:the_Qsys_system_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_avalon_reg Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_system_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_Qsys_system_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_nios2_ocimem Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "Qsys_system_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132293 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442132293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442132333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442132333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_nios2_ocimem:the_Qsys_system_nios2_gen2_cpu_nios2_ocimem\|Qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:Qsys_system_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_debug_slave_wrapper Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_debug_slave_tck Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_tck:the_Qsys_system_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_tck:the_Qsys_system_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_system_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_nios2_gen2_cpu_debug_slave_sysclk Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_system_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"Qsys_system_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|Qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_Qsys_system_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "the_Qsys_system_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "Qsys_system_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132445 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442132445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132446 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci\|Qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_Qsys_system_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:Qsys_system_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_onchip_ram Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram " "Elaborating entity \"Qsys_system_onchip_ram\" for hierarchy \"Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "onchip_ram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "the_altsyncram" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Qsys_system_onchip_ram.hex " "Parameter \"init_file\" = \"Qsys_system_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 65536 " "Parameter \"maximum_depth\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442132643 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442132643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45d1 " "Found entity 1: altsyncram_45d1" {  } { { "db/altsyncram_45d1.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_45d1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442132710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442132710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45d1 Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_45d1:auto_generated " "Elaborating entity \"altsyncram_45d1\" for hierarchy \"Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_45d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442132710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442134052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442134052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_45d1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_45d1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_45d1.tdf" "decode3" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_45d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442134110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442134110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_45d1:auto_generated\|mux_oob:mux2 " "Elaborating entity \"mux_oob\" for hierarchy \"Qsys_system:u0\|Qsys_system_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_45d1:auto_generated\|mux_oob:mux2\"" {  } { { "db/altsyncram_45d1.tdf" "mux2" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_45d1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "sd_card" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442134709 ""}  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442134709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/altsyncram_pr92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442134745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442134745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"Qsys_system:u0\|Altera_UP_SD_Card_Avalon_Interface:sd_card\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134745 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/initial_data.mif -- setting all initial values to 0" {  } { { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1509442134748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_sysid Qsys_system:u0\|Qsys_system_sysid:sysid " "Elaborating entity \"Qsys_system_sysid\" for hierarchy \"Qsys_system:u0\|Qsys_system_sysid:sysid\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "sysid" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_timer Qsys_system:u0\|Qsys_system_timer:timer " "Elaborating entity \"Qsys_system_timer\" for hierarchy \"Qsys_system:u0\|Qsys_system_timer:timer\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "timer" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Qsys_system_mm_interconnect_0\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "mm_interconnect_0" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442134993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_card_avalon_sdcard_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "sd_card_avalon_sdcard_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router " "Elaborating entity \"Qsys_system_mm_interconnect_0_router\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router\|Qsys_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router:router\|Qsys_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_001 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_001\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_001_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001\|Qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_001:router_001\|Qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_002 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_002\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_002_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002\|Qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_002:router_002\|Qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_005 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_005\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_router_005_default_decode Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005\|Qsys_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"Qsys_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_router_005:router_005\|Qsys_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_demux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_demux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_demux_001 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_mux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_mux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_cmd_mux_003 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"Qsys_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_demux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_demux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_demux_003 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_mux Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_mux\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_rsp_mux_001 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Qsys_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_avalon_st_adapter Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Qsys_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0.v" 2551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Qsys_system:u0\|Qsys_system_mm_interconnect_0:mm_interconnect_0\|Qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsys_system_irq_mapper Qsys_system:u0\|Qsys_system_irq_mapper:irq_mapper " "Elaborating entity \"Qsys_system_irq_mapper\" for hierarchy \"Qsys_system:u0\|Qsys_system_irq_mapper:irq_mapper\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "irq_mapper" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Qsys_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Qsys_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "Qsys_system/synthesis/Qsys_system.v" "rst_controller" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/Qsys_system.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Qsys_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442135734 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1509442136859 "|SDCard_OnchipRam|Qsys_system:u0|Qsys_system_nios2_gen2:nios2_gen2|Qsys_system_nios2_gen2_cpu:cpu|Qsys_system_nios2_gen2_cpu_nios2_oci:the_Qsys_system_nios2_gen2_cpu_nios2_oci|Qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_Qsys_system_nios2_gen2_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509442137246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.31.17:29:00 Progress: Loading sld37622ae8/alt_sld_fab_wrapper_hw.tcl " "2017.10.31.17:29:00 Progress: Loading sld37622ae8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442140678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442142758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442142974 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442143888 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442143939 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442143991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442144067 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442144075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442144085 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509442144768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld37622ae8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld37622ae8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld37622ae8/alt_sld_fab.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/ip/sld37622ae8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442144910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442144910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442144956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442144956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442144958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442144958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442144983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442144983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442145025 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442145025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442145025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/ip/sld37622ae8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442145052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442145052 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509442151074 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509442151074 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1509442151074 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1509442151074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442151135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151135 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442151135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442151175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442151175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442151210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"Qsys_system:u0\|Qsys_system_nios2_gen2:nios2_gen2\|Qsys_system_nios2_gen2_cpu:cpu\|Qsys_system_nios2_gen2_cpu_mult_cell:the_Qsys_system_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509442151210 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2040 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509442151210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509442151246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442151246 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509442151938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7793 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 2777 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 4197 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 6054 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.v" 7802 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_timer.v" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Qsys_system_timer.v" 166 -1 0 } } { "Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509442152190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509442152190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442154682 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509442158394 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/output_files/SDCard_OnchipRam.map.smsg " "Generated suppressed messages file C:/Users/M10512001/Documents/GitHub/DE2-115/SDCard_OnchipRam/output_files/SDCard_OnchipRam.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442158843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509442161189 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509442161189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6331 " "Implemented 6331 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509442161704 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509442161704 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509442161704 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5820 " "Implemented 5820 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509442161704 ""} { "Info" "ICUT_CUT_TM_RAMS" "494 " "Implemented 494 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509442161704 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1509442161704 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509442161704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509442161800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 31 17:29:21 2017 " "Processing ended: Tue Oct 31 17:29:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509442161800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509442161800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509442161800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509442161800 ""}
