-sv
-timescale 1ns/100ps

+define+DEBUG=1



./../00_src/primitive_cell/00_prim_adder/prim_adder_128bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_12bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_16bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_24bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_2bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_32bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_48bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_4bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_64bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_adder_8bit.sv
./../00_src/primitive_cell/00_prim_adder/prim_full_adder.sv
./../00_src/primitive_cell/00_prim_adder/prim_half_adder.sv
./../00_src/primitive_cell/00_prim_adder/prim_carry_lookahead_adder/prim_carry_lookahead_adder.sv
./../00_src/primitive_cell/00_prim_adder/prim_ripple_adder/prim_ripple_adder.sv
./../00_src/primitive_cell/01_prim_mux/prim_mux_16x1.sv
./../00_src/primitive_cell/01_prim_mux/prim_mux_2x1.sv
./../00_src/primitive_cell/01_prim_mux/prim_mux_32x1.sv
./../00_src/primitive_cell/01_prim_mux/prim_mux_4x1.sv
./../00_src/primitive_cell/01_prim_mux/prim_mux_8x1.sv
./../00_src/primitive_cell/02_prim_decoder/prim_decoder_2to4.sv
./../00_src/primitive_cell/02_prim_decoder/prim_decoder_3to8.sv
./../00_src/primitive_cell/02_prim_decoder/prim_decoder_4to16.sv
./../00_src/primitive_cell/02_prim_decoder/prim_decoder_5to32.sv
./../00_src/primitive_cell/02_prim_decoder/prim_decoder_6to64.sv
./../00_src/primitive_cell/02_prim_decoder/prim_decoder_7to128.sv
./../00_src/primitive_cell/03_prim_encoder/prim_encoder_128to7.sv
./../00_src/primitive_cell/03_prim_encoder/prim_encoder_16to4.sv
./../00_src/primitive_cell/03_prim_encoder/prim_encoder_32to5.sv
./../00_src/primitive_cell/03_prim_encoder/prim_encoder_64to6.sv
./../00_src/primitive_cell/03_prim_encoder/prim_encoder_8to3.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_eq.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_lt_16bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_lt_24bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_lt_32bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_lt_8bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_mag_16bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_mag_24bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_mag_32bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_mag_4bit.sv
./../00_src/primitive_cell/04_prim_comparator/prim_cmp_mag_8bit.sv
./../00_src/primitive_cell/05_prim_shifter/prim_arith_right_shifter_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/prim_logic_left_shifter_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/prim_logic_right_shifter_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/prim_shifter_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/prim_shifter_64bit.sv
./../00_src/primitive_cell/05_prim_shifter/reverse_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/reverse_64bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift16_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift16_64bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift1_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift1_64bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift2_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift2_64bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift32_64bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift4_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift4_64bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift8_32bit.sv
./../00_src/primitive_cell/05_prim_shifter/right_shift8_64bit.sv
./../00_src/primitive_cell/06_prim_register/prim_d_flipflop.sv
./../00_src/primitive_cell/06_prim_register/prim_left_shift_register.sv
./../00_src/primitive_cell/06_prim_register/prim_register.sv
./../00_src/primitive_cell/06_prim_register/prim_register_clr.sv
./../00_src/primitive_cell/07_prim_counter/prim_counter.sv
./../00_src/primitive_cell/07_prim_counter/prim_down_counter.sv
./../00_src/primitive_cell/07_prim_counter/prim_up_counter.sv

# SOURCE CODE FILES
./../00_src/core/data_pkg.sv
./../00_src/core/imem_model.sv
./../00_src/core/dmem_model.sv
./../00_src/core/alu.sv
./../00_src/core/lsu.sv
./../00_src/core/regfile.sv
./../00_src/core/control_unit.sv
./../00_src/core/single_cycle.sv

# TESTBENCH FILES
./../01_bench/tlib.svh
./../01_bench/driver.sv
./../01_bench/scoreboard.sv
./../01_bench/tbench.sv
