<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Duncan/git/ForthCPU/dataSourcesController/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/constants.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v'
INFO - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(10,10-10,52) (VERI-1328) analyzing included file 'C:/Users/Duncan/git/ForthCPU/constants.v'
INFO - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(10,10-10,52) (VERI-2320) back to file 'C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(52,3-52,23) (VERI-1158) use of undefined macro 'ALU_A_SOURCEX_REG_A'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(52,23-52,24) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(55,3-55,20) (VERI-1158) use of undefined macro 'ALU_A_SOURCEX_RA'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(55,22-55,27) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(55,22-55,27) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(59,3-59,20) (VERI-1158) use of undefined macro 'ALU_A_SOURCEX_RB'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(63,3-63,20) (VERI-1158) use of undefined macro 'ALU_A_SOURCEX_SP'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(63,22-63,27) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(63,22-63,27) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(67,3-67,20) (VERI-1158) use of undefined macro 'ALU_A_SOURCEX_FP'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(71,3-71,20) (VERI-1158) use of undefined macro 'ALU_A_SOURCEX_RS'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(71,22-71,27) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(71,22-71,27) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(83,3-83,23) (VERI-1158) use of undefined macro 'ALU_B_SOURCEX_REG_B'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(86,3-86,24) (VERI-1158) use of undefined macro 'ALU_B_SOURCEX_ARG_U4'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(86,26-86,31) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(86,26-86,31) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(89,3-89,24) (VERI-1158) use of undefined macro 'ALU_B_SOURCEX_ARG_U8'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(92,3-92,26) (VERI-1158) use of undefined macro 'ALU_B_SOURCEX_U8_REG_B'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(92,28-92,33) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(92,28-92,33) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(95,3-95,21) (VERI-1158) use of undefined macro 'ALU_B_SOURCEX_TWO'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(135,3-135,20) (VERI-1158) use of undefined macro 'REG_SOURCEX_REGB'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(135,20-135,21) (VERI-1137) syntax error near ':'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(138,3-138,19) (VERI-1158) use of undefined macro 'REG_SOURCEX_ALU'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(138,21-138,26) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(138,21-138,26) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(141,3-141,19) (VERI-1158) use of undefined macro 'REG_SOURCEX_DIN'
WARNING - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(144,3-144,23) (VERI-1158) use of undefined macro 'REG_SOURCEX_PC_ADDR'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(144,25-144,30) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(144,25-144,30) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(155,21-155,26) (VERI-1137) syntax error near 'begin'
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(155,21-155,26) (VERI-2344) Verilog 2000 keyword begin used in incorrect context
ERROR - C:/Users/Duncan/git/ForthCPU/dataSourcesController/source/data_sources.v(161,25-161,30) (VERI-1137) syntax error near 'begin'
Sorry, too many errors..
Done: design load finished with (19) errors, and (15) warnings

</PRE></BODY></HTML>