
==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 17:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.1) on 2023-05-04-06:32:48
   Version:                2.15.225
   Kernels:                krnl_vadd_rtl
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          a38c25b1-7404-5cc4-a621-c2dcaea5d050
   UUID (IINTF):           fb2b2c5a19ed63593fea95f51fbc8eb9
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   gen3x16_xdma_1
   Version:                202211.1
   Generated Version:      Vivado 2022.1.1 (SW Build: 3557992)
   Created:
               Tue Jul 12 12:59:20 2022   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.3
   Board Part:             xilinx.com:au280:part0:1.3
   Platform VBNV:          xilinx_u280_gen3x16_xdma_1_202211_1
   Static UUID:            fb2b2c5a-19ed-6359-3fea-95f51fbc8eb9
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 133 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  133.9 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         bank0
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x1000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x1400000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x400000000
   Address Size: 0x20000
   Bank Used:    Yes

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x400400000
   Address Size: 0x20000
   Bank Used:    Yes

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x401000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x401400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x402000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x402400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         HOST[0]
   Index:        40
   Type:         MEM_DRAM
   Base Address: 0x2000000000
   Address Size: 0x400000000
   Bank Used:    No
==============================================================================
Kernel: krnl_vadd_rtl

Definition
----------
   Signature: krnl_vadd_rtl (void* address_read_a_0, void* address_read_a_1, void* address_read_b_0, void* address_read_b_1, void* address_read_b_2, void* address_read_b_3, void* address_read_b_4, void* address_read_b_5, void* address_read_b_6, void* address_read_b_7, void* address_read_b_8, void* address_read_b_9, void* address_read_b_10, void* address_read_b_11, void* address_read_b_12, void* address_read_b_13, void* address_read_b_14, void* address_read_b_15, void* address_read_b_16, void* address_read_b_17, void* address_read_b_18, void* address_read_b_19, void* address_read_b_20, void* address_read_b_21, void* address_read_b_22, void* address_read_b_23, void* address_read_b_24, void* address_read_b_25, void* address_read_b_26, void* address_read_b_27, void* address_read_b_28, void* address_read_b_29, void* address_read_b_30, void* address_read_b_31, void* address_write_a_0, void* address_write_a_1, ap_uint<64> offset, ap_uint<32> control)

Ports
-----
   Port:          m_axi_gmem_0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_13
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_14
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_15
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_16
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_17
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_18
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_19
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_20
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_21
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_22
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_23
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_24
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_25
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_26
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_27
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_28
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_29
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_30
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_31
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_32
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_33
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          m_axi_gmem_9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_vadd_rtl_1
   Base Address: 0x800000

   Argument:          address_read_a_0
   Register Offset:   0x10
   Port:              m_axi_gmem_0
   Memory:            PLRAM[0] (MEM_DRAM)

   Argument:          address_read_a_1
   Register Offset:   0x1c
   Port:              m_axi_gmem_1
   Memory:            PLRAM[1] (MEM_DRAM)

   Argument:          address_read_b_0
   Register Offset:   0x28
   Port:              m_axi_gmem_2
   Memory:            HBM[0] (MEM_HBM)

   Argument:          address_read_b_1
   Register Offset:   0x34
   Port:              m_axi_gmem_3
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          address_read_b_2
   Register Offset:   0x40
   Port:              m_axi_gmem_4
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          address_read_b_3
   Register Offset:   0x4c
   Port:              m_axi_gmem_5
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          address_read_b_4
   Register Offset:   0x58
   Port:              m_axi_gmem_6
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          address_read_b_5
   Register Offset:   0x64
   Port:              m_axi_gmem_7
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          address_read_b_6
   Register Offset:   0x70
   Port:              m_axi_gmem_8
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          address_read_b_7
   Register Offset:   0x7c
   Port:              m_axi_gmem_9
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          address_read_b_8
   Register Offset:   0x88
   Port:              m_axi_gmem_10
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          address_read_b_9
   Register Offset:   0x94
   Port:              m_axi_gmem_11
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          address_read_b_10
   Register Offset:   0xa0
   Port:              m_axi_gmem_12
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          address_read_b_11
   Register Offset:   0xac
   Port:              m_axi_gmem_13
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          address_read_b_12
   Register Offset:   0xb8
   Port:              m_axi_gmem_14
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          address_read_b_13
   Register Offset:   0xc4
   Port:              m_axi_gmem_15
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          address_read_b_14
   Register Offset:   0xd0
   Port:              m_axi_gmem_16
   Memory:            HBM[14] (MEM_DRAM)

   Argument:          address_read_b_15
   Register Offset:   0xdc
   Port:              m_axi_gmem_17
   Memory:            HBM[15] (MEM_DRAM)

   Argument:          address_read_b_16
   Register Offset:   0xe8
   Port:              m_axi_gmem_18
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          address_read_b_17
   Register Offset:   0xf4
   Port:              m_axi_gmem_19
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          address_read_b_18
   Register Offset:   0x100
   Port:              m_axi_gmem_20
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          address_read_b_19
   Register Offset:   0x10c
   Port:              m_axi_gmem_21
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          address_read_b_20
   Register Offset:   0x118
   Port:              m_axi_gmem_22
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          address_read_b_21
   Register Offset:   0x124
   Port:              m_axi_gmem_23
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          address_read_b_22
   Register Offset:   0x130
   Port:              m_axi_gmem_24
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          address_read_b_23
   Register Offset:   0x13c
   Port:              m_axi_gmem_25
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          address_read_b_24
   Register Offset:   0x148
   Port:              m_axi_gmem_26
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          address_read_b_25
   Register Offset:   0x154
   Port:              m_axi_gmem_27
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          address_read_b_26
   Register Offset:   0x160
   Port:              m_axi_gmem_28
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          address_read_b_27
   Register Offset:   0x16c
   Port:              m_axi_gmem_29
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          address_read_b_28
   Register Offset:   0x178
   Port:              m_axi_gmem_30
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          address_read_b_29
   Register Offset:   0x184
   Port:              m_axi_gmem_31
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          address_read_b_30
   Register Offset:   0x190
   Port:              m_axi_gmem_32
   Memory:            HBM[30] (MEM_DRAM)

   Argument:          address_read_b_31
   Register Offset:   0x19c
   Port:              m_axi_gmem_33
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          address_write_a_0
   Register Offset:   0x1a8
   Port:              m_axi_gmem_0
   Memory:            PLRAM[0] (MEM_DRAM)

   Argument:          address_write_a_1
   Register Offset:   0x1b4
   Port:              m_axi_gmem_1
   Memory:            PLRAM[1] (MEM_DRAM)

   Argument:          offset
   Register Offset:   0x1c0
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          control
   Register Offset:   0x1cc
   Port:              s_axi_control
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.1 - 2023-05-04-06:32:48 (SW BUILD: 3860322)
   Command Line:  v++ --config ./krnl_vaddmul.cfg --connectivity.nk krnl_vadd_rtl:1 --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_0:PLRAM[0] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_1:PLRAM[1] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_2:HBM[0] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_3:HBM[1] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_4:HBM[2] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_5:HBM[3] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_6:HBM[4] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_7:HBM[5] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_8:HBM[6] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_9:HBM[7] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_10:HBM[8] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_11:HBM[9] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_12:HBM[10] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_13:HBM[11] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_14:HBM[12] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_15:HBM[13] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_16:HBM[14] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_17:HBM[15] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_18:HBM[16] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_19:HBM[17] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_20:HBM[18] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_21:HBM[19] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_22:HBM[20] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_23:HBM[21] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_24:HBM[22] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_25:HBM[23] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_26:HBM[24] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_27:HBM[25] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_28:HBM[26] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_29:HBM[27] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_30:HBM[28] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_31:HBM[29] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_32:HBM[30] --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_33:HBM[31] --input_files _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xo --link --optimize 0 --output ./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin --platform xilinx_u280_gen3x16_xdma_1_202211_1 --report_level 0 --save-temps --target hw --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 
   Options:       --config ./krnl_vaddmul.cfg
                  --connectivity.nk krnl_vadd_rtl:1
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_0:PLRAM[0]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_1:PLRAM[1]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_2:HBM[0]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_3:HBM[1]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_4:HBM[2]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_5:HBM[3]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_6:HBM[4]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_7:HBM[5]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_8:HBM[6]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_9:HBM[7]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_10:HBM[8]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_11:HBM[9]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_12:HBM[10]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_13:HBM[11]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_14:HBM[12]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_15:HBM[13]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_16:HBM[14]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_17:HBM[15]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_18:HBM[16]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_19:HBM[17]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_20:HBM[18]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_21:HBM[19]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_22:HBM[20]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_23:HBM[21]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_24:HBM[22]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_25:HBM[23]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_26:HBM[24]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_27:HBM[25]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_28:HBM[26]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_29:HBM[27]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_30:HBM[28]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_31:HBM[29]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_32:HBM[30]
                  --connectivity.sp krnl_vadd_rtl_1.m_axi_gmem_33:HBM[31]
                  --input_files _x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.xo
                  --link
                  --optimize 0
                  --output ./build_dir.hw.xilinx_u280_gen3x16_xdma_1_202211_1/vadd.link.xclbin
                  --platform xilinx_u280_gen3x16_xdma_1_202211_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
