INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.1/lab2.1.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.1/lab2.1.srcs/sources_1/new/register_file.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.1/lab2.1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/18213/Sources/Vivado_Projects/Principle_Of_Computer_Composition/lab2/lab2.1/lab2.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
