Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 18 18:41:18 2023
| Host         : DESKTOP-MATTHIJS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                       Violations  
------  --------  --------------------------------  ----------  
HPDR-1  Warning   Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.669        0.000                      0                  908        0.119        0.000                      0                  908        3.000        0.000                       0                  1223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
i_clck               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50hz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50hz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clck                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_50hz       11.669        0.000                      0                  908        0.119        0.000                      0                  908        9.500        0.000                       0                  1219  
  clkfbout_clk_50hz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out1_clk_50hz                     
(none)             clkfbout_clk_50hz                     
(none)                                clk_out1_clk_50hz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clck
  To Clock:  i_clck

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clck
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50hz
  To Clock:  clk_out1_clk_50hz

Setup :            0  Failing Endpoints,  Worst Slack       11.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.669ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.502ns (30.226%)  route 5.776ns (69.774%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 18.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X79Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.435 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.435    I2C_CONTROLLER_n_37
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.569    18.548    w_CLOCK_OUT1
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[29]/C
                         clock pessimism              0.577    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X79Y123        FDRE (Setup_fdre_C_D)        0.062    19.103    r_PIXEL_COUNTER_reg[29]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 11.669    

Slack (MET) :             11.690ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 2.481ns (30.049%)  route 5.776ns (69.951%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 18.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X79Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.414 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.414    I2C_CONTROLLER_n_35
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.569    18.548    w_CLOCK_OUT1
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[31]/C
                         clock pessimism              0.577    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X79Y123        FDRE (Setup_fdre_C_D)        0.062    19.103    r_PIXEL_COUNTER_reg[31]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 11.690    

Slack (MET) :             11.764ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 2.407ns (29.416%)  route 5.776ns (70.584%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 18.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X79Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.340 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.340    I2C_CONTROLLER_n_36
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.569    18.548    w_CLOCK_OUT1
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[30]/C
                         clock pessimism              0.577    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X79Y123        FDRE (Setup_fdre_C_D)        0.062    19.103    r_PIXEL_COUNTER_reg[30]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                 11.764    

Slack (MET) :             11.780ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.167ns  (logic 2.391ns (29.278%)  route 5.776ns (70.722%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 18.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.101 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.101    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1_n_0
    SLICE_X79Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.324 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.324    I2C_CONTROLLER_n_38
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.569    18.548    w_CLOCK_OUT1
    SLICE_X79Y123        FDRE                                         r  r_PIXEL_COUNTER_reg[28]/C
                         clock pessimism              0.577    19.125    
                         clock uncertainty           -0.084    19.041    
    SLICE_X79Y123        FDRE (Setup_fdre_C_D)        0.062    19.103    r_PIXEL_COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                 11.780    

Slack (MET) :             11.784ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 2.388ns (29.252%)  route 5.776ns (70.748%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.321 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.321    I2C_CONTROLLER_n_33
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.570    18.549    w_CLOCK_OUT1
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[25]/C
                         clock pessimism              0.577    19.126    
                         clock uncertainty           -0.084    19.042    
    SLICE_X79Y122        FDRE (Setup_fdre_C_D)        0.062    19.104    r_PIXEL_COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 11.784    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 2.367ns (29.069%)  route 5.776ns (70.931%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.300 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.300    I2C_CONTROLLER_n_31
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.570    18.549    w_CLOCK_OUT1
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[27]/C
                         clock pessimism              0.577    19.126    
                         clock uncertainty           -0.084    19.042    
    SLICE_X79Y122        FDRE (Setup_fdre_C_D)        0.062    19.104    r_PIXEL_COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.879ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 2.293ns (28.419%)  route 5.776ns (71.581%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.226 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.226    I2C_CONTROLLER_n_32
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.570    18.549    w_CLOCK_OUT1
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[26]/C
                         clock pessimism              0.577    19.126    
                         clock uncertainty           -0.084    19.042    
    SLICE_X79Y122        FDRE (Setup_fdre_C_D)        0.062    19.104    r_PIXEL_COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                 11.879    

Slack (MET) :             11.895ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 2.277ns (28.276%)  route 5.776ns (71.724%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 18.549 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.987 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.987    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1_n_0
    SLICE_X79Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.210 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.210    I2C_CONTROLLER_n_34
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.570    18.549    w_CLOCK_OUT1
    SLICE_X79Y122        FDRE                                         r  r_PIXEL_COUNTER_reg[24]/C
                         clock pessimism              0.577    19.126    
                         clock uncertainty           -0.084    19.042    
    SLICE_X79Y122        FDRE (Setup_fdre_C_D)        0.062    19.104    r_PIXEL_COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         19.104    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                 11.895    

Slack (MET) :             11.900ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 2.274ns (28.250%)  route 5.776ns (71.750%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.207 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.207    I2C_CONTROLLER_n_29
    SLICE_X79Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.572    18.551    w_CLOCK_OUT1
    SLICE_X79Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[21]/C
                         clock pessimism              0.577    19.128    
                         clock uncertainty           -0.084    19.044    
    SLICE_X79Y121        FDRE (Setup_fdre_C_D)        0.062    19.106    r_PIXEL_COUNTER_reg[21]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 11.900    

Slack (MET) :             11.921ns  (required time - arrival time)
  Source:                 r_PIXEL_COUNTER_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_PIXEL_COUNTER_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_50hz rise@20.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 2.253ns (28.062%)  route 5.776ns (71.938%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.697    -0.843    w_CLOCK_OUT1
    SLICE_X79Y116        FDRE                                         r  r_PIXEL_COUNTER_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.387 f  r_PIXEL_COUNTER_reg[2]/Q
                         net (fo=153, routed)         2.377     1.990    r_PIXEL_COUNTER_reg[2]
    SLICE_X69Y121        LUT2 (Prop_lut2_I0_O)        0.124     2.114 r  r_PIXEL_COUNTER[0]_i_14/O
                         net (fo=5, routed)           1.500     3.614    r_PIXEL_COUNTER[0]_i_14_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I0_O)        0.124     3.738 f  r_PIXEL_COUNTER[0]_i_9/O
                         net (fo=2, routed)           0.467     4.205    r_PIXEL_COUNTER[0]_i_9_n_0
    SLICE_X80Y124        LUT4 (Prop_lut4_I0_O)        0.124     4.329 f  r_PIXEL_COUNTER[0]_i_3/O
                         net (fo=35, routed)          1.432     5.761    I2C_CONTROLLER/r_ENA_reg_0
    SLICE_X79Y116        LUT4 (Prop_lut4_I2_O)        0.124     5.885 r  I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8/O
                         net (fo=1, routed)           0.000     5.885    I2C_CONTROLLER/r_PIXEL_COUNTER[0]_i_8_n_0
    SLICE_X79Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.417 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.417    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[0]_i_2_n_0
    SLICE_X79Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.531 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.531    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[4]_i_1_n_0
    SLICE_X79Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.645 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.645    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[8]_i_1_n_0
    SLICE_X79Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.759 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.759    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[12]_i_1_n_0
    SLICE_X79Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.873 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.873    I2C_CONTROLLER/r_PIXEL_COUNTER_reg[16]_i_1_n_0
    SLICE_X79Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.186 r  I2C_CONTROLLER/r_PIXEL_COUNTER_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.186    I2C_CONTROLLER_n_27
    SLICE_X79Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  i_clck (IN)
                         net (fo=0)                   0.000    20.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.572    18.551    w_CLOCK_OUT1
    SLICE_X79Y121        FDRE                                         r  r_PIXEL_COUNTER_reg[23]/C
                         clock pessimism              0.577    19.128    
                         clock uncertainty           -0.084    19.044    
    SLICE_X79Y121        FDRE (Setup_fdre_C_D)        0.062    19.106    r_PIXEL_COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         19.106    
                         arrival time                          -7.186    
  -------------------------------------------------------------------
                         slack                                 11.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[16][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[89][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.589    -0.575    w_CLOCK_OUT1
    SLICE_X75Y110        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[16][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  r_ARRAY_DISPLAY_BUFFER_reg[16][25]/Q
                         net (fo=1, routed)           0.056    -0.378    r_ARRAY_DISPLAY_BUFFER_reg[16][25]
    SLICE_X75Y110        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[89][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.862    -0.811    w_CLOCK_OUT1
    SLICE_X75Y110        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[89][7]/C
                         clock pessimism              0.236    -0.575    
    SLICE_X75Y110        FDRE (Hold_fdre_C_D)         0.078    -0.497    r_FORMATTED_DISPLAY_BUFFER_reg[89][7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[28][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[15][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.555    -0.609    w_CLOCK_OUT1
    SLICE_X65Y118        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[28][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  r_ARRAY_DISPLAY_BUFFER_reg[28][15]/Q
                         net (fo=1, routed)           0.056    -0.412    r_ARRAY_DISPLAY_BUFFER_reg_n_0_[28][15]
    SLICE_X65Y118        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.825    -0.848    w_CLOCK_OUT1
    SLICE_X65Y118        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[15][3]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X65Y118        FDRE (Hold_fdre_C_D)         0.076    -0.533    r_FORMATTED_DISPLAY_BUFFER_reg[15][3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[17][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[119][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.554    -0.610    w_CLOCK_OUT1
    SLICE_X71Y119        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[17][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  r_ARRAY_DISPLAY_BUFFER_reg[17][55]/Q
                         net (fo=1, routed)           0.056    -0.413    r_ARRAY_DISPLAY_BUFFER_reg[17][55]
    SLICE_X71Y119        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[119][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.824    -0.849    w_CLOCK_OUT1
    SLICE_X71Y119        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[119][6]/C
                         clock pessimism              0.239    -0.610    
    SLICE_X71Y119        FDRE (Hold_fdre_C_D)         0.076    -0.534    r_FORMATTED_DISPLAY_BUFFER_reg[119][6]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[12][55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[183][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.591    -0.573    w_CLOCK_OUT1
    SLICE_X81Y116        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[12][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  r_ARRAY_DISPLAY_BUFFER_reg[12][55]/Q
                         net (fo=1, routed)           0.056    -0.376    r_ARRAY_DISPLAY_BUFFER_reg[12][55]
    SLICE_X81Y116        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[183][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.860    -0.812    w_CLOCK_OUT1
    SLICE_X81Y116        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[183][3]/C
                         clock pessimism              0.239    -0.573    
    SLICE_X81Y116        FDRE (Hold_fdre_C_D)         0.076    -0.497    r_FORMATTED_DISPLAY_BUFFER_reg[183][3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[16][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[79][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.589    -0.575    w_CLOCK_OUT1
    SLICE_X77Y111        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[16][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  r_ARRAY_DISPLAY_BUFFER_reg[16][15]/Q
                         net (fo=1, routed)           0.056    -0.378    r_ARRAY_DISPLAY_BUFFER_reg[16][15]
    SLICE_X77Y111        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[79][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.862    -0.811    w_CLOCK_OUT1
    SLICE_X77Y111        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[79][7]/C
                         clock pessimism              0.236    -0.575    
    SLICE_X77Y111        FDRE (Hold_fdre_C_D)         0.076    -0.499    r_FORMATTED_DISPLAY_BUFFER_reg[79][7]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[16][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[86][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.589    -0.575    w_CLOCK_OUT1
    SLICE_X75Y110        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[16][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  r_ARRAY_DISPLAY_BUFFER_reg[16][22]/Q
                         net (fo=1, routed)           0.056    -0.378    r_ARRAY_DISPLAY_BUFFER_reg[16][22]
    SLICE_X75Y110        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[86][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.862    -0.811    w_CLOCK_OUT1
    SLICE_X75Y110        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[86][7]/C
                         clock pessimism              0.236    -0.575    
    SLICE_X75Y110        FDRE (Hold_fdre_C_D)         0.076    -0.499    r_FORMATTED_DISPLAY_BUFFER_reg[86][7]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[22][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[79][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.556    -0.608    w_CLOCK_OUT1
    SLICE_X67Y117        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[22][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  r_ARRAY_DISPLAY_BUFFER_reg[22][15]/Q
                         net (fo=1, routed)           0.056    -0.411    r_ARRAY_DISPLAY_BUFFER_reg[22][15]
    SLICE_X67Y117        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[79][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.826    -0.847    w_CLOCK_OUT1
    SLICE_X67Y117        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[79][1]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X67Y117        FDRE (Hold_fdre_C_D)         0.076    -0.532    r_FORMATTED_DISPLAY_BUFFER_reg[79][1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[20][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[95][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.552    -0.612    w_CLOCK_OUT1
    SLICE_X67Y122        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[20][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  r_ARRAY_DISPLAY_BUFFER_reg[20][31]/Q
                         net (fo=1, routed)           0.056    -0.415    r_ARRAY_DISPLAY_BUFFER_reg[20][31]
    SLICE_X67Y122        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[95][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.821    -0.852    w_CLOCK_OUT1
    SLICE_X67Y122        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[95][3]/C
                         clock pessimism              0.240    -0.612    
    SLICE_X67Y122        FDRE (Hold_fdre_C_D)         0.076    -0.536    r_FORMATTED_DISPLAY_BUFFER_reg[95][3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[28][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.555    -0.609    w_CLOCK_OUT1
    SLICE_X65Y118        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[28][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  r_ARRAY_DISPLAY_BUFFER_reg[28][13]/Q
                         net (fo=1, routed)           0.056    -0.412    r_ARRAY_DISPLAY_BUFFER_reg_n_0_[28][13]
    SLICE_X65Y118        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.825    -0.848    w_CLOCK_OUT1
    SLICE_X65Y118        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[13][3]/C
                         clock pessimism              0.239    -0.609    
    SLICE_X65Y118        FDRE (Hold_fdre_C_D)         0.075    -0.534    r_FORMATTED_DISPLAY_BUFFER_reg[13][3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 r_ARRAY_DISPLAY_BUFFER_reg[16][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            r_FORMATTED_DISPLAY_BUFFER_reg[103][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50hz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50hz rise@0.000ns - clk_out1_clk_50hz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.584    -0.580    w_CLOCK_OUT1
    SLICE_X73Y116        FDRE                                         r  r_ARRAY_DISPLAY_BUFFER_reg[16][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  r_ARRAY_DISPLAY_BUFFER_reg[16][39]/Q
                         net (fo=1, routed)           0.056    -0.383    r_ARRAY_DISPLAY_BUFFER_reg[16][39]
    SLICE_X73Y116        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[103][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.854    -0.819    w_CLOCK_OUT1
    SLICE_X73Y116        FDRE                                         r  r_FORMATTED_DISPLAY_BUFFER_reg[103][7]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X73Y116        FDRE (Hold_fdre_C_D)         0.075    -0.505    r_FORMATTED_DISPLAY_BUFFER_reg[103][7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50hz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   CLOCK_50HZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y124    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X82Y127    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y127    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X73Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X77Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X77Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X78Y118    r_ARRAY_DISPLAY_BUFFER_reg[10][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X80Y119    r_ARRAY_DISPLAY_BUFFER_reg[10][26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y124    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y124    FSM_sequential_r_SM_DISPLAY_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y127    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y127    FSM_sequential_r_SM_DISPLAY_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y127    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y127    FSM_sequential_r_SM_DISPLAY_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y124    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y124    FSM_sequential_r_SM_DISPLAY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y127    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X82Y127    FSM_sequential_r_SM_DISPLAY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y127    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X80Y127    FSM_sequential_r_SM_DISPLAY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X73Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X77Y115    r_ARRAY_DISPLAY_BUFFER_reg[10][14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50hz
  To Clock:  clkfbout_clk_50hz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50hz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK_50HZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_50hz
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.942ns  (logic 4.502ns (56.690%)  route 3.440ns (43.310%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.694    -0.846    I2C_CONTROLLER/clk_out1
    SLICE_X84Y125        FDRE                                         r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.478    -0.368 r  I2C_CONTROLLER/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.885     0.516    I2C_CONTROLLER/FSM_onehot_state_reg_n_0_[1]
    SLICE_X85Y125        LUT4 (Prop_lut4_I3_O)        0.323     0.839 f  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           2.555     3.395    o_oled_sda_TRI
    F5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.701     7.096 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.096    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.147ns (59.537%)  route 2.818ns (40.463%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.707    -0.833    I2C_CONTROLLER/clk_out1
    SLICE_X86Y132        FDRE                                         r  I2C_CONTROLLER/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y132        FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  I2C_CONTROLLER/scl_clk_reg/Q
                         net (fo=1, routed)           0.818     0.441    I2C_CONTROLLER/scl_clk_reg_n_0
    SLICE_X86Y130        LUT2 (Prop_lut2_I1_O)        0.124     0.565 f  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.001     2.565    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatE_obuft_T_O)
                                                      3.567     6.132 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.132    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_CONTROLLER/scl_ena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.010ns (50.345%)  route 0.996ns (49.655%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.587    -0.577    I2C_CONTROLLER/clk_out1
    SLICE_X85Y125        FDRE                                         r  I2C_CONTROLLER/scl_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.436 f  I2C_CONTROLLER/scl_ena_reg/Q
                         net (fo=2, routed)           0.249    -0.187    I2C_CONTROLLER/scl_ena_reg_n_0
    SLICE_X86Y130        LUT2 (Prop_lut2_I0_O)        0.045    -0.142 r  I2C_CONTROLLER/o_oled_scl_IOBUF_inst_i_1/O
                         net (fo=1, routed)           0.747     0.605    o_oled_scl_IOBUF_inst/T
    D8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.429 r  o_oled_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.429    o_oled_scl
    D8                                                                r  o_oled_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_CONTROLLER/sda_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_oled_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.073ns (46.765%)  route 1.221ns (53.235%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.588    -0.576    I2C_CONTROLLER/clk_out1
    SLICE_X85Y123        FDRE                                         r  I2C_CONTROLLER/sda_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  I2C_CONTROLLER/sda_int_reg/Q
                         net (fo=3, routed)           0.236    -0.199    I2C_CONTROLLER/sda_int_reg_n_0
    SLICE_X85Y125        LUT4 (Prop_lut4_I0_O)        0.046    -0.153 r  I2C_CONTROLLER/o_oled_sda_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.985     0.832    o_oled_sda_TRI
    F5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.886     1.718 r  o_oled_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     1.718    o_oled_sda
    F5                                                                r  o_oled_sda (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50hz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  i_clck (IN)
                         net (fo=0)                   0.000     5.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50hz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clkfbout_clk_50hz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    CLOCK_50HZ/inst/clkfbout_buf_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50hz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.850ns  (logic 1.621ns (56.864%)  route 1.229ns (43.137%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.229     2.726    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X86Y131        LUT6 (Prop_lut6_I0_O)        0.124     2.850 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     2.850    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X86Y131        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        1.586    -1.435    I2C_CONTROLLER/clk_out1
    SLICE_X86Y131        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_oled_scl
                            (input port)
  Destination:            I2C_CONTROLLER/stretch_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_50hz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.309ns (38.730%)  route 0.489ns (61.270%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 f  o_oled_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    o_oled_scl_IOBUF_inst/IO
    D8                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  o_oled_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.489     0.754    I2C_CONTROLLER/o_oled_scl_IBUF
    SLICE_X86Y131        LUT6 (Prop_lut6_I0_O)        0.045     0.799 r  I2C_CONTROLLER/stretch_i_1/O
                         net (fo=1, routed)           0.000     0.799    I2C_CONTROLLER/stretch_i_1_n_0
    SLICE_X86Y131        FDRE                                         r  I2C_CONTROLLER/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50hz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    CLOCK_50HZ/inst/i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_50HZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLOCK_50HZ/inst/i_clck_clk_50hz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLOCK_50HZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLOCK_50HZ/inst/clk_out1_clk_50hz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLOCK_50HZ/inst/clkout1_buf/O
                         net (fo=1217, routed)        0.863    -0.809    I2C_CONTROLLER/clk_out1
    SLICE_X86Y131        FDRE                                         r  I2C_CONTROLLER/stretch_reg/C





