m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/manuel/fpga/bcd_up_down/simulation/questa
T_opt
Z2 !s110 1741993634
VYDb[?HRTgLhI[z15T@;141
04 14 4 work counter_div_tb fast 0
=1-000ae431a4f1-67d4b6a2-3241a-4d76
R0
!s12b OEM100
!s124 OEM10U5 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vclkdiv
2/home/manuel/fpga/bcd_up_down/clkdiv.v
Z4 !s110 1741993633
!i10b 1
!s100 gOzd^[aiz^AX8lMi6dj0e3
IzNBm]NkTD`BNXj9aRMJi^0
R1
w1741990498
8/home/manuel/fpga/bcd_up_down/clkdiv.v
F/home/manuel/fpga/bcd_up_down/clkdiv.v
!i122 2
L0 1 24
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
Z7 !s108 1741993633.000000
!s107 /home/manuel/fpga/bcd_up_down/clkdiv.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/clkdiv.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -vlog01compat -work work +incdir+/home/manuel/fpga/bcd_up_down -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vcounter_div
2/home/manuel/fpga/bcd_up_down/counter_div.v
R4
!i10b 1
!s100 6@Q?2kPobm^MBI3kX<4?T2
I4;__`XVzBhW:=;YnCJTHZ0
R1
w1740448611
8/home/manuel/fpga/bcd_up_down/counter_div.v
F/home/manuel/fpga/bcd_up_down/counter_div.v
!i122 1
L0 1 34
R5
R6
r1
!s85 0
31
R7
!s107 /home/manuel/fpga/bcd_up_down/counter_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/counter_div.v|
!i113 0
R8
R9
R3
vcounter_div_tb
2/home/manuel/fpga/bcd_up_down/counter_div_tb.v
R2
!i10b 1
!s100 bJ68dmC?IYF]4:Xd[L:4m2
I=ja2EdIDm6OzGaEgWWgzm3
R1
w1741917151
8/home/manuel/fpga/bcd_up_down/counter_div_tb.v
F/home/manuel/fpga/bcd_up_down/counter_div_tb.v
!i122 4
L0 2 74
R5
R6
r1
!s85 0
31
!s108 1741993634.000000
!s107 /home/manuel/fpga/bcd_up_down/counter_div_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/counter_div_tb.v|
!i113 0
R8
R9
R3
vcounter_updown
2/home/manuel/fpga/bcd_up_down/counter_ud.v
R2
!i10b 1
!s100 c>ODMnZ5jnk@G8c<UW=7X1
IJ_g>HY;8K<JSH1PeBojF20
R1
w1740445434
8/home/manuel/fpga/bcd_up_down/counter_ud.v
F/home/manuel/fpga/bcd_up_down/counter_ud.v
!i122 3
L0 1 22
R5
R6
r1
!s85 0
31
R7
!s107 /home/manuel/fpga/bcd_up_down/counter_ud.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/counter_ud.v|
!i113 0
R8
R9
R3
vdecoder_7seg
2/home/manuel/fpga/bcd_up_down/bcd.v
R4
!i10b 1
!s100 d1R9Y?jPPQYKZ[8@7Z:5S1
Iek;cl6^QB5a0KGcFMgY:_2
R1
w1741990640
8/home/manuel/fpga/bcd_up_down/bcd.v
F/home/manuel/fpga/bcd_up_down/bcd.v
!i122 0
L0 1 27
R5
R6
r1
!s85 0
31
R7
!s107 /home/manuel/fpga/bcd_up_down/bcd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/manuel/fpga/bcd_up_down|/home/manuel/fpga/bcd_up_down/bcd.v|
!i113 0
R8
R9
R3
