================================================================================ 
Commit: 742a299281bc021c2fe176d0e365c0f4baa8b835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 15:01:05 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen Folder and License File for ARL-H 4341_81 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: 1d837f0a0ea2ba381a7da9d7aec8d5af491547cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:56 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4341_81

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 13:27:23 2024 -0700
Original commit hash: cb51a3f8aa6bdebbbbb86fd9c295d2afbb1593b6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b2f63bfe2e54ef47363a2ae3b5416fdc672ca5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:54 2024 +0530 
-------------------------------------------------------------------------------- 
Modify Enable BR Win10 support for ARL-H and ARL-SBGA configure

[Feature Description]
Modify Enable BR support Win10 for ARL-H and ARL-SBGA configure

Package/Module:
BoardPkg
PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15016671835
Original commit date: Wed Aug 21 19:27:39 2024 +0800
Change-Id: I91814552d6a57b7d3888dd55d4851c93f9e11b25
Original commit hash: 680857ff0778e514e5d609c6af7ef73d868c8b1a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: 9b2f13bd59e19a5ac39d46dc8e52034238aea533 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:52 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.0"

This reverts commit 45ab6712adfbfd826253dc30363aa8559a27e7e2.

Thu Aug 22 01:08:27 2024 +0530
Original commit date: Thu Aug 22 01:08:27 2024 +0530
Original commit hash: f52e973d61565b93e72c0abed7c5afd6538cff77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de2db5b0de82e5931998c22890a51ce06b0f687b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:50 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL] ECC MCA on UDIMM 24Gb ECC 1Rx8 DIMM"

This reverts commit 0639fb594cfa6a4f7e03f77d85a2325837788492.

Thu Aug 22 01:08:24 2024 +0530
Original commit date: Thu Aug 22 01:08:24 2024 +0530
Original commit hash: d76cc82aaa82e1ab6748d5ec6fd41b0752c9c97f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 7d468ac2708526523888a56f0accddabe4de800c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:47 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.1"

This reverts commit 22b0277e04fead855fecc4a58601956050dc6eb5.

Thu Aug 22 01:08:21 2024 +0530
Original commit date: Thu Aug 22 01:08:21 2024 +0530
Original commit hash: a70a1edf256a62ea8acbdb5ac13af0fe075af07b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ebda0aad9942689a8d11f9956b34cdb154050fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:45 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] Low/Failed CmdVref"

This reverts commit 7e91d294133b634506d08ac9135acd7835623476.

Thu Aug 22 01:08:19 2024 +0530
Original commit date: Thu Aug 22 01:08:19 2024 +0530
Original commit hash: 6d6ddbae9af39d375fdf3151e74c2efd312297a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6631ed83331c8e849775434e9ab797087ece91fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:42 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL] MRC: Vendor Timing Change"

This reverts commit ee90673fd2ef9e5680707a74200eeac90527b0e2.

Thu Aug 22 01:08:16 2024 +0530
Original commit date: Thu Aug 22 01:08:16 2024 +0530
Original commit hash: cdc6e98b0095cb75ac291beea712d43a99dcb8e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: ab121dc9cb44479a23c9c1feb8067a12a4fbf481 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:39 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.2"

This reverts commit ae26c962036c60ba0a3fd0981b06ad3f67800195.

Thu Aug 22 01:08:13 2024 +0530
Original commit date: Thu Aug 22 01:08:13 2024 +0530
Original commit hash: d906d1f1634e8b79c30ea2ceabd6ced28950438a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99572b11861988b3a2f7d1b2246e55b427d20195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:36 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] DIMM CACTLE MR22 register update"

This reverts commit 70a8a144578f89550d7d1c8522869f1dca21892a.

Thu Aug 22 01:08:09 2024 +0530
Original commit date: Thu Aug 22 01:08:09 2024 +0530
Original commit hash: 513728408b1a44e03b275be0b7177938ea525810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6366ddc0fb4b7b48b13b9819e4834ded606a1ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:34 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.3"

This reverts commit badf4b8b06f3ec167b37ad236f3bb89763b42fee.

Thu Aug 22 01:08:06 2024 +0530
Original commit date: Thu Aug 22 01:08:06 2024 +0530
Original commit hash: d1242bd7688ddb2816f934afae78c08402bea973

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 35387bba71f4aff5300d0acea472d0eade8089f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:31 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.4"

This reverts commit 934a2765ce2e2cdf0d60911d718eab1e9d1c7a92.

Thu Aug 22 01:08:01 2024 +0530
Original commit date: Thu Aug 22 01:08:01 2024 +0530
Original commit hash: 3bfeb00d0cc14e335ecda39b41ab56f33dee2ebf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12c0637895136b6bcd3edd0f6718717cbfb813b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:29 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-H | LP5] Use CasLatencies for LPCAMM ID"

This reverts commit e69c121c144070fd2a96e44511f9358e09ab585f.

Thu Aug 22 01:07:58 2024 +0530
Original commit date: Thu Aug 22 01:07:58 2024 +0530
Original commit hash: 5dbd649653165da82a1c9ef79acd31cc360c7f3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: f4a4f7b9e7bc231cb74ad90ed13ce39d3ee5cf68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:27 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.5"

This reverts commit af84a708abc9c20f1ff0ca43ca9b17ed040ea075.

Thu Aug 22 01:07:55 2024 +0530
Original commit date: Thu Aug 22 01:07:55 2024 +0530
Original commit hash: 36e29134ccacee395a33ef1f4ffafe3e83b459a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 873fd254ebaaf911da7cdf6e0006b0b03a483fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:24 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL | LP5 DDR5] Adjust IBECC Ec Dis Menu"

This reverts commit 0cd8f186d1e24c6f7cd4bcd19d8cfe3282097aea.

Thu Aug 22 01:07:52 2024 +0530
Original commit date: Thu Aug 22 01:07:52 2024 +0530
Original commit hash: 7012e0d333512352d149aaa075952cae22cc688e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c1457c170ce05ded4778e22b54e734937d937b54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:22 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.6"

This reverts commit 3d8be2bd4b424cde042f3d4267f15669e56aaf3e.

Thu Aug 22 01:07:50 2024 +0530
Original commit date: Thu Aug 22 01:07:50 2024 +0530
Original commit hash: 4560b05d3f84369b19c0b2c21b627e26e10252d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e80047dcbfdcb5aedf315a3f2d4b57ebed27072e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:20 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL_H][LPCAMM] Unit shows low RecEnDelay with 2R vendor at 7467-G4"

This reverts commit 48e8d9a45a7974700d1ad613ef1f93ddd95f213b.

Thu Aug 22 01:07:49 2024 +0530
Original commit date: Thu Aug 22 01:07:49 2024 +0530
Original commit hash: 408b5b67f6024c7bea06535cd2c5d140f9195e46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: f47c254ea8b82924951eee474ac83da21fbc1c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:18 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.7"

This reverts commit cea1af69a40e8d0fc6f5a676de57b9b55f9f64ab.

Thu Aug 22 01:07:45 2024 +0530
Original commit date: Thu Aug 22 01:07:45 2024 +0530
Original commit hash: f3551669b5422565bb7e8b96617b2a5c0eb40a57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7fe95e3fee52be5963a75df80e21bb63e34865a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:16 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] Boot Time Optimizations"

This reverts commit bc4ed80475ed0ec9858ccd162c048a81061c26cd.

Thu Aug 22 01:07:40 2024 +0530
Original commit date: Thu Aug 22 01:07:40 2024 +0530
Original commit hash: 44adeda6a2257abd4fe2a4dfa3be9464877523a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 364ac419d9be6bfe4909dabad4551092afbd977a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:13 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.8"

This reverts commit d5828cdec51894e68b28df36938df95f222386b2.

Thu Aug 22 01:07:38 2024 +0530
Original commit date: Thu Aug 22 01:07:38 2024 +0530
Original commit hash: a493b99311c630d0d93e0f83d61920681bc0f035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d47d64116ca5a7c94d43d6429dc8cf73fa2ddb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:09 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.9"

This reverts commit a6b1a0c329918103c2a57dfe41afefd56ecc461e.

Thu Aug 22 01:07:32 2024 +0530
Original commit date: Thu Aug 22 01:07:32 2024 +0530
Original commit hash: 788d7717835cab804193776ce4459e37ab466f3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 845f510efc2d35f5d3458d47e10db79809edfe7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:07 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL | LP5] MRC Cap Lp5 Freq for 7500+ frequencies"

This reverts commit 079c4405bf32c2f7a123ddc48061323b86307355.

Thu Aug 22 01:07:30 2024 +0530
Original commit date: Thu Aug 22 01:07:30 2024 +0530
Original commit hash: 50e2828aa9a65bba4b7ed1847c15a06c3048df00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 251312ed887acfed50d6c76591929379673b2be4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:05 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.10"

This reverts commit 5b5fa8aa7d1f759342f471f4eb1a8ad4398a3970.

Thu Aug 22 01:07:27 2024 +0530
Original commit date: Thu Aug 22 01:07:27 2024 +0530
Original commit hash: 18609f743ff8c61f5996533d0f7e413877d089d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45e34080a5edf56ae29ec624332c31da5c73ccc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:03 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] MRC_SAFE_VCC_CLK_IOG Removal"

This reverts commit 2301aebd22118485707334c0685221248be4c3d6.

Thu Aug 22 01:07:24 2024 +0530
Original commit date: Thu Aug 22 01:07:24 2024 +0530
Original commit hash: f23749aede6689aff0524a5d56539737c8888f5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 95d440ff9149e5219df588be7f75d0528691799b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:51:01 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.11"

This reverts commit f881390c92b0fb8a9077f4938671c6f0d99a2c6c.

Thu Aug 22 01:07:22 2024 +0530
Original commit date: Thu Aug 22 01:07:22 2024 +0530
Original commit hash: c05ced27ff6c5e6cc4862907b53b85fb823e443d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55d988dc9d8e139934a4ad4474a814a7197bde44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:59 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable"

This reverts commit 3460b352c7b01fbda55ddc4f0a0d7c3e5db18f67.

Thu Aug 22 01:07:19 2024 +0530
Original commit date: Thu Aug 22 01:07:19 2024 +0530
Original commit hash: 5a8ed4966574d9ab662bc38988f600d851d6ff84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: de0e46d2c333c9973b2192936752f6034228976e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:57 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.12"

This reverts commit 23f60f4356b9201fe2fa2faeafc24064088c3632.

Thu Aug 22 01:07:11 2024 +0530
Original commit date: Thu Aug 22 01:07:11 2024 +0530
Original commit hash: 12c905450ef4756a0369d61b6c2165718c662025

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b32c24b7dc4a8cb2cd6ef8e0d11e9c8af0c108d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:54 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL H | LP5] LP5 SaGv G4 Order Change"

This reverts commit a187ccb39dcf2f05359ff6dcb1a7154b59cfc30f.

Thu Aug 22 01:07:07 2024 +0530
Original commit date: Thu Aug 22 01:07:07 2024 +0530
Original commit hash: 554e22ae2c63b2d73e595f60d6b6df0f91fdb609

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 13e6af5b0d88d5009cdf18ba9e5a9708167d35ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:51 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.13"

This reverts commit edb9b363c15e28af4d7597d8d267a27ee5f03fb2.

Thu Aug 22 01:07:04 2024 +0530
Original commit date: Thu Aug 22 01:07:04 2024 +0530
Original commit hash: 2a28b05707fbe49443b05ce5f04860212d32fdec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9584258f4d9f2a6af07c07c1b1dc82ea3ac7d23c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:49 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL][MTL][DDR5][LP5] "Refpi" training failing due to DLL lock loss..."

This reverts commit 44726d8d4d706554bad4008c8f7fa4eb8ca95239.

Thu Aug 22 01:07:01 2024 +0530
Original commit date: Thu Aug 22 01:07:01 2024 +0530
Original commit hash: 39d68a18110d6a677039d03a6752321b0e59a3bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 099f04df045d7bf079878d371b16eb1d883a9421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:47 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.14"

This reverts commit 0ca3431920fd8544d92dc25bca79599e1d44939f.

Thu Aug 22 01:06:58 2024 +0530
Original commit date: Thu Aug 22 01:06:58 2024 +0530
Original commit hash: a3264a7e75ef892ae41d6d461dd84abfd45e9afe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 44948121f3a593af783205a7bd985a77578e4524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:45 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-H ARL-H | DDR5] The system occurs 3.2 beeps while mixed DIMMs..."

This reverts commit 9a8f6f42f131260a3d11d2a462ff90a94ac9248c.

Thu Aug 22 01:06:55 2024 +0530
Original commit date: Thu Aug 22 01:06:55 2024 +0530
Original commit hash: abb0d4b18eabca3240321877d70d1cefb10084c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: f6c8d3a7e24dfc1725355dd18b9d726716f525ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:43 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.15"

This reverts commit efa21fbd9aac73247608240d9b2de38e9d5507e3.

Thu Aug 22 01:06:52 2024 +0530
Original commit date: Thu Aug 22 01:06:52 2024 +0530
Original commit hash: f921cce04f58e2616e180e4c24002fc8156d5948

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 537db9a76e2e77e500e7bef5369626eeebb46115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:41 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL] Implement Override for initial DDR5 TxVref value"

This reverts commit 9a6108fe1a0fe3942bbca42cacea6714e71bca29.

Thu Aug 22 01:06:49 2024 +0530
Original commit date: Thu Aug 22 01:06:49 2024 +0530
Original commit hash: e8189d8bf2750c7f0888b3eab6266a5de4d0035f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0853da960bc3993d1b42366a7447343b2cac2222 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:38 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.16"

This reverts commit bc05bbdc557d9bd6bf5471917438366b969b4dc9.

Thu Aug 22 01:06:46 2024 +0530
Original commit date: Thu Aug 22 01:06:46 2024 +0530
Original commit hash: 601f8e39fc46d12e657492002ad5b25bb7b8e7d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84c7d72f972b53bb652b89fb395d5645a483bf7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:36 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-H | LP5] Decrease VDDQ to lowest possible level in NMOS mode"

This reverts commit 9fbffe00909bde1d52ce74098c0eb91cbab7112a.

Thu Aug 22 01:06:42 2024 +0530
Original commit date: Thu Aug 22 01:06:42 2024 +0530
Original commit hash: 1e90d1598eb26b63de60880917c23da3ab9ad2c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 90524256636bb4a19364b32ac109cfaf640cdf0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:34 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.17"

This reverts commit cbb06a311cfb15077d234382f18aa86ededa5d9c.

Thu Aug 22 01:05:22 2024 +0530
Original commit date: Thu Aug 22 01:05:22 2024 +0530
Original commit hash: 0f744787b4b2d9f58f78e22249c842684dfd54eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1459fbab4853baeb340009e785d5030a24675338 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:32 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL | LP5] CMOS/NMOS Voltage Changes"

This reverts commit 35a13c55c847bab89ec7dad25030389a9a8c1f44.

Thu Aug 22 01:05:08 2024 +0530
Original commit date: Thu Aug 22 01:05:08 2024 +0530
Original commit hash: cfab43f5ea61d9d966c4f4cbb0a3ea27d68b9173

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 4e8d029dd3ff49b69b37a30c5fece3b6cdab89e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:30 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.18"

This reverts commit acb74f9ab747a01b4c75b40bfde192af15cf49fa.

Thu Aug 22 01:05:04 2024 +0530
Original commit date: Thu Aug 22 01:05:04 2024 +0530
Original commit hash: 280537220c170c65a497105afbe97df7e822a8b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f300597993e57c4403a4d80b8ef3f4dde535b5bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:28 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL | DDR5 LP5] LP5 FAIL PC:DF38 Write Timing Centering 2D..."

This reverts commit d2c18e3f8048569c545ebbb141837046a4beed04.

Thu Aug 22 01:04:53 2024 +0530
Original commit date: Thu Aug 22 01:04:53 2024 +0530
Original commit hash: a133bd542a44cb4e8ff0f077f29915f0ec16baab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: 4f1e9941edd0c17fa5799084082a22e35549cc1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:26 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.19"

This reverts commit 2e83684906bff5aa6e830286053bda3fa62dddc6.

Thu Aug 22 01:04:49 2024 +0530
Original commit date: Thu Aug 22 01:04:49 2024 +0530
Original commit hash: 2808f388b26f2c18709a883a0e5c1989061e360c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9243b9920e5cc8d9a22c24c3eb07e34c2ac08cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:24 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.10.0"

This reverts commit 11ae89515a68d6a8bb8ca05dddbd7534a05a6b2c.

Thu Aug 22 01:04:39 2024 +0530
Original commit date: Thu Aug 22 01:04:39 2024 +0530
Original commit hash: bbaf43d19dd3c70549e1d90b0442a5bc781f1756

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09d4824715a941a2bc877be780bd33c07eda762d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:20 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4341_80

Hsd-es-id: N/A"
Original commit date: Mon Aug 19 05:18:41 2024 -0700
Original commit hash: 351f2fa9ec14b35c6b984e7a2985d1d1f82b5766

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4a9a6fc8a65099418b9a79973512d03b943ce64c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:19 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL] Program Branch BIOS ID Override

[Feature Description]
MTL H Program Branch BIOS ID Override

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL H

Hsd-es-id: N/A
Original commit date: Mon Aug 19 17:41:46 2024 +0530
Change-Id: I8dcd4cdda8c3b771c1bdc257cbacc82c6dbf944e
Original commit hash: 4557927bb9fe03451b1b679197087a99cbe9d72b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 10d9384be92b3d97f8c5b1ad99e526524f1afa83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:17 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4341_00

Hsd-es-id: N/A"
Original commit date: Mon Aug 19 04:26:12 2024 -0700
Original commit hash: 3ffbf2aaea7b143548c92e1343e70a07990e7d9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ab55d64f7623bf6e9abd0444536bfe91b9020a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 14 17:56:59 2024 -0700
Change-Id: Id078a306d3047a46b58c975772dcca2be1fb3f29
Original commit hash: 11ae89515a68d6a8bb8ca05dddbd7534a05a6b2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca8a6ca32141ea91ce7518c9f8d2a53819062531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:11 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 14 17:55:33 2024 -0700
Change-Id: I45854f8a14368cadaf148af7741831acdf641feb
Original commit hash: 2e83684906bff5aa6e830286053bda3fa62dddc6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 390cd2cbdd09fbc295a83c6d7684b2833c77c8b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:09 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] LP5 FAIL PC:DF38 Write Timing Centering 2D...

[Feature Description]
1) MRC must set a non-zero "VccSa Interpolated delta" value in SSKPD
before "PLL Lock" at "Qclk = 2100MHz", with a resolution of
"10mV per-bit".
2) MRC must define "VccSa Interpolated delta"
in "SSKPD[27:24]" bit fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023185344
Original commit date: Fri Jul 26 16:45:33 2024 -0700
Change-Id: I911149d5c926bf6adc7315805851ec4f42df7819
Original commit hash: d2c18e3f8048569c545ebbb141837046a4beed04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: 8ba8f0c6968bc323c62ccfca617de0c7753241cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:07 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:45:31 2024 -0700
Change-Id: Ib326f820101707c4f5139f7728df94554cbd974e
Original commit hash: acb74f9ab747a01b4c75b40bfde192af15cf49fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2a5efbf8275033c310d791341978e7652b58ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] CMOS/NMOS Voltage Changes

[Feature Description]
Voltage for nmos/cmos frequency brackets have
been adjusted as a power saving measure. Vinse
WCK high and low were also violating the JEDEC
limit for 8400 G4 and have been remedied with the
CaVref/NMOS vddq changes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299135
Original commit date: Fri Jul 26 09:50:32 2024 -0700
Change-Id: I4de410ec445c82e823e276e431700f49c0111bcb
Original commit hash: 35a13c55c847bab89ec7dad25030389a9a8c1f44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 03e77c301eb48a5058e24cf6eb5395169a3b0b09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:03 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:20:19 2024 -0700
Change-Id: I1921cd7cadd5f919e7f129a91c352873cf0a6a1e
Original commit hash: cbb06a311cfb15077d234382f18aa86ededa5d9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a240d6597d516776b8e5fd3207281e4bc91237e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:50:01 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Decrease VDDQ to lowest possible level in NMOS mode

[Feature Description]
1. Set LP5 NMOS mode VDDQ to 400mV for ARL only.
2. Pull down initial LP5 NMOS Tx Vref by 5 ticks and initial
CAC Vref by 10 ticks for ARL only.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22020133185
Original commit date: Fri May 31 09:31:48 2024 -0700
Change-Id: I5cb93a967df979ca2a2b4c1d5a69f92856cb63d5
Original commit hash: 9fbffe00909bde1d52ce74098c0eb91cbab7112a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: d0e757b8656586411a803af1a5449fc336d00261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:13:48 2024 -0700
Change-Id: Ie51b9e3b4ace5f8baf88e2a334760c0422d5c4a2
Original commit hash: bc05bbdc557d9bd6bf5471917438366b969b4dc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e2651aa40fd628305bba4db363e4d15530cd0b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Implement Override for initial DDR5 TxVref value

[Feature Description]
Implement Override for initial DDR5 TxVref value. TxVrefOverride shall
be (0=AUTO) and values from 350 to 975, in increments of 5. This will
represent a percentage (35% to 97.5%), where each increment
represents a change of 0.5%. When TxVrefOverride is 0=AUTO or not
valid range, MRC shall use the default TxVref value already
implemented.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023090589
Original commit date: Thu Aug 8 12:12:31 2024 -0700
Change-Id: I4f5ccc0078fe9d47d4ed93b895b9f07e087d592d
Original commit hash: 9a6108fe1a0fe3942bbca42cacea6714e71bca29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 194998c235d60608b388de209f2c35a7d57fb893 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:12:00 2024 -0700
Change-Id: I3f372ce45a0a15e49f7fc7c084b3cc839392decc
Original commit hash: efa21fbd9aac73247608240d9b2de38e9d5507e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a7625bf8ac8c837817a9757f4323a9081db38e78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:52 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H ARL-H | DDR5] The system occurs 3.2 beeps while mixed DIMMs...

[Issue Description]
When a DDR5 Mixed DIMM x16 vendor configuration includes specific vendor
MRC fails during Write Leveling training.

[Resolution]
During DDR5 Write Leveling training MRC detects specific vendor in the
mixed DIMM x16 configuration and applies a common value from the
lower and upper bytes to all DIMMs as when this common value should be
only applied to the specific vendor detected and not to the others in
the mixed DIMMs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22020353137
Original commit date: Wed Aug 7 15:04:01 2024 -0700
Change-Id: I832a77c37322d944c97fef1226a39d78a80938f3
Original commit hash: 9a8f6f42f131260a3d11d2a462ff90a94ac9248c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: fb815be8038f71043577b569bd0e0a5dcc9bc558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:50 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:11:13 2024 -0700
Change-Id: I65ed601f3243d06e60f0b77efd1dd218377f84b1
Original commit hash: 0ca3431920fd8544d92dc25bca79599e1d44939f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4bb9031498ce7cc5c0a38e31761ccf510b7eebca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:47 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][DDR5][LP5] "Refpi" training failing due to DLL lock loss...

[Feature Description]
MRC must perform "IoReset" before a DLL Reset to avoid an unlocked DLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114459
Original commit date: Thu Aug 8 18:09:57 2024 -0700
Change-Id: I55b4babdd06856eb8194047495337c03daf5ad34
Original commit hash: 44726d8d4d706554bad4008c8f7fa4eb8ca95239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 308b6bd4f535eab246362a6be131f44481a92f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:45 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:10:08 2024 -0700
Change-Id: Ia4ca6791d0b1503a762d5f3554e2529476ee3d19
Original commit hash: edb9b363c15e28af4d7597d8d267a27ee5f03fb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9204d0a81665f40edfc4d91da1896c44d8288df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:43 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL H | LP5] LP5 SaGv G4 Order Change

[Feature Description]
MC design team has noted performance and power
efficiency improvements for LP5 when all SaGv
points are Gear 4 in ascending order.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020358794
Original commit date: Fri Aug 2 14:37:18 2024 -0700
Change-Id: I240124c4848b9d20d45e8b2eda2a22dfcd771e7d
Original commit hash: a187ccb39dcf2f05359ff6dcb1a7154b59cfc30f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 559167d2a217696bfd7dcf2bd9bbfd462c4768de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:08:51 2024 -0700
Change-Id: Ic84c6f2ce493b8b3e8575bc70b82be15e2f718e5
Original commit hash: 23f60f4356b9201fe2fa2faeafc24064088c3632

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5d7b34af5c98d8895fd3c21c5ccc54dac5ada79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:38 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable

[Feature Description]
Utilize MrcBoardDesignFreqCheck to set MaxFreq to align FreqMax with
POR frequency when SAGV is disabled
1. Update UdimmSDaisy, SoDimmSDaisy, SoDimmHxTee based on POR FreqMax
2. Set BoardStackUp to Freq Limited
2. Set BoardTopology accordingly (0 - Daisy for LGA, 1 - Tee for BGA)

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl, MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15016587333
Original commit date: Wed Aug 7 15:28:16 2024 +0800
Change-Id: I189f1982900123737251ea8aab94cab5c5bd3f0b
Original commit hash: 3460b352c7b01fbda55ddc4f0a0d7c3e5db18f67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 7f218c4fb4be2f2c1acdccea0dc6d81589f39cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:53:26 2024 -0700
Change-Id: I6984afeaedf6cacfdae5c2d69e750fadd1c0a919
Original commit hash: f881390c92b0fb8a9077f4938671c6f0d99a2c6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d868d2a91b9c07303147186078a1b8dd12dae21e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:34 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] MRC_SAFE_VCC_CLK_IOG Removal

[Feature Description]
Set MrcSafeMode[2] MRC_SAFE_VCC_CLK_IOG to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016583698
Original commit date: Wed Aug 7 10:51:56 2024 +0800
Change-Id: Ia08727a3b7ef957ac8ef03242f64d7644b627334
Original commit hash: 2301aebd22118485707334c0685221248be4c3d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9299d374704fa851552f2a7adcf9a023aac749a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:31 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:52:41 2024 -0700
Change-Id: I82b6c22450f0851c2e62e9fa441a77c94c5a9bc0
Original commit hash: 5b5fa8aa7d1f759342f471f4eb1a8ad4398a3970

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c0e9723158a67f11c03f2b26680a2c22127d0cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:29 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] MRC Cap Lp5 Freq for 7500+ frequencies

[Feature Description]
For T3 boards, when a LP5 has a frequency over 7500, then
cap the frequency to 7467 for WP2.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22020335882
Original commit date: Fri Aug 2 06:38:54 2024 -0700
Change-Id: I093dccfc20d6325d5096c46092e28bdec0430410
Original commit hash: 079c4405bf32c2f7a123ddc48061323b86307355

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 25aadc3b282271ed4f897d40518cb7ee2a7daf5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:51:44 2024 -0700
Change-Id: I93cc5cd51fcac2b2777a5675a749282a8ecf913e
Original commit hash: a6b1a0c329918103c2a57dfe41afefd56ecc461e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e50332cb304f1627ccef8d303aa17b507148f59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:50:33 2024 -0700
Change-Id: I6edc56b6d0609611fecb21fb84084d4539657550
Original commit hash: d5828cdec51894e68b28df36938df95f222386b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3217aeea16f730ab12b0044c25f0876311b6b23d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:20 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Boot Time Optimizations

[Feature Description]
Don't run VA traffic in Read MPR to reduce boot time

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016566559
Original commit date: Fri Aug 2 11:32:20 2024 +0800
Change-Id: I8bdc8d3a326e575e0e0408d4752a4835ca493c5b
Original commit hash: bc4ed80475ed0ec9858ccd162c048a81061c26cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cf4e8227b6d9af0d7e22d7661875d75563322f71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:14:03 2024 -0700
Change-Id: I6535c1251b8e97aca3f1ab7083427b18a398ac38
Original commit hash: cea1af69a40e8d0fc6f5a676de57b9b55f9f64ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d26b489ce447c6416907c1b6143232beb7442a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:16 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL_H][LPCAMM] Unit shows low RecEnDelay with 2R vendor at 7467-G4

[Feature Description]
MRC must retrain when SAGV is disabled and LP5 vendor is detected
in order to apply the correct DqsOdtCompOffset and ReadODT settings
at Frequency > 5400.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P LP5

Hsd-es-id: 22020335735
Original commit date: Tue Jul 23 18:20:36 2024 -0700
Change-Id: Iaa62956eb0f6fb3fa4a7190cdcbca0c35f9b59c0
Original commit hash: 48e8d9a45a7974700d1ad613ef1f93ddd95f213b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: f1c972b0c50e0a839244fb20834b9b22dc150869 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:13:33 2024 -0700
Change-Id: Ie4e67cf658b7911d9078dd2e35020c3f40ec026d
Original commit hash: 3d8be2bd4b424cde042f3d4267f15669e56aaf3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07beaeec6406cfa2b18179168914b534f7c62933 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:11 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Adjust IBECC Ec Dis Menu

[Feature Description]
Request from Debug teams to switch the menu option
for IBECC EC Dis to be on the same level as
IBECC parity/operation mode rather than embedded
inside IBECC operation mode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22020318467
Original commit date: Fri Jul 26 08:38:41 2024 -0700
Change-Id: Ic0f963f8af310c184f11769379041cbe0d35f48d
Original commit hash: 0cd8f186d1e24c6f7cd4bcd19d8cfe3282097aea

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: f6cc0630beae222bcba45100c8135e73111095b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:31 2024 -0700
Change-Id: I3b17f46c0738ec2293120c0a326eb9fd2afcbbf6
Original commit hash: af84a708abc9c20f1ff0ca43ca9b17ed040ea075

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a9fbdba94c709a00399ab9b3be69cea75936ca97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:07 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Use CasLatencies for LPCAMM ID

[Feature Description]
SPD Byte total for CAMM1 actually have always
been 1024 instead of the previously thought 512.
This was used for differentiating CAMM generations.
Instead, MRC will use the discrepancy in Cas
Latency SPD Bytes to discern between CAMM gens.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299016
Original commit date: Mon Jul 22 15:25:00 2024 -0700
Change-Id: Id1b0afca12af88ff436875a7ba638b2bbeeb7978
Original commit hash: e69c121c144070fd2a96e44511f9358e09ab585f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 06595a33f811daf1436fe0526ab8cbd9c4a58410 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:01 2024 -0700
Change-Id: I3b4973da0375bee5274ecfb3b1c9b9c9b6b0fa76
Original commit hash: 934a2765ce2e2cdf0d60911d718eab1e9d1c7a92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 099710494be9ca79f196dc277dedba51fb1e6a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:49:01 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:11:30 2024 -0700
Change-Id: I2784d3b66d3c916b44e5374edd8a6ff68f4e4d78
Original commit hash: badf4b8b06f3ec167b37ad236f3bb89763b42fee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 182cb92b885cdde1416c82198527301b927f12c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:59 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] DIMM CACTLE MR22 register update

[Feature Description]
For MR22 CACTLE:
Add B-Die and set to 2 for -S SODIMM
Revert D-Die to 0 for -S UDIMM
Revert to 0 for all -HX

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016555060
Original commit date: Thu Aug 1 17:17:48 2024 +0800
Change-Id: I668846a36a5f03b8f60819818c6f8279a77dc3e3
Original commit hash: 70a8a144578f89550d7d1c8522869f1dca21892a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: cfd01c4f23540870a317021a7d111ae8a721c737 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:57 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:10:53 2024 -0700
Change-Id: I0096a9f31cfb6973f525954649b3086766c3cc57
Original commit hash: ae26c962036c60ba0a3fd0981b06ad3f67800195

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 27472184cf90417fda8cd5a87c0add9c1c74d577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:54 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL] MRC: Vendor Timing Change

[Issue Description]
Vendor has noticed with 16Gb dies from failure analysis in which
Rank 0 read can collide with a read or write with Rank 1 DQ/RDQS.

[Resolution]
Vendor provided a solution in which MRC will adopt. A Bios
knob will be implemented to control the solution.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020216296
Original commit date: Mon Jun 24 12:11:26 2024 -0700
Change-Id: Idc4bf287f2362b4216876102b5c3c828bbbbf7d0
Original commit hash: ee90673fd2ef9e5680707a74200eeac90527b0e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7d5d9c18b922aa92d8d70a6fcaaae9ffc910d319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:52 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Low/Failed CmdVref

[Feature Description]
Program MR22 CACTLE to improve CmdVref margin for 6400 DIMM:
LGA:
2 for HX A-Die, MC D-Die
1 for HX M-Die
BGA:
1 for HX A-Die, HX M-Die
0 for MC D-Die
Added ShowDdr5Info to Read MR22

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22020276850
Original commit date: Wed Jul 17 13:49:45 2024 +0800
Change-Id: Ie46badbc79ce8dbd83f41fa52b3177d96157a519
Original commit hash: 7e91d294133b634506d08ac9135acd7835623476

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 8f973d6f4ad6d94353b8c625c4054d5263108dcc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 15:52:02 2024 -0700
Change-Id: Ide5bef8a7f494aba57996a2cafe99860bd8ac757
Original commit hash: 22b0277e04fead855fecc4a58601956050dc6eb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6036cec6a644eab9380fdf5cfbd0c232a39a8cd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:47 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] ECC MCA on UDIMM 24Gb ECC 1Rx8 DIMM

[Issue Description]
Memory above 4GB (Per Channel) is not scrubbed causing ecc error
and MCA

[Resolution]
Modify CPGC Test Setup with Block size based on row bit of 4
1. Update Block_Size_Bits_Row to 4
2. Update Base_Repeats using 2^4 rows
3. Update Block_Repeats by multiplying 0.75 and dividing
updated Base_Repeats
4. Update Bank_Inc to 2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016429906
Original commit date: Thu Jul 4 21:19:50 2024 +0800
Change-Id: Ic4d58240f542213662fb463ad0e71963f1e8feef
Original commit hash: 0639fb594cfa6a4f7e03f77d85a2325837788492

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 31e02318d66a227f45d22d579eb16879c6408b8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:45 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 15:46:16 2024 -0700
Change-Id: I46bf03358d19a2c4c0c9d10206937363b8c16115
Original commit hash: 45ab6712adfbfd826253dc30363aa8559a27e7e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 897c2706b24b6853d22658468bfe59f58de4b957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4340_00

Hsd-es-id: N/A"
Original commit date: Sun Aug 18 21:31:26 2024 -0700
Original commit hash: 054bbf6aaf93406b83ae2f4041f2242f985a6878

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3b659a539e527614574653b5a49fad7529c0f2ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:40 2024 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon Aug 19 04:50:23 2024 -0700
Original commit date: Mon Aug 19 04:50:23 2024 -0700
Original commit hash: 4c05d713d07eadf0c8dcb42016ef1073485ad3d2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 21d748600bdc94259c6e8bba956e9aac30099940 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4336_80

Hsd-es-id: N/A"
Original commit date: Sun Aug 18 13:02:51 2024 -0700
Original commit hash: 408f1230806b6991fb9f23c23e0429716bbdad72

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d25bb3c3336409b5c810d60babd8285aefed5308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:36 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL] Program Branch BIOS ID Override

[Feature Description]
Program Branch BIOS ID Override 4336_79

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: N/A
Original commit date: Mon Aug 19 00:53:41 2024 +0530
Change-Id: Iaa97556f68be6072e41b82333d79917e4c85b62c
Original commit hash: 0e8c06311c9b02a83d0d0a391531ebc4fa19593c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 340577cb335b787741652b655491f1892ed5f459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4336_00

Hsd-es-id: N/A"
Original commit date: Sat Aug 17 21:31:16 2024 -0700
Original commit hash: 691100d9439097e028f35000155750a2c72d4403

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 537cd4ab4323d100c99424a527ec71131c04a9e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:32 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Enable EPP in ARL U/H

[Feature Description]
Enable EPP in ARL U/H with CPUID check for patch

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL U, H

Hsd-es-id: 16025193258
Original commit date: Fri Aug 16 16:28:42 2024 +0530
Change-Id: I821685377dbae7b911135bb1542493fde87927af
Original commit hash: 312fa4e9095c5a08f05a9124c5d1c17efd951284

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 602a1f3750c601d8a43e49ef07acbcb39a357610 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:30 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4335_00

Hsd-es-id: N/A"
Original commit date: Fri Aug 16 21:31:15 2024 -0700
Original commit hash: 7fad52b6983cc1f1077a9cc171b1453f0c02d34a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 86707781d344a38b61bf1b10e8d138cd3fc08ad5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:28 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Add ARL U PCH Id

[Issue Description]
PCH Id is coming as Undefined under Platform
Information menu in BIOS Page

[Resolution]
Added ARL-U PCH IDs 0x7703, 0x7704, 0x7705
in the MTL_INFO_STR_TABLE.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 18039586455
Original commit date: Tue Aug 13 13:26:56 2024 +0530
Change-Id: I22bd30c2d312c65e223b459efeb2b4881a81a04d
Original commit hash: be88703787b5d0b7aaef0fc61928b468c4c7d627

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Library/MtlSocInfoLib/MtlSocInfoLibCommon.c

================================================================================ 
Commit: 1259bbfee0d0dc008477b443ca2e5e512da3d19e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:26 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Enable EPP in ARL U/H

[Feature Description]
Enable EPP in ARL U/H

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
ARL

Hsd-es-id: 16025193258
Original commit date: Fri Aug 16 11:36:23 2024 +0530
Change-Id: I73ceb3451f56c9c7600be5cded5cb1469714e545
Original commit hash: 664d5b642c249e2d08d9b2e34aae986eedceef46

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/Include/ArrowLakeHRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 19ccede130d692b848ddea6647a12df52146833f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:24 2024 +0530 
-------------------------------------------------------------------------------- 
[USB4v2] BR support Win10 with EC cmd on all platform

[Feature Description]
Enable BR support Win10 on all platform, with sending EC cmd
to notify PD to TBT to enable/disable TBT/USB4 capability.
- Provide upgrade/downgrade mechanism in _OSC and PEI phase, to
switch BR in MFDP mode in Win10
- Raise OS change bit store in CMOS to record OS occurred windows
switch.
- Provide Win10MFDEnable in Usb4PlatformInfo and Usb4Win10MFDEnable
in NVS to represent current boot is in MFD mode or not.
- BIOS USB4 driver will skip ITBT when BR in MFD mode, since it must
work at FWCM mode.
- Set OS depend as default in setup variable when BR enable.
- Support corner case of boot to SWCM incompatible OS first then
enable DTBT controller in setup later.

Package/Module:
CmosFeaturePkg/
BoardPkg/Acpi/
PlatSamplePkg/Usb4Cm
PlatSamplePkg/Setup

[Impacted Platform]
H

Hsd-es-id: 18039589340
Original commit date: Wed Aug 14 19:16:46 2024 +0800
Change-Id: Id14503f5ba999dd4396d5cd85486b8bf3aea51c6
Original commit hash: 9417d9a951c4a4e56c27397387e8b90e6ab57639

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 23ae9196dcad53859006364069f52969532d5315 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4334_01

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 21:31:27 2024 -0700
Original commit hash: 76e90421e4b9d66b598716986dc8b4a29eb746bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 9b0dacb0fddd8ac3f1ef055c0552b95dadae1cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:20 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4334_00

Hsd-es-id: N/A"
Original commit date: Thu Aug 15 04:31:48 2024 +0000
Original commit hash: dc684e6da022a586979db83bcb5aaffab2a11516

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8f1d3c128855a9272932082d4fe6e5921acdb090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:17 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] BIOS update perProduct & Power Identity in WW30.

[Feature Description]
BIOS update based on Product & Power Identity in WW30.

Package/Module:
ClientOneSiliconPkg/Fru/MtlCpu

[Impacted Platform]
ARL

Hsd-es-id: 15016537219
Original commit date: Tue Jul 30 12:02:53 2024 +0800
Change-Id: I1393068ad92abf33c8de03b539701413be3b44c7
Original commit hash: eb733748964de9440e8ed7a3511560c967745939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Include/Defines/HostBridgeDefines.h
ClientOneSiliconPkg/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: c2672a0fba45c8236e2b2496958298abf6e6eb8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:15 2024 +0530 
-------------------------------------------------------------------------------- 
S0ix/PS_ON not working with storage attached to PCH under VMD controller

[Issue Description]
SUT is not entering S0ix/PS_ON with storage attached on PCH PCIe
controllers and mapped under VMD controller

[Resolution]
Fixed VMD MMIO range to access config space of VMD owned devices
attached to PCH root port.

Package/Module:ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 16025173401
Original commit date: Wed Aug 14 12:58:37 2024 -0700
Change-Id: Ie3606a4f573f5433e1e90783ae46d237f87f4a34
Original commit hash: 2e1780b2f3bd881e54d15867beb548de8a1fa2a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Include/AcpiTables/Dsdt/VmdMtlS.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl

================================================================================ 
Commit: 3b455ebd92d21215d0692c1f534797cfb0ecb866 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:13 2024 +0530 
-------------------------------------------------------------------------------- 
Sesitive device fail to train at gen4/g4n5

[Issue Description]
BIOS gives multiple attempts to train link at higher speed because few
sensitive devices can't train at higher speed on 1st attempt.
During re-attempt, BIOS was checking CLS with TLS. TLS is nothing
but BIOS programmed during 1st attempt so BIOS should not check CLS with
TLS.

[Resolution]
re-attempt condition is changed from CLS!=TLS to CLS!=MLS

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016537416
Original commit date: Sat Aug 3 02:43:21 2024 +0530
Change-Id: I9d6e081e2c6aa81b0110cfe78beefc05bf1fd2c6
Original commit hash: d77dcb1ce2abbc0ac17a02c6fe2464cc0b6b7c2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: fc44a3885b708139ac67b3511c350bf6b45f15a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:11 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4332_00

Hsd-es-id: N/A"
Original commit date: Tue Aug 13 21:31:22 2024 -0700
Original commit hash: a38b19af8f2b7c88efb3b126078a336cb015a5aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 07e7f00ab848fad42e160b0e65801865d00fd41b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:09 2024 +0530 
-------------------------------------------------------------------------------- 
Add the ARL Mobile Combination into ME_IMAGE_TYPE_ID_GUID_INFO

[Feature Description]
- This patch is used to support the CSME capsule reselling model.
- Extend the support on ARL mobile platform to report the correspond
GUID for FMP ImageTypeIdGuid field.

[Changes]
- Assign below GUIDs for the correspond CSME image in flash and platform
- ARL Mobile Consumer CSME : 3E00E617-C8FF-4E88-8133-C3032089C5E7
- ARL Mobile Corporate CSME: 76AB0E88-4C8A-488E-9764-E3AB0BF35FAC

- Update the capsule build document to add the ARL mobile support

Package/Module:
BoardPkg/Features/CapsuleUpdate/Library/PlatformMeUpdateHookLib

[Impacted Platform]
H, U

Hsd-es-id: 15015961170
Original commit date: Thu Aug 8 15:03:09 2024 +0800
Change-Id: I14ac149459c95c9e81847d347a5347623e949897
Original commit hash: cebab0dac55c185efbc66f591ac2704707f1fb5c

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/CapsuleUpdateConfig/Readme.md
MeteorLakeBoardPkg/Features/CapsuleUpdate/Library/PlatformMeUpdateHookLib/PlatformMeUpdateHookLib.c

================================================================================ 
Commit: 763122406c76fd22cf58be27fc887adacbaa76d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:07 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4331_00

Hsd-es-id: N/A"
Original commit date: Mon Aug 12 21:31:52 2024 -0700
Original commit hash: 016785df2b87138960db0a66d360d5feb007c396

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3b4f86d282d893ddbbd4353adbddee7eae95c1a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:05 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4330_00

Hsd-es-id: N/A"
Original commit date: Sun Aug 11 21:31:57 2024 -0700
Original commit hash: 2c275acbf7c2626ec6285a5062d5757d0af26d56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dadfa159aa76fa2ae95650157d461d097155fcde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:03 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4326_00

Hsd-es-id: N/A"
Original commit date: Sat Aug 10 21:31:18 2024 -0700
Original commit hash: 5427043e494edc9a54e298c51b7e973c273f039c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e5830dc1f39b0454912368f759a81c51e4b7629a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:48:01 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4325_00

Hsd-es-id: N/A"
Original commit date: Fri Aug 9 21:31:53 2024 -0700
Original commit hash: 76c30563d4db4669332f1f4bb54f67399a9bf833

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4ffd88b35cb339c7506e0042e9d6f377adc5a994 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4324_00

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 21:31:20 2024 -0700
Original commit hash: 9b4cb89e98bc48c57d638b9dbc7969f21b1431f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3a9541fa86689cf2367c89cdf7e01a13d524b440 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:57 2024 +0530 
-------------------------------------------------------------------------------- 
Non-CLKREQ# dGFX detection issue.

[Issue Description]
it is found that RX550 does not support CLKREQ#.
It hits the issue when it boots from CLKREQ# native mode.
We leave CLKREQ# Native mode in NDA case.
So, when we boot up from G3 NDA, CLKREQ# will program to Native mode,
then we place system into S5 follow by plug the device.
Since pad_mode is set to Deep GPIO Reset,
CLKREQ# remains Native mode on Sx exit.
This causes no CLKOUT on Sx exit hence the device not detect.

[Resolution]
After platform reset (during S5), the GPIO used for CLKREQ#
should be in reset to GP mode, to prevent the hang.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 14023098785
Original commit date: Thu Jun 27 10:08:00 2024 +0200
Change-Id: I1a365b4324b46e2349d024378bae532bb677c26e
Original commit hash: 206ff9e99d4dbda7e92693a9c64c2950089c2f66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchPcieClocksLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtlPch.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibMtl.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: bc78221d9c396c30468dc20606cf2c2a2f774355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:54 2024 +0530 
-------------------------------------------------------------------------------- 
SUT loops at PC-AC10 Post enabling TXT from BIOS

[Issue Description]
Bios was not disabling access to certain root ports at the
correct time which was leading to hardware failure

[Resolution]
Updated the code disable the root ports at
correct time in the bios flow.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016589611
Original commit date: Wed Aug 7 16:27:20 2024 -0700
Change-Id: Ibd2ec6864709efa2499719df2fd30df09f3e88e0
Original commit hash: 0f48e912c18bda53cd9293bc6184eb6dc6da9ef9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/PeiMtlPchInitLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInitPreMem.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchRootPorts.c

================================================================================ 
Commit: 80e98330544ac1b2e9410937e4841e240bb3d3f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:52 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: Update Scaling factor in FW

[Feature Description]
CPPC FMax does not meet the expectation

Big Core Scaler --> LNC Scaler --> 1.6
Small Core Scaler --> SKT Scaler --> 1.4
SOC --> CMT Scaler --> 1

Package/Module:
OneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 15016592754
Original commit date: Thu Jul 25 14:04:20 2024 +0800
Change-Id: Icb9bf4205de620965574756ecc2d8b251626070c
Original commit hash: 49a376cafa7d495097637786cb62c2a5d4ca5f1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 07ff8271f3c5e9fd284ec23cdaa57a5eb33cd432 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:50 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: L1 Data Cache value is getting as NA in BIOS Page

[Issue Description]
The L1 cache size of big core in setup menu shows N/A.
BIOS log shows the correct value.

[Resolution]
Correct the small core count.

Package/Module: ARL

[Impacted Platform]
All

Hsd-es-id: 16024891386
Original commit date: Thu Aug 8 15:50:24 2024 +0800
Change-Id: Ica4f17d76869e5864bcf3731c075b857ea651597
Original commit hash: 6937c0f8c936e8a2bf15cd3f0e1ad3c63b5080be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuInit/Dxe/CpuInitDxe.c

================================================================================ 
Commit: 097081547855d5740107d4d6359253551172df92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:48 2024 +0530 
-------------------------------------------------------------------------------- 
[MTP-S] Set ADO_LTR_DIS bit in PWR_SCHED_CTRL2 register

[Feature Description]
Program BIT19 (ADO_LTR_DIS) at offset 0x8144 (PWR_SCHED_CTRL2).

Package/Module:
ClientOneSiliconPkg/PeiUsbHostControllerInitLib

[Impacted Platform]
ARL.

Hsd-es-id: 14023074477
Original commit date: Mon Aug 5 14:42:51 2024 +0200
Change-Id: Iae3fa7e03d801a98f8fea7d79c0628b6a8cda32c
Original commit hash: 5f9aacb37f2a6a6eda3e374c14d532ed6f8c4e5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbHostRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: cb725305e76c60455ebef96bfb6faa7d5507fba8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:45 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4323_00

Hsd-es-id: N/A"
Original commit date: Wed Aug 7 21:31:21 2024 -0700
Original commit hash: 23b6f9c85a81a31b5a4fda40fd03de139e4dcb01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 97836e90413bb7680552703a74045100d5d4fdb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:38 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][OC] Remove Ring IREFPLL tune knob

[Feature Description]
Remove the IREF PLL Tune knob for Ring domain, as this feature support
does not exist on ARL.

Package/Module: ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-S

Hsd-es-id: 14023084396
Original commit date: Tue Aug 6 22:20:20 2024 -0700
Change-Id: I52dba7e30ff2b0a218a3ee43e4783cf6d6fc85b5
Original commit hash: 5058a1d42fc209a6439b485dd35c956b4014a2af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr
MeteorLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 3f7a4610391f7f25ba163afa92cb1a6fde8380a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:30 2024 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Sun Aug 18 11:12:22 2024 -0700
Original commit date: Sun Aug 18 11:12:22 2024 -0700
Original commit hash: a38fcf7d56dfe34e010de78d07076287d1f9eea0

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f6d653309cb6249e327bd157c59d4706db5b995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:26 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4322_83

Hsd-es-id: N/A"
Original commit date: Fri Aug 9 04:35:35 2024 -0700
Original commit hash: b4611504d6e1dc723d35185662455c5f2b698f4b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cac596bc29adce839c852a0505ebf9d6b555552f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:21 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-H]: Update Scaling factor in FW"

[Feature Description]
This reverts commit c9589a82e7c55458059ba1ff0072bd65d1290df0.

Package/Module:
OneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 15016592754
Original commit date: Fri Aug 9 14:49:51 2024 +0530
Change-Id: I0e4494ba2f6f92ea43ad2dff043352f59977c7f8
Original commit hash: 977dfb7487d0838e596d3e45a4bba4bcfa978df0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 59ed64fba8c1126cd3c8fbca30e71c33b3750643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 2 14:47:03 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4322_82

Hsd-es-id: N/A"
Original commit date: Thu Aug 8 12:51:29 2024 -0700
Original commit hash: 3d2d4cde0b474b697e93b61dfe90a29524be02be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
