#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jun 14 14:52:06 2022
# Process ID: 13522
# Current directory: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1
# Command line: vivado -log design_2_BiDirChannels_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_BiDirChannels_0_0.tcl
# Log file: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.vds
# Journal file: /home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1/vivado.jou
# Running On: xsjlc170287, OS: Linux, CPU Frequency: 1245.898 MHz, CPU Physical cores: 16, Host memory: 270210 MB
#-----------------------------------------------------------
source design_2_BiDirChannels_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cdickins/reuse/gyro2tester-main/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2021.2_1021_0703/installs/lin64/Vivado/2021.2/data/ip'.
Command: synth_design -top design_2_BiDirChannels_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13692
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2941.457 ; gain = 0.000 ; free physical = 42511 ; free virtual = 163827
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_2_BiDirChannels_0_0' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/hdl/BiDirChannels_v1_0.sv:20]
INFO: [Synth 8-6157] synthesizing module 'BiDirChannels_v1_0_S00_AXI' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/BiDirChannels_v1_0_S00_AXI.sv:4]
INFO: [Synth 8-226] default block is never used [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/BiDirChannels_v1_0_S00_AXI.sv:235]
INFO: [Synth 8-226] default block is never used [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/BiDirChannels_v1_0_S00_AXI.sv:376]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/BiDirChannels_v1_0_S00_AXI.sv:230]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0_S00_AXI' (1#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/BiDirChannels_v1_0_S00_AXI.sv:4]
INFO: [Synth 8-6157] synthesizing module 'GyroInputOutputSerializer' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/hdl/GyroInputOutputSerializer.sv:20]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_10' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/clock_divider_by_10.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_10' (2#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/clock_divider_by_10.sv:23]
INFO: [Synth 8-6157] synthesizing module 'upCounter8Bits' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/upCounter8Bits.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'upCounter8Bits' (3#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/upCounter8Bits.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_1bit' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/mux_8x1_1bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_1bit' (4#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/mux_8x1_1bit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_by_2' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/clock_divider_by_2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/dff.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dff' (5#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/dff.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_by_2' (6#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/clock_divider_by_2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'gen_sync_que_af' [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/gen_sync_que_af.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'gen_sync_que_af' (7#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/src/gen_sync_que_af.sv:22]
INFO: [Synth 8-226] default block is never used [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/hdl/GyroInputOutputSerializer.sv:253]
WARNING: [Synth 8-6014] Unused sequential element mck_tx_reg was removed.  [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/hdl/GyroInputOutputSerializer.sv:373]
WARNING: [Synth 8-3848] Net data_word_1 in module/entity GyroInputOutputSerializer does not have driver. [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/hdl/GyroInputOutputSerializer.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'GyroInputOutputSerializer' (8#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/hdl/GyroInputOutputSerializer.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'BiDirChannels_v1_0' (9#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ipshared/63af/hdl/BiDirChannels_v1_0.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'design_2_BiDirChannels_0_0' (10#1) [/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.gen/sources_1/bd/design_2/ip/design_2_BiDirChannels_0_0/synth/design_2_BiDirChannels_0_0.sv:57]
WARNING: [Synth 8-7129] Port data_word_1[31] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[30] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[29] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[28] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[27] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[26] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[25] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[24] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[23] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[22] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[21] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[20] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[19] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[18] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[17] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[16] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[15] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[14] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[13] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[12] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[11] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[10] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[9] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[8] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[7] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[6] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[5] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[4] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_word_1[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_rstn in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsi_enable in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clock_div[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port packet_sel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_channel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[3] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[2] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[1] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_channel[0] in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port HSCK_POL in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_fifo_tlast in module GyroInputOutputSerializer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module BiDirChannels_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[5] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[4] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module BiDirChannels_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module BiDirChannels_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.465 ; gain = 0.008 ; free physical = 42228 ; free virtual = 163552
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.465 ; gain = 0.008 ; free physical = 43136 ; free virtual = 164462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.465 ; gain = 0.008 ; free physical = 43143 ; free virtual = 164468
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2941.465 ; gain = 0.000 ; free physical = 43068 ; free virtual = 164396
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.422 ; gain = 0.000 ; free physical = 43001 ; free virtual = 164350
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2964.426 ; gain = 0.004 ; free physical = 42999 ; free virtual = 164348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2964.426 ; gain = 22.969 ; free physical = 42952 ; free virtual = 164323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2964.426 ; gain = 22.969 ; free physical = 42952 ; free virtual = 164324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2964.426 ; gain = 22.969 ; free physical = 42951 ; free virtual = 164323
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'GyroInputOutputSerializer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0100 |                               00
                    LOAD |                             1000 |                               01
                   SHIFT |                             0010 |                               10
                  RELOAD |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'GyroInputOutputSerializer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42925 ; free virtual = 164301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 10    
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   4 Input   48 Bit        Muxes := 2     
	   2 Input   48 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[5] driven by constant 0
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[4] driven by constant 0
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_2_BiDirChannels_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[5] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[4] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module design_2_BiDirChannels_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module design_2_BiDirChannels_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 43064 ; free virtual = 164457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42848 ; free virtual = 164249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42852 ; free virtual = 164254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42821 ; free virtual = 164222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42647 ; free virtual = 164068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42647 ; free virtual = 164068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42647 ; free virtual = 164068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42647 ; free virtual = 164068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42647 ; free virtual = 164068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42647 ; free virtual = 164068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    44|
|3     |LUT2   |    26|
|4     |LUT3   |    64|
|5     |LUT4   |    42|
|6     |LUT5   |    95|
|7     |LUT6   |   122|
|8     |MUXF7  |     1|
|9     |FDCE   |    13|
|10    |FDRE   |   673|
|11    |FDSE   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42647 ; free virtual = 164068
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2964.434 ; gain = 0.016 ; free physical = 42700 ; free virtual = 164122
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2964.434 ; gain = 22.977 ; free physical = 42700 ; free virtual = 164122
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2964.434 ; gain = 0.000 ; free physical = 42782 ; free virtual = 164205
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2964.434 ; gain = 0.000 ; free physical = 42739 ; free virtual = 164168
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 34ac676e
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2964.434 ; gain = 29.109 ; free physical = 42936 ; free virtual = 164365
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_2_BiDirChannels_0_0, cache-ID = f12b412455dd469b
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/cdickins/reuse/gyro2tester-main/vivado/project/gyro2_tester.runs/design_2_BiDirChannels_0_0_synth_1/design_2_BiDirChannels_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_BiDirChannels_0_0_utilization_synth.rpt -pb design_2_BiDirChannels_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 14 14:53:05 2022...
