$date
  Fri Nov 26 19:48:52 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sr_latch_tb $end
$var reg 1 ! s $end
$var reg 1 " r $end
$var reg 1 # q $end
$var reg 1 $ not_q $end
$scope module latch $end
$var reg 1 % s $end
$var reg 1 & r $end
$var reg 1 ' q $end
$var reg 1 ( not_q $end
$var reg 1 ) x1 $end
$var reg 1 * x2 $end
$scope module r1 $end
$var reg 1 + input1 $end
$var reg 1 , input2 $end
$var reg 1 - nand_result $end
$var reg 1 . nand_gate $end
$upscope $end
$scope module r2 $end
$var reg 1 / input1 $end
$var reg 1 0 input2 $end
$var reg 1 1 nand_result $end
$var reg 1 2 nand_gate $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
U#
U$
1%
1&
U'
U(
U)
U*
1+
U,
U-
U.
1/
U0
U1
U2
#10000000
0!
0#
1$
0%
0'
1(
0)
1*
1,
0-
0.
0/
00
11
12
#20000000
1!
0"
1#
0$
1%
0&
1'
0(
1)
0*
0+
0,
1-
1.
1/
10
01
02
#30000000
0!
1$
0%
1(
1*
1,
0/
11
12
#40000000
