INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tgemici/GitHub/archozu/logic_design/RTL/top.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tgemici/GitHub/archozu/logic_design/RTL/top.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tgemici/GitHub/archozu/logic_design/RTL/top.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tgemici/GitHub/archozu/logic_design/RTL/bus/cv32e40p/vendor/pulp_platform_common_cells/include/common_cells/registers.svh" into library xil_defaultlib
