Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Thu Jan 13 02:11:15 2022
| Host              : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/stepper_div/inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.585       -8.381                     16                21543        0.010        0.000                      0                21543        1.000        0.000                       0                  9176  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0       -0.585       -8.381                     16                21520        0.010        0.000                      0                21520        1.000        0.000                       0                  9175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0        3.799        0.000                      0                   23        0.187        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz/inst/clk_in1
  To Clock:  system_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.585ns,  Total Violation       -8.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 2.547ns (45.966%)  route 2.994ns (54.034%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.223    10.085    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X18Y182        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.082    10.167 r  system_i/stepper_div/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.080    10.247    system_i/stepper_div/inst/p_0_in[5]
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
                         clock pessimism             -0.413     9.681    
                         clock uncertainty           -0.062     9.619    
    SLICE_X18Y182        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.043     9.662    system_i/stepper_div/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.662    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.580ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.652ns (47.604%)  route 2.919ns (52.396%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 10.200 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.197ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.165    10.027    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X19Y185        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.187    10.214 r  system_i/stepper_div/inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.063    10.277    system_i/stepper_div/inst/p_0_in[17]
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.657    10.200    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[17]/C
                         clock pessimism             -0.485     9.715    
                         clock uncertainty           -0.062     9.653    
    SLICE_X19Y185        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     9.697    system_i/stepper_div/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 -0.580    

Slack (VIOLATED) :        -0.574ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.548ns (46.068%)  route 2.983ns (53.932%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.217    10.079    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X18Y183        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083    10.162 r  system_i/stepper_div/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.075    10.237    system_i/stepper_div/inst/p_0_in[7]
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[7]/C
                         clock pessimism             -0.413     9.681    
                         clock uncertainty           -0.062     9.619    
    SLICE_X18Y183        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.044     9.663    system_i/stepper_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.663    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                 -0.574    

Slack (VIOLATED) :        -0.547ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.657ns (47.960%)  route 2.883ns (52.040%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 10.200 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.657ns (routing 1.197ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.165    10.027    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X19Y185        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.192    10.219 r  system_i/stepper_div/inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.027    10.246    system_i/stepper_div/inst/p_0_in[18]
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.657    10.200    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[18]/C
                         clock pessimism             -0.485     9.715    
                         clock uncertainty           -0.062     9.653    
    SLICE_X19Y185        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     9.699    system_i/stepper_div/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.699    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                 -0.547    

Slack (VIOLATED) :        -0.547ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.558ns (46.458%)  route 2.948ns (53.542%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.223    10.085    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X18Y182        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.093    10.178 r  system_i/stepper_div/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.034    10.212    system_i/stepper_div/inst/p_0_in[6]
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/C
                         clock pessimism             -0.413     9.681    
                         clock uncertainty           -0.062     9.619    
    SLICE_X18Y182        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     9.665    system_i/stepper_div/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                 -0.547    

Slack (VIOLATED) :        -0.547ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.560ns (46.503%)  route 2.945ns (53.497%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.217    10.079    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X18Y183        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095    10.174 r  system_i/stepper_div/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.037    10.211    system_i/stepper_div/inst/p_0_in[8]
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[8]/C
                         clock pessimism             -0.413     9.681    
                         clock uncertainty           -0.062     9.619    
    SLICE_X18Y183        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     9.664    system_i/stepper_div/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.664    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                 -0.547    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[13]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.558ns (46.467%)  route 2.947ns (53.533%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.222    10.084    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X18Y183        LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.093    10.177 r  system_i/stepper_div/inst/counter[13]_i_1_replica/O
                         net (fo=1, routed)           0.034    10.211    system_i/stepper_div/inst/p_0_in[13]_repN
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]_replica/C
                         clock pessimism             -0.413     9.681    
                         clock uncertainty           -0.062     9.619    
    SLICE_X18Y183        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     9.665    system_i/stepper_div/inst/counter_reg[13]_replica
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.529ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[14]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.598ns (47.340%)  route 2.890ns (52.660%))
  Logic Levels:           17  (CARRY8=10 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.706ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.806ns (routing 1.302ns, distribution 1.504ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.806     4.706    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y185        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.115     4.821 r  system_i/stepper_div/inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.474     5.295    system_i/stepper_div/inst/counter[12]
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     5.527 r  system_i/stepper_div/inst/counter1_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.557    system_i/stepper_div/inst/counter1_carry__0_n_0
    SLICE_X17Y184        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     5.635 r  system_i/stepper_div/inst/counter1_carry__1/O[0]
                         net (fo=21, routed)          0.373     6.008    system_i/stepper_div/inst/counter1[17]
    SLICE_X17Y181        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.188     6.196 r  system_i/stepper_div/inst/counter0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.022     6.218    system_i/stepper_div/inst/counter0__0_carry__1_i_11_n_0
    SLICE_X17Y181        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     6.551 r  system_i/stepper_div/inst/counter0__0_carry__1/O[5]
                         net (fo=4, routed)           0.286     6.837    system_i/stepper_div/inst/counter0__0_carry__1_n_10
    SLICE_X15Y182        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     6.895 r  system_i/stepper_div/inst/counter0__65_carry__1_i_6_comp/O
                         net (fo=2, routed)           0.102     6.997    system_i/stepper_div/inst/counter0__65_carry__1_i_6_n_0
    SLICE_X16Y182        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     7.147 r  system_i/stepper_div/inst/counter0__65_carry__1_i_14/O
                         net (fo=1, routed)           0.015     7.162    system_i/stepper_div/inst/counter0__65_carry__1_i_14_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.381 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.411    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.539 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.770    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.867 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.131    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.287 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.488    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.546 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.560    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.637 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.845    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.929 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.950    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.125 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.155    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.233 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.623    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.862 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.172    10.034    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X18Y183        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.133    10.167 r  system_i/stepper_div/inst/counter[14]_i_1_replica/O
                         net (fo=1, routed)           0.027    10.194    system_i/stepper_div/inst/p_0_in[14]_repN
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]_replica/C
                         clock pessimism             -0.413     9.681    
                         clock uncertainty           -0.062     9.619    
    SLICE_X18Y183        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     9.665    system_i/stepper_div/inst/counter_reg[14]_replica
  -------------------------------------------------------------------
                         required time                          9.665    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 -0.529    

Slack (VIOLATED) :        -0.511ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.636ns (48.314%)  route 2.820ns (51.686%))
  Logic Levels:           19  (CARRY8=11 LUT1=1 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 10.089 - 5.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 1.302ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.197ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.813     4.713    system_i/stepper_div/inst/clk_in
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.829 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.328     5.157    system_i/stepper_div/inst/counter[5]
    SLICE_X17Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     5.393 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     5.423    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.529 r  system_i/stepper_div/inst/counter1_carry__0/O[1]
                         net (fo=20, routed)          0.266     5.795    system_i/stepper_div/inst/counter1[10]
    SLICE_X17Y178        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.949 r  system_i/stepper_div/inst/counter0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.149     6.098    system_i/stepper_div/inst/counter0__0_carry__0_i_7_n_0
    SLICE_X17Y180        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.266     6.364 r  system_i/stepper_div/inst/counter0__0_carry__0/O[6]
                         net (fo=3, routed)           0.170     6.534    system_i/stepper_div/inst/counter0__0_carry__0_n_9
    SLICE_X15Y180        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     6.590 f  system_i/stepper_div/inst/counter0__65_carry__0_i_22/O
                         net (fo=2, routed)           0.101     6.691    system_i/stepper_div/inst/counter0__65_carry__0_i_22_n_0
    SLICE_X15Y181        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     6.747 r  system_i/stepper_div/inst/counter0__65_carry__0_i_6/O
                         net (fo=2, routed)           0.108     6.855    system_i/stepper_div/inst/counter0__65_carry__0_i_6_n_0
    SLICE_X16Y181        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     7.042 r  system_i/stepper_div/inst/counter0__65_carry__0_i_14/O
                         net (fo=1, routed)           0.015     7.057    system_i/stepper_div/inst/counter0__65_carry__0_i_14_n_0
    SLICE_X16Y181        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.276 f  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.306    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.371 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.401    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.529 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.760    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.857 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.121    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.277 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.478    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.536 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.550    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.627 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.835    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.919 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.940    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.115 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.145    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.223 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.613    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.852 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.167    10.019    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X19Y185        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.083    10.102 r  system_i/stepper_div/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.067    10.169    system_i/stepper_div/inst/p_0_in[10]
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.546    10.089    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/C
                         clock pessimism             -0.413     9.676    
                         clock uncertainty           -0.062     9.614    
    SLICE_X19Y185        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.044     9.658    system_i/stepper_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 -0.511    

Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 2.635ns (48.304%)  route 2.820ns (51.696%))
  Logic Levels:           19  (CARRY8=11 LUT1=1 LUT2=2 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 10.089 - 5.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.813ns (routing 1.302ns, distribution 1.511ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.197ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.813     4.713    system_i/stepper_div/inst/clk_in
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y182        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.829 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.328     5.157    system_i/stepper_div/inst/counter[5]
    SLICE_X17Y182        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     5.393 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     5.423    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X17Y183        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     5.529 r  system_i/stepper_div/inst/counter1_carry__0/O[1]
                         net (fo=20, routed)          0.266     5.795    system_i/stepper_div/inst/counter1[10]
    SLICE_X17Y178        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.154     5.949 r  system_i/stepper_div/inst/counter0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.149     6.098    system_i/stepper_div/inst/counter0__0_carry__0_i_7_n_0
    SLICE_X17Y180        CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[6])
                                                      0.266     6.364 r  system_i/stepper_div/inst/counter0__0_carry__0/O[6]
                         net (fo=3, routed)           0.170     6.534    system_i/stepper_div/inst/counter0__0_carry__0_n_9
    SLICE_X15Y180        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     6.590 f  system_i/stepper_div/inst/counter0__65_carry__0_i_22/O
                         net (fo=2, routed)           0.101     6.691    system_i/stepper_div/inst/counter0__65_carry__0_i_22_n_0
    SLICE_X15Y181        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.056     6.747 r  system_i/stepper_div/inst/counter0__65_carry__0_i_6/O
                         net (fo=2, routed)           0.108     6.855    system_i/stepper_div/inst/counter0__65_carry__0_i_6_n_0
    SLICE_X16Y181        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     7.042 r  system_i/stepper_div/inst/counter0__65_carry__0_i_14/O
                         net (fo=1, routed)           0.015     7.057    system_i/stepper_div/inst/counter0__65_carry__0_i_14_n_0
    SLICE_X16Y181        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     7.276 f  system_i/stepper_div/inst/counter0__65_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.306    system_i/stepper_div/inst/counter0__65_carry__0_n_0
    SLICE_X16Y182        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.371 f  system_i/stepper_div/inst/counter0__65_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.401    system_i/stepper_div/inst/counter0__65_carry__1_n_0
    SLICE_X16Y183        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.128     7.529 f  system_i/stepper_div/inst/counter0__65_carry__2/CO[4]
                         net (fo=12, routed)          0.231     7.760    system_i/stepper_div/inst/counter0__65_carry__2_n_3
    SLICE_X16Y186        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.097     7.857 r  system_i/stepper_div/inst/counter0__126_carry_i_1/O
                         net (fo=4, routed)           0.264     8.121    system_i/stepper_div/inst/counter0__126_carry_i_1_n_0
    SLICE_X16Y186        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[2])
                                                      0.156     8.277 r  system_i/stepper_div/inst/counter0__134_carry/O[2]
                         net (fo=2, routed)           0.201     8.478    system_i/stepper_div/inst/counter0__134_carry_n_13
    SLICE_X16Y187        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.536 r  system_i/stepper_div/inst/counter0__157_carry_i_5/O
                         net (fo=1, routed)           0.014     8.550    system_i/stepper_div/inst/counter0__157_carry_i_5_n_0
    SLICE_X16Y187        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.077     8.627 r  system_i/stepper_div/inst/counter0__157_carry/O[0]
                         net (fo=1, routed)           0.208     8.835    system_i/stepper_div/inst/counter0__157_carry_n_15
    SLICE_X17Y186        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.084     8.919 r  system_i/stepper_div/inst/counter0__170_carry__0_i_1/O
                         net (fo=1, routed)           0.021     8.940    system_i/stepper_div/inst/counter0__170_carry__0_i_1_n_0
    SLICE_X17Y186        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.115 r  system_i/stepper_div/inst/counter0__170_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.145    system_i/stepper_div/inst/counter0__170_carry__0_n_0
    SLICE_X17Y187        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.223 r  system_i/stepper_div/inst/counter0__170_carry__1/O[0]
                         net (fo=2, routed)           0.390     9.613    system_i/stepper_div/inst/counter0__170_carry__1_n_15
    SLICE_X18Y185        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[6])
                                                      0.239     9.852 r  system_i/stepper_div/inst/counter0__223_carry__0/CO[6]
                         net (fo=16, routed)          0.167    10.019    system_i/stepper_div/inst/counter0__223_carry__0_n_1
    SLICE_X19Y185        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.082    10.101 r  system_i/stepper_div/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.067    10.168    system_i/stepper_div/inst/p_0_in[13]
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.546    10.089    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/C
                         clock pessimism             -0.413     9.676    
                         clock uncertainty           -0.062     9.614    
    SLICE_X19Y185        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.044     9.658    system_i/stepper_div/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 -0.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.113ns (47.679%)  route 0.124ns (52.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      2.441ns (routing 1.197ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.727ns (routing 1.302ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.441     4.984    system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X11Y198        FDRE                                         r  system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.113     5.097 r  system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[6]/Q
                         net (fo=2, routed)           0.124     5.221    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[6]
    SLICE_X12Y198        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.727     4.627    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X12Y198        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]/C
                         clock pessimism              0.483     5.110    
    SLICE_X12Y198        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.211    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.211    
                         arrival time                           5.221    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/start_addr_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.112ns (48.276%)  route 0.120ns (51.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.577ns
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      2.407ns (routing 1.197ns, distribution 1.210ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.302ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.407     4.950    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X12Y101        FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     5.062 r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/fifo_wreq/q_reg[49]/Q
                         net (fo=1, routed)           0.120     5.182    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/fifo_wreq_n_51
    SLICE_X13Y101        FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/start_addr_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.677     4.577    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X13Y101        FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/start_addr_reg[51]/C
                         clock pessimism              0.493     5.070    
    SLICE_X13Y101        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     5.172    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/start_addr_reg[51]
  -------------------------------------------------------------------
                         required time                         -5.172    
                         arrival time                           5.182    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.114ns (47.899%)  route 0.124ns (52.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      2.441ns (routing 1.197ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.727ns (routing 1.302ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.441     4.984    system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X11Y198        FDRE                                         r  system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.114     5.098 r  system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/Q
                         net (fo=2, routed)           0.124     5.222    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[8]
    SLICE_X12Y198        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.727     4.627    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X12Y198        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/C
                         clock pessimism              0.483     5.110    
    SLICE_X12Y198        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     5.210    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.210    
                         arrival time                           5.222    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.115ns (48.117%)  route 0.124ns (51.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      2.472ns (routing 1.197ns, distribution 1.275ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.302ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.472     5.015    system_i/axi_inter1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X20Y194        FDRE                                         r  system_i/axi_inter1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y194        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     5.130 r  system_i/axi_inter1/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[36]/Q
                         net (fo=2, routed)           0.124     5.254    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[1]
    SLICE_X19Y193        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.755     4.655    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X19Y193        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]/C
                         clock pessimism              0.484     5.139    
    SLICE_X19Y193        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.242    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -5.242    
                         arrival time                           5.254    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.112ns (56.566%)  route 0.086ns (43.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.594ns
    Source Clock Delay      (SCD):    4.955ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      2.412ns (routing 1.197ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.694ns (routing 1.302ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.412     4.955    system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y180         FDRE                                         r  system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.112     5.067 r  system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.086     5.153    system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X4Y180         SRLC32E                                      r  system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.694     4.594    system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y180         SRLC32E                                      r  system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.483     5.077    
    SLICE_X4Y180         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     5.138    system_i/axi_inter/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -5.138    
                         arrival time                           5.153    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.112ns (47.458%)  route 0.124ns (52.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.589ns
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      2.420ns (routing 1.197ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.689ns (routing 1.302ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.420     4.963    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X19Y71         FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     5.075 r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]/Q
                         net (fo=1, routed)           0.124     5.199    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/buff_rdata_n_41
    SLICE_X20Y71         FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.689     4.589    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/ap_clk
    SLICE_X20Y71         FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[0]/C
                         clock pessimism              0.493     5.082    
    SLICE_X20Y71         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.183    system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.183    
                         arrival time                           5.199    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.090%)  route 0.131ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.627ns
    Source Clock Delay      (SCD):    4.984ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      2.441ns (routing 1.197ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.727ns (routing 1.302ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.441     4.984    system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X11Y198        FDRE                                         r  system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y198        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.112     5.096 r  system_i/axi_inter1/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/Q
                         net (fo=2, routed)           0.131     5.227    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[7]
    SLICE_X12Y198        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.727     4.627    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X12Y198        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]/C
                         clock pessimism              0.483     5.110    
    SLICE_X12Y198        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.101     5.211    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.211    
                         arrival time                           5.227    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.112ns (46.090%)  route 0.131ns (53.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      2.463ns (routing 1.197ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.746ns (routing 1.302ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.463     5.006    system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X17Y198        FDRE                                         r  system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     5.118 r  system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[39]/Q
                         net (fo=2, routed)           0.131     5.249    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[4]
    SLICE_X16Y197        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.746     4.646    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y197        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[39]/C
                         clock pessimism              0.484     5.130    
    SLICE_X16Y197        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     5.233    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -5.233    
                         arrival time                           5.249    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/req_fifo/q_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/rs_req/data_p2_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.112ns (45.161%)  route 0.136ns (54.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.570ns
    Source Clock Delay      (SCD):    4.933ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Net Delay (Source):      2.390ns (routing 1.197ns, distribution 1.193ns)
  Clock Net Delay (Destination): 2.670ns (routing 1.302ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.390     4.933    system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/req_fifo/ap_clk
    SLICE_X10Y85         FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/req_fifo/q_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.045 r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/req_fifo/q_reg[64]/Q
                         net (fo=2, routed)           0.136     5.181    system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/rs_req/D[62]
    SLICE_X8Y85          FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/rs_req/data_p2_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.670     4.570    system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/rs_req/ap_clk
    SLICE_X8Y85          FDRE                                         r  system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/rs_req/data_p2_reg[64]/C
                         clock pessimism              0.493     5.063    
    SLICE_X8Y85          FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     5.164    system_i/krnl_vadd_1/inst/gmem_m_axi_U/wreq_throttle/rs_req/data_p2_reg[64]
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           5.181    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.112ns (45.344%)  route 0.135ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Net Delay (Source):      2.463ns (routing 1.197ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.746ns (routing 1.302ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.463     5.006    system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X17Y198        FDRE                                         r  system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     5.118 r  system_i/axi_inter1/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[43]/Q
                         net (fo=2, routed)           0.135     5.253    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[8]
    SLICE_X16Y197        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.746     4.646    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y197        FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[43]/C
                         clock pessimism              0.484     5.130    
    SLICE_X16Y197        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     5.233    system_i/axi_inter1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                         -5.233    
                         arrival time                           5.253    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB18_X0Y28   system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         5.000       3.040      RAMB18_X0Y28   system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB18_X0Y26   system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         5.000       3.040      RAMB18_X0Y26   system_i/krnl_vadd_1/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         5.000       3.040      RAMB18_X0Y27   system_i/krnl_vadd_1/inst/v1_buffer_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.960         5.000       3.040      RAMB18_X0Y27   system_i/krnl_vadd_1/inst/v1_buffer_U/ram_reg/CLKBWRCLK
Min Period        n/a     SRL16E/CLK          n/a            1.524         5.000       3.476      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         2.500       1.738      SLICE_X13Y186  system_i/axi_i2c/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.799ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.114ns (12.896%)  route 0.770ns (87.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 9.954 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.411ns (routing 1.197ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.770     5.462    system_i/stepper_div/inst/rst
    SLICE_X17Y178        FDCE                                         f  system_i/stepper_div/inst/counter_reg[0]_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.411     9.954    system_i/stepper_div/inst/clk_in
    SLICE_X17Y178        FDCE                                         r  system_i/stepper_div/inst/counter_reg[0]_replica/C
                         clock pessimism             -0.538     9.416    
                         clock uncertainty           -0.062     9.354    
    SLICE_X17Y178        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093     9.261    system_i/stepper_div/inst/counter_reg[0]_replica
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                          -5.462    
  -------------------------------------------------------------------
                         slack                                  3.799    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.114ns (13.103%)  route 0.756ns (86.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 10.002 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.459ns (routing 1.197ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.756     5.448    system_i/stepper_div/inst/rst
    SLICE_X16Y182        FDCE                                         f  system_i/stepper_div/inst/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.459    10.002    system_i/stepper_div/inst/clk_in
    SLICE_X16Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[4]/C
                         clock pessimism             -0.483     9.519    
                         clock uncertainty           -0.062     9.457    
    SLICE_X16Y182        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093     9.364    system_i/stepper_div/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.364    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.114ns (13.103%)  route 0.756ns (86.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 10.005 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.462ns (routing 1.197ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.756     5.448    system_i/stepper_div/inst/rst
    SLICE_X16Y182        FDCE                                         f  system_i/stepper_div/inst/counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.462    10.005    system_i/stepper_div/inst/clk_in
    SLICE_X16Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[3]/C
                         clock pessimism             -0.483     9.522    
                         clock uncertainty           -0.062     9.460    
    SLICE_X16Y182        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093     9.367    system_i/stepper_div/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.367    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.114ns (14.197%)  route 0.689ns (85.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.197ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.689     5.381    system_i/stepper_div/inst/rst
    SLICE_X17Y182        FDCE                                         f  system_i/stepper_div/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.465    10.008    system_i/stepper_div/inst/clk_in
    SLICE_X17Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[0]/C
                         clock pessimism             -0.483     9.525    
                         clock uncertainty           -0.062     9.463    
    SLICE_X17Y182        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093     9.370    system_i/stepper_div/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.114ns (14.197%)  route 0.689ns (85.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.197ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.689     5.381    system_i/stepper_div/inst/rst
    SLICE_X17Y182        FDCE                                         f  system_i/stepper_div/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.465    10.008    system_i/stepper_div/inst/clk_in
    SLICE_X17Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[1]/C
                         clock pessimism             -0.483     9.525    
                         clock uncertainty           -0.062     9.463    
    SLICE_X17Y182        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093     9.370    system_i/stepper_div/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.114ns (14.197%)  route 0.689ns (85.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 10.008 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.465ns (routing 1.197ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.689     5.381    system_i/stepper_div/inst/rst
    SLICE_X17Y182        FDCE                                         f  system_i/stepper_div/inst/counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.465    10.008    system_i/stepper_div/inst/clk_in
    SLICE_X17Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[2]/C
                         clock pessimism             -0.483     9.525    
                         clock uncertainty           -0.062     9.463    
    SLICE_X17Y182        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093     9.370    system_i/stepper_div/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.370    
                         arrival time                          -5.381    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[13]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.114ns (12.852%)  route 0.773ns (87.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.773     5.465    system_i/stepper_div/inst/rst
    SLICE_X18Y183        FDCE                                         f  system_i/stepper_div/inst/counter_reg[13]_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]_replica/C
                         clock pessimism             -0.484     9.610    
                         clock uncertainty           -0.062     9.548    
    SLICE_X18Y183        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.093     9.455    system_i/stepper_div/inst/counter_reg[13]_replica
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[14]_replica/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.114ns (12.852%)  route 0.773ns (87.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.773     5.465    system_i/stepper_div/inst/rst
    SLICE_X18Y183        FDCE                                         f  system_i/stepper_div/inst/counter_reg[14]_replica/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]_replica/C
                         clock pessimism             -0.484     9.610    
                         clock uncertainty           -0.062     9.548    
    SLICE_X18Y183        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.093     9.455    system_i/stepper_div/inst/counter_reg[14]_replica
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.114ns (12.852%)  route 0.773ns (87.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.773     5.465    system_i/stepper_div/inst/rst
    SLICE_X18Y183        FDCE                                         f  system_i/stepper_div/inst/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[7]/C
                         clock pessimism             -0.484     9.610    
                         clock uncertainty           -0.062     9.548    
    SLICE_X18Y183        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093     9.455    system_i/stepper_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.114ns (12.852%)  route 0.773ns (87.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 10.094 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.678ns (routing 1.302ns, distribution 1.376ns)
  Clock Net Delay (Destination): 2.551ns (routing 1.197ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.678     4.578    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.692 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.773     5.465    system_i/stepper_div/inst/rst
    SLICE_X18Y183        FDCE                                         f  system_i/stepper_div/inst/counter_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        2.551    10.094    system_i/stepper_div/inst/clk_in
    SLICE_X18Y183        FDCE                                         r  system_i/stepper_div/inst/counter_reg[8]/C
                         clock pessimism             -0.484     9.610    
                         clock uncertainty           -0.062     9.548    
    SLICE_X18Y183        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093     9.455    system_i/stepper_div/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  3.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.790ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.747     2.862    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[17]/C
                         clock pessimism              0.445     3.307    
    SLICE_X19Y185        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.018     3.289    system_i/stepper_div/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.862ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.790ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.747     2.862    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[18]/C
                         clock pessimism              0.445     3.307    
    SLICE_X19Y185        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.018     3.289    system_i/stepper_div/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.289    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.083ns (24.198%)  route 0.260ns (75.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.790ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.260     3.465    system_i/stepper_div/inst/rst
    SLICE_X18Y182        FDCE                                         f  system_i/stepper_div/inst/counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.681     2.796    system_i/stepper_div/inst/clk_in
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
                         clock pessimism              0.445     3.241    
    SLICE_X18Y182        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.018     3.223    system_i/stepper_div/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.083ns (24.198%)  route 0.260ns (75.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.790ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.260     3.465    system_i/stepper_div/inst/rst
    SLICE_X18Y182        FDCE                                         f  system_i/stepper_div/inst/counter_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.681     2.796    system_i/stepper_div/inst/clk_in
    SLICE_X18Y182        FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/C
                         clock pessimism              0.445     3.241    
    SLICE_X18Y182        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.018     3.223    system_i/stepper_div/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.223    
                         arrival time                           3.465    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.790ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.676     2.791    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/C
                         clock pessimism              0.445     3.236    
    SLICE_X19Y185        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     3.218    system_i/stepper_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.790ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.676     2.791    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[11]/C
                         clock pessimism              0.445     3.236    
    SLICE_X19Y185        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     3.218    system_i/stepper_div/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.790ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.676     2.791    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
                         clock pessimism              0.445     3.236    
    SLICE_X19Y185        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     3.218    system_i/stepper_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.790ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.676     2.791    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/C
                         clock pessimism              0.445     3.236    
    SLICE_X19Y185        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     3.218    system_i/stepper_div/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.790ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.676     2.791    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]/C
                         clock pessimism              0.445     3.236    
    SLICE_X19Y185        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     3.218    system_i/stepper_div/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.083ns (23.446%)  route 0.271ns (76.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.471ns (routing 0.727ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.790ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.471     3.122    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X7Y183         FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     3.205 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=68, routed)          0.271     3.476    system_i/stepper_div/inst/rst
    SLICE_X19Y185        FDCE                                         f  system_i/stepper_div/inst/counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X0Y2 (CLOCK_ROOT)    net (fo=9173, routed)        1.676     2.791    system_i/stepper_div/inst/clk_in
    SLICE_X19Y185        FDCE                                         r  system_i/stepper_div/inst/counter_reg[15]/C
                         clock pessimism              0.445     3.236    
    SLICE_X19Y185        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     3.218    system_i/stepper_div/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.476    
  -------------------------------------------------------------------
                         slack                                  0.258    





