(edif ac97_if
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2014 12 7 19 25 32)
      (program "Xilinx ngc2edif" (version "P.68d"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ac97_if.ngc ac97_if.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD_1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell SRLC16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port Q15
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ac97_if_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ac97_if
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port SData_In
              (direction INPUT)
            )
            (port PCM_Record_Valid
              (direction OUTPUT)
            )
            (port SData_Out
              (direction OUTPUT)
            )
            (port ClkIn
              (direction INPUT)
            )
            (port Reset
              (direction INPUT)
            )
            (port AC97Clk
              (direction INPUT)
            )
            (port AC97Reset_n
              (direction OUTPUT)
            )
            (port Sync
              (direction OUTPUT)
            )
            (port PCM_Playback_Accept
              (direction OUTPUT)
            )
            (port (array (rename PCM_Record_Right "PCM_Record_Right<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename PCM_Record_Left "PCM_Record_Left<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename PCM_Playback_Right "PCM_Playback_Right<15:0>") 16)
              (direction INPUT))
            (port (array (rename PCM_Playback_Left "PCM_Playback_Left<15:0>") 16)
              (direction INPUT))
            (designator "xc5vlx110t-1-ff1136")
            (property TYPE (string "ac97_if") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:PCM_Record_Right<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:PCM_Record_Left<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:PCM_Playback_Right<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:PCM_Playback_Left<15:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ac97_if_ac97_if") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename AC97Reset_n_i_renamed_0 "AC97Reset_n_i")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename pcm_playback_accept_ClkIn_0_renamed_1 "pcm_playback_accept_ClkIn_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pcm_record_valid_ClkIn_0_renamed_2 "pcm_record_valid_ClkIn_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pcm_playback_accept_ClkIn_1_renamed_3 "pcm_playback_accept_ClkIn_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pcm_playback_accept_ClkIn_renamed_4 "pcm_playback_accept_ClkIn")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pcm_record_valid_ClkIn_1_renamed_5 "pcm_record_valid_ClkIn_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename pcm_record_valid_ClkIn_renamed_6 "pcm_record_valid_ClkIn")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance reset_counter_0
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_1
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_2
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_3
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_4
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_5
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_6
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_7
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_8
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_9
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance reset_counter_10
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance command_num_0
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance command_num_1
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance command_num_2
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance command_num_3
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_0__ "Mcount_reset_counter_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_0__ "Mcount_reset_counter_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_1__ "Mcount_reset_counter_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_1__ "Mcount_reset_counter_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_2__ "Mcount_reset_counter_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_2__ "Mcount_reset_counter_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_3__ "Mcount_reset_counter_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_3__ "Mcount_reset_counter_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_4__ "Mcount_reset_counter_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_4__ "Mcount_reset_counter_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_5__ "Mcount_reset_counter_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_5__ "Mcount_reset_counter_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_6__ "Mcount_reset_counter_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_6__ "Mcount_reset_counter_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_7__ "Mcount_reset_counter_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_7__ "Mcount_reset_counter_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_8__ "Mcount_reset_counter_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_8__ "Mcount_reset_counter_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_9__ "Mcount_reset_counter_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_9__ "Mcount_reset_counter_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_10__ "Mcount_reset_counter_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd2_renamed_7 "command_SM_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd5_renamed_8 "command_SM_FSM_FFd5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd1_renamed_9 "command_SM_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_frame_end_i_renamed_10 "ac97_core_I/ac97_timing_I_1/frame_end_i")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_sync_i_renamed_11 "ac97_core_I/ac97_timing_I_1/sync_i")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_slotnum_i_0 "ac97_core_I/ac97_timing_I_1/slotnum_i_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_slotnum_i_1 "ac97_core_I/ac97_timing_I_1/slotnum_i_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_slotnum_i_2 "ac97_core_I/ac97_timing_I_1/slotnum_i_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_slotnum_i_3 "ac97_core_I/ac97_timing_I_1/slotnum_i_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_bitnum_i_0 "ac97_core_I/ac97_timing_I_1/bitnum_i_0")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_bitnum_i_1 "ac97_core_I/ac97_timing_I_1/bitnum_i_1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_bitnum_i_2 "ac97_core_I/ac97_timing_I_1/bitnum_i_2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_bitnum_i_3 "ac97_core_I/ac97_timing_I_1/bitnum_i_3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_bitnum_i_4 "ac97_core_I/ac97_timing_I_1/bitnum_i_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd2_renamed_12 "ac97_core_I/reg_if_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd1_renamed_13 "ac97_core_I/reg_if_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_renamed_14 "ac97_core_I/reg_if_state_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_0 "ac97_core_I/PCM_Record_Right_i_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_1 "ac97_core_I/PCM_Record_Right_i_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_2 "ac97_core_I/PCM_Record_Right_i_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_3 "ac97_core_I/PCM_Record_Right_i_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_4 "ac97_core_I/PCM_Record_Right_i_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_5 "ac97_core_I/PCM_Record_Right_i_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_6 "ac97_core_I/PCM_Record_Right_i_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_7 "ac97_core_I/PCM_Record_Right_i_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_8 "ac97_core_I/PCM_Record_Right_i_8")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_9 "ac97_core_I/PCM_Record_Right_i_9")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_10 "ac97_core_I/PCM_Record_Right_i_10")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_11 "ac97_core_I/PCM_Record_Right_i_11")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_12 "ac97_core_I/PCM_Record_Right_i_12")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_13 "ac97_core_I/PCM_Record_Right_i_13")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_14 "ac97_core_I/PCM_Record_Right_i_14")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_15 "ac97_core_I/PCM_Record_Right_i_15")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_record_pcm_left_valid_renamed_15 "ac97_core_I/record_pcm_left_valid")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_0 "ac97_core_I/PCM_Record_Left_i_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_1 "ac97_core_I/PCM_Record_Left_i_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_2 "ac97_core_I/PCM_Record_Left_i_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_3 "ac97_core_I/PCM_Record_Left_i_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_4 "ac97_core_I/PCM_Record_Left_i_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_5 "ac97_core_I/PCM_Record_Left_i_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_6 "ac97_core_I/PCM_Record_Left_i_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_7 "ac97_core_I/PCM_Record_Left_i_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_8 "ac97_core_I/PCM_Record_Left_i_8")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_9 "ac97_core_I/PCM_Record_Left_i_9")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_10 "ac97_core_I/PCM_Record_Left_i_10")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_11 "ac97_core_I/PCM_Record_Left_i_11")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_12 "ac97_core_I/PCM_Record_Left_i_12")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_13 "ac97_core_I/PCM_Record_Left_i_13")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_14 "ac97_core_I/PCM_Record_Left_i_14")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_15 "ac97_core_I/PCM_Record_Left_i_15")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_codec_rdy_i_renamed_16 "ac97_core_I/codec_rdy_i")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_reg_busy_i_renamed_17 "ac97_core_I/ac97_reg_busy_i")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_addr_2 "ac97_core_I/register_addr_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_addr_3 "ac97_core_I/register_addr_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_addr_4 "ac97_core_I/register_addr_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_addr_5 "ac97_core_I/register_addr_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_data_0 "ac97_core_I/register_data_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_data_4 "ac97_core_I/register_data_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_data_5 "ac97_core_I/register_data_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_data_6 "ac97_core_I/register_data_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_19 "ac97_core_I/data_in_19")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_18 "ac97_core_I/data_in_18")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_17 "ac97_core_I/data_in_17")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_16 "ac97_core_I/data_in_16")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_15 "ac97_core_I/data_in_15")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_14 "ac97_core_I/data_in_14")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_13 "ac97_core_I/data_in_13")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_12 "ac97_core_I/data_in_12")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_11 "ac97_core_I/data_in_11")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_10 "ac97_core_I/data_in_10")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_9 "ac97_core_I/data_in_9")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_8 "ac97_core_I/data_in_8")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_7 "ac97_core_I/data_in_7")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_6 "ac97_core_I/data_in_6")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_5 "ac97_core_I/data_in_5")
              (viewRef view_1 (cellRef FD_1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_write_cmd_renamed_18 "ac97_core_I/register_write_cmd")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_19 "ac97_core_I/data_out_19")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_18 "ac97_core_I/data_out_18")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_17 "ac97_core_I/data_out_17")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_16 "ac97_core_I/data_out_16")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_15 "ac97_core_I/data_out_15")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_14 "ac97_core_I/data_out_14")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_13 "ac97_core_I/data_out_13")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_12 "ac97_core_I/data_out_12")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_11 "ac97_core_I/data_out_11")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_10 "ac97_core_I/data_out_10")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_9 "ac97_core_I/data_out_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_8 "ac97_core_I/data_out_8")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_7 "ac97_core_I/data_out_7")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_6 "ac97_core_I/data_out_6")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_5 "ac97_core_I/data_out_5")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_4 "ac97_core_I/data_out_4")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_Valid1 "ac97_core_I/PCM_Record_Left_Valid1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Playback_Left_Accept1 "ac97_core_I/PCM_Playback_Left_Accept1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd5_In1 "command_SM_FSM_FFd5-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd2_In1 "command_SM_FSM_FFd2-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_1_11 "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_1_11 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Mcount_command_num_xor_1_11 "Mcount_command_num_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename Mcount_command_num_xor_2_11 "Mcount_command_num_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6C") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_0_11 "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i_xor<0>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5515") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_3_11 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6CCC") (owner "Xilinx"))
            )
            (instance (rename Mcount_command_num_xor_3_11 "Mcount_command_num_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6CCC") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_2_11 "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i_xor<2>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3CD0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_3_11 "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6CC4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_2_11 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i_xor<2>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "78787078") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Right_i_and00001 "ac97_core_I/PCM_Record_Right_i_and00001")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01000000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_sync_i_and00011 "ac97_core_I/ac97_timing_I_1/sync_i_and00011")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_frame_end_i_and00001 "ac97_core_I/ac97_timing_I_1/frame_end_i_and00001")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_sync_i_not00013 "ac97_core_I/ac97_timing_I_1/sync_i_not00013")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "55D5555500800000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_sync_i_not00011_SW0 "ac97_core_I/ac97_timing_I_1/sync_i_not00011_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFB") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_sync_i_not00011 "ac97_core_I/ac97_timing_I_1/sync_i_not00011")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000080000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_16__SW0 "ac97_core_I/data_out_mux0001<16>_SW0")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B9A83120") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_19__SW0 "ac97_core_I/data_out_mux0001<19>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ECA8FDB964207531") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_15__SW0 "ac97_core_I/data_out_mux0001<15>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDB9ECA875316420") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_4_1 "ac97_core_I/data_out_mux0001<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AC000000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_sync_i_not000121 "ac97_core_I/ac97_timing_I_1/sync_i_not000121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000004") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_slot_end_i_or00001 "ac97_core_I/ac97_timing_I_1/slot_end_i_or00001")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8088808000080000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_18__ "ac97_core_I/data_out_mux0001<18>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA0C00000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_cmp_ne0000_SW0 "ac97_core_I/reg_if_state_cmp_ne0000_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFF7FBFDFE") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In27_renamed_19 "ac97_core_I/reg_if_state_FSM_FFd3-In27")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ABF1") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In28_renamed_20 "ac97_core_I/reg_if_state_FSM_FFd3-In28")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In311 "ac97_core_I/reg_if_state_FSM_FFd3-In311")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21 "ac97_core_I/reg_if_state_FSM_FFd3-In101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "000000EA00000040") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22 "ac97_core_I/reg_if_state_FSM_FFd3-In107")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFAA80FFFFAA88") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd2_In26_renamed_23 "ac97_core_I/reg_if_state_FSM_FFd2-In26")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "62") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd2_In57_renamed_24 "ac97_core_I/reg_if_state_FSM_FFd2-In57")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_24 "ROM/ROMData_24")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom00002411 "ROM/Mrom_ROMData_rom00002411")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7F") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_20 "ROM/ROMData_20")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom00002011 "ROM/Mrom_ROMData_rom00002011")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_19 "ROM/ROMData_19")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_18 "ROM/ROMData_18")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom000011311 "ROM/Mrom_ROMData_rom000011311")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_17 "ROM/ROMData_17")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom00001711 "ROM/Mrom_ROMData_rom00001711")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_15 "ROM/ROMData_15")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom00001511 "ROM/Mrom_ROMData_rom00001511")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_3 "ROM/ROMData_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom00001111 "ROM/Mrom_ROMData_rom00001111")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "36") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_2 "ROM/ROMData_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom00001011 "ROM/Mrom_ROMData_rom00001011")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename ROM_ROMData_1 "ROM/ROMData_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ROM_Mrom_ROMData_rom0000121 "ROM/Mrom_ROMData_rom0000121")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd3_renamed_25 "command_SM_FSM_FFd3")
              (viewRef view_1 (cellRef FDRS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd3_In11 "command_SM_FSM_FFd3-In11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd6_renamed_26 "command_SM_FSM_FFd6")
              (viewRef view_1 (cellRef FDRS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd6_In11 "command_SM_FSM_FFd6-In11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename command_SM_FSM_FFd7_renamed_27 "command_SM_FSM_FFd7")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_1__rt_renamed_28 "Mcount_reset_counter_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_2__rt_renamed_29 "Mcount_reset_counter_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_3__rt_renamed_30 "Mcount_reset_counter_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_4__rt_renamed_31 "Mcount_reset_counter_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_5__rt_renamed_32 "Mcount_reset_counter_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_6__rt_renamed_33 "Mcount_reset_counter_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_7__rt_renamed_34 "Mcount_reset_counter_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_8__rt_renamed_35 "Mcount_reset_counter_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_cy_9__rt_renamed_36 "Mcount_reset_counter_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_xor_10__rt_renamed_37 "Mcount_reset_counter_xor<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_14__SW4 "ac97_core_I/data_out_mux0001<14>_SW4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDB9ECA875316420") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_13__SW4 "ac97_core_I/data_out_mux0001<13>_SW4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FDB9ECA875316420") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_18_21 "ac97_core_I/data_out_mux0001<18>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_cmp_ne0000_SW1 "ac97_core_I/reg_if_state_cmp_ne0000_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8241") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In122 "ac97_core_I/reg_if_state_FSM_FFd3-In122")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F0F0F4F0") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_cmp_ne0000_SW2 "ac97_core_I/reg_if_state_cmp_ne0000_SW2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "08020401") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd2_In122 "ac97_core_I/reg_if_state_FSM_FFd2-In122")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFDDFFCDFFCCFFCC") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38 "ac97_core_I/reg_if_state_FSM_FFd2-In92")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8088888888888888") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_18__SW0 "ac97_core_I/data_out_mux0001<18>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "030000000300AAAA") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In31_SW0 "ac97_core_I/reg_if_state_FSM_FFd3-In31_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In71 "ac97_core_I/reg_if_state_FSM_FFd3-In71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000200000000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In31_SW1 "ac97_core_I/reg_if_state_FSM_FFd3-In31_SW1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F7") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39 "ac97_core_I/reg_if_state_FSM_FFd2-In43")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5500570255005500") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_accept_pcm_left_renamed_40 "ac97_core_I/accept_pcm_left")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_codec_rdy_i_and00001 "ac97_core_I/codec_rdy_i_and00001")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00010000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_PCM_Record_Left_i_and00001 "ac97_core_I/PCM_Record_Left_i_and00001")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00400000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_7__SW4 "ac97_core_I/data_out_mux0001<7>_SW4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "151FB5BF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_7__ "ac97_core_I/data_out_mux0001<7>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_6__SW4 "ac97_core_I/data_out_mux0001<6>_SW4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "151FB5BF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_6__ "ac97_core_I/data_out_mux0001<6>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_5__SW4 "ac97_core_I/data_out_mux0001<5>_SW4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "151FB5BF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_5__ "ac97_core_I/data_out_mux0001<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_9__SW1 "ac97_core_I/data_out_mux0001<9>_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1BFF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_9__ "ac97_core_I/data_out_mux0001<9>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_8__SW1 "ac97_core_I/data_out_mux0001<8>_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1BFF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_8__ "ac97_core_I/data_out_mux0001<8>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_12__SW1 "ac97_core_I/data_out_mux0001<12>_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1BFF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_12__ "ac97_core_I/data_out_mux0001<12>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_11__SW1 "ac97_core_I/data_out_mux0001<11>_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1BFF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_11__ "ac97_core_I/data_out_mux0001<11>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_10__SW1 "ac97_core_I/data_out_mux0001<10>_SW1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1BFF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_10__ "ac97_core_I/data_out_mux0001<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_17__SW1 "ac97_core_I/data_out_mux0001<17>_SW1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF57DF") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_17__ "ac97_core_I/data_out_mux0001<17>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DCDCDCFE10101032") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_14__ "ac97_core_I/data_out_mux0001<14>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010105410") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_13__ "ac97_core_I/data_out_mux0001<13>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1010101010105410") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_16__ "ac97_core_I/data_out_mux0001<16>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F4F4F4F4F4F4FEF4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_19__ "ac97_core_I/data_out_mux0001<19>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F4F4F4F4F4F4FEF4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_out_mux0001_15__ "ac97_core_I/data_out_mux0001<15>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F4F4F4F4F4F4FEF4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_accept_pcm_right_and00001_SW0 "ac97_core_I/accept_pcm_right_and00001_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_accept_pcm_left_rstpot_renamed_41 "ac97_core_I/accept_pcm_left_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA8AAABAAA") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd3_In31_SW2 "ac97_core_I/reg_if_state_FSM_FFd3-In31_SW2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_reg_if_state_FSM_FFd1_In1 "ac97_core_I/reg_if_state_FSM_FFd1-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAEA2222AAAA2222") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1_SW2 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i_xor<4>1_SW2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i_xor<4>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AA2AAAA2AA2AAAA") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_register_write_cmd_and00001 "ac97_core_I/register_write_cmd_and00001")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000020000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_reg_busy_i_mux00001 "ac97_core_I/ac97_reg_busy_i_mux00001")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2A2B2A2A2A2A2A2A") (owner "Xilinx"))
            )
            (instance (rename Mcount_reset_counter_lut_0__INV_0 "Mcount_reset_counter_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pcm_record_valid_ClkIn_and0000_norst1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pcm_playback_accept_ClkIn_and0000_norst1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_0_11_INV_0 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mcount_command_num_xor_0_11_INV_0 "Mcount_command_num_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_counter_10__inv1_INV_0 "reset_counter<10>_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pcm_record_valid_ClkIn_0_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance pcm_playback_accept_ClkIn_0_inv1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename AC97Clk_inv_renamed_42 "AC97Clk_inv")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_Mshreg_data_in_4_renamed_43 "ac97_core_I/Mshreg_data_in_4")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename ac97_core_I_data_in_4 "ac97_core_I/data_in_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net AC97Clk
              (joined
                (portRef AC97Clk)
                (portRef C (instanceRef command_num_0))
                (portRef C (instanceRef command_num_1))
                (portRef C (instanceRef command_num_2))
                (portRef C (instanceRef command_num_3))
                (portRef C (instanceRef command_SM_FSM_FFd2_renamed_7))
                (portRef C (instanceRef command_SM_FSM_FFd5_renamed_8))
                (portRef C (instanceRef command_SM_FSM_FFd1_renamed_9))
                (portRef C (instanceRef ac97_core_I_data_out_4))
                (portRef C (instanceRef ac97_core_I_data_out_5))
                (portRef C (instanceRef ac97_core_I_data_out_6))
                (portRef C (instanceRef ac97_core_I_data_out_7))
                (portRef C (instanceRef ac97_core_I_data_out_8))
                (portRef C (instanceRef ac97_core_I_data_out_9))
                (portRef C (instanceRef ac97_core_I_data_out_10))
                (portRef C (instanceRef ac97_core_I_data_out_11))
                (portRef C (instanceRef ac97_core_I_data_out_12))
                (portRef C (instanceRef ac97_core_I_data_out_13))
                (portRef C (instanceRef ac97_core_I_data_out_14))
                (portRef C (instanceRef ac97_core_I_data_out_15))
                (portRef C (instanceRef ac97_core_I_data_out_16))
                (portRef C (instanceRef ac97_core_I_data_out_17))
                (portRef C (instanceRef ac97_core_I_data_out_18))
                (portRef C (instanceRef ac97_core_I_data_out_19))
                (portRef C (instanceRef ac97_core_I_register_write_cmd_renamed_18))
                (portRef C (instanceRef ac97_core_I_data_in_5))
                (portRef C (instanceRef ac97_core_I_data_in_6))
                (portRef C (instanceRef ac97_core_I_data_in_7))
                (portRef C (instanceRef ac97_core_I_data_in_8))
                (portRef C (instanceRef ac97_core_I_data_in_9))
                (portRef C (instanceRef ac97_core_I_data_in_10))
                (portRef C (instanceRef ac97_core_I_data_in_11))
                (portRef C (instanceRef ac97_core_I_data_in_12))
                (portRef C (instanceRef ac97_core_I_data_in_13))
                (portRef C (instanceRef ac97_core_I_data_in_14))
                (portRef C (instanceRef ac97_core_I_data_in_15))
                (portRef C (instanceRef ac97_core_I_data_in_16))
                (portRef C (instanceRef ac97_core_I_data_in_17))
                (portRef C (instanceRef ac97_core_I_data_in_18))
                (portRef C (instanceRef ac97_core_I_data_in_19))
                (portRef C (instanceRef ac97_core_I_register_data_6))
                (portRef C (instanceRef ac97_core_I_register_data_5))
                (portRef C (instanceRef ac97_core_I_register_data_4))
                (portRef C (instanceRef ac97_core_I_register_data_0))
                (portRef C (instanceRef ac97_core_I_register_addr_5))
                (portRef C (instanceRef ac97_core_I_register_addr_4))
                (portRef C (instanceRef ac97_core_I_register_addr_3))
                (portRef C (instanceRef ac97_core_I_register_addr_2))
                (portRef C (instanceRef ac97_core_I_ac97_reg_busy_i_renamed_17))
                (portRef C (instanceRef ac97_core_I_codec_rdy_i_renamed_16))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_15))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_14))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_13))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_12))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_11))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_10))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_9))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_8))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_7))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_6))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_5))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_4))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_3))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_2))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_1))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Left_i_0))
                (portRef C (instanceRef ac97_core_I_record_pcm_left_valid_renamed_15))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_15))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_14))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_13))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_12))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_11))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_10))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_9))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_8))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_7))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_6))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_5))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_4))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_3))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_2))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_1))
                (portRef C (instanceRef ac97_core_I_PCM_Record_Right_i_0))
                (portRef C (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_renamed_14))
                (portRef C (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_renamed_13))
                (portRef C (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_renamed_12))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_frame_end_i_renamed_10))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_renamed_11))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_0))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_1))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_2))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_3))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_0))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_1))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_2))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_3))
                (portRef C (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_4))
                (portRef C (instanceRef ROM_ROMData_24))
                (portRef C (instanceRef ROM_ROMData_20))
                (portRef C (instanceRef ROM_ROMData_19))
                (portRef C (instanceRef ROM_ROMData_18))
                (portRef C (instanceRef ROM_ROMData_17))
                (portRef C (instanceRef ROM_ROMData_15))
                (portRef C (instanceRef ROM_ROMData_3))
                (portRef C (instanceRef ROM_ROMData_2))
                (portRef C (instanceRef ROM_ROMData_1))
                (portRef C (instanceRef command_SM_FSM_FFd3_renamed_25))
                (portRef C (instanceRef command_SM_FSM_FFd6_renamed_26))
                (portRef C (instanceRef command_SM_FSM_FFd7_renamed_27))
                (portRef C (instanceRef ac97_core_I_accept_pcm_left_renamed_40))
                (portRef I (instanceRef AC97Clk_inv_renamed_42))
              )
            )
            (net AC97Clk_inv
              (joined
                (portRef O (instanceRef AC97Clk_inv_renamed_42))
                (portRef CLK (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
                (portRef C (instanceRef ac97_core_I_data_in_4))
              )
            )
            (net AC97Reset_n_i
              (joined
                (portRef AC97Reset_n)
                (portRef Q (instanceRef AC97Reset_n_i_renamed_0))
              )
            )
            (net ClkIn
              (joined
                (portRef ClkIn)
                (portRef C (instanceRef AC97Reset_n_i_renamed_0))
                (portRef C (instanceRef pcm_playback_accept_ClkIn_0_renamed_1))
                (portRef C (instanceRef pcm_record_valid_ClkIn_0_renamed_2))
                (portRef C (instanceRef pcm_playback_accept_ClkIn_1_renamed_3))
                (portRef C (instanceRef pcm_playback_accept_ClkIn_renamed_4))
                (portRef C (instanceRef pcm_record_valid_ClkIn_1_renamed_5))
                (portRef C (instanceRef pcm_record_valid_ClkIn_renamed_6))
                (portRef C (instanceRef reset_counter_0))
                (portRef C (instanceRef reset_counter_1))
                (portRef C (instanceRef reset_counter_2))
                (portRef C (instanceRef reset_counter_3))
                (portRef C (instanceRef reset_counter_4))
                (portRef C (instanceRef reset_counter_5))
                (portRef C (instanceRef reset_counter_6))
                (portRef C (instanceRef reset_counter_7))
                (portRef C (instanceRef reset_counter_8))
                (portRef C (instanceRef reset_counter_9))
                (portRef C (instanceRef reset_counter_10))
              )
            )
            (net (rename Mcount_reset_counter_cy_0_ "Mcount_reset_counter_cy<0>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_0__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_1__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_1__))
              )
            )
            (net (rename Mcount_reset_counter_cy_1_ "Mcount_reset_counter_cy<1>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_1__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_2__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_2__))
              )
            )
            (net (rename Mcount_reset_counter_cy_1__rt "Mcount_reset_counter_cy<1>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_1__rt_renamed_28))
                (portRef S (instanceRef Mcount_reset_counter_cy_1__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_1__))
              )
            )
            (net (rename Mcount_reset_counter_cy_2_ "Mcount_reset_counter_cy<2>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_2__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_3__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_3__))
              )
            )
            (net (rename Mcount_reset_counter_cy_2__rt "Mcount_reset_counter_cy<2>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_2__rt_renamed_29))
                (portRef S (instanceRef Mcount_reset_counter_cy_2__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_2__))
              )
            )
            (net (rename Mcount_reset_counter_cy_3_ "Mcount_reset_counter_cy<3>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_3__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_4__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_4__))
              )
            )
            (net (rename Mcount_reset_counter_cy_3__rt "Mcount_reset_counter_cy<3>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_3__rt_renamed_30))
                (portRef S (instanceRef Mcount_reset_counter_cy_3__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_3__))
              )
            )
            (net (rename Mcount_reset_counter_cy_4_ "Mcount_reset_counter_cy<4>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_4__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_5__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_5__))
              )
            )
            (net (rename Mcount_reset_counter_cy_4__rt "Mcount_reset_counter_cy<4>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_4__rt_renamed_31))
                (portRef S (instanceRef Mcount_reset_counter_cy_4__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_4__))
              )
            )
            (net (rename Mcount_reset_counter_cy_5_ "Mcount_reset_counter_cy<5>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_5__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_6__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_6__))
              )
            )
            (net (rename Mcount_reset_counter_cy_5__rt "Mcount_reset_counter_cy<5>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_5__rt_renamed_32))
                (portRef S (instanceRef Mcount_reset_counter_cy_5__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_5__))
              )
            )
            (net (rename Mcount_reset_counter_cy_6_ "Mcount_reset_counter_cy<6>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_6__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_7__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_7__))
              )
            )
            (net (rename Mcount_reset_counter_cy_6__rt "Mcount_reset_counter_cy<6>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_6__rt_renamed_33))
                (portRef S (instanceRef Mcount_reset_counter_cy_6__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_6__))
              )
            )
            (net (rename Mcount_reset_counter_cy_7_ "Mcount_reset_counter_cy<7>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_7__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_8__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_8__))
              )
            )
            (net (rename Mcount_reset_counter_cy_7__rt "Mcount_reset_counter_cy<7>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_7__rt_renamed_34))
                (portRef S (instanceRef Mcount_reset_counter_cy_7__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_7__))
              )
            )
            (net (rename Mcount_reset_counter_cy_8_ "Mcount_reset_counter_cy<8>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_8__))
                (portRef CI (instanceRef Mcount_reset_counter_cy_9__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_9__))
              )
            )
            (net (rename Mcount_reset_counter_cy_8__rt "Mcount_reset_counter_cy<8>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_8__rt_renamed_35))
                (portRef S (instanceRef Mcount_reset_counter_cy_8__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_8__))
              )
            )
            (net (rename Mcount_reset_counter_cy_9_ "Mcount_reset_counter_cy<9>")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_9__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_10__))
              )
            )
            (net (rename Mcount_reset_counter_cy_9__rt "Mcount_reset_counter_cy<9>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_cy_9__rt_renamed_36))
                (portRef S (instanceRef Mcount_reset_counter_cy_9__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_9__))
              )
            )
            (net (rename Mcount_reset_counter_lut_0_ "Mcount_reset_counter_lut<0>")
              (joined
                (portRef S (instanceRef Mcount_reset_counter_cy_0__))
                (portRef LI (instanceRef Mcount_reset_counter_xor_0__))
                (portRef O (instanceRef Mcount_reset_counter_lut_0__INV_0))
              )
            )
            (net (rename Mcount_reset_counter_xor_10__rt "Mcount_reset_counter_xor<10>_rt")
              (joined
                (portRef O (instanceRef Mcount_reset_counter_xor_10__rt_renamed_37))
                (portRef LI (instanceRef Mcount_reset_counter_xor_10__))
              )
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CI (instanceRef Mcount_reset_counter_cy_0__))
                (portRef CI (instanceRef Mcount_reset_counter_xor_0__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_1__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_2__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_3__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_4__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_5__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_6__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_7__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_8__))
                (portRef DI (instanceRef Mcount_reset_counter_cy_9__))
                (portRef D (instanceRef command_SM_FSM_FFd7_renamed_27))
                (portRef A2 (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
                (portRef A3 (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef Mcount_reset_counter_cy_0__))
                (portRef CE (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
                (portRef A0 (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
                (portRef A1 (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
                (portRef CE (instanceRef ac97_core_I_data_in_4))
              )
            )
            (net N3
              (joined
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011_SW0))
                (portRef I5 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011))
              )
            )
            (net N48
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_18__SW0))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_18__))
              )
            )
            (net N5
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_16__SW0))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_16__))
              )
            )
            (net N50
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW0))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In122))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In122))
              )
            )
            (net N52
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_14__SW4))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_14__))
              )
            )
            (net N54
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_13__SW4))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_13__))
              )
            )
            (net N56
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW1))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In122))
              )
            )
            (net N58
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW2))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In122))
              )
            )
            (net N60
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW0))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In71))
              )
            )
            (net N62
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW1))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39))
              )
            )
            (net N64
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_7__SW4))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_7__))
              )
            )
            (net N66
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_6__SW4))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_6__))
              )
            )
            (net N68
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_5__SW4))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_5__))
              )
            )
            (net N7
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_19__SW0))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_19__))
              )
            )
            (net N70
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_9__SW1))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_9__))
              )
            )
            (net N72
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_8__SW1))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_8__))
              )
            )
            (net N74
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_12__SW1))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_12__))
              )
            )
            (net N76
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_11__SW1))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_11__))
              )
            )
            (net N78
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_10__SW1))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_10__))
              )
            )
            (net N80
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_17__SW1))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_17__))
              )
            )
            (net N82
              (joined
                (portRef O (instanceRef ac97_core_I_accept_pcm_right_and00001_SW0))
                (portRef I3 (instanceRef ac97_core_I_accept_pcm_left_rstpot_renamed_41))
              )
            )
            (net N84
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW2))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_In1))
              )
            )
            (net N86
              (joined
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1_SW2))
                (portRef I5 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1))
              )
            )
            (net N9
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_15__SW0))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_15__))
              )
            )
            (net (rename PCM_Playback_Left_0_ "PCM_Playback_Left<0>")
              (joined
                (portRef (member PCM_Playback_Left 15))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_4_1))
              )
            )
            (net (rename PCM_Playback_Left_10_ "PCM_Playback_Left<10>")
              (joined
                (portRef (member PCM_Playback_Left 5))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_14__SW4))
              )
            )
            (net (rename PCM_Playback_Left_11_ "PCM_Playback_Left<11>")
              (joined
                (portRef (member PCM_Playback_Left 4))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_15__SW0))
              )
            )
            (net (rename PCM_Playback_Left_12_ "PCM_Playback_Left<12>")
              (joined
                (portRef (member PCM_Playback_Left 3))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_16__SW0))
              )
            )
            (net (rename PCM_Playback_Left_13_ "PCM_Playback_Left<13>")
              (joined
                (portRef (member PCM_Playback_Left 2))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_17__SW1))
              )
            )
            (net (rename PCM_Playback_Left_14_ "PCM_Playback_Left<14>")
              (joined
                (portRef (member PCM_Playback_Left 1))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_18__))
              )
            )
            (net (rename PCM_Playback_Left_15_ "PCM_Playback_Left<15>")
              (joined
                (portRef (member PCM_Playback_Left 0))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_19__SW0))
              )
            )
            (net (rename PCM_Playback_Left_1_ "PCM_Playback_Left<1>")
              (joined
                (portRef (member PCM_Playback_Left 14))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_5__SW4))
              )
            )
            (net (rename PCM_Playback_Left_2_ "PCM_Playback_Left<2>")
              (joined
                (portRef (member PCM_Playback_Left 13))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_6__SW4))
              )
            )
            (net (rename PCM_Playback_Left_3_ "PCM_Playback_Left<3>")
              (joined
                (portRef (member PCM_Playback_Left 12))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_7__SW4))
              )
            )
            (net (rename PCM_Playback_Left_4_ "PCM_Playback_Left<4>")
              (joined
                (portRef (member PCM_Playback_Left 11))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_8__SW1))
              )
            )
            (net (rename PCM_Playback_Left_5_ "PCM_Playback_Left<5>")
              (joined
                (portRef (member PCM_Playback_Left 10))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_9__SW1))
              )
            )
            (net (rename PCM_Playback_Left_6_ "PCM_Playback_Left<6>")
              (joined
                (portRef (member PCM_Playback_Left 9))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_10__SW1))
              )
            )
            (net (rename PCM_Playback_Left_7_ "PCM_Playback_Left<7>")
              (joined
                (portRef (member PCM_Playback_Left 8))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_11__SW1))
              )
            )
            (net (rename PCM_Playback_Left_8_ "PCM_Playback_Left<8>")
              (joined
                (portRef (member PCM_Playback_Left 7))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_12__SW1))
              )
            )
            (net (rename PCM_Playback_Left_9_ "PCM_Playback_Left<9>")
              (joined
                (portRef (member PCM_Playback_Left 6))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_13__SW4))
              )
            )
            (net (rename PCM_Playback_Right_0_ "PCM_Playback_Right<0>")
              (joined
                (portRef (member PCM_Playback_Right 15))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_4_1))
              )
            )
            (net (rename PCM_Playback_Right_10_ "PCM_Playback_Right<10>")
              (joined
                (portRef (member PCM_Playback_Right 5))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_14__SW4))
              )
            )
            (net (rename PCM_Playback_Right_11_ "PCM_Playback_Right<11>")
              (joined
                (portRef (member PCM_Playback_Right 4))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_15__SW0))
              )
            )
            (net (rename PCM_Playback_Right_12_ "PCM_Playback_Right<12>")
              (joined
                (portRef (member PCM_Playback_Right 3))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_16__SW0))
              )
            )
            (net (rename PCM_Playback_Right_13_ "PCM_Playback_Right<13>")
              (joined
                (portRef (member PCM_Playback_Right 2))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_17__SW1))
              )
            )
            (net (rename PCM_Playback_Right_14_ "PCM_Playback_Right<14>")
              (joined
                (portRef (member PCM_Playback_Right 1))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_18__))
              )
            )
            (net (rename PCM_Playback_Right_15_ "PCM_Playback_Right<15>")
              (joined
                (portRef (member PCM_Playback_Right 0))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_19__SW0))
              )
            )
            (net (rename PCM_Playback_Right_1_ "PCM_Playback_Right<1>")
              (joined
                (portRef (member PCM_Playback_Right 14))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_5__SW4))
              )
            )
            (net (rename PCM_Playback_Right_2_ "PCM_Playback_Right<2>")
              (joined
                (portRef (member PCM_Playback_Right 13))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_6__SW4))
              )
            )
            (net (rename PCM_Playback_Right_3_ "PCM_Playback_Right<3>")
              (joined
                (portRef (member PCM_Playback_Right 12))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_7__SW4))
              )
            )
            (net (rename PCM_Playback_Right_4_ "PCM_Playback_Right<4>")
              (joined
                (portRef (member PCM_Playback_Right 11))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_8__SW1))
              )
            )
            (net (rename PCM_Playback_Right_5_ "PCM_Playback_Right<5>")
              (joined
                (portRef (member PCM_Playback_Right 10))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_9__SW1))
              )
            )
            (net (rename PCM_Playback_Right_6_ "PCM_Playback_Right<6>")
              (joined
                (portRef (member PCM_Playback_Right 9))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_10__SW1))
              )
            )
            (net (rename PCM_Playback_Right_7_ "PCM_Playback_Right<7>")
              (joined
                (portRef (member PCM_Playback_Right 8))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_11__SW1))
              )
            )
            (net (rename PCM_Playback_Right_8_ "PCM_Playback_Right<8>")
              (joined
                (portRef (member PCM_Playback_Right 7))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_12__SW1))
              )
            )
            (net (rename PCM_Playback_Right_9_ "PCM_Playback_Right<9>")
              (joined
                (portRef (member PCM_Playback_Right 6))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_13__SW4))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom0000101 "ROM/Mrom_ROMData_rom0000101")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom00001011))
                (portRef D (instanceRef ROM_ROMData_2))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom0000111 "ROM/Mrom_ROMData_rom0000111")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom00001111))
                (portRef D (instanceRef ROM_ROMData_3))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom00001131 "ROM/Mrom_ROMData_rom00001131")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom000011311))
                (portRef D (instanceRef ROM_ROMData_18))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom000012 "ROM/Mrom_ROMData_rom000012")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom0000121))
                (portRef D (instanceRef ROM_ROMData_1))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom0000151 "ROM/Mrom_ROMData_rom0000151")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom00001511))
                (portRef D (instanceRef ROM_ROMData_15))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom0000171 "ROM/Mrom_ROMData_rom0000171")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom00001711))
                (portRef D (instanceRef ROM_ROMData_17))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom0000191 "ROM/Mrom_ROMData_rom0000191")
              (joined
                (portRef D (instanceRef ROM_ROMData_19))
                (portRef D (instanceRef command_num_2))
                (portRef O (instanceRef Mcount_command_num_xor_2_11))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom0000201 "ROM/Mrom_ROMData_rom0000201")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom00002011))
                (portRef D (instanceRef ROM_ROMData_20))
              )
            )
            (net (rename ROM_Mrom_ROMData_rom0000241 "ROM/Mrom_ROMData_rom0000241")
              (joined
                (portRef O (instanceRef ROM_Mrom_ROMData_rom00002411))
                (portRef D (instanceRef ROM_ROMData_24))
              )
            )
            (net (rename ROM_ROMData_1__ "ROM/ROMData<1>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_data_6))
                (portRef Q (instanceRef ROM_ROMData_1))
              )
            )
            (net (rename ROM_ROMData_15__ "ROM/ROMData<15>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_data_0))
                (portRef Q (instanceRef ROM_ROMData_15))
              )
            )
            (net (rename ROM_ROMData_17__ "ROM/ROMData<17>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_addr_5))
                (portRef Q (instanceRef ROM_ROMData_17))
              )
            )
            (net (rename ROM_ROMData_18__ "ROM/ROMData<18>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_addr_4))
                (portRef Q (instanceRef ROM_ROMData_18))
              )
            )
            (net (rename ROM_ROMData_19__ "ROM/ROMData<19>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_addr_3))
                (portRef Q (instanceRef ROM_ROMData_19))
              )
            )
            (net (rename ROM_ROMData_2__ "ROM/ROMData<2>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_data_5))
                (portRef Q (instanceRef ROM_ROMData_2))
              )
            )
            (net (rename ROM_ROMData_20__ "ROM/ROMData<20>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_addr_2))
                (portRef Q (instanceRef ROM_ROMData_20))
              )
            )
            (net (rename ROM_ROMData_24__ "ROM/ROMData<24>")
              (joined
                (portRef I0 (instanceRef command_SM_FSM_FFd5_In1))
                (portRef Q (instanceRef ROM_ROMData_24))
              )
            )
            (net (rename ROM_ROMData_3__ "ROM/ROMData<3>")
              (joined
                (portRef D (instanceRef ac97_core_I_register_data_4))
                (portRef Q (instanceRef ROM_ROMData_3))
              )
            )
            (net Reset
              (joined
                (portRef Reset)
                (portRef CLR (instanceRef AC97Reset_n_i_renamed_0))
                (portRef CLR (instanceRef reset_counter_0))
                (portRef CLR (instanceRef reset_counter_1))
                (portRef CLR (instanceRef reset_counter_2))
                (portRef CLR (instanceRef reset_counter_3))
                (portRef CLR (instanceRef reset_counter_4))
                (portRef CLR (instanceRef reset_counter_5))
                (portRef CLR (instanceRef reset_counter_6))
                (portRef CLR (instanceRef reset_counter_7))
                (portRef CLR (instanceRef reset_counter_8))
                (portRef CLR (instanceRef reset_counter_9))
                (portRef CLR (instanceRef reset_counter_10))
                (portRef R (instanceRef command_num_0))
                (portRef R (instanceRef command_num_1))
                (portRef R (instanceRef command_num_2))
                (portRef R (instanceRef command_num_3))
                (portRef R (instanceRef command_SM_FSM_FFd2_renamed_7))
                (portRef R (instanceRef command_SM_FSM_FFd5_renamed_8))
                (portRef R (instanceRef command_SM_FSM_FFd1_renamed_9))
                (portRef CLR (instanceRef ac97_core_I_data_out_4))
                (portRef CLR (instanceRef ac97_core_I_data_out_5))
                (portRef CLR (instanceRef ac97_core_I_data_out_6))
                (portRef CLR (instanceRef ac97_core_I_data_out_7))
                (portRef CLR (instanceRef ac97_core_I_data_out_8))
                (portRef CLR (instanceRef ac97_core_I_data_out_9))
                (portRef CLR (instanceRef ac97_core_I_data_out_10))
                (portRef CLR (instanceRef ac97_core_I_data_out_11))
                (portRef CLR (instanceRef ac97_core_I_data_out_12))
                (portRef CLR (instanceRef ac97_core_I_data_out_13))
                (portRef CLR (instanceRef ac97_core_I_data_out_14))
                (portRef CLR (instanceRef ac97_core_I_data_out_15))
                (portRef CLR (instanceRef ac97_core_I_data_out_16))
                (portRef CLR (instanceRef ac97_core_I_data_out_17))
                (portRef CLR (instanceRef ac97_core_I_data_out_18))
                (portRef CLR (instanceRef ac97_core_I_data_out_19))
                (portRef CLR (instanceRef ac97_core_I_ac97_reg_busy_i_renamed_17))
                (portRef CLR (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_renamed_14))
                (portRef CLR (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_renamed_13))
                (portRef CLR (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_renamed_12))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_frame_end_i_renamed_10))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_renamed_11))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_0))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_1))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_2))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_3))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_0))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_1))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_2))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_3))
                (portRef CLR (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_4))
                (portRef R (instanceRef command_SM_FSM_FFd3_renamed_25))
                (portRef R (instanceRef command_SM_FSM_FFd6_renamed_26))
                (portRef S (instanceRef command_SM_FSM_FFd7_renamed_27))
                (portRef I1 (instanceRef ac97_core_I_register_write_cmd_and00001))
              )
            )
            (net (rename Result_0_ "Result<0>")
              (joined
                (portRef D (instanceRef reset_counter_0))
                (portRef O (instanceRef Mcount_reset_counter_xor_0__))
              )
            )
            (net (rename Result_0_1 "Result<0>1")
              (joined
                (portRef D (instanceRef command_num_0))
                (portRef O (instanceRef Mcount_command_num_xor_0_11_INV_0))
              )
            )
            (net (rename Result_10_ "Result<10>")
              (joined
                (portRef D (instanceRef reset_counter_10))
                (portRef O (instanceRef Mcount_reset_counter_xor_10__))
              )
            )
            (net (rename Result_1_ "Result<1>")
              (joined
                (portRef D (instanceRef reset_counter_1))
                (portRef O (instanceRef Mcount_reset_counter_xor_1__))
              )
            )
            (net (rename Result_1_1 "Result<1>1")
              (joined
                (portRef D (instanceRef command_num_1))
                (portRef O (instanceRef Mcount_command_num_xor_1_11))
              )
            )
            (net (rename Result_2_ "Result<2>")
              (joined
                (portRef D (instanceRef reset_counter_2))
                (portRef O (instanceRef Mcount_reset_counter_xor_2__))
              )
            )
            (net (rename Result_3_ "Result<3>")
              (joined
                (portRef D (instanceRef reset_counter_3))
                (portRef O (instanceRef Mcount_reset_counter_xor_3__))
              )
            )
            (net (rename Result_3_1 "Result<3>1")
              (joined
                (portRef D (instanceRef command_num_3))
                (portRef O (instanceRef Mcount_command_num_xor_3_11))
              )
            )
            (net (rename Result_4_ "Result<4>")
              (joined
                (portRef D (instanceRef reset_counter_4))
                (portRef O (instanceRef Mcount_reset_counter_xor_4__))
              )
            )
            (net (rename Result_5_ "Result<5>")
              (joined
                (portRef D (instanceRef reset_counter_5))
                (portRef O (instanceRef Mcount_reset_counter_xor_5__))
              )
            )
            (net (rename Result_6_ "Result<6>")
              (joined
                (portRef D (instanceRef reset_counter_6))
                (portRef O (instanceRef Mcount_reset_counter_xor_6__))
              )
            )
            (net (rename Result_7_ "Result<7>")
              (joined
                (portRef D (instanceRef reset_counter_7))
                (portRef O (instanceRef Mcount_reset_counter_xor_7__))
              )
            )
            (net (rename Result_8_ "Result<8>")
              (joined
                (portRef D (instanceRef reset_counter_8))
                (portRef O (instanceRef Mcount_reset_counter_xor_8__))
              )
            )
            (net (rename Result_9_ "Result<9>")
              (joined
                (portRef D (instanceRef reset_counter_9))
                (portRef O (instanceRef Mcount_reset_counter_xor_9__))
              )
            )
            (net SData_In
              (joined
                (portRef SData_In)
                (portRef D (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
              )
            )
            (net (rename ac97_core_I_Mshreg_data_in_4 "ac97_core_I/Mshreg_data_in_4")
              (joined
                (portRef Q (instanceRef ac97_core_I_Mshreg_data_in_4_renamed_43))
                (portRef D (instanceRef ac97_core_I_data_in_4))
              )
            )
            (net (rename ac97_core_I_N25 "ac97_core_I/N25")
              (joined
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_18_21))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_4_1))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_18__))
              )
            )
            (net (rename ac97_core_I_N36 "ac97_core_I/N36")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In71))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In122))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In122))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_0_ "ac97_core_I/PCM_Record_Left_i<0>")
              (joined
                (portRef (member PCM_Record_Left 0))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_0))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_1_ "ac97_core_I/PCM_Record_Left_i<1>")
              (joined
                (portRef (member PCM_Record_Left 1))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_1))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_10_ "ac97_core_I/PCM_Record_Left_i<10>")
              (joined
                (portRef (member PCM_Record_Left 10))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_10))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_11_ "ac97_core_I/PCM_Record_Left_i<11>")
              (joined
                (portRef (member PCM_Record_Left 11))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_11))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_12_ "ac97_core_I/PCM_Record_Left_i<12>")
              (joined
                (portRef (member PCM_Record_Left 12))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_12))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_13_ "ac97_core_I/PCM_Record_Left_i<13>")
              (joined
                (portRef (member PCM_Record_Left 13))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_13))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_14_ "ac97_core_I/PCM_Record_Left_i<14>")
              (joined
                (portRef (member PCM_Record_Left 14))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_14))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_15_ "ac97_core_I/PCM_Record_Left_i<15>")
              (joined
                (portRef (member PCM_Record_Left 15))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_15))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_2_ "ac97_core_I/PCM_Record_Left_i<2>")
              (joined
                (portRef (member PCM_Record_Left 2))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_2))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_3_ "ac97_core_I/PCM_Record_Left_i<3>")
              (joined
                (portRef (member PCM_Record_Left 3))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_3))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_4_ "ac97_core_I/PCM_Record_Left_i<4>")
              (joined
                (portRef (member PCM_Record_Left 4))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_4))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_5_ "ac97_core_I/PCM_Record_Left_i<5>")
              (joined
                (portRef (member PCM_Record_Left 5))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_5))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_6_ "ac97_core_I/PCM_Record_Left_i<6>")
              (joined
                (portRef (member PCM_Record_Left 6))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_6))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_7_ "ac97_core_I/PCM_Record_Left_i<7>")
              (joined
                (portRef (member PCM_Record_Left 7))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_7))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_8_ "ac97_core_I/PCM_Record_Left_i<8>")
              (joined
                (portRef (member PCM_Record_Left 8))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_8))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_9_ "ac97_core_I/PCM_Record_Left_i<9>")
              (joined
                (portRef (member PCM_Record_Left 9))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Left_i_9))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Left_i_and0000 "ac97_core_I/PCM_Record_Left_i_and0000")
              (joined
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_15))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_14))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_13))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_12))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_11))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_10))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_9))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_8))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_7))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_6))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_5))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_4))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_3))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_2))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_1))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Left_i_0))
                (portRef O (instanceRef ac97_core_I_PCM_Record_Left_i_and00001))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_0_ "ac97_core_I/PCM_Record_Right_i<0>")
              (joined
                (portRef (member PCM_Record_Right 0))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_0))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_1_ "ac97_core_I/PCM_Record_Right_i<1>")
              (joined
                (portRef (member PCM_Record_Right 1))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_1))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_10_ "ac97_core_I/PCM_Record_Right_i<10>")
              (joined
                (portRef (member PCM_Record_Right 10))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_10))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_11_ "ac97_core_I/PCM_Record_Right_i<11>")
              (joined
                (portRef (member PCM_Record_Right 11))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_11))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_12_ "ac97_core_I/PCM_Record_Right_i<12>")
              (joined
                (portRef (member PCM_Record_Right 12))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_12))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_13_ "ac97_core_I/PCM_Record_Right_i<13>")
              (joined
                (portRef (member PCM_Record_Right 13))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_13))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_14_ "ac97_core_I/PCM_Record_Right_i<14>")
              (joined
                (portRef (member PCM_Record_Right 14))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_14))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_15_ "ac97_core_I/PCM_Record_Right_i<15>")
              (joined
                (portRef (member PCM_Record_Right 15))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_15))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_2_ "ac97_core_I/PCM_Record_Right_i<2>")
              (joined
                (portRef (member PCM_Record_Right 2))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_2))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_3_ "ac97_core_I/PCM_Record_Right_i<3>")
              (joined
                (portRef (member PCM_Record_Right 3))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_3))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_4_ "ac97_core_I/PCM_Record_Right_i<4>")
              (joined
                (portRef (member PCM_Record_Right 4))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_4))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_5_ "ac97_core_I/PCM_Record_Right_i<5>")
              (joined
                (portRef (member PCM_Record_Right 5))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_5))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_6_ "ac97_core_I/PCM_Record_Right_i<6>")
              (joined
                (portRef (member PCM_Record_Right 6))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_6))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_7_ "ac97_core_I/PCM_Record_Right_i<7>")
              (joined
                (portRef (member PCM_Record_Right 7))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_7))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_8_ "ac97_core_I/PCM_Record_Right_i<8>")
              (joined
                (portRef (member PCM_Record_Right 8))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_8))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_9_ "ac97_core_I/PCM_Record_Right_i<9>")
              (joined
                (portRef (member PCM_Record_Right 9))
                (portRef Q (instanceRef ac97_core_I_PCM_Record_Right_i_9))
              )
            )
            (net (rename ac97_core_I_PCM_Record_Right_i_and0000 "ac97_core_I/PCM_Record_Right_i_and0000")
              (joined
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_15))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_14))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_13))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_12))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_11))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_10))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_9))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_8))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_7))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_6))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_5))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_4))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_3))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_2))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_1))
                (portRef CE (instanceRef ac97_core_I_PCM_Record_Right_i_0))
                (portRef O (instanceRef ac97_core_I_PCM_Record_Right_i_and00001))
              )
            )
            (net (rename ac97_core_I_ac97_reg_busy_i "ac97_core_I/ac97_reg_busy_i")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_reg_busy_i_renamed_17))
                (portRef I0 (instanceRef command_SM_FSM_FFd2_In1))
                (portRef I0 (instanceRef command_SM_FSM_FFd3_In11))
                (portRef I0 (instanceRef ac97_core_I_ac97_reg_busy_i_mux00001))
              )
            )
            (net (rename ac97_core_I_ac97_reg_busy_i_mux0000 "ac97_core_I/ac97_reg_busy_i_mux0000")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_reg_busy_i_renamed_17))
                (portRef O (instanceRef ac97_core_I_ac97_reg_busy_i_mux00001))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_0))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_0_11_INV_0))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i1 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i1")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_1))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_1_11))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i2 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i2")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_2))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_2_11))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i3 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i3")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_3))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_3_11))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i4 "ac97_core_I/ac97_timing_I_1/Mcount_bitnum_i4")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_4))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_0))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_0_11))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i1 "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i1")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_1))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_1_11))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i2 "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i2")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_2))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_2_11))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i3 "ac97_core_I/ac97_timing_I_1/Mcount_slotnum_i3")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_3))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_3_11))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_N10 "ac97_core_I/ac97_timing_I_1/N10")
              (joined
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not000121))
                (portRef I5 (instanceRef ac97_core_I_ac97_timing_I_1_slot_end_i_or00001))
                (portRef I4 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00013))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_N11 "ac97_core_I/ac97_timing_I_1/N11")
              (joined
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_and00011))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_frame_end_i_and00001))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011))
                (portRef I5 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00013))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_bitnum_i_0_ "ac97_core_I/ac97_timing_I_1/bitnum_i<0>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_0))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_1_11))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_3_11))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_2_11))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011_SW0))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_slot_end_i_or00001))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1))
                (portRef I (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_0_11_INV_0))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00013))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_bitnum_i_1_ "ac97_core_I/ac97_timing_I_1/bitnum_i<1>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_1))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_1_11))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_3_11))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_2_11))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011_SW0))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_slot_end_i_or00001))
                (portRef I4 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00013))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_bitnum_i_2_ "ac97_core_I/ac97_timing_I_1/bitnum_i<2>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_2))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_3_11))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_2_11))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011_SW0))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_slot_end_i_or00001))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00013))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_bitnum_i_3_ "ac97_core_I/ac97_timing_I_1/bitnum_i<3>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_3))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_3_11))
                (portRef I4 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_2_11))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011_SW0))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_slot_end_i_or00001))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not000121))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_bitnum_i_4_ "ac97_core_I/ac97_timing_I_1/bitnum_i<4>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_bitnum_i_4))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_2_11))
                (portRef I4 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011))
                (portRef I4 (instanceRef ac97_core_I_ac97_timing_I_1_slot_end_i_or00001))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not000121))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_frame_end_i "ac97_core_I/ac97_timing_I_1/frame_end_i")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_frame_end_i_renamed_10))
                (portRef I1 (instanceRef ac97_core_I_PCM_Record_Left_Valid1))
                (portRef I1 (instanceRef ac97_core_I_PCM_Playback_Left_Accept1))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_frame_end_i_and00001))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In27_renamed_19))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In26_renamed_23))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_18_21))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_7__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_6__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_5__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_9__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_8__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_12__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_11__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_10__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_17__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_14__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_13__))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_16__))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_19__))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_15__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_18__SW0))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_frame_end_i_and0000 "ac97_core_I/ac97_timing_I_1/frame_end_i_and0000")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_frame_end_i_renamed_10))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_frame_end_i_and00001))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_slotnum_i_0_ "ac97_core_I/ac97_timing_I_1/slotnum_i<0>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_0))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_1_11))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_0_11))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_2_11))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_3_11))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_16__SW0))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_19__SW0))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_15__SW0))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In311))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_14__SW4))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_13__SW4))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW1))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_7__SW4))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_6__SW4))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_5__SW4))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_9__SW1))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_8__SW1))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_12__SW1))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_11__SW1))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_10__SW1))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_17__SW1))
                (portRef I1 (instanceRef ac97_core_I_accept_pcm_right_and00001_SW0))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW2))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1_SW2))
                (portRef I1 (instanceRef ac97_core_I_PCM_Record_Right_i_and00001))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_4_1))
                (portRef I5 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not000121))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_18__))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In57_renamed_24))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In71))
                (portRef I3 (instanceRef ac97_core_I_codec_rdy_i_and00001))
                (portRef I1 (instanceRef ac97_core_I_PCM_Record_Left_i_and00001))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_slotnum_i_1_ "ac97_core_I/ac97_timing_I_1/slotnum_i<1>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_1))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_1_11))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_0_11))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_2_11))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_3_11))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_16__SW0))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_19__SW0))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_15__SW0))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In27_renamed_19))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_14__SW4))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_13__SW4))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW1))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_7__SW4))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_6__SW4))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_5__SW4))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_9__SW1))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_8__SW1))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_12__SW1))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_11__SW1))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_10__SW1))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_17__SW1))
                (portRef I0 (instanceRef ac97_core_I_accept_pcm_right_and00001_SW0))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW2))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1_SW2))
                (portRef I0 (instanceRef ac97_core_I_PCM_Record_Right_i_and00001))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_4_1))
                (portRef I4 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not000121))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_18__))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In57_renamed_24))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In71))
                (portRef I0 (instanceRef ac97_core_I_codec_rdy_i_and00001))
                (portRef I2 (instanceRef ac97_core_I_PCM_Record_Left_i_and00001))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_slotnum_i_2_ "ac97_core_I/ac97_timing_I_1/slotnum_i<2>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_2))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_0_11))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_2_11))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_3_11))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In311))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In57_renamed_24))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In71))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_7__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_6__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_5__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_9__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_8__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_12__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_11__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_10__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_17__SW1))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_14__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_13__))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_16__))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_19__))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_15__))
                (portRef I5 (instanceRef ac97_core_I_accept_pcm_left_rstpot_renamed_41))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW2))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1_SW2))
                (portRef I3 (instanceRef ac97_core_I_PCM_Record_Right_i_and00001))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not000121))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_18_21))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39))
                (portRef I1 (instanceRef ac97_core_I_codec_rdy_i_and00001))
                (portRef I0 (instanceRef ac97_core_I_PCM_Record_Left_i_and00001))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_slotnum_i_3_ "ac97_core_I/ac97_timing_I_1/slotnum_i<3>")
              (joined
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_3))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_0_11))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_2_11))
                (portRef I1 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_slotnum_i_xor_3_11))
                (portRef I2 (instanceRef ac97_core_I_PCM_Record_Right_i_and00001))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00011))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In311))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_7__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_6__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_5__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_9__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_8__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_12__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_11__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_10__))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_17__))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_14__))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_13__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_16__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_19__))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_15__))
                (portRef I1 (instanceRef ac97_core_I_accept_pcm_left_rstpot_renamed_41))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_In1))
                (portRef I3 (instanceRef ac97_core_I_ac97_timing_I_1_Mcount_bitnum_i_xor_4_1_SW2))
                (portRef I2 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not000121))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In57_renamed_24))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_18_21))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In71))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39))
                (portRef I2 (instanceRef ac97_core_I_codec_rdy_i_and00001))
                (portRef I3 (instanceRef ac97_core_I_PCM_Record_Left_i_and00001))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_sync_i "ac97_core_I/ac97_timing_I_1/sync_i")
              (joined
                (portRef Sync)
                (portRef Q (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_renamed_11))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_and00011))
                (portRef I0 (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00013))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_sync_i_and0001 "ac97_core_I/ac97_timing_I_1/sync_i_and0001")
              (joined
                (portRef D (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_renamed_11))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_and00011))
              )
            )
            (net (rename ac97_core_I_ac97_timing_I_1_sync_i_not0001 "ac97_core_I/ac97_timing_I_1/sync_i_not0001")
              (joined
                (portRef CE (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_renamed_11))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_sync_i_not00013))
              )
            )
            (net (rename ac97_core_I_accept_pcm_left "ac97_core_I/accept_pcm_left")
              (joined
                (portRef I0 (instanceRef ac97_core_I_PCM_Playback_Left_Accept1))
                (portRef Q (instanceRef ac97_core_I_accept_pcm_left_renamed_40))
                (portRef I0 (instanceRef ac97_core_I_accept_pcm_left_rstpot_renamed_41))
              )
            )
            (net (rename ac97_core_I_accept_pcm_left_rstpot "ac97_core_I/accept_pcm_left_rstpot")
              (joined
                (portRef D (instanceRef ac97_core_I_accept_pcm_left_renamed_40))
                (portRef O (instanceRef ac97_core_I_accept_pcm_left_rstpot_renamed_41))
              )
            )
            (net (rename ac97_core_I_codec_rdy_i "ac97_core_I/codec_rdy_i")
              (joined
                (portRef Q (instanceRef ac97_core_I_codec_rdy_i_renamed_16))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21))
                (portRef I0 (instanceRef command_SM_FSM_FFd6_In11))
                (portRef CE (instanceRef command_SM_FSM_FFd7_renamed_27))
                (portRef I4 (instanceRef ac97_core_I_register_write_cmd_and00001))
                (portRef I5 (instanceRef ac97_core_I_ac97_reg_busy_i_mux00001))
              )
            )
            (net (rename ac97_core_I_codec_rdy_i_and0000 "ac97_core_I/codec_rdy_i_and0000")
              (joined
                (portRef CE (instanceRef ac97_core_I_codec_rdy_i_renamed_16))
                (portRef CE (instanceRef ac97_core_I_record_pcm_left_valid_renamed_15))
                (portRef O (instanceRef ac97_core_I_codec_rdy_i_and00001))
              )
            )
            (net (rename ac97_core_I_data_in_10_ "ac97_core_I/data_in<10>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_10))
                (portRef D (instanceRef ac97_core_I_data_in_11))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_9))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_9))
              )
            )
            (net (rename ac97_core_I_data_in_11_ "ac97_core_I/data_in<11>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_11))
                (portRef D (instanceRef ac97_core_I_data_in_12))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_8))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_8))
                (portRef I4 (instanceRef ac97_core_I_accept_pcm_left_rstpot_renamed_41))
              )
            )
            (net (rename ac97_core_I_data_in_12_ "ac97_core_I/data_in<12>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_12))
                (portRef D (instanceRef ac97_core_I_data_in_13))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_7))
                (portRef D (instanceRef ac97_core_I_record_pcm_left_valid_renamed_15))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_7))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW0))
              )
            )
            (net (rename ac97_core_I_data_in_13_ "ac97_core_I/data_in<13>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_13))
                (portRef D (instanceRef ac97_core_I_data_in_14))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_6))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_6))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW1))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW2))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38))
              )
            )
            (net (rename ac97_core_I_data_in_14_ "ac97_core_I/data_in<14>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_14))
                (portRef D (instanceRef ac97_core_I_data_in_15))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_5))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_5))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW1))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW2))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38))
              )
            )
            (net (rename ac97_core_I_data_in_15_ "ac97_core_I/data_in<15>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_15))
                (portRef D (instanceRef ac97_core_I_data_in_16))
                (portRef D (instanceRef ac97_core_I_codec_rdy_i_renamed_16))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_4))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_4))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW0))
              )
            )
            (net (rename ac97_core_I_data_in_16_ "ac97_core_I/data_in<16>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_16))
                (portRef D (instanceRef ac97_core_I_data_in_17))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_3))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_3))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW0))
              )
            )
            (net (rename ac97_core_I_data_in_17_ "ac97_core_I/data_in<17>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_17))
                (portRef D (instanceRef ac97_core_I_data_in_18))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_2))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_2))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW0))
              )
            )
            (net (rename ac97_core_I_data_in_18_ "ac97_core_I/data_in<18>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_18))
                (portRef D (instanceRef ac97_core_I_data_in_19))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_1))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_1))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In122))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW2))
              )
            )
            (net (rename ac97_core_I_data_in_19_ "ac97_core_I/data_in<19>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_19))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_0))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_0))
              )
            )
            (net (rename ac97_core_I_data_in_4_ "ac97_core_I/data_in<4>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_in_5))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_15))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_15))
                (portRef Q (instanceRef ac97_core_I_data_in_4))
              )
            )
            (net (rename ac97_core_I_data_in_5_ "ac97_core_I/data_in<5>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_5))
                (portRef D (instanceRef ac97_core_I_data_in_6))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_14))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_14))
              )
            )
            (net (rename ac97_core_I_data_in_6_ "ac97_core_I/data_in<6>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_6))
                (portRef D (instanceRef ac97_core_I_data_in_7))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_13))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_13))
              )
            )
            (net (rename ac97_core_I_data_in_7_ "ac97_core_I/data_in<7>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_7))
                (portRef D (instanceRef ac97_core_I_data_in_8))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_12))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_12))
              )
            )
            (net (rename ac97_core_I_data_in_8_ "ac97_core_I/data_in<8>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_8))
                (portRef D (instanceRef ac97_core_I_data_in_9))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_11))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_11))
              )
            )
            (net (rename ac97_core_I_data_in_9_ "ac97_core_I/data_in<9>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_in_9))
                (portRef D (instanceRef ac97_core_I_data_in_10))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Left_i_10))
                (portRef D (instanceRef ac97_core_I_PCM_Record_Right_i_10))
              )
            )
            (net (rename ac97_core_I_data_out_10_ "ac97_core_I/data_out<10>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_10))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_11__))
              )
            )
            (net (rename ac97_core_I_data_out_11_ "ac97_core_I/data_out<11>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_11))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_12__))
              )
            )
            (net (rename ac97_core_I_data_out_12_ "ac97_core_I/data_out<12>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_12))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_13__))
              )
            )
            (net (rename ac97_core_I_data_out_13_ "ac97_core_I/data_out<13>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_13))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_14__))
              )
            )
            (net (rename ac97_core_I_data_out_14_ "ac97_core_I/data_out<14>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_14))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_15__))
              )
            )
            (net (rename ac97_core_I_data_out_15_ "ac97_core_I/data_out<15>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_15))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_16__))
              )
            )
            (net (rename ac97_core_I_data_out_16_ "ac97_core_I/data_out<16>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_16))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_17__))
              )
            )
            (net (rename ac97_core_I_data_out_17_ "ac97_core_I/data_out<17>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_17))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_18__SW0))
              )
            )
            (net (rename ac97_core_I_data_out_18_ "ac97_core_I/data_out<18>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_18))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_19__))
              )
            )
            (net (rename ac97_core_I_data_out_19_ "ac97_core_I/data_out<19>")
              (joined
                (portRef SData_Out)
                (portRef Q (instanceRef ac97_core_I_data_out_19))
              )
            )
            (net (rename ac97_core_I_data_out_4_ "ac97_core_I/data_out<4>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_4))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_5__))
              )
            )
            (net (rename ac97_core_I_data_out_5_ "ac97_core_I/data_out<5>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_5))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_6__))
              )
            )
            (net (rename ac97_core_I_data_out_6_ "ac97_core_I/data_out<6>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_6))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_7__))
              )
            )
            (net (rename ac97_core_I_data_out_7_ "ac97_core_I/data_out<7>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_7))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_8__))
              )
            )
            (net (rename ac97_core_I_data_out_8_ "ac97_core_I/data_out<8>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_8))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_9__))
              )
            )
            (net (rename ac97_core_I_data_out_9_ "ac97_core_I/data_out<9>")
              (joined
                (portRef Q (instanceRef ac97_core_I_data_out_9))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_10__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_10_ "ac97_core_I/data_out_mux0001<10>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_10))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_10__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_11_ "ac97_core_I/data_out_mux0001<11>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_11))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_11__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_12_ "ac97_core_I/data_out_mux0001<12>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_12))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_12__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_13_ "ac97_core_I/data_out_mux0001<13>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_13))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_13__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_14_ "ac97_core_I/data_out_mux0001<14>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_14))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_14__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_15_ "ac97_core_I/data_out_mux0001<15>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_15))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_15__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_16_ "ac97_core_I/data_out_mux0001<16>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_16))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_16__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_17_ "ac97_core_I/data_out_mux0001<17>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_17))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_17__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_18_ "ac97_core_I/data_out_mux0001<18>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_18))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_18__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_19_ "ac97_core_I/data_out_mux0001<19>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_19))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_19__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_4_ "ac97_core_I/data_out_mux0001<4>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_4))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_4_1))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_5_ "ac97_core_I/data_out_mux0001<5>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_5))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_5__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_6_ "ac97_core_I/data_out_mux0001<6>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_6))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_6__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_7_ "ac97_core_I/data_out_mux0001<7>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_7))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_7__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_8_ "ac97_core_I/data_out_mux0001<8>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_8))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_8__))
              )
            )
            (net (rename ac97_core_I_data_out_mux0001_9_ "ac97_core_I/data_out_mux0001<9>")
              (joined
                (portRef D (instanceRef ac97_core_I_data_out_9))
                (portRef O (instanceRef ac97_core_I_data_out_mux0001_9__))
              )
            )
            (net (rename ac97_core_I_record_pcm_left_valid "ac97_core_I/record_pcm_left_valid")
              (joined
                (portRef Q (instanceRef ac97_core_I_record_pcm_left_valid_renamed_15))
                (portRef I0 (instanceRef ac97_core_I_PCM_Record_Left_Valid1))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd1 "ac97_core_I/reg_if_state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_renamed_13))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In27_renamed_19))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In28_renamed_20))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW0))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_In1))
                (portRef I3 (instanceRef ac97_core_I_register_write_cmd_and00001))
                (portRef I2 (instanceRef ac97_core_I_ac97_reg_busy_i_mux00001))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_18__SW0))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd1_In "ac97_core_I/reg_if_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_renamed_13))
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_In1))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd2 "ac97_core_I/reg_if_state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_renamed_12))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In27_renamed_19))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In28_renamed_20))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In26_renamed_23))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW0))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_In1))
                (portRef I5 (instanceRef ac97_core_I_register_write_cmd_and00001))
                (portRef I1 (instanceRef ac97_core_I_ac97_reg_busy_i_mux00001))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38))
                (portRef I2 (instanceRef ac97_core_I_data_out_mux0001_18__SW0))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd2_In "ac97_core_I/reg_if_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_renamed_12))
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In122))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd2_In26 "ac97_core_I/reg_if_state_FSM_FFd2-In26")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In26_renamed_23))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd2_In43 "ac97_core_I/reg_if_state_FSM_FFd2-In43")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In122))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd2_In57 "ac97_core_I/reg_if_state_FSM_FFd2-In57")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In57_renamed_24))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd2_In92 "ac97_core_I/reg_if_state_FSM_FFd2-In92")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In122))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd3 "ac97_core_I/reg_if_state_FSM_FFd3")
              (joined
                (portRef Q (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_renamed_14))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In26_renamed_23))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In31_SW1))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_In1))
                (portRef I2 (instanceRef ac97_core_I_register_write_cmd_and00001))
                (portRef I3 (instanceRef ac97_core_I_ac97_reg_busy_i_mux00001))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In122))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_18__SW0))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd3_In "ac97_core_I/reg_if_state_FSM_FFd3-In")
              (joined
                (portRef D (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_renamed_14))
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In122))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd3_In101 "ac97_core_I/reg_if_state_FSM_FFd3-In101")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21))
                (portRef I4 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd3_In107 "ac97_core_I/reg_if_state_FSM_FFd3-In107")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In122))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd3_In27 "ac97_core_I/reg_if_state_FSM_FFd3-In27")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In27_renamed_19))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd3_In28 "ac97_core_I/reg_if_state_FSM_FFd3-In28")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In28_renamed_20))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22))
              )
            )
            (net (rename ac97_core_I_reg_if_state_FSM_FFd3_In31 "ac97_core_I/reg_if_state_FSM_FFd3-In31")
              (joined
                (portRef O (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In311))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22))
              )
            )
            (net (rename ac97_core_I_register_addr_2_ "ac97_core_I/register_addr<2>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_addr_2))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_16__SW0))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW0))
              )
            )
            (net (rename ac97_core_I_register_addr_3_ "ac97_core_I/register_addr<3>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_addr_3))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_15__SW0))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW0))
              )
            )
            (net (rename ac97_core_I_register_addr_4_ "ac97_core_I/register_addr<4>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_addr_4))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_14__SW4))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW1))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW2))
              )
            )
            (net (rename ac97_core_I_register_addr_5_ "ac97_core_I/register_addr<5>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_addr_5))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_13__SW4))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW1))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_cmp_ne0000_SW2))
              )
            )
            (net (rename ac97_core_I_register_data_0__ "ac97_core_I/register_data<0>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_data_0))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_19__SW0))
              )
            )
            (net (rename ac97_core_I_register_data_4__ "ac97_core_I/register_data<4>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_data_4))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_15__SW0))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_7__SW4))
              )
            )
            (net (rename ac97_core_I_register_data_5__ "ac97_core_I/register_data<5>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_data_5))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_14__SW4))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_6__SW4))
              )
            )
            (net (rename ac97_core_I_register_data_6__ "ac97_core_I/register_data<6>")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_data_6))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_13__SW4))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_5__SW4))
              )
            )
            (net (rename ac97_core_I_register_write_cmd "ac97_core_I/register_write_cmd")
              (joined
                (portRef Q (instanceRef ac97_core_I_register_write_cmd_renamed_18))
                (portRef I4 (instanceRef ac97_core_I_data_out_mux0001_19__SW0))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_17__))
                (portRef I0 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In57_renamed_24))
              )
            )
            (net (rename ac97_core_I_register_write_cmd_and0000 "ac97_core_I/register_write_cmd_and0000")
              (joined
                (portRef CE (instanceRef ac97_core_I_register_write_cmd_renamed_18))
                (portRef CE (instanceRef ac97_core_I_register_data_6))
                (portRef CE (instanceRef ac97_core_I_register_data_5))
                (portRef CE (instanceRef ac97_core_I_register_data_4))
                (portRef CE (instanceRef ac97_core_I_register_data_0))
                (portRef CE (instanceRef ac97_core_I_register_addr_5))
                (portRef CE (instanceRef ac97_core_I_register_addr_4))
                (portRef CE (instanceRef ac97_core_I_register_addr_3))
                (portRef CE (instanceRef ac97_core_I_register_addr_2))
                (portRef O (instanceRef ac97_core_I_register_write_cmd_and00001))
              )
            )
            (net (rename ac97_core_I_slot_end "ac97_core_I/slot_end")
              (joined
                (portRef CE (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_0))
                (portRef CE (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_1))
                (portRef CE (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_2))
                (portRef CE (instanceRef ac97_core_I_ac97_timing_I_1_slotnum_i_3))
                (portRef O (instanceRef ac97_core_I_ac97_timing_I_1_slot_end_i_or00001))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_7__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_6__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_5__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_9__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_8__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_12__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_11__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_10__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_17__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_14__))
                (portRef I1 (instanceRef ac97_core_I_data_out_mux0001_13__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_16__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_19__))
                (portRef I0 (instanceRef ac97_core_I_data_out_mux0001_15__))
                (portRef I2 (instanceRef ac97_core_I_accept_pcm_left_rstpot_renamed_41))
                (portRef I2 (instanceRef ac97_core_I_reg_if_state_FSM_FFd1_In1))
                (portRef I4 (instanceRef ac97_core_I_PCM_Record_Right_i_and00001))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In107_renamed_22))
                (portRef I3 (instanceRef ac97_core_I_data_out_mux0001_18_21))
                (portRef I3 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In92_renamed_38))
                (portRef I5 (instanceRef ac97_core_I_data_out_mux0001_18__SW0))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In71))
                (portRef I5 (instanceRef ac97_core_I_reg_if_state_FSM_FFd2_In43_renamed_39))
                (portRef I4 (instanceRef ac97_core_I_codec_rdy_i_and00001))
                (portRef I4 (instanceRef ac97_core_I_PCM_Record_Left_i_and00001))
              )
            )
            (net command_SM_FSM_FFd1
              (joined
                (portRef Q (instanceRef command_SM_FSM_FFd1_renamed_9))
                (portRef S (instanceRef command_SM_FSM_FFd6_renamed_26))
              )
            )
            (net command_SM_FSM_FFd2
              (joined
                (portRef CE (instanceRef command_num_0))
                (portRef CE (instanceRef command_num_1))
                (portRef CE (instanceRef command_num_2))
                (portRef CE (instanceRef command_num_3))
                (portRef Q (instanceRef command_SM_FSM_FFd2_renamed_7))
                (portRef D (instanceRef command_SM_FSM_FFd1_renamed_9))
              )
            )
            (net (rename command_SM_FSM_FFd2_In "command_SM_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef command_SM_FSM_FFd2_renamed_7))
                (portRef O (instanceRef command_SM_FSM_FFd2_In1))
              )
            )
            (net command_SM_FSM_FFd3
              (joined
                (portRef I1 (instanceRef command_SM_FSM_FFd2_In1))
                (portRef I1 (instanceRef command_SM_FSM_FFd3_In11))
                (portRef Q (instanceRef command_SM_FSM_FFd3_renamed_25))
              )
            )
            (net (rename command_SM_FSM_FFd3_In1 "command_SM_FSM_FFd3-In1")
              (joined
                (portRef O (instanceRef command_SM_FSM_FFd3_In11))
                (portRef D (instanceRef command_SM_FSM_FFd3_renamed_25))
              )
            )
            (net command_SM_FSM_FFd5
              (joined
                (portRef Q (instanceRef command_SM_FSM_FFd5_renamed_8))
                (portRef D (instanceRef ac97_core_I_register_write_cmd_renamed_18))
                (portRef I1 (instanceRef ac97_core_I_reg_if_state_FSM_FFd3_In101_renamed_21))
                (portRef S (instanceRef command_SM_FSM_FFd3_renamed_25))
                (portRef I0 (instanceRef ac97_core_I_register_write_cmd_and00001))
                (portRef I4 (instanceRef ac97_core_I_ac97_reg_busy_i_mux00001))
              )
            )
            (net (rename command_SM_FSM_FFd5_In "command_SM_FSM_FFd5-In")
              (joined
                (portRef D (instanceRef command_SM_FSM_FFd5_renamed_8))
                (portRef O (instanceRef command_SM_FSM_FFd5_In1))
              )
            )
            (net command_SM_FSM_FFd6
              (joined
                (portRef I1 (instanceRef command_SM_FSM_FFd5_In1))
                (portRef Q (instanceRef command_SM_FSM_FFd6_renamed_26))
              )
            )
            (net (rename command_SM_FSM_FFd6_In1 "command_SM_FSM_FFd6-In1")
              (joined
                (portRef O (instanceRef command_SM_FSM_FFd6_In11))
                (portRef D (instanceRef command_SM_FSM_FFd6_renamed_26))
              )
            )
            (net command_SM_FSM_FFd7
              (joined
                (portRef I1 (instanceRef command_SM_FSM_FFd6_In11))
                (portRef Q (instanceRef command_SM_FSM_FFd7_renamed_27))
              )
            )
            (net (rename command_num_0_ "command_num<0>")
              (joined
                (portRef Q (instanceRef command_num_0))
                (portRef I1 (instanceRef Mcount_command_num_xor_1_11))
                (portRef I0 (instanceRef Mcount_command_num_xor_2_11))
                (portRef I0 (instanceRef Mcount_command_num_xor_3_11))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom00002411))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom00002011))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom000011311))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom00001711))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom00001511))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom00001111))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom00001011))
                (portRef I2 (instanceRef ROM_Mrom_ROMData_rom0000121))
                (portRef I (instanceRef Mcount_command_num_xor_0_11_INV_0))
              )
            )
            (net (rename command_num_1_ "command_num<1>")
              (joined
                (portRef Q (instanceRef command_num_1))
                (portRef I0 (instanceRef Mcount_command_num_xor_1_11))
                (portRef I2 (instanceRef Mcount_command_num_xor_2_11))
                (portRef I2 (instanceRef Mcount_command_num_xor_3_11))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom00002411))
                (portRef I2 (instanceRef ROM_Mrom_ROMData_rom00002011))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom000011311))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom00001711))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom00001511))
                (portRef I2 (instanceRef ROM_Mrom_ROMData_rom00001111))
                (portRef I2 (instanceRef ROM_Mrom_ROMData_rom00001011))
                (portRef I1 (instanceRef ROM_Mrom_ROMData_rom0000121))
              )
            )
            (net (rename command_num_2_ "command_num<2>")
              (joined
                (portRef Q (instanceRef command_num_2))
                (portRef I1 (instanceRef Mcount_command_num_xor_2_11))
                (portRef I3 (instanceRef Mcount_command_num_xor_3_11))
                (portRef I2 (instanceRef ROM_Mrom_ROMData_rom00002411))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom00002011))
                (portRef I2 (instanceRef ROM_Mrom_ROMData_rom00001711))
                (portRef I2 (instanceRef ROM_Mrom_ROMData_rom00001511))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom00001111))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom00001011))
                (portRef I0 (instanceRef ROM_Mrom_ROMData_rom0000121))
              )
            )
            (net (rename command_num_3_ "command_num<3>")
              (joined
                (portRef Q (instanceRef command_num_3))
                (portRef I1 (instanceRef Mcount_command_num_xor_3_11))
                (portRef R (instanceRef ROM_ROMData_24))
                (portRef R (instanceRef ROM_ROMData_20))
                (portRef R (instanceRef ROM_ROMData_19))
                (portRef R (instanceRef ROM_ROMData_18))
                (portRef R (instanceRef ROM_ROMData_17))
                (portRef R (instanceRef ROM_ROMData_15))
                (portRef R (instanceRef ROM_ROMData_3))
                (portRef R (instanceRef ROM_ROMData_2))
                (portRef R (instanceRef ROM_ROMData_1))
              )
            )
            (net pcm_playback_accept_ClkIn
              (joined
                (portRef PCM_Playback_Accept)
                (portRef Q (instanceRef pcm_playback_accept_ClkIn_renamed_4))
              )
            )
            (net pcm_playback_accept_ClkIn_0
              (joined
                (portRef Q (instanceRef pcm_playback_accept_ClkIn_0_renamed_1))
                (portRef D (instanceRef pcm_playback_accept_ClkIn_1_renamed_3))
                (portRef I (instanceRef pcm_playback_accept_ClkIn_0_inv1_INV_0))
              )
            )
            (net pcm_playback_accept_ClkIn_0_inv
              (joined
                (portRef R (instanceRef pcm_playback_accept_ClkIn_renamed_4))
                (portRef O (instanceRef pcm_playback_accept_ClkIn_0_inv1_INV_0))
              )
            )
            (net pcm_playback_accept_ClkIn_1
              (joined
                (portRef Q (instanceRef pcm_playback_accept_ClkIn_1_renamed_3))
                (portRef I (instanceRef pcm_playback_accept_ClkIn_and0000_norst1_INV_0))
              )
            )
            (net pcm_playback_accept_ClkIn_and0000_norst
              (joined
                (portRef D (instanceRef pcm_playback_accept_ClkIn_renamed_4))
                (portRef O (instanceRef pcm_playback_accept_ClkIn_and0000_norst1_INV_0))
              )
            )
            (net pcm_playback_accept_ac97clk
              (joined
                (portRef D (instanceRef pcm_playback_accept_ClkIn_0_renamed_1))
                (portRef O (instanceRef ac97_core_I_PCM_Playback_Left_Accept1))
              )
            )
            (net pcm_record_valid_ClkIn
              (joined
                (portRef PCM_Record_Valid)
                (portRef Q (instanceRef pcm_record_valid_ClkIn_renamed_6))
              )
            )
            (net pcm_record_valid_ClkIn_0
              (joined
                (portRef Q (instanceRef pcm_record_valid_ClkIn_0_renamed_2))
                (portRef D (instanceRef pcm_record_valid_ClkIn_1_renamed_5))
                (portRef I (instanceRef pcm_record_valid_ClkIn_0_inv1_INV_0))
              )
            )
            (net pcm_record_valid_ClkIn_0_inv
              (joined
                (portRef R (instanceRef pcm_record_valid_ClkIn_renamed_6))
                (portRef O (instanceRef pcm_record_valid_ClkIn_0_inv1_INV_0))
              )
            )
            (net pcm_record_valid_ClkIn_1
              (joined
                (portRef Q (instanceRef pcm_record_valid_ClkIn_1_renamed_5))
                (portRef I (instanceRef pcm_record_valid_ClkIn_and0000_norst1_INV_0))
              )
            )
            (net pcm_record_valid_ClkIn_and0000_norst
              (joined
                (portRef D (instanceRef pcm_record_valid_ClkIn_renamed_6))
                (portRef O (instanceRef pcm_record_valid_ClkIn_and0000_norst1_INV_0))
              )
            )
            (net pcm_record_valid_ac97clk
              (joined
                (portRef D (instanceRef pcm_record_valid_ClkIn_0_renamed_2))
                (portRef O (instanceRef ac97_core_I_PCM_Record_Left_Valid1))
              )
            )
            (net (rename reset_counter_10__inv "reset_counter<10>_inv")
              (joined
                (portRef CE (instanceRef reset_counter_0))
                (portRef CE (instanceRef reset_counter_1))
                (portRef CE (instanceRef reset_counter_2))
                (portRef CE (instanceRef reset_counter_3))
                (portRef CE (instanceRef reset_counter_4))
                (portRef CE (instanceRef reset_counter_5))
                (portRef CE (instanceRef reset_counter_6))
                (portRef CE (instanceRef reset_counter_7))
                (portRef CE (instanceRef reset_counter_8))
                (portRef CE (instanceRef reset_counter_9))
                (portRef CE (instanceRef reset_counter_10))
                (portRef O (instanceRef reset_counter_10__inv1_INV_0))
              )
            )
            (net (rename reset_counter_0_ "reset_counter<0>")
              (joined
                (portRef Q (instanceRef reset_counter_0))
                (portRef I (instanceRef Mcount_reset_counter_lut_0__INV_0))
              )
            )
            (net (rename reset_counter_1_ "reset_counter<1>")
              (joined
                (portRef Q (instanceRef reset_counter_1))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_1__rt_renamed_28))
              )
            )
            (net (rename reset_counter_10_ "reset_counter<10>")
              (joined
                (portRef D (instanceRef AC97Reset_n_i_renamed_0))
                (portRef Q (instanceRef reset_counter_10))
                (portRef I0 (instanceRef Mcount_reset_counter_xor_10__rt_renamed_37))
                (portRef I (instanceRef reset_counter_10__inv1_INV_0))
              )
            )
            (net (rename reset_counter_2_ "reset_counter<2>")
              (joined
                (portRef Q (instanceRef reset_counter_2))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_2__rt_renamed_29))
              )
            )
            (net (rename reset_counter_3_ "reset_counter<3>")
              (joined
                (portRef Q (instanceRef reset_counter_3))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_3__rt_renamed_30))
              )
            )
            (net (rename reset_counter_4_ "reset_counter<4>")
              (joined
                (portRef Q (instanceRef reset_counter_4))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_4__rt_renamed_31))
              )
            )
            (net (rename reset_counter_5_ "reset_counter<5>")
              (joined
                (portRef Q (instanceRef reset_counter_5))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_5__rt_renamed_32))
              )
            )
            (net (rename reset_counter_6_ "reset_counter<6>")
              (joined
                (portRef Q (instanceRef reset_counter_6))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_6__rt_renamed_33))
              )
            )
            (net (rename reset_counter_7_ "reset_counter<7>")
              (joined
                (portRef Q (instanceRef reset_counter_7))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_7__rt_renamed_34))
              )
            )
            (net (rename reset_counter_8_ "reset_counter<8>")
              (joined
                (portRef Q (instanceRef reset_counter_8))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_8__rt_renamed_35))
              )
            )
            (net (rename reset_counter_9_ "reset_counter<9>")
              (joined
                (portRef Q (instanceRef reset_counter_9))
                (portRef I0 (instanceRef Mcount_reset_counter_cy_9__rt_renamed_36))
              )
            )
          )
      )
    )
  )

  (design ac97_if
    (cellRef ac97_if
      (libraryRef ac97_if_lib)
    )
    (property PART (string "xc5vlx110t-1-ff1136") (owner "Xilinx"))
  )
)

