Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed May 21 16:56:56 2025
| Host         : insa-20671 running 64-bit Linux Mint 21.1
| Command      : report_control_sets -verbose -file Unite_de_controle_control_sets_placed.rpt
| Design       : Unite_de_controle
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           63 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+-----------------------------------+------------------+----------------+--------------+
|       Clock Signal      | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------+-----------------------------------+------------------+----------------+--------------+
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[14][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[8][7]_i_1_n_0  |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[7][7]_i_1_n_0  |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[6][7]_i_1_n_0  |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[5][7]_i_1_n_0  |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[4][7]_i_1_n_0  |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[3][7]_i_1_n_0  |                3 |              8 |         2.67 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[1][7]_i_1_n_0  |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[15][7]_i_1_n_0 |                5 |              8 |         1.60 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[13][7]_i_1_n_0 |                3 |              8 |         2.67 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[10][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[11][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[0][7]_i_1_n_0  |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[9][7]_i_1_n_0  |                5 |              8 |         1.60 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[2][7]_i_1_n_0  |                3 |              8 |         2.67 |
|  common_clk_IBUF_BUFG   |               | register_bank/Regs[12][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  common_clk_IBUF_BUFG   |               |                                   |               10 |             16 |         1.60 |
|  pipeline_clk_IBUF_BUFG |               |                                   |               57 |             95 |         1.67 |
+-------------------------+---------------+-----------------------------------+------------------+----------------+--------------+


