// Seed: 3300775348
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  assign module_1.id_3 = 0;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd63,
    parameter id_8  = 32'd98
) (
    output supply0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wire id_6,
    input wire id_7,
    input tri _id_8,
    output wor id_9,
    input supply0 id_10,
    input wand _id_11,
    output tri id_12,
    input supply1 id_13,
    output uwire id_14
);
  assign id_2 = id_5;
  wire [id_8  ==  -1 : id_11] id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
