{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727115507756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727115507756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:18:27 2024 " "Processing started: Mon Sep 23 13:18:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727115507756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115507756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Maquinagpt -c Maquinagpt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Maquinagpt -c Maquinagpt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115507756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727115507958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727115507958 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Maquinagpt.v(115) " "Verilog HDL error at Maquinagpt.v(115): constant value overflow" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 115 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1727115516983 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Maquinagpt.v(214) " "Verilog HDL information at Maquinagpt.v(214): always construct contains both blocking and non-blocking assignments" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 214 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727115516984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "test TEST Maquinagpt.v(28) " "Verilog HDL Declaration information at Maquinagpt.v(28): object \"test\" differs only in case from object \"TEST\" in the same scope" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727115516986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Maquinagpt.v 1 1 " "Found 1 design units, including 1 entities, in source file Maquinagpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 Maquinagpt " "Found entity 1: Maquinagpt" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115516988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115516988 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "signal.v " "Can't analyze file -- file signal.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1727115516989 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "estado_actual Maquinagpt.v(354) " "Verilog HDL Implicit Net warning at Maquinagpt.v(354): created implicit net for \"estado_actual\"" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 354 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115516989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Maquinagpt " "Elaborating entity \"Maquinagpt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727115517058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado_actual Maquinagpt.v(354) " "Verilog HDL or VHDL warning at Maquinagpt.v(354): object \"estado_actual\" assigned a value but never read" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(227) " "Verilog HDL assignment warning at Maquinagpt.v(227): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(231) " "Verilog HDL assignment warning at Maquinagpt.v(231): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(235) " "Verilog HDL assignment warning at Maquinagpt.v(235): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(244) " "Verilog HDL assignment warning at Maquinagpt.v(244): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(251) " "Verilog HDL assignment warning at Maquinagpt.v(251): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(255) " "Verilog HDL assignment warning at Maquinagpt.v(255): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(259) " "Verilog HDL assignment warning at Maquinagpt.v(259): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(271) " "Verilog HDL assignment warning at Maquinagpt.v(271): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(276) " "Verilog HDL assignment warning at Maquinagpt.v(276): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(294) " "Verilog HDL assignment warning at Maquinagpt.v(294): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(298) " "Verilog HDL assignment warning at Maquinagpt.v(298): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(302) " "Verilog HDL assignment warning at Maquinagpt.v(302): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(307) " "Verilog HDL assignment warning at Maquinagpt.v(307): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(311) " "Verilog HDL assignment warning at Maquinagpt.v(311): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(323) " "Verilog HDL assignment warning at Maquinagpt.v(323): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(328) " "Verilog HDL assignment warning at Maquinagpt.v(328): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Maquinagpt.v(333) " "Verilog HDL assignment warning at Maquinagpt.v(333): truncated value with size 32 to match size of target (3)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Maquinagpt.v(354) " "Verilog HDL assignment warning at Maquinagpt.v(354): truncated value with size 3 to match size of target (1)" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledd Maquinagpt.v(20) " "Output port \"ledd\" at Maquinagpt.v(20) has no driver" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727115517064 "|Maquinagpt"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNT count sensorsignal.v(27) " "Verilog HDL Declaration information at sensorsignal.v(27): object \"COUNT\" differs only in case from object \"count\" in the same scope" {  } { { "sensorsignal.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1727115517076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sensorsignal.v 1 1 " "Using design file sensorsignal.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sensorsignal " "Found entity 1: sensorsignal" {  } { { "sensorsignal.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensorsignal sensorsignal:senal " "Elaborating entity \"sensorsignal\" for hierarchy \"sensorsignal:senal\"" {  } { { "Maquinagpt.v" "senal" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517077 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 sensorsignal.v(72) " "Verilog HDL assignment warning at sensorsignal.v(72): truncated value with size 32 to match size of target (30)" {  } { { "sensorsignal.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517079 "|Maquinagpt|sensorsignal:senal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 sensorsignal.v(88) " "Verilog HDL assignment warning at sensorsignal.v(88): truncated value with size 32 to match size of target (30)" {  } { { "sensorsignal.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517079 "|Maquinagpt|sensorsignal:senal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 sensorsignal.v(103) " "Verilog HDL assignment warning at sensorsignal.v(103): truncated value with size 32 to match size of target (30)" {  } { { "sensorsignal.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517079 "|Maquinagpt|sensorsignal:senal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 sensorsignal.v(113) " "Verilog HDL assignment warning at sensorsignal.v(113): truncated value with size 32 to match size of target (30)" {  } { { "sensorsignal.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517079 "|Maquinagpt|sensorsignal:senal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "T sensorsignal.v(20) " "Output port \"T\" at sensorsignal.v(20) has no driver" {  } { { "sensorsignal.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727115517080 "|Maquinagpt|sensorsignal:senal"}
{ "Warning" "WSGN_SEARCH_FILE" "light.v 1 1 " "Using design file light.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 light " "Found entity 1: light" {  } { { "light.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517083 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "light sensorsignal:senal\|light:luz " "Elaborating entity \"light\" for hierarchy \"sensorsignal:senal\|light:luz\"" {  } { { "sensorsignal.v" "luz" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sonido.v 1 1 " "Using design file sonido.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sonido " "Found entity 1: sonido" {  } { { "sonido.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517088 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonido sensorsignal:senal\|sonido:ultra " "Elaborating entity \"sonido\" for hierarchy \"sensorsignal:senal\|sonido:ultra\"" {  } { { "sensorsignal.v" "ultra" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sonido.v(27) " "Verilog HDL assignment warning at sonido.v(27): truncated value with size 32 to match size of target (10)" {  } { { "sonido.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sonido.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517092 "|Maquinagpt|sensorsignal:senal|sonido:ultra"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sonido.v(28) " "Verilog HDL assignment warning at sonido.v(28): truncated value with size 32 to match size of target (10)" {  } { { "sonido.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sonido.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517092 "|Maquinagpt|sensorsignal:senal|sonido:ultra"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 sonido.v(29) " "Verilog HDL assignment warning at sonido.v(29): truncated value with size 32 to match size of target (22)" {  } { { "sonido.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sonido.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517092 "|Maquinagpt|sensorsignal:senal|sonido:ultra"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht.v(60) " "Verilog HDL information at dht.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "dht.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/dht.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727115517096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dht.v 1 1 " "Using design file dht.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dht " "Found entity 1: dht" {  } { { "dht.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/dht.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517096 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht sensorsignal:senal\|dht:dht11 " "Elaborating entity \"dht\" for hierarchy \"sensorsignal:senal\|dht:dht11\"" {  } { { "sensorsignal.v" "dht11" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 dht.v(128) " "Verilog HDL assignment warning at dht.v(128): truncated value with size 32 to match size of target (6)" {  } { { "dht.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/dht.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517100 "|Maquinagpt|sensorsignal:senal|dht:dht11"}
{ "Warning" "WSGN_SEARCH_FILE" "Humedad.v 1 1 " "Using design file Humedad.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Humedad " "Found entity 1: Humedad" {  } { { "Humedad.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Humedad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517104 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Humedad sensorsignal:senal\|Humedad:humm " "Elaborating entity \"Humedad\" for hierarchy \"sensorsignal:senal\|Humedad:humm\"" {  } { { "sensorsignal.v" "humm" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sensorsignal.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_controller.v(42) " "Verilog HDL information at display_controller.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "display_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/display_controller.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727115517107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display_controller.v 1 1 " "Using design file display_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/display_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_controller display_controller:display_ctrl " "Elaborating entity \"display_controller\" for hierarchy \"display_controller:display_ctrl\"" {  } { { "Maquinagpt.v" "display_ctrl" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_controller.v(37) " "Verilog HDL assignment warning at display_controller.v(37): truncated value with size 32 to match size of target (3)" {  } { { "display_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/display_controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517110 "|Maquinagpt|display_controller:display_ctrl"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_to_7seg.v 1 1 " "Using design file bcd_to_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "bcd_to_7seg.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/bcd_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517131 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg display_controller:display_ctrl\|bcd_to_7seg:bcd0 " "Elaborating entity \"bcd_to_7seg\" for hierarchy \"display_controller:display_ctrl\|bcd_to_7seg:bcd0\"" {  } { { "display_controller.v" "bcd0" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/display_controller.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517131 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(67) " "Verilog HDL information at lcd_controller.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727115517138 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(111) " "Verilog HDL information at lcd_controller.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727115517139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_controller.v 1 1 " "Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517140 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_controller:disgato " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_controller:disgato\"" {  } { { "Maquinagpt.v" "disgato" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517148 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current lcd_controller.v(40) " "Verilog HDL or VHDL warning at lcd_controller.v(40): object \"current\" assigned a value but never read" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 lcd_controller.v(72) " "Verilog HDL assignment warning at lcd_controller.v(72): truncated value with size 32 to match size of target (23)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_controller.v(120) " "Verilog HDL Case Statement information at lcd_controller.v(120): all case item expressions in this case statement are onehot" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcd_controller.v(141) " "Verilog HDL or VHDL warning at the lcd_controller.v(141): index expression is not wide enough to address all of the elements in the array" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 141 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_controller.v(204) " "Verilog HDL assignment warning at lcd_controller.v(204): truncated value with size 32 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_controller.v(205) " "Verilog HDL assignment warning at lcd_controller.v(205): truncated value with size 32 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_controller.v(206) " "Verilog HDL assignment warning at lcd_controller.v(206): truncated value with size 32 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_controller.v(207) " "Verilog HDL assignment warning at lcd_controller.v(207): truncated value with size 32 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 lcd_controller.v(293) " "Verilog HDL assignment warning at lcd_controller.v(293): truncated value with size 64 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_controller.v(294) " "Verilog HDL assignment warning at lcd_controller.v(294): truncated value with size 32 to match size of target (6)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 lcd_controller.v(296) " "Verilog HDL assignment warning at lcd_controller.v(296): truncated value with size 64 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_controller.v(298) " "Verilog HDL assignment warning at lcd_controller.v(298): truncated value with size 32 to match size of target (6)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcd_controller.v(305) " "Verilog HDL assignment warning at lcd_controller.v(305): truncated value with size 32 to match size of target (8)" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lcd_controller.v(319) " "Verilog HDL Case Statement information at lcd_controller.v(319): all case item expressions in this case statement are onehot" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 319 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727115517155 "|Maquinagpt|lcd_controller:disgato"}
{ "Warning" "WSGN_SEARCH_FILE" "estado.v 1 1 " "Using design file estado.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 estado " "Found entity 1: estado" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115517160 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1727115517160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estado lcd_controller:disgato\|estado:estado_one " "Elaborating entity \"estado\" for hierarchy \"lcd_controller:disgato\|estado:estado_one\"" {  } { { "lcd_controller.v" "estado_one" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115517166 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "estado.v(10) " "Verilog HDL Case Statement warning at estado.v(10): incomplete case statement has no default case item" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727115517167 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "char estado.v(10) " "Verilog HDL Always Construct warning at estado.v(10): inferring latch(es) for variable \"char\", which holds its previous value in one or more paths through the always construct" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727115517167 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[0\] estado.v(10) " "Inferred latch for \"char\[0\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[1\] estado.v(10) " "Inferred latch for \"char\[1\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[2\] estado.v(10) " "Inferred latch for \"char\[2\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[3\] estado.v(10) " "Inferred latch for \"char\[3\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[4\] estado.v(10) " "Inferred latch for \"char\[4\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[5\] estado.v(10) " "Inferred latch for \"char\[5\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[6\] estado.v(10) " "Inferred latch for \"char\[6\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[7\] estado.v(10) " "Inferred latch for \"char\[7\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[8\] estado.v(10) " "Inferred latch for \"char\[8\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[9\] estado.v(10) " "Inferred latch for \"char\[9\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[10\] estado.v(10) " "Inferred latch for \"char\[10\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[11\] estado.v(10) " "Inferred latch for \"char\[11\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[12\] estado.v(10) " "Inferred latch for \"char\[12\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[13\] estado.v(10) " "Inferred latch for \"char\[13\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[14\] estado.v(10) " "Inferred latch for \"char\[14\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[15\] estado.v(10) " "Inferred latch for \"char\[15\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[16\] estado.v(10) " "Inferred latch for \"char\[16\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[17\] estado.v(10) " "Inferred latch for \"char\[17\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[18\] estado.v(10) " "Inferred latch for \"char\[18\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[19\] estado.v(10) " "Inferred latch for \"char\[19\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[20\] estado.v(10) " "Inferred latch for \"char\[20\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[21\] estado.v(10) " "Inferred latch for \"char\[21\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[22\] estado.v(10) " "Inferred latch for \"char\[22\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[23\] estado.v(10) " "Inferred latch for \"char\[23\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[24\] estado.v(10) " "Inferred latch for \"char\[24\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[25\] estado.v(10) " "Inferred latch for \"char\[25\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[26\] estado.v(10) " "Inferred latch for \"char\[26\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[27\] estado.v(10) " "Inferred latch for \"char\[27\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[28\] estado.v(10) " "Inferred latch for \"char\[28\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[29\] estado.v(10) " "Inferred latch for \"char\[29\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[30\] estado.v(10) " "Inferred latch for \"char\[30\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[31\] estado.v(10) " "Inferred latch for \"char\[31\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[32\] estado.v(10) " "Inferred latch for \"char\[32\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[33\] estado.v(10) " "Inferred latch for \"char\[33\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[34\] estado.v(10) " "Inferred latch for \"char\[34\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[35\] estado.v(10) " "Inferred latch for \"char\[35\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[36\] estado.v(10) " "Inferred latch for \"char\[36\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[37\] estado.v(10) " "Inferred latch for \"char\[37\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[38\] estado.v(10) " "Inferred latch for \"char\[38\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[39\] estado.v(10) " "Inferred latch for \"char\[39\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[40\] estado.v(10) " "Inferred latch for \"char\[40\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[41\] estado.v(10) " "Inferred latch for \"char\[41\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[42\] estado.v(10) " "Inferred latch for \"char\[42\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[43\] estado.v(10) " "Inferred latch for \"char\[43\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[44\] estado.v(10) " "Inferred latch for \"char\[44\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517168 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[45\] estado.v(10) " "Inferred latch for \"char\[45\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[46\] estado.v(10) " "Inferred latch for \"char\[46\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[47\] estado.v(10) " "Inferred latch for \"char\[47\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[48\] estado.v(10) " "Inferred latch for \"char\[48\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[49\] estado.v(10) " "Inferred latch for \"char\[49\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[50\] estado.v(10) " "Inferred latch for \"char\[50\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[51\] estado.v(10) " "Inferred latch for \"char\[51\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[52\] estado.v(10) " "Inferred latch for \"char\[52\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[53\] estado.v(10) " "Inferred latch for \"char\[53\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[54\] estado.v(10) " "Inferred latch for \"char\[54\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[55\] estado.v(10) " "Inferred latch for \"char\[55\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[56\] estado.v(10) " "Inferred latch for \"char\[56\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[57\] estado.v(10) " "Inferred latch for \"char\[57\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[58\] estado.v(10) " "Inferred latch for \"char\[58\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[59\] estado.v(10) " "Inferred latch for \"char\[59\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[60\] estado.v(10) " "Inferred latch for \"char\[60\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[61\] estado.v(10) " "Inferred latch for \"char\[61\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[62\] estado.v(10) " "Inferred latch for \"char\[62\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char\[63\] estado.v(10) " "Inferred latch for \"char\[63\]\" at estado.v(10)" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115517169 "|Maquinagpt|lcd_controller:disgato|estado:estado_one"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:disgato\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:disgato\|Mod1\"" {  } { { "lcd_controller.v" "Mod1" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 205 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115519113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:disgato\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:disgato\|Div0\"" {  } { { "lcd_controller.v" "Div0" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115519113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:disgato\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:disgato\|Mod0\"" {  } { { "lcd_controller.v" "Mod0" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115519113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:disgato\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:disgato\|Mod3\"" {  } { { "lcd_controller.v" "Mod3" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 207 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115519113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:disgato\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:disgato\|Div1\"" {  } { { "lcd_controller.v" "Div1" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 206 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115519113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_controller:disgato\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_controller:disgato\|Mod2\"" {  } { { "lcd_controller.v" "Mod2" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 206 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115519113 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sensorsignal:senal\|sonido:ultra\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sensorsignal:senal\|sonido:ultra\|Div0\"" {  } { { "sonido.v" "Div0" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sonido.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115519113 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1727115519113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_controller:disgato\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lcd_controller:disgato\|lpm_divide:Mod1\"" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115519222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_controller:disgato\|lpm_divide:Mod1 " "Instantiated megafunction \"lcd_controller:disgato\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519222 ""}  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727115519222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_controller:disgato\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"lcd_controller:disgato\|lpm_divide:Div0\"" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115519418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_controller:disgato\|lpm_divide:Div0 " "Instantiated megafunction \"lcd_controller:disgato\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519418 ""}  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727115519418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensorsignal:senal\|sonido:ultra\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sensorsignal:senal\|sonido:ultra\|lpm_divide:Div0\"" {  } { { "sonido.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sonido.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115519480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensorsignal:senal\|sonido:ultra\|lpm_divide:Div0 " "Instantiated megafunction \"sensorsignal:senal\|sonido:ultra\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115519480 ""}  } { { "sonido.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/sonido.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1727115519480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727115519556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115519556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727115520086 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lcd_controller:disgato\|estado:estado_one\|char\[36\] lcd_controller:disgato\|estado:estado_one\|char\[48\] " "Duplicate LATCH primitive \"lcd_controller:disgato\|estado:estado_one\|char\[36\]\" merged with LATCH primitive \"lcd_controller:disgato\|estado:estado_one\|char\[48\]\"" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115520133 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lcd_controller:disgato\|estado:estado_one\|char\[52\] lcd_controller:disgato\|estado:estado_one\|char\[32\] " "Duplicate LATCH primitive \"lcd_controller:disgato\|estado:estado_one\|char\[52\]\" merged with LATCH primitive \"lcd_controller:disgato\|estado:estado_one\|char\[32\]\"" {  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1727115520133 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1727115520133 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[8\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520140 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520140 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[16\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[24\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[40\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[56\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[9\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[17\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[5\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[1\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[25\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[49\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[41\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[33\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[57\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[18\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[26\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520141 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[42\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[34\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[5\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[58\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[11\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[19\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[5\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[27\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[51\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[43\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[35\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[59\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[12\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[20\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[28\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[44\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_controller:disgato\|estado:estado_one\|char\[60\] " "Latch lcd_controller:disgato\|estado:estado_one\|char\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_controller:disgato\|est\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1727115520142 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1727115520142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledd GND " "Pin \"ledd\" is stuck at GND" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727115521424 "|Maquinagpt|ledd"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727115521424 "|Maquinagpt|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727115521424 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727115521618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727115525552 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lcd_controller:disgato\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lcd_controller:disgato\|lpm_divide:Mod0\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/db/alt_u_div_a4f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115525578 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1727115525578 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gualteros/Documentos/U/Digital_I/FINAL/output_files/Maquinagpt.map.smsg " "Generated suppressed messages file /home/gualteros/Documentos/U/Digital_I/FINAL/output_files/Maquinagpt.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115525653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727115525883 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727115525883 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rstd " "No output dependent on input pin \"rstd\"" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727115526130 "|Maquinagpt|rstd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727115526130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2726 " "Implemented 2726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727115526130 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727115526130 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1727115526130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2687 " "Implemented 2687 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727115526130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727115526130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "454 " "Peak virtual memory: 454 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727115526147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:18:46 2024 " "Processing ended: Mon Sep 23 13:18:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727115526147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727115526147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727115526147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727115526147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1727115527868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727115527868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:18:47 2024 " "Processing started: Mon Sep 23 13:18:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727115527868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1727115527868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Maquinagpt -c Maquinagpt " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Maquinagpt -c Maquinagpt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1727115527868 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1727115527910 ""}
{ "Info" "0" "" "Project  = Maquinagpt" {  } {  } 0 0 "Project  = Maquinagpt" 0 0 "Fitter" 0 0 1727115527911 ""}
{ "Info" "0" "" "Revision = Maquinagpt" {  } {  } 0 0 "Revision = Maquinagpt" 0 0 "Fitter" 0 0 1727115527911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727115528002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727115528002 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Maquinagpt EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Maquinagpt\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727115528017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727115528104 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727115528104 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1727115528288 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1727115528295 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727115528634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727115528634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1727115528634 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1727115528634 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 5122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727115528660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 5124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727115528660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 5126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727115528660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gualteros/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 5128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1727115528660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1727115528660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727115528666 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1727115529663 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Maquinagpt.sdc " "Synopsys Design Constraints File file not found: 'Maquinagpt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1727115529666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1727115529666 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1727115529691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727115529691 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1727115529692 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727115529957 ""}  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 5109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727115529957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_controller:disgato\|clkr  " "Automatically promoted node lcd_controller:disgato\|clkr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727115529957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_controller:disgato\|clkr~0 " "Destination node lcd_controller:disgato\|clkr~0" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727115529957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_controller:disgato\|est\[5\] " "Destination node lcd_controller:disgato\|est\[5\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727115529957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_controller:disgato\|est\[6\] " "Destination node lcd_controller:disgato\|est\[6\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727115529957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_controller:disgato\|est\[7\] " "Destination node lcd_controller:disgato\|est\[7\]" {  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727115529957 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ena~output " "Destination node ena~output" {  } { { "Maquinagpt.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/Maquinagpt.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 5098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1727115529957 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1727115529957 ""}  } { { "lcd_controller.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/lcd_controller.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727115529957 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_controller:disgato\|estado:estado_one\|WideOr70~0  " "Automatically promoted node lcd_controller:disgato\|estado:estado_one\|WideOr70~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1727115529958 ""}  } { { "estado.v" "" { Text "/home/gualteros/Documentos/U/Digital_I/FINAL/estado.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 0 { 0 ""} 0 2915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1727115529958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727115530362 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727115530365 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727115530366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727115530371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727115530376 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727115530382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727115530382 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727115530385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727115530512 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727115530516 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727115530516 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727115530633 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1727115530651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727115531400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727115532058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727115532089 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727115536186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727115536186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727115536786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/gualteros/Documentos/U/Digital_I/FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727115538695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727115538695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1727115541813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1727115541813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727115541817 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727115541977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727115542005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727115542388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727115542389 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727115542892 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727115543713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1284 " "Peak virtual memory: 1284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727115544945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:19:04 2024 " "Processing ended: Mon Sep 23 13:19:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727115544945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727115544945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727115544945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727115544945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1727115546981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727115546981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:19:06 2024 " "Processing started: Mon Sep 23 13:19:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727115546981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1727115546981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Maquinagpt -c Maquinagpt " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Maquinagpt -c Maquinagpt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1727115546981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1727115547236 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1727115547663 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1727115547678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727115547775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:19:07 2024 " "Processing ended: Mon Sep 23 13:19:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727115547775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727115547775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727115547775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1727115547775 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1727115548554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1727115549309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727115549309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:19:09 2024 " "Processing started: Mon Sep 23 13:19:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727115549309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1727115549309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Maquinagpt -c Maquinagpt " "Command: quartus_sta Maquinagpt -c Maquinagpt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1727115549309 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1727115549356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1727115549472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1727115549472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115549563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115549564 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1727115549820 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Maquinagpt.sdc " "Synopsys Design Constraints File file not found: 'Maquinagpt.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1727115549867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115549867 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727115549879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_controller:disgato\|clkr lcd_controller:disgato\|clkr " "create_clock -period 1.000 -name lcd_controller:disgato\|clkr lcd_controller:disgato\|clkr" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727115549879 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lcd_controller:disgato\|est\[4\] lcd_controller:disgato\|est\[4\] " "create_clock -period 1.000 -name lcd_controller:disgato\|est\[4\] lcd_controller:disgato\|est\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1727115549879 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727115549879 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1727115549890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727115549891 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1727115549892 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1727115549898 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727115550020 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727115550020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -85.705 " "Worst-case setup slack is -85.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -85.705           -5214.256 clk  " "  -85.705           -5214.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.630            -593.376 lcd_controller:disgato\|clkr  " "  -11.630            -593.376 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.993            -141.638 lcd_controller:disgato\|est\[4\]  " "   -4.993            -141.638 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115550020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.046 " "Worst-case hold slack is -0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.052 lcd_controller:disgato\|est\[4\]  " "   -0.046              -0.052 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 lcd_controller:disgato\|clkr  " "    0.452               0.000 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115550031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727115550032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727115550032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -832.746 clk  " "   -3.000            -832.746 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -166.544 lcd_controller:disgato\|clkr  " "   -1.487            -166.544 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 lcd_controller:disgato\|est\[4\]  " "    0.286               0.000 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115550034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115550034 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727115550453 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727115550453 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727115550457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1727115550489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1727115551051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727115551246 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727115551269 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727115551269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.054 " "Worst-case setup slack is -78.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.054           -4829.434 clk  " "  -78.054           -4829.434 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.525            -545.590 lcd_controller:disgato\|clkr  " "  -10.525            -545.590 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.645            -132.233 lcd_controller:disgato\|est\[4\]  " "   -4.645            -132.233 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115551271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.123 " "Worst-case hold slack is -0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.200 lcd_controller:disgato\|est\[4\]  " "   -0.123              -0.200 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 lcd_controller:disgato\|clkr  " "    0.326               0.000 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115551281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727115551283 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727115551285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -832.746 clk  " "   -3.000            -832.746 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -166.544 lcd_controller:disgato\|clkr  " "   -1.487            -166.544 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 lcd_controller:disgato\|est\[4\]  " "    0.135               0.000 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115551288 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727115551738 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727115551738 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1727115551743 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727115551903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1727115551912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1727115551912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.179 " "Worst-case setup slack is -36.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.179           -1927.508 clk  " "  -36.179           -1927.508 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.324            -196.440 lcd_controller:disgato\|clkr  " "   -4.324            -196.440 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597             -43.146 lcd_controller:disgato\|est\[4\]  " "   -1.597             -43.146 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115551915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.041 " "Worst-case hold slack is 0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 lcd_controller:disgato\|est\[4\]  " "    0.041               0.000 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk  " "    0.161               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 lcd_controller:disgato\|clkr  " "    0.173               0.000 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115551928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727115551932 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1727115551936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -598.338 clk  " "   -3.000            -598.338 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -112.000 lcd_controller:disgato\|clkr  " "   -1.000            -112.000 lcd_controller:disgato\|clkr " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 lcd_controller:disgato\|est\[4\]  " "    0.350               0.000 lcd_controller:disgato\|est\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1727115551940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1727115551940 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1727115552358 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1727115552358 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727115552698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1727115552700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727115552770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:19:12 2024 " "Processing ended: Mon Sep 23 13:19:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727115552770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727115552770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727115552770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1727115552770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1727115554338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727115554338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 23 13:19:14 2024 " "Processing started: Mon Sep 23 13:19:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727115554338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727115554338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Maquinagpt -c Maquinagpt " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Maquinagpt -c Maquinagpt" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1727115554338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1727115554653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Maquinagpt.vo /home/gualteros/Documentos/U/Digital_I/FINAL/simulation/questa/ simulation " "Generated file Maquinagpt.vo in folder \"/home/gualteros/Documentos/U/Digital_I/FINAL/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1727115555122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727115555151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 23 13:19:15 2024 " "Processing ended: Mon Sep 23 13:19:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727115555151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727115555151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727115555151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727115555151 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Quartus Prime Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1727115555926 ""}
