block/SYS:
  description: System Control Register
  items:
  - name: IWDG_KR
    description: WO, Watchdog key register, SAM
    byte_offset: 0
    access: Write
    fieldset: IWDG_KR
  - name: IWDG_CFG
    description: RW, Watchdog configuration register, SAM
    byte_offset: 4
    fieldset: IWDG_CFG
  - name: CLK_SYS_CFG
    description: RWA, system clock configuration, SAM
    byte_offset: 8
    bit_size: 16
    fieldset: CLK_SYS_CFG
  - name: HFCK_PWR_CTRL
    description: RWA, High frequency clock module power control register, SAM
    byte_offset: 10
    bit_size: 8
    fieldset: HFCK_PWR_CTRL
  - name: SLP_CLK_OFF0
    description: RWA, sleep clock off control byte 0, SAM
    byte_offset: 12
    bit_size: 8
    fieldset: SLP_CLK_OFF0
  - name: SLP_CLK_OFF1
    description: RWA, sleep clock off control byte 1, SAM
    byte_offset: 13
    bit_size: 8
    fieldset: SLP_CLK_OFF1
  - name: SLP_WAKE_CTRL
    description: RWA, wake control, SAM
    byte_offset: 14
    bit_size: 8
    fieldset: SLP_WAKE_CTRL
  - name: SLP_POWER_CTRL
    description: RWA, peripherals power down control, SAM
    byte_offset: 15
    bit_size: 8
    fieldset: SLP_POWER_CTRL
  - name: SAFE_MODE_CTRL
    description: RWA, Secure Access Mode Control Register, SAM
    byte_offset: 16
    bit_size: 8
    fieldset: SAFE_MODE_CTRL
  - name: SAFE_CLK_CTRL
    description: RWA, Secure access to clock control registers, SAM
    byte_offset: 17
    bit_size: 8
    fieldset: SAFE_CLK_CTRL
  - name: SAFE_DEBUG_CTRL
    description: RWA, Secure Access Debugging Control Register, SAM
    byte_offset: 18
    bit_size: 8
    fieldset: SAFE_DEBUG_CTRL
  - name: SAFE_LRST_CTRL
    description: RWA, Long term reset control register for secure access, SAM
    byte_offset: 19
    bit_size: 8
    fieldset: SAFE_LRST_CTRL
  - name: PIN_ALTERNATE
    description: RW, function pin alternate configuration
    byte_offset: 24
    bit_size: 16
    fieldset: PIN_ALTERNATE
  - name: PIN_CONFIG
    description: RW, Function pin configuration registere
    byte_offset: 26
    bit_size: 16
    fieldset: PIN_CONFIG
  - name: PIN_IN_DIS
    description: RW, Function pin digital input disable register
    byte_offset: 28
    fieldset: PIN_IN_DIS
  - name: POWER_PLAN
    description: RWA, power plan before sleep instruction, SAM
    byte_offset: 32
    bit_size: 16
    fieldset: POWER_PLAN
  - name: AUX_POWER_ADJ
    description: RWA, aux power adjust control, SAM
    byte_offset: 34
    bit_size: 16
    fieldset: AUX_POWER_ADJ
  - name: BAT_DET_CTRL
    description: RWA, battery voltage detector control, SAM
    byte_offset: 36
    bit_size: 8
    fieldset: BAT_DET_CTRL
  - name: BAT_DET_CFG
    description: RWA, battery voltage detector configuration, SAM
    byte_offset: 37
    bit_size: 8
    fieldset: BAT_DET_CFG
  - name: BAT_STATUS
    description: RO, battery status
    byte_offset: 38
    access: Read
    bit_size: 8
    fieldset: BAT_STATUS
  - name: INT32K_TUNE
    description: RWA, internal 32KHz oscillator tune control, SAM
    byte_offset: 44
    bit_size: 16
    fieldset: INT32K_TUNE
  - name: XT32K_TUNE
    description: RWA, External 32KHz oscillator tune control, SAM
    byte_offset: 46
    bit_size: 8
    fieldset: XT32K_TUNE
  - name: CK32K_CONFIG
    description: RWA, 32KHz oscillator configure
    byte_offset: 47
    bit_size: 8
    fieldset: CK32K_CONFIG
fieldset/AUX_POWER_ADJ:
  description: RWA, aux power adjust control, SAM
  bit_size: 16
  fields:
  - name: ULPLDO_ADJ
    description: RWA, Output voltage regulation value of auxiliary power supply for ultra-low power consumption LDO
    bit_offset: 0
    bit_size: 3
  - name: DCDC_CHARGE
    description: RWA, Low power auxiliary DC-DC enable bit
    bit_offset: 7
    bit_size: 1
  - name: CFG_IVREF
    description: RWA, retain. The original value must be kept unchanged when writing
    bit_offset: 8
    bit_size: 4
  - name: IB_TKEY_SEL
    description: RWA, TouchKey bias current, used to stabilize I/O potential and prevent accidental wake-up
    bit_offset: 12
    bit_size: 4
fieldset/CLK_SYS_CFG:
  description: RWA, system clock configuration, SAM
  bit_size: 16
  fields:
  - name: CLK_PLL_DIV
    description: RWA, output clock divider from PLL or CK32M
    bit_offset: 0
    bit_size: 5
  - name: CLK_SYS_MOD
    description: 'RWA, system clock source mode: 00=divided from 32MHz'
    bit_offset: 6
    bit_size: 2
  - name: XROM_SCLK_SEL
    description: RWA, XROM clock source
    bit_offset: 8
    bit_size: 1
  - name: OSC32M_SEL
    description: RWA, Selection of PLL clock source
    bit_offset: 9
    bit_size: 1
  - name: PLL_GATE_DISS
    description: RWA, Do you turn off the PLL clock when switching the PLL clock source
    bit_offset: 12
    bit_size: 1
  - name: PLL_GATE_TIME
    description: RWA, When switching the PLL clock source, turn off the time selection of the PLL clock
    bit_offset: 13
    bit_size: 1
fieldset/INT32K_TUNE:
  description: RWA, internal 32KHz oscillator tune control, SAM
  bit_size: 16
  fields:
  - name: INT32K_TUNE
    description: RWA, Internal RC 32KHz clock frequency calibration value
    bit_offset: 0
    bit_size: 13
fieldset/PIN_ALTERNATE:
  description: RW, function pin alternate configuration
  bit_size: 16
  fields:
  - name: PIN_TMR0
    description: RW, TMR0 alternate pin enable
    bit_offset: 0
    bit_size: 1
  - name: PIN_TMR1
    description: RW, TMR1 alternate pin enable
    bit_offset: 1
    bit_size: 1
  - name: PIN_TMR2
    description: RW, TMR2 alternate pin enable
    bit_offset: 2
    bit_size: 1
  - name: PIN_TMR3
    description: RW, TMR3 alternate pin enable
    bit_offset: 3
    bit_size: 1
  - name: PIN_UART0
    description: RW, RXD0/TXD0 alternate pin enable
    bit_offset: 4
    bit_size: 1
  - name: PIN_UART1
    description: RW, RXD1/TXD1 alternate pin enable
    bit_offset: 5
    bit_size: 1
  - name: PIN_UART2
    description: RW, RXD2/TXD2 alternate pin enable
    bit_offset: 6
    bit_size: 1
  - name: PIN_UART3
    description: RW, RXD3/TXD3 alternate pin enable
    bit_offset: 7
    bit_size: 1
  - name: PIN_SPI0
    description: RW, SCS/SCK0/MOSI/MISO alternate pin enable
    bit_offset: 8
    bit_size: 1
  - name: PIN_PWMX
    description: RW, PWM4/PWM5/PWM7/PWM8/PWM9 alternate pin enable
    bit_offset: 10
    bit_size: 1
  - name: PIN_I2C
    description: RW, SCL/SDA alternate pin enable
    bit_offset: 11
    bit_size: 1
  - name: PIN_MODEM
    description: RW, DSR/DTR alternate pin enable
    bit_offset: 12
    bit_size: 1
  - name: PIN_INTX
    description: RW, INT24/INT25 function pin mapping selection bit
    bit_offset: 13
    bit_size: 1
  - name: PIN_U0_INV
    description: RW, UART0 input/output inversion enable
    bit_offset: 14
    bit_size: 1
  - name: RF_ANT_SW_EN
    description: RW, RF antenna switch control output enable
    bit_offset: 15
    bit_size: 1
fieldset/PIN_CONFIG:
  description: RW, Function pin configuration registere
  bit_size: 16
  fields:
  - name: PB16_8_SEL
    description: RW, Selection of interrupt pins for PB8 and PB16
    bit_offset: 4
    bit_size: 1
  - name: PIN_USB2_EN
    description: RW, Enable high-speed USB pins
    bit_offset: 5
    bit_size: 1
  - name: UDP_PU_EN
    description: RW, Full speed USB UD+pin internal pull-up resistor enable
    bit_offset: 6
    bit_size: 1
  - name: PIN_USB_EN
    description: RW, Full speed USB pin enable
    bit_offset: 7
    bit_size: 1
  - name: PBHx_IN_DIS
    description: RW, PB16~PB23 channel pin digital input disabled
    bit_offset: 8
    bit_size: 8
fieldset/POWER_PLAN:
  description: RWA, power plan before sleep instruction, SAM
  bit_size: 16
  fields:
  - name: PWR_XROM
    description: RWA, power for FlashROM
    bit_offset: 0
    bit_size: 1
  - name: PWR_RAM32K
    description: RWA, SRAM power supply for RAM2K
    bit_offset: 1
    bit_size: 1
  - name: PWR_CORE
    description: RWA, power retention for core and base peripherals
    bit_offset: 2
    bit_size: 1
  - name: PWR_EXTEND
    description: RWA, power retention for USB and BLE
    bit_offset: 3
    bit_size: 1
  - name: PWR_RAM96K
    description: RWA, SRAM power supply for RAM24K
    bit_offset: 4
    bit_size: 1
  - name: MAIN_ACT
    description: RWA, Main power selection
    bit_offset: 6
    bit_size: 1
  - name: PWR_SYS_EN
    description: RWA, power for system
    bit_offset: 7
    bit_size: 1
  - name: PWR_LDO_EN
    description: RWA, Internal LDO control
    bit_offset: 8
    bit_size: 1
  - name: PWR_DCDC_EN
    description: RWA, DC/DC converter enable
    bit_offset: 9
    bit_size: 1
  - name: PWR_DCDC_PRE
    description: RWA, DC/DC converter pre-enable
    bit_offset: 10
    bit_size: 1
  - name: PWR_MUST_0010
    description: RWA, Must write 0010.
    bit_offset: 11
    bit_size: 4
  - name: PWR_PLAN_EN
    description: RWA, Enable sleep power planning and control
    bit_offset: 15
    bit_size: 1
fieldset/IWDG_CFG:
  description: RW, Watchdog configuration register, SAM
  fields:
  - name: RLR
    description: 'RW, RL [11:0]: Watchdog counter reload'
    bit_offset: 0
    bit_size: 12
  - name: PR
    description: RO, Pre division factor (with write protection)
    bit_offset: 12
    bit_size: 3
  - name: PVU
    description: RO, Configure register update flag bit (with write protection)
    bit_offset: 15
    bit_size: 1
  - name: COUNT
    description: RO, Watchdog countdown counter
    bit_offset: 16
    bit_size: 12
  - name: STOP_EN
    description: RW, Watchdog stop enabled (with write protection)
    bit_offset: 29
    bit_size: 1
  - name: WR_PROTECT
    description: RW, Write protection
    bit_offset: 30
    bit_size: 1
  - name: IWDG_EN
    description: 'RW, Watch dog start switch: 1: ON; 0: Close'
    bit_offset: 31
    bit_size: 1
fieldset/IWDG_KR:
  description: WO, Watchdog key register, SAM
  fields:
  - name: IWDG_KR
    description: 'RO,KEY [15:0]: Key value'
    bit_offset: 0
    bit_size: 16
fieldset/PIN_IN_DIS:
  description: RW, Function pin digital input disable register
  fields:
  - name: PAx_IN_DIS
    description: RW, PA0~PA15 channel pin digital input disabled
    bit_offset: 0
    bit_size: 16
  - name: PBLx_IN_DIS
    description: RW, PB0~PB15 channel pin digital input disabled
    bit_offset: 16
    bit_size: 16
fieldset/BAT_DET_CFG:
  description: RWA, battery voltage detector configuration, SAM
  bit_size: 8
  fields:
  - name: BAT_LOW_VTH
    description: RWA, select threshold voltage of battery voltage low
    bit_offset: 0
    bit_size: 2
fieldset/BAT_DET_CTRL:
  description: RWA, battery voltage detector control, SAM
  bit_size: 8
  fields:
  - name: BAT_DET_EN
    description: RWA, When BAT_MON_EN=0, it is enabled by high-precision battery voltage detection function
    bit_offset: 0
    bit_size: 1
  - name: BAT_LOW_VTHX
    description: RWA, When BAT_MON_EN=1, set low power consumption
    bit_offset: 1
    bit_size: 1
  - name: BAT_LOWER_IE
    description: RWA, interrupt enable for battery lower voltage
    bit_offset: 2
    bit_size: 1
  - name: BAT_LOW_IE
    description: RWA, interrupt enable for battery low voltage
    bit_offset: 3
    bit_size: 1
fieldset/BAT_STATUS:
  description: RO, battery status
  bit_size: 8
  fields:
  - name: BAT_STAT_LOWER
    description: RO, battery lower voltage status, high action
    bit_offset: 0
    bit_size: 1
  - name: BAT_STAT_LOW
    description: RO, battery low voltage status, high action
    bit_offset: 1
    bit_size: 1
fieldset/CK32K_CONFIG:
  description: RWA, 32KHz oscillator configure
  bit_size: 8
  fields:
  - name: CLK_XT32K_PON
    description: RWA, external 32KHz oscillator power on
    bit_offset: 0
    bit_size: 1
  - name: CLK_INT32K_PON
    description: RWA, internal 32KHz oscillator power on
    bit_offset: 1
    bit_size: 1
  - name: CLK_OSC32K_XT
    description: 'RWA, 32KHz oscillator source selection: 0=RC, 1=XT'
    bit_offset: 2
    bit_size: 1
  - name: CLK_OSC32K_FILT
    description: RWA, internal 32KHz oscillator low noise mode enable
    bit_offset: 3
    bit_size: 1
  - name: 32K_CLK_PIN
    description: RO, 32KHz oscillator clock pin status
    bit_offset: 7
    bit_size: 1
fieldset/HFCK_PWR_CTRL:
  description: RWA, High frequency clock module power control register, SAM
  bit_size: 8
  fields:
  - name: CLK_RC16M_PON
    description: RWA,Enable items for the internal 16MHz oscillator HSI
    bit_offset: 1
    bit_size: 1
  - name: CLK_XT32M_PON
    description: RWA, External 32MHz oscillator HSE power control bit
    bit_offset: 2
    bit_size: 1
  - name: CLK_XT32M_KEEP
    description: RWA, Used to control the stopping of the clock system in pause mode
    bit_offset: 3
    bit_size: 1
  - name: CLK_PLL_PON
    description: RWA, PLL power control bit
    bit_offset: 4
    bit_size: 1
fieldset/SAFE_CLK_CTRL:
  description: RWA, Secure access to clock control registers, SAM
  bit_size: 8
  fields:
  - name: CLK_OFF_NFC
    description: RWA, NFC clock off enable.
    bit_offset: 0
    bit_size: 1
  - name: CLK_OFF_ADC
    description: RWA, ADC clock off enable
    bit_offset: 1
    bit_size: 1
  - name: CLK_OFF_LED
    description: RWA, LED clock off enable
    bit_offset: 2
    bit_size: 1
fieldset/SAFE_DEBUG_CTRL:
  description: RWA, Secure Access Debugging Control Register, SAM
  bit_size: 8
  fields:
  - name: DEBUG_DIS
    description: RWA, DEBUG disable enable.
    bit_offset: 4
    bit_size: 1
fieldset/SAFE_LRST_CTRL:
  description: RWA, Long term reset control register for secure access, SAM
  bit_size: 8
  fields:
  - name: LONG_RST_EN
    description: RWA, Long reset enable.
    bit_offset: 0
    bit_size: 1
  - name: LONG_TIM_SEL
    description: RWA, Long reset time selection.
    bit_offset: 1
    bit_size: 1
  - name: IWDG_RST_EN
    description: RWA, Independent watchdog reset enable.
    bit_offset: 4
    bit_size: 1
fieldset/SAFE_MODE_CTRL:
  description: RWA, Secure Access Mode Control Register, SAM
  bit_size: 8
  fields:
  - name: SAFE_AUTO_EN
    description: RWA, Enable automatic shutdown of security register.
    bit_offset: 0
    bit_size: 1
  - name: XROM_312M_SEL
    description: RWA, XROM Clock Selection
    bit_offset: 4
    bit_size: 1
fieldset/SLP_CLK_OFF0:
  description: RWA, sleep clock off control byte 0, SAM
  bit_size: 8
  fields:
  - name: SLP_CLK_TMR0
    description: RWA, Timer 0 clock source
    bit_offset: 0
    bit_size: 1
  - name: SLP_CLK_TMR1
    description: RWA, Timer 1 clock source
    bit_offset: 1
    bit_size: 1
  - name: SLP_CLK_TMR2
    description: RWA, Timer 2 clock source
    bit_offset: 2
    bit_size: 1
  - name: SLP_CLK_TMR3
    description: RWA, Timer 3 clock source
    bit_offset: 3
    bit_size: 1
  - name: SLP_CLK_UART0
    description: RWA, UART0 clock source
    bit_offset: 4
    bit_size: 1
  - name: SLP_CLK_UART1
    description: RWA, UART1 clock source
    bit_offset: 5
    bit_size: 1
  - name: SLP_CLK_UART2
    description: RWA, UART2 clock source
    bit_offset: 6
    bit_size: 1
  - name: SLP_CLK_UART3
    description: RWA, UART3 clock source
    bit_offset: 7
    bit_size: 1
fieldset/SLP_CLK_OFF1:
  description: RWA, sleep clock off control byte 1, SAM
  bit_size: 8
  fields:
  - name: SLP_CLK_SPI0
    description: RWA, close SPI0 clock
    bit_offset: 0
    bit_size: 1
  - name: SLP_CLK_SPI1
    description: RWA, close SPI1 clock
    bit_offset: 1
    bit_size: 1
  - name: SLP_CLK_PWMX
    description: RWA, close PWMx clock
    bit_offset: 2
    bit_size: 1
  - name: SLP_CLK_I2C
    description: RWA, close I2C clock
    bit_offset: 3
    bit_size: 1
  - name: SLP_CLK_USB
    description: RWA, close USB clock
    bit_offset: 4
    bit_size: 1
  - name: SLP_CLK_USB2
    description: RWA, close USB2 clock
    bit_offset: 5
    bit_size: 1
  - name: SLP_CLK_LCD
    description: RWA, close LCD clock
    bit_offset: 6
    bit_size: 1
  - name: SLP_CLK_BLE
    description: RWA, close BLE clock
    bit_offset: 7
    bit_size: 1
fieldset/SLP_POWER_CTRL:
  description: RWA, peripherals power down control, SAM
  bit_size: 8
  fields:
  - name: WAKE_DLY_MOD
    description: RWA, wakeup delay time selection
    bit_offset: 0
    bit_size: 2
  - name: CLK_OFF_UTMI
    description: RWA, Utmi_clk clock source
    bit_offset: 2
    bit_size: 1
  - name: SLP_CLK_RAMX
    description: RWA, close main SRAM clock
    bit_offset: 4
    bit_size: 1
  - name: SLP_CLK_RAM2K
    description: RWA, close retention 2KB SRAM clock
    bit_offset: 5
    bit_size: 1
  - name: RAM_RET_LV
    description: RWA, SRAM retention voltage selection
    bit_offset: 6
    bit_size: 2
fieldset/SLP_WAKE_CTRL:
  description: RWA, wake control, SAM
  bit_size: 8
  fields:
  - name: SLP_USB_WAKE
    description: RWA, enable USB waking
    bit_offset: 0
    bit_size: 1
  - name: SLP_USB2_WAKE
    description: RWA, enable USB2 waking
    bit_offset: 1
    bit_size: 1
  - name: GPIO_EDGE_WAKE
    description: RWA, GPIO edge wake-up mode selection
    bit_offset: 2
    bit_size: 1
  - name: SLP_RTC_WAKE
    description: RWA, enable RTC waking
    bit_offset: 3
    bit_size: 1
  - name: SLP_GPIO_WAKE
    description: RWA, enable GPIO waking
    bit_offset: 4
    bit_size: 1
  - name: SLP_BAT_WAKE
    description: RWA, enable BAT waking
    bit_offset: 5
    bit_size: 1
  - name: WAKE_EV_MODE
    description: RWA, event wakeup mode
    bit_offset: 6
    bit_size: 1
  - name: GPIO_WAKE_MODE
    description: RWA, enable GPIO wake-up mode
    bit_offset: 7
    bit_size: 1
fieldset/XT32K_TUNE:
  description: RWA, External 32KHz oscillator tune control, SAM
  bit_size: 8
  fields:
  - name: XT32K_I_TUNE
    description: RWA, Selection of bias current for external 32KHz oscillator
    bit_offset: 0
    bit_size: 2
  - name: RC32K_I_TUNE
    description: RWA, RC32K adjustment bit, internal 32KHz oscillator bias current selection
    bit_offset: 2
    bit_size: 2
  - name: XT32K_C_LOAD
    description: RWA, Choose a built-in load capacitor that matches the external 32KHz crystal
    bit_offset: 4
    bit_size: 4
