[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PPComment/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PPComment/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PPComment/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/PPComment/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
cont_assign                                            2
design                                                 1
logic_net                                              4
module_inst                                            3
ref_obj                                                4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
cont_assign                                            4
design                                                 1
logic_net                                              4
module_inst                                            3
ref_obj                                                8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PPComment/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PPComment/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PPComment/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:5:14, endln:5:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.b), line:5:17, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.c), line:6:14, endln:6:15
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.d), line:6:17, endln:6:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:5:14, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_ref_obj: (work@top.b), line:5:17, endln:5:18
      |vpiParent:
      \_cont_assign: , line:5:14, endln:5:18
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:5:17, endln:5:18
    |vpiLhs:
    \_ref_obj: (work@top.a), line:5:14, endln:5:15
      |vpiParent:
      \_cont_assign: , line:5:14, endln:5:18
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:14, endln:5:15
  |vpiContAssign:
  \_cont_assign: , line:6:14, endln:6:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_ref_obj: (work@top.d), line:6:17, endln:6:18
      |vpiParent:
      \_cont_assign: , line:6:14, endln:6:18
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (work@top.d), line:6:17, endln:6:18
    |vpiLhs:
    \_ref_obj: (work@top.c), line:6:14, endln:6:15
      |vpiParent:
      \_cont_assign: , line:6:14, endln:6:18
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (work@top.c), line:6:14, endln:6:15
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:5:14, endln:5:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_ref_obj: (work@top.b), line:5:17, endln:5:18
      |vpiParent:
      \_cont_assign: , line:5:14, endln:5:18
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:5:17, endln:5:18
    |vpiLhs:
    \_ref_obj: (work@top.a), line:5:14, endln:5:15
      |vpiParent:
      \_cont_assign: , line:5:14, endln:5:18
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:5:14, endln:5:15
  |vpiContAssign:
  \_cont_assign: , line:6:14, endln:6:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PPComment/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_ref_obj: (work@top.d), line:6:17, endln:6:18
      |vpiParent:
      \_cont_assign: , line:6:14, endln:6:18
      |vpiName:d
      |vpiFullName:work@top.d
      |vpiActual:
      \_logic_net: (work@top.d), line:6:17, endln:6:18
    |vpiLhs:
    \_ref_obj: (work@top.c), line:6:14, endln:6:15
      |vpiParent:
      \_cont_assign: , line:6:14, endln:6:18
      |vpiName:c
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_net: (work@top.c), line:6:14, endln:6:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/PPComment/dut.sv | ${SURELOG_DIR}/build/regression/PPComment/roundtrip/dut_000.sv | 7 | 12 |
============================== End RoundTrip Results ==============================
