.version 4.1

.kernel "bmm_nchw_fp16"

/// VISA Predefined Variables
// .decl V0 v_type=G v_name=%null
// .decl V1 v_type=G v_name=%thread_x
// .decl V2 v_type=G v_name=%thread_y
// .decl V3 v_type=G v_name=%group_id_x
// .decl V4 v_type=G v_name=%group_id_y
// .decl V5 v_type=G v_name=%group_id_z
// .decl V6 v_type=G v_name=%tsc
// .decl V7 v_type=G v_name=%r0
// .decl V8 v_type=G v_name=%arg
// .decl V9 v_type=G v_name=%retval
// .decl V10 v_type=G v_name=%sp
// .decl V11 v_type=G v_name=%fp
// .decl V12 v_type=G v_name=%hw_id
// .decl V13 v_type=G v_name=%sr0
// .decl V14 v_type=G v_name=%cr0
// .decl V15 v_type=G v_name=%ce0
// .decl V16 v_type=G v_name=%dbg0
// .decl V17 v_type=G v_name=%color
// .decl V18 v_type=G v_name=%impl_arg_buf_ptr
// .decl V19 v_type=G v_name=%local_id_buf_ptr
// .decl V20 v_type=G v_name=%msg0
// .decl T0 v_type=T v_name=%slm
// .decl T1 v_type=T v_name=T1
// .decl T2 v_type=T v_name=T2
// .decl T3 v_type=T v_name=TSS
// .decl T4 v_type=T v_name=%bss
// .decl T5 v_type=T v_name=%scratch

.decl V32 v_type=G type=uq num_elts=1 align=qword
.decl V33 v_type=G type=w num_elts=3 align=word
.decl V34 v_type=G type=d num_elts=3 align=dword
.decl V35 v_type=G type=q num_elts=1 align=qword
.decl V36 v_type=G type=q num_elts=1 align=qword
.decl V37 v_type=G type=d num_elts=2 align=GRF
.decl V38 v_type=G type=d num_elts=3 align=dword
.decl V39 v_type=G type=d num_elts=1 align=dword
.decl V40 v_type=G type=d num_elts=1 align=dword
.decl V41 v_type=G type=d num_elts=1 align=GRF
.decl V42 v_type=G type=d num_elts=1 align=GRF
.decl V43 v_type=G type=d num_elts=2 align=dword
.decl V44 v_type=G type=d num_elts=1 align=dword
.decl V45 v_type=G type=d num_elts=1 align=dword
.decl V46 v_type=G type=d num_elts=2 align=GRF
.decl V47 v_type=G type=d num_elts=2 align=dword
.decl V48 v_type=G type=d num_elts=1 align=qword
.decl V49 v_type=G type=d num_elts=1 align=qword
.decl V50 v_type=G type=q num_elts=1 align=qword
.decl V51 v_type=G type=d num_elts=4 align=GRF
.decl V52 v_type=G type=d num_elts=2 align=dword
.decl V53 v_type=G type=d num_elts=1 align=qword
.decl V54 v_type=G type=d num_elts=1 align=qword
.decl V55 v_type=G type=q num_elts=1 align=GRF
.decl V56 v_type=G type=d num_elts=1 align=GRF
.decl V57 v_type=G type=d num_elts=1 align=dword
.decl V58 v_type=G type=f num_elts=1 align=dword
.decl V59 v_type=G type=f num_elts=16 align=GRF
.decl V60 v_type=G type=d num_elts=1 align=GRF
.decl V61 v_type=G type=d num_elts=1 align=dword
.decl V62 v_type=G type=d num_elts=1 align=dword
.decl V63 v_type=G type=d num_elts=1 align=GRF
.decl V64 v_type=G type=hf num_elts=16 align=GRF
.decl V65 v_type=G type=hf num_elts=16 align=GRF
.decl V66 v_type=G type=f num_elts=16 align=GRF
.decl V67 v_type=G type=d num_elts=1 align=GRF
.decl V68 v_type=G type=hf num_elts=16 align=GRF
.decl V69 v_type=G type=f num_elts=16 align=GRF
.decl V70 v_type=G type=f num_elts=16 align=GRF
.decl V71 v_type=G type=f num_elts=16 align=GRF
.decl V72 v_type=G type=d num_elts=1 align=GRF
.decl V73 v_type=G type=hf num_elts=16 align=GRF
.decl V74 v_type=G type=f num_elts=16 align=GRF
.decl V75 v_type=G type=d num_elts=1 align=GRF
.decl V76 v_type=G type=hf num_elts=16 align=GRF
.decl V77 v_type=G type=f num_elts=16 align=GRF
.decl V78 v_type=G type=f num_elts=16 align=GRF
.decl V79 v_type=G type=f num_elts=16 align=GRF
.decl V80 v_type=G type=d num_elts=1 align=GRF
.decl V81 v_type=G type=hf num_elts=16 align=GRF
.decl V82 v_type=G type=f num_elts=16 align=GRF
.decl V83 v_type=G type=d num_elts=1 align=GRF
.decl V84 v_type=G type=hf num_elts=16 align=GRF
.decl V85 v_type=G type=f num_elts=16 align=GRF
.decl V86 v_type=G type=f num_elts=16 align=GRF
.decl V87 v_type=G type=f num_elts=16 align=GRF
.decl V88 v_type=G type=d num_elts=1 align=GRF
.decl V89 v_type=G type=hf num_elts=16 align=GRF
.decl V90 v_type=G type=f num_elts=16 align=GRF
.decl V91 v_type=G type=d num_elts=1 align=GRF
.decl V92 v_type=G type=hf num_elts=16 align=GRF
.decl V93 v_type=G type=f num_elts=16 align=GRF
.decl V94 v_type=G type=f num_elts=16 align=GRF
.decl V95 v_type=G type=f num_elts=16 align=GRF
.decl V96 v_type=G type=d num_elts=1 align=GRF
.decl V97 v_type=G type=hf num_elts=16 align=GRF
.decl V98 v_type=G type=f num_elts=16 align=GRF
.decl V99 v_type=G type=d num_elts=1 align=GRF
.decl V100 v_type=G type=hf num_elts=16 align=GRF
.decl V101 v_type=G type=f num_elts=16 align=GRF
.decl V102 v_type=G type=f num_elts=16 align=GRF
.decl V103 v_type=G type=f num_elts=16 align=GRF
.decl V104 v_type=G type=d num_elts=1 align=GRF
.decl V105 v_type=G type=hf num_elts=16 align=GRF
.decl V106 v_type=G type=f num_elts=16 align=GRF
.decl V107 v_type=G type=d num_elts=1 align=GRF
.decl V108 v_type=G type=hf num_elts=16 align=GRF
.decl V109 v_type=G type=f num_elts=16 align=GRF
.decl V110 v_type=G type=f num_elts=16 align=GRF
.decl V111 v_type=G type=f num_elts=16 align=GRF
.decl V112 v_type=G type=d num_elts=1 align=GRF
.decl V113 v_type=G type=hf num_elts=16 align=GRF
.decl V114 v_type=G type=f num_elts=16 align=GRF
.decl V115 v_type=G type=d num_elts=1 align=GRF
.decl V116 v_type=G type=hf num_elts=16 align=GRF
.decl V117 v_type=G type=f num_elts=16 align=GRF
.decl V118 v_type=G type=f num_elts=16 align=GRF
.decl V119 v_type=G type=f num_elts=16 align=GRF
.decl V120 v_type=G type=d num_elts=1 align=GRF
.decl V121 v_type=G type=hf num_elts=16 align=GRF
.decl V122 v_type=G type=f num_elts=16 align=GRF
.decl V123 v_type=G type=d num_elts=1 align=GRF
.decl V124 v_type=G type=hf num_elts=16 align=GRF
.decl V125 v_type=G type=f num_elts=16 align=GRF
.decl V126 v_type=G type=f num_elts=16 align=GRF
.decl V127 v_type=G type=d num_elts=1 align=GRF
.decl V128 v_type=G type=d num_elts=8 align=GRF
.decl V129 v_type=G type=q num_elts=1 alias=<V46, 0>
.decl V130 v_type=G type=uq num_elts=1 alias=<V37, 0>
.decl V131 v_type=G type=d num_elts=1 alias=<V39, 0>
.decl V132 v_type=G type=d num_elts=3 alias=<V34, 0>
.decl V133 v_type=G type=uw num_elts=3 alias=<V33, 0>
.decl V134 v_type=G type=d num_elts=3 alias=<V38, 0>
.decl V135 v_type=G type=d num_elts=1 alias=<V40, 0>
.decl V136 v_type=G type=uq num_elts=1 alias=<V46, 0>
.decl V137 v_type=G type=d num_elts=2 alias=<V43, 0>
.decl V138 v_type=G type=d num_elts=1 alias=<V42, 0>
.decl V139 v_type=G type=d num_elts=1 alias=<V44, 0>
.decl V140 v_type=G type=ud num_elts=1 alias=<V45, 0>
.decl V141 v_type=G type=ud num_elts=2 alias=<V43, 0>
.decl V142 v_type=G type=d num_elts=2 alias=<V47, 0>
.decl V143 v_type=G type=d num_elts=1 alias=<V45, 0>
.decl V144 v_type=G type=ud num_elts=1 alias=<V48, 0>
.decl V145 v_type=G type=ud num_elts=1 alias=<V49, 0>
.decl V146 v_type=G type=ud num_elts=2 alias=<V46, 0>
.decl V147 v_type=G type=ud num_elts=2 alias=<V47, 0>
.decl V148 v_type=G type=d num_elts=2 alias=<V50, 0>
.decl V149 v_type=G type=d num_elts=2 alias=<V50, 0>
.decl V150 v_type=G type=d num_elts=1 alias=<V49, 0>
.decl V151 v_type=G type=d num_elts=2 alias=<V46, 0>
.decl V152 v_type=G type=q num_elts=2 alias=<V51, 0>
.decl V153 v_type=G type=uq num_elts=2 alias=<V51, 0>
.decl V154 v_type=G type=ud num_elts=1 alias=<V53, 0>
.decl V155 v_type=G type=ud num_elts=1 alias=<V54, 0>
.decl V156 v_type=G type=ud num_elts=2 alias=<V52, 0>
.decl V157 v_type=G type=d num_elts=2 alias=<V55, 0>
.decl V158 v_type=G type=d num_elts=2 alias=<V55, 0>
.decl V159 v_type=G type=d num_elts=1 alias=<V54, 0>
.decl V160 v_type=G type=d num_elts=2 alias=<V52, 0>
.decl V161 v_type=G type=uq num_elts=1 alias=<V55, 0>
.decl V162 v_type=G type=d num_elts=1 alias=<V57, 0>
.decl V163 v_type=G type=ud num_elts=1 alias=<V40, 0>
.decl V164 v_type=G type=ud num_elts=1 alias=<V60, 0>
.decl V165 v_type=G type=d num_elts=1 alias=<V62, 0>
.decl V166 v_type=G type=d num_elts=1 alias=<V61, 0>
.decl V167 v_type=G type=d num_elts=1 alias=<V63, 0>
.decl V168 v_type=G type=d num_elts=8 alias=<V64, 0>
.decl V169 v_type=G type=ud num_elts=1 alias=<V63, 0>
.decl V170 v_type=G type=d num_elts=8 alias=<V65, 0>
.decl V171 v_type=G type=ud num_elts=1 alias=<V67, 0>
.decl V172 v_type=G type=d num_elts=8 alias=<V68, 0>
.decl V173 v_type=G type=ud num_elts=1 alias=<V72, 0>
.decl V174 v_type=G type=d num_elts=8 alias=<V73, 0>
.decl V175 v_type=G type=ud num_elts=1 alias=<V75, 0>
.decl V176 v_type=G type=d num_elts=8 alias=<V76, 0>
.decl V177 v_type=G type=ud num_elts=1 alias=<V80, 0>
.decl V178 v_type=G type=d num_elts=8 alias=<V81, 0>
.decl V179 v_type=G type=ud num_elts=1 alias=<V83, 0>
.decl V180 v_type=G type=d num_elts=8 alias=<V84, 0>
.decl V181 v_type=G type=ud num_elts=1 alias=<V88, 0>
.decl V182 v_type=G type=d num_elts=8 alias=<V89, 0>
.decl V183 v_type=G type=ud num_elts=1 alias=<V91, 0>
.decl V184 v_type=G type=d num_elts=8 alias=<V92, 0>
.decl V185 v_type=G type=ud num_elts=1 alias=<V96, 0>
.decl V186 v_type=G type=d num_elts=8 alias=<V97, 0>
.decl V187 v_type=G type=ud num_elts=1 alias=<V99, 0>
.decl V188 v_type=G type=d num_elts=8 alias=<V100, 0>
.decl V189 v_type=G type=ud num_elts=1 alias=<V104, 0>
.decl V190 v_type=G type=d num_elts=8 alias=<V105, 0>
.decl V191 v_type=G type=ud num_elts=1 alias=<V107, 0>
.decl V192 v_type=G type=d num_elts=8 alias=<V108, 0>
.decl V193 v_type=G type=ud num_elts=1 alias=<V112, 0>
.decl V194 v_type=G type=d num_elts=8 alias=<V113, 0>
.decl V195 v_type=G type=ud num_elts=1 alias=<V115, 0>
.decl V196 v_type=G type=d num_elts=8 alias=<V116, 0>
.decl V197 v_type=G type=ud num_elts=1 alias=<V120, 0>
.decl V198 v_type=G type=d num_elts=8 alias=<V121, 0>
.decl V199 v_type=G type=ud num_elts=1 alias=<V123, 0>
.decl V200 v_type=G type=d num_elts=8 alias=<V124, 0>
.decl V201 v_type=G type=d num_elts=1 alias=<V127, 0>
.decl V202 v_type=G type=hf num_elts=16 alias=<V128, 0>
.decl V203 v_type=G type=ud num_elts=1 alias=<V127, 0>
.decl P1 v_type=P num_elts=1
.decl P2 v_type=P num_elts=1
.decl T6 v_type=T num_elts=1 v_name=T6
.decl T7 v_type=T num_elts=1 v_name=T7
.decl T8 v_type=T num_elts=1 v_name=T8
.input T6 offset=96 size=4
.input T7 offset=104 size=4
.input T8 offset=112 size=4
.implicit_LOCAL_ID V33 offset=32 size=6
.implicit_LOCAL_SIZE V34 offset=64 size=12
.implicit_UNDEFINED_11 V35 offset=80 size=8
.implicit_UNDEFINED_12 V36 offset=88 size=8
.kernel_attr SLMSize=0
.kernel_attr PerThreadInputSize=32
.kernel_attr Target="cm"
.kernel_attr SimdSize=16
.kernel_attr NoBarrier    

.function "bmm_nchw_fp16_BB_0"
bmm_nchw_fp16_BB_0:
    mov (M1, 1) V129(0,0)<1> V35(0,0)<0;1,0>                                     /// $1
    faddr ".str" V130(0,0)<1>                                                    /// $2
    mov (M1, 1) V39(0,0)<1> %group_id_x(0,0)<0;1,0>                              /// $3
    mov (M1, 1) V40(0,0)<1> %group_id_y(0,0)<0;1,0>                              /// $4
    mul (M1, 1) V131(0,0)<1> V131(0,0)<0;1,0> V132(0,0)<0;1,0>                   /// $5
    mov (M1, 2) V38(0,0)<1> V133(0,0)<1;1,0>                                     /// $6
    add (M1, 1) V131(0,0)<1> V131(0,0)<0;1,0> V134(0,0)<0;1,0>                   /// $7
    mul (M1, 1) V135(0,0)<1> V135(0,0)<0;1,0> V132(0,1)<0;1,0>                   /// $8
    add (M1, 1) V135(0,0)<1> V135(0,0)<0;1,0> V134(0,1)<0;1,0>                   /// $9
    mov (M1, 1) V41(0,0)<1> 0x8:d                                                /// $10
    lsc_atomic_iadd.ugm.uc.uc (M1, 1)  V42:d32  flat[V136]:a64  V41  %null       /// $11
    asr (M1, 1) V137(0,0)<1> V138(0,0)<0;1,0> 0x2:d                              /// $12
    mov (M1, 1) V43(0,1)<1> 0x0:d                                                /// $13
    shl (M1, 1) V139(0,0)<1> V137(0,1)<0;1,0> 0x2:d                              /// $14
    shr (M1, 1) V140(0,0)<1> V141(0,0)<0;1,0> 0x1e:ud                            /// $15
    shl (M1, 1) V142(0,0)<1> V137(0,0)<0;1,0> 0x2:d                              /// $16
    or (M1, 1) V142(0,1)<1> V139(0,0)<0;1,0> V143(0,0)<0;1,0>                    /// $17
    addc (M1, 1) V144(0,0)<1> V145(0,0)<1> V146(0,0)<0;1,0> V147(0,0)<0;1,0>     /// $18
    mov (M1, 1) V148(0,0)<1> V48(0,0)<0;1,0>                                     /// $19
    add3 (M1, 1) V149(0,1)<1> V150(0,0)<0;1,0> V151(0,1)<0;1,0> V142(0,1)<0;1,0> /// $20
    mov (M1, 1) V152(0,0)<1> V50(0,0)<0;1,0>                                     /// $21
    lsc_store.ugm (M1, 1)  flat[V153]:a64  V37:d32                               /// $22
    mov (M1, 2) V52(0,0)<1> V51(0,0)<1;1,0>                                      /// $23
    addc (M1, 1) V154(0,0)<1> V155(0,0)<1> V156(0,0)<0;1,0> 0x4:ud               /// $24
    mov (M1, 1) V157(0,0)<1> V53(0,0)<0;1,0>                                     /// $25
    add3 (M1, 1) V158(0,1)<1> V159(0,0)<0;1,0> V160(0,1)<0;1,0> 0x0:d            /// $26
    mov (M1, 1) V56(0,0)<1> V37(0,1)<0;1,0>                                      /// $27
    lsc_store.ugm (M1, 1)  flat[V161]:a64  V56:d32                               /// $28
    mul (M1, 1) V162(0,0)<1> V131(0,0)<0;1,0> 0x1c0:d                            /// $29
    cmp.gt (M1, 1) P1 V163(0,0)<0;1,0> 0x4:ud                                    /// $30
    (P1) jmp (M1, 1) BB_1                                                        /// $31
    shl (M1, 1) V164(0,0)<1> V163(0,0)<0;1,0> 0x5:ud                             /// $32
    mov (M1, 1) V58(0,0)<1> 0x0:f                                                /// $33
    mov (M1, 16) V59(0,0)<1> V58(0,0)<0;1,0>                                     /// $34
    mov (M1, 1) V61(0,0)<1> 0x0:d                                                /// $35

BB_2:
    shl (M1, 1) V165(0,0)<1> V166(0,0)<0;1,0> 0x5:d                              /// $37
    add (M1, 1) V167(0,0)<1> V165(0,0)<0;1,0> V162(0,0)<0;1,0>                   /// $38
    lifetime.start V168                                                          /// $39
    lsc_load.ugm.ca.ca (M1, 1)  V168:d32x8t  bti(0x0)[V169]:a32                  /// $40
    lifetime.start V170                                                          /// $41
    lsc_load.ugm.ca.ca (M1, 1)  V170:d32x8t  bti(0x1)[V164]:a32                  /// $42
    mov (M1, 16) V70(0,0)<1> V65(0,0)<1;1,0>                                     /// $43
    mov (M1, 16) V66(0,0)<1> V64(0,0)<0;1,0>                                     /// $44
    add (M1, 1) V171(0,0)<1> V164(0,0)<0;1,0> 0x80:ud                            /// $45
    lifetime.start V172                                                          /// $46
    lsc_load.ugm.ca.ca (M1, 1)  V172:d32x8t  bti(0x1)[V171]:a32                  /// $47
    mov (M1, 16) V71(0,0)<1> V68(0,0)<1;1,0>                                     /// $48
    mov (M1, 16) V69(0,0)<1> V64(0,1)<0;1,0>                                     /// $49
    mad (M1, 16) V70(0,0)<1> V70(0,0)<1;1,0> V66(0,0)<1;1,0> V59(0,0)<1;1,0>     /// $50
    mad (M1, 16) V71(0,0)<1> V71(0,0)<1;1,0> V69(0,0)<1;1,0> V70(0,0)<1;1,0>     /// $51
    add (M1, 1) V173(0,0)<1> V164(0,0)<0;1,0> 0x100:ud                           /// $52
    lifetime.start V174                                                          /// $53
    lsc_load.ugm.ca.ca (M1, 1)  V174:d32x8t  bti(0x1)[V173]:a32                  /// $54
    mov (M1, 16) V78(0,0)<1> V73(0,0)<1;1,0>                                     /// $55
    mov (M1, 16) V74(0,0)<1> V64(0,2)<0;1,0>                                     /// $56
    add (M1, 1) V175(0,0)<1> V164(0,0)<0;1,0> 0x180:ud                           /// $57
    lifetime.start V176                                                          /// $58
    lsc_load.ugm.ca.ca (M1, 1)  V176:d32x8t  bti(0x1)[V175]:a32                  /// $59
    mov (M1, 16) V79(0,0)<1> V76(0,0)<1;1,0>                                     /// $60
    mov (M1, 16) V77(0,0)<1> V64(0,3)<0;1,0>                                     /// $61
    mad (M1, 16) V78(0,0)<1> V78(0,0)<1;1,0> V74(0,0)<1;1,0> V71(0,0)<1;1,0>     /// $62
    mad (M1, 16) V79(0,0)<1> V79(0,0)<1;1,0> V77(0,0)<1;1,0> V78(0,0)<1;1,0>     /// $63
    add (M1, 1) V177(0,0)<1> V164(0,0)<0;1,0> 0x200:ud                           /// $64
    lifetime.start V178                                                          /// $65
    lsc_load.ugm.ca.ca (M1, 1)  V178:d32x8t  bti(0x1)[V177]:a32                  /// $66
    mov (M1, 16) V86(0,0)<1> V81(0,0)<1;1,0>                                     /// $67
    mov (M1, 16) V82(0,0)<1> V64(0,4)<0;1,0>                                     /// $68
    add (M1, 1) V179(0,0)<1> V164(0,0)<0;1,0> 0x280:ud                           /// $69
    lifetime.start V180                                                          /// $70
    lsc_load.ugm.ca.ca (M1, 1)  V180:d32x8t  bti(0x1)[V179]:a32                  /// $71
    mov (M1, 16) V87(0,0)<1> V84(0,0)<1;1,0>                                     /// $72
    mov (M1, 16) V85(0,0)<1> V64(0,5)<0;1,0>                                     /// $73
    mad (M1, 16) V86(0,0)<1> V86(0,0)<1;1,0> V82(0,0)<1;1,0> V79(0,0)<1;1,0>     /// $74
    mad (M1, 16) V87(0,0)<1> V87(0,0)<1;1,0> V85(0,0)<1;1,0> V86(0,0)<1;1,0>     /// $75
    add (M1, 1) V181(0,0)<1> V164(0,0)<0;1,0> 0x300:ud                           /// $76
    lifetime.start V182                                                          /// $77
    lsc_load.ugm.ca.ca (M1, 1)  V182:d32x8t  bti(0x1)[V181]:a32                  /// $78
    mov (M1, 16) V94(0,0)<1> V89(0,0)<1;1,0>                                     /// $79
    mov (M1, 16) V90(0,0)<1> V64(0,6)<0;1,0>                                     /// $80
    add (M1, 1) V183(0,0)<1> V164(0,0)<0;1,0> 0x380:ud                           /// $81
    lifetime.start V184                                                          /// $82
    lsc_load.ugm.ca.ca (M1, 1)  V184:d32x8t  bti(0x1)[V183]:a32                  /// $83
    mov (M1, 16) V95(0,0)<1> V92(0,0)<1;1,0>                                     /// $84
    mov (M1, 16) V93(0,0)<1> V64(0,7)<0;1,0>                                     /// $85
    mad (M1, 16) V94(0,0)<1> V94(0,0)<1;1,0> V90(0,0)<1;1,0> V87(0,0)<1;1,0>     /// $86
    mad (M1, 16) V95(0,0)<1> V95(0,0)<1;1,0> V93(0,0)<1;1,0> V94(0,0)<1;1,0>     /// $87
    add (M1, 1) V185(0,0)<1> V164(0,0)<0;1,0> 0x400:ud                           /// $88
    lifetime.start V186                                                          /// $89
    lsc_load.ugm.ca.ca (M1, 1)  V186:d32x8t  bti(0x1)[V185]:a32                  /// $90
    mov (M1, 16) V102(0,0)<1> V97(0,0)<1;1,0>                                    /// $91
    mov (M1, 16) V98(0,0)<1> V64(0,8)<0;1,0>                                     /// $92
    add (M1, 1) V187(0,0)<1> V164(0,0)<0;1,0> 0x480:ud                           /// $93
    lifetime.start V188                                                          /// $94
    lsc_load.ugm.ca.ca (M1, 1)  V188:d32x8t  bti(0x1)[V187]:a32                  /// $95
    mov (M1, 16) V103(0,0)<1> V100(0,0)<1;1,0>                                   /// $96
    mov (M1, 16) V101(0,0)<1> V64(0,9)<0;1,0>                                    /// $97
    mad (M1, 16) V102(0,0)<1> V102(0,0)<1;1,0> V98(0,0)<1;1,0> V95(0,0)<1;1,0>   /// $98
    mad (M1, 16) V103(0,0)<1> V103(0,0)<1;1,0> V101(0,0)<1;1,0> V102(0,0)<1;1,0> /// $99
    add (M1, 1) V189(0,0)<1> V164(0,0)<0;1,0> 0x500:ud                           /// $100
    lifetime.start V190                                                          /// $101
    lsc_load.ugm.ca.ca (M1, 1)  V190:d32x8t  bti(0x1)[V189]:a32                  /// $102
    mov (M1, 16) V110(0,0)<1> V105(0,0)<1;1,0>                                   /// $103
    mov (M1, 16) V106(0,0)<1> V64(0,10)<0;1,0>                                   /// $104
    add (M1, 1) V191(0,0)<1> V164(0,0)<0;1,0> 0x580:ud                           /// $105
    lifetime.start V192                                                          /// $106
    lsc_load.ugm.ca.ca (M1, 1)  V192:d32x8t  bti(0x1)[V191]:a32                  /// $107
    mov (M1, 16) V111(0,0)<1> V108(0,0)<1;1,0>                                   /// $108
    mov (M1, 16) V109(0,0)<1> V64(0,11)<0;1,0>                                   /// $109
    mad (M1, 16) V110(0,0)<1> V110(0,0)<1;1,0> V106(0,0)<1;1,0> V103(0,0)<1;1,0> /// $110
    mad (M1, 16) V111(0,0)<1> V111(0,0)<1;1,0> V109(0,0)<1;1,0> V110(0,0)<1;1,0> /// $111
    add (M1, 1) V193(0,0)<1> V164(0,0)<0;1,0> 0x600:ud                           /// $112
    lifetime.start V194                                                          /// $113
    lsc_load.ugm.ca.ca (M1, 1)  V194:d32x8t  bti(0x1)[V193]:a32                  /// $114
    mov (M1, 16) V118(0,0)<1> V113(0,0)<1;1,0>                                   /// $115
    mov (M1, 16) V114(0,0)<1> V64(0,12)<0;1,0>                                   /// $116
    add (M1, 1) V195(0,0)<1> V164(0,0)<0;1,0> 0x680:ud                           /// $117
    lifetime.start V196                                                          /// $118
    lsc_load.ugm.ca.ca (M1, 1)  V196:d32x8t  bti(0x1)[V195]:a32                  /// $119
    mov (M1, 16) V119(0,0)<1> V116(0,0)<1;1,0>                                   /// $120
    mov (M1, 16) V117(0,0)<1> V64(0,13)<0;1,0>                                   /// $121
    mad (M1, 16) V118(0,0)<1> V118(0,0)<1;1,0> V114(0,0)<1;1,0> V111(0,0)<1;1,0> /// $122
    mad (M1, 16) V119(0,0)<1> V119(0,0)<1;1,0> V117(0,0)<1;1,0> V118(0,0)<1;1,0> /// $123
    add (M1, 1) V197(0,0)<1> V164(0,0)<0;1,0> 0x700:ud                           /// $124
    lifetime.start V198                                                          /// $125
    lsc_load.ugm.ca.ca (M1, 1)  V198:d32x8t  bti(0x1)[V197]:a32                  /// $126
    mov (M1, 16) V126(0,0)<1> V121(0,0)<1;1,0>                                   /// $127
    mov (M1, 16) V122(0,0)<1> V64(0,14)<0;1,0>                                   /// $128
    add (M1, 1) V199(0,0)<1> V164(0,0)<0;1,0> 0x780:ud                           /// $129
    lifetime.start V200                                                          /// $130
    lsc_load.ugm.ca.ca (M1, 1)  V200:d32x8t  bti(0x1)[V199]:a32                  /// $131
    mov (M1, 16) V59(0,0)<1> V124(0,0)<1;1,0>                                    /// $132
    mov (M1, 16) V125(0,0)<1> V64(0,15)<0;1,0>                                   /// $133
    mad (M1, 16) V126(0,0)<1> V126(0,0)<1;1,0> V122(0,0)<1;1,0> V119(0,0)<1;1,0> /// $134
    mad (M1, 16) V59(0,0)<1> V59(0,0)<1;1,0> V125(0,0)<1;1,0> V126(0,0)<1;1,0>   /// $135
    add (M1, 1) V164(0,0)<1> V164(0,0)<0;1,0> 0x800:ud                           /// $136
    add (M1, 1) V166(0,0)<1> V166(0,0)<0;1,0> 0x1:d                              /// $137
    cmp.eq (M1, 1) P2 V166(0,0)<0;1,0> 0xe:d                                     /// $138
    (!P2) jmp (M1, 1) BB_2                                                       /// $139
    shl (M1, 1) V163(0,0)<1> V163(0,0)<0;1,0> 0x4:ud                             /// $140
    shl (M1, 1) V131(0,0)<1> V131(0,0)<0;1,0> 0x6:d                              /// $141
    add (M1, 1) V135(0,0)<1> V135(0,0)<0;1,0> V131(0,0)<0;1,0>                   /// $142
    shl (M1, 1) V201(0,0)<1> V135(0,0)<0;1,0> 0x1:d                              /// $143
    mov (M1, 16) V202(0,0)<1> V59(0,0)<1;1,0>                                    /// $144
    lsc_store.ugm.wb.wb (M1, 1)  bti(0x2)[V203]:a32  V128:d32x8t                 /// $145

BB_1:
    ret (M1, 1)                                                                  /// $147

//Platform: DG2
//Build option: "-abiver 2 -printregusage -TotalGRFNum 256 -output -binary -dumpcommonisa -enableHalfLSC -hasNoInt64Add -fusedCallWA 1 -LSCFenceWA "