<profile>

<section name = "Vitis HLS Report for 'md5_wrap_Pipeline_VITIS_LOOP_127_1'" level="0">
<item name = "Date">Mon Jul 17 20:41:57 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">md5_hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_md5_transform_fu_178">md5_transform, 106, 106, 1.060 us, 1.060 us, 32, 32, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_127_1">?, ?, 110, 108, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 301, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 6324, 16795, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 685, -</column>
<column name="Register">-, -, 474, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 6, 33, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_md5_transform_fu_178">md5_transform, 0, 0, 6324, 16795, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln129_fu_259_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln132_fu_295_p2">+, 0, 0, 71, 64, 10</column>
<column name="i_2_fu_240_p2">+, 0, 0, 71, 64, 1</column>
<column name="ap_block_pp0_stage2_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op157_call_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op157_call_state5_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln127_fu_235_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln130_fu_265_p2">icmp, 0, 0, 39, 32, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">540, 109, 1, 109</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ctx_bitlen_fu_86">9, 2, 64, 128</column>
<column name="ctx_data_address0">14, 3, 6, 18</column>
<column name="ctx_data_ce0">14, 3, 1, 3</column>
<column name="ctx_data_ce1">9, 2, 1, 2</column>
<column name="ctx_datalen_fu_82">9, 2, 32, 64</column>
<column name="ctx_state_0_1_fu_90">9, 2, 32, 64</column>
<column name="ctx_state_1_1_fu_94">9, 2, 32, 64</column>
<column name="ctx_state_2_1_fu_98">9, 2, 32, 64</column>
<column name="ctx_state_3_1_fu_102">9, 2, 32, 64</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_78">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">108, 0, 108, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ctx_bitlen_fu_86">64, 0, 64, 0</column>
<column name="ctx_datalen_fu_82">32, 0, 32, 0</column>
<column name="ctx_state_0_1_fu_90">32, 0, 32, 0</column>
<column name="ctx_state_1_1_fu_94">32, 0, 32, 0</column>
<column name="ctx_state_2_1_fu_98">32, 0, 32, 0</column>
<column name="ctx_state_3_1_fu_102">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_446">8, 0, 8, 0</column>
<column name="grp_md5_transform_fu_178_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_78">64, 0, 64, 0</column>
<column name="icmp_ln127_reg_442">1, 0, 1, 0</column>
<column name="icmp_ln130_reg_451">1, 0, 1, 0</column>
<column name="sext_ln190_cast_reg_432">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, md5_wrap_Pipeline_VITIS_LOOP_127_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, md5_wrap_Pipeline_VITIS_LOOP_127_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, md5_wrap_Pipeline_VITIS_LOOP_127_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, md5_wrap_Pipeline_VITIS_LOOP_127_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, md5_wrap_Pipeline_VITIS_LOOP_127_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, md5_wrap_Pipeline_VITIS_LOOP_127_1, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="text_input">in, 64, ap_none, text_input, scalar</column>
<column name="sext_ln190">in, 32, ap_none, sext_ln190, scalar</column>
<column name="ctx_data_address0">out, 6, ap_memory, ctx_data, array</column>
<column name="ctx_data_ce0">out, 1, ap_memory, ctx_data, array</column>
<column name="ctx_data_we0">out, 1, ap_memory, ctx_data, array</column>
<column name="ctx_data_d0">out, 8, ap_memory, ctx_data, array</column>
<column name="ctx_data_q0">in, 8, ap_memory, ctx_data, array</column>
<column name="ctx_data_address1">out, 6, ap_memory, ctx_data, array</column>
<column name="ctx_data_ce1">out, 1, ap_memory, ctx_data, array</column>
<column name="ctx_data_q1">in, 8, ap_memory, ctx_data, array</column>
<column name="ctx_state_3_0_out">out, 32, ap_vld, ctx_state_3_0_out, pointer</column>
<column name="ctx_state_3_0_out_ap_vld">out, 1, ap_vld, ctx_state_3_0_out, pointer</column>
<column name="ctx_state_2_0_out">out, 32, ap_vld, ctx_state_2_0_out, pointer</column>
<column name="ctx_state_2_0_out_ap_vld">out, 1, ap_vld, ctx_state_2_0_out, pointer</column>
<column name="ctx_state_1_0_out">out, 32, ap_vld, ctx_state_1_0_out, pointer</column>
<column name="ctx_state_1_0_out_ap_vld">out, 1, ap_vld, ctx_state_1_0_out, pointer</column>
<column name="ctx_state_0_0_out">out, 32, ap_vld, ctx_state_0_0_out, pointer</column>
<column name="ctx_state_0_0_out_ap_vld">out, 1, ap_vld, ctx_state_0_0_out, pointer</column>
<column name="ctx_bitlen_out">out, 64, ap_vld, ctx_bitlen_out, pointer</column>
<column name="ctx_bitlen_out_ap_vld">out, 1, ap_vld, ctx_bitlen_out, pointer</column>
<column name="p_out">out, 32, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
