{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 00:40:19 2010 " "Info: Processing started: Sat Jul 17 00:40:19 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Regfile -c Regfile " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Regfile -c Regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Regfile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile " "Info: Found entity 1: Regfile" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Regfile " "Info: Elaborating entity \"Regfile\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "RF " "Info: RAM logic \"RF\" uninferred due to asynchronous read logic" {  } { { "Regfile.v" "RF" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "RF__dual " "Info: RAM logic \"RF__dual\" uninferred due to asynchronous read logic" {  } { { "Regfile.v" "RF__dual" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1024 RF~1120 " "Info: Duplicate register \"RF__dual~1024\" merged to single register \"RF~1120\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1088 RF~1184 " "Info: Duplicate register \"RF__dual~1088\" merged to single register \"RF~1184\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1216 RF~1312 " "Info: Duplicate register \"RF__dual~1216\" merged to single register \"RF~1312\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1472 RF~1568 " "Info: Duplicate register \"RF__dual~1472\" merged to single register \"RF~1568\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2048 RF~2144 " "Info: Duplicate register \"RF__dual~2048\" merged to single register \"RF~2144\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~66 RF~162 " "Info: Duplicate register \"RF__dual~66\" merged to single register \"RF~162\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~130 RF~226 " "Info: Duplicate register \"RF__dual~130\" merged to single register \"RF~226\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~194 RF~290 " "Info: Duplicate register \"RF__dual~194\" merged to single register \"RF~290\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~322 RF~418 " "Info: Duplicate register \"RF__dual~322\" merged to single register \"RF~418\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~450 RF~546 " "Info: Duplicate register \"RF__dual~450\" merged to single register \"RF~546\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~706 RF~802 " "Info: Duplicate register \"RF__dual~706\" merged to single register \"RF~802\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~962 RF~1058 " "Info: Duplicate register \"RF__dual~962\" merged to single register \"RF~1058\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1474 RF~1570 " "Info: Duplicate register \"RF__dual~1474\" merged to single register \"RF~1570\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2050 RF~2146 " "Info: Duplicate register \"RF__dual~2050\" merged to single register \"RF~2146\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~68 RF~164 " "Info: Duplicate register \"RF__dual~68\" merged to single register \"RF~164\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~132 RF~228 " "Info: Duplicate register \"RF__dual~132\" merged to single register \"RF~228\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~196 RF~292 " "Info: Duplicate register \"RF__dual~196\" merged to single register \"RF~292\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~260 RF~356 " "Info: Duplicate register \"RF__dual~260\" merged to single register \"RF~356\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~324 RF~420 " "Info: Duplicate register \"RF__dual~324\" merged to single register \"RF~420\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~388 RF~484 " "Info: Duplicate register \"RF__dual~388\" merged to single register \"RF~484\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~452 RF~548 " "Info: Duplicate register \"RF__dual~452\" merged to single register \"RF~548\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~516 RF~612 " "Info: Duplicate register \"RF__dual~516\" merged to single register \"RF~612\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~580 RF~676 " "Info: Duplicate register \"RF__dual~580\" merged to single register \"RF~676\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~708 RF~804 " "Info: Duplicate register \"RF__dual~708\" merged to single register \"RF~804\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~836 RF~932 " "Info: Duplicate register \"RF__dual~836\" merged to single register \"RF~932\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~964 RF~1060 " "Info: Duplicate register \"RF__dual~964\" merged to single register \"RF~1060\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1220 RF~1316 " "Info: Duplicate register \"RF__dual~1220\" merged to single register \"RF~1316\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1476 RF~1572 " "Info: Duplicate register \"RF__dual~1476\" merged to single register \"RF~1572\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1732 RF~1828 " "Info: Duplicate register \"RF__dual~1732\" merged to single register \"RF~1828\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1988 RF~2084 " "Info: Duplicate register \"RF__dual~1988\" merged to single register \"RF~2084\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~454 RF~550 " "Info: Duplicate register \"RF__dual~454\" merged to single register \"RF~550\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~966 RF~1062 " "Info: Duplicate register \"RF__dual~966\" merged to single register \"RF~1062\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1478 RF~1574 " "Info: Duplicate register \"RF__dual~1478\" merged to single register \"RF~1574\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~72 RF~168 " "Info: Duplicate register \"RF__dual~72\" merged to single register \"RF~168\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~200 RF~296 " "Info: Duplicate register \"RF__dual~200\" merged to single register \"RF~296\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~264 RF~360 " "Info: Duplicate register \"RF__dual~264\" merged to single register \"RF~360\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~328 RF~424 " "Info: Duplicate register \"RF__dual~328\" merged to single register \"RF~424\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~392 RF~488 " "Info: Duplicate register \"RF__dual~392\" merged to single register \"RF~488\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~456 RF~552 " "Info: Duplicate register \"RF__dual~456\" merged to single register \"RF~552\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~520 RF~616 " "Info: Duplicate register \"RF__dual~520\" merged to single register \"RF~616\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~584 RF~680 " "Info: Duplicate register \"RF__dual~584\" merged to single register \"RF~680\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~648 RF~744 " "Info: Duplicate register \"RF__dual~648\" merged to single register \"RF~744\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~712 RF~808 " "Info: Duplicate register \"RF__dual~712\" merged to single register \"RF~808\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~776 RF~872 " "Info: Duplicate register \"RF__dual~776\" merged to single register \"RF~872\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~840 RF~936 " "Info: Duplicate register \"RF__dual~840\" merged to single register \"RF~936\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~904 RF~1000 " "Info: Duplicate register \"RF__dual~904\" merged to single register \"RF~1000\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~968 RF~1064 " "Info: Duplicate register \"RF__dual~968\" merged to single register \"RF~1064\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1032 RF~1128 " "Info: Duplicate register \"RF__dual~1032\" merged to single register \"RF~1128\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1096 RF~1192 " "Info: Duplicate register \"RF__dual~1096\" merged to single register \"RF~1192\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1160 RF~1256 " "Info: Duplicate register \"RF__dual~1160\" merged to single register \"RF~1256\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1224 RF~1320 " "Info: Duplicate register \"RF__dual~1224\" merged to single register \"RF~1320\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1288 RF~1384 " "Info: Duplicate register \"RF__dual~1288\" merged to single register \"RF~1384\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1352 RF~1448 " "Info: Duplicate register \"RF__dual~1352\" merged to single register \"RF~1448\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1416 RF~1512 " "Info: Duplicate register \"RF__dual~1416\" merged to single register \"RF~1512\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1480 RF~1576 " "Info: Duplicate register \"RF__dual~1480\" merged to single register \"RF~1576\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1544 RF~1640 " "Info: Duplicate register \"RF__dual~1544\" merged to single register \"RF~1640\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1608 RF~1704 " "Info: Duplicate register \"RF__dual~1608\" merged to single register \"RF~1704\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1672 RF~1768 " "Info: Duplicate register \"RF__dual~1672\" merged to single register \"RF~1768\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1736 RF~1832 " "Info: Duplicate register \"RF__dual~1736\" merged to single register \"RF~1832\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1800 RF~1896 " "Info: Duplicate register \"RF__dual~1800\" merged to single register \"RF~1896\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1864 RF~1960 " "Info: Duplicate register \"RF__dual~1864\" merged to single register \"RF~1960\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1928 RF~2024 " "Info: Duplicate register \"RF__dual~1928\" merged to single register \"RF~2024\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1992 RF~2088 " "Info: Duplicate register \"RF__dual~1992\" merged to single register \"RF~2088\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~74 RF~170 " "Info: Duplicate register \"RF__dual~74\" merged to single register \"RF~170\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~202 RF~298 " "Info: Duplicate register \"RF__dual~202\" merged to single register \"RF~298\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~330 RF~426 " "Info: Duplicate register \"RF__dual~330\" merged to single register \"RF~426\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~458 RF~554 " "Info: Duplicate register \"RF__dual~458\" merged to single register \"RF~554\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~586 RF~682 " "Info: Duplicate register \"RF__dual~586\" merged to single register \"RF~682\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~714 RF~810 " "Info: Duplicate register \"RF__dual~714\" merged to single register \"RF~810\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~842 RF~938 " "Info: Duplicate register \"RF__dual~842\" merged to single register \"RF~938\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~970 RF~1066 " "Info: Duplicate register \"RF__dual~970\" merged to single register \"RF~1066\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1226 RF~1322 " "Info: Duplicate register \"RF__dual~1226\" merged to single register \"RF~1322\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1482 RF~1578 " "Info: Duplicate register \"RF__dual~1482\" merged to single register \"RF~1578\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1738 RF~1834 " "Info: Duplicate register \"RF__dual~1738\" merged to single register \"RF~1834\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1994 RF~2090 " "Info: Duplicate register \"RF__dual~1994\" merged to single register \"RF~2090\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~204 RF~300 " "Info: Duplicate register \"RF__dual~204\" merged to single register \"RF~300\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~460 RF~556 " "Info: Duplicate register \"RF__dual~460\" merged to single register \"RF~556\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~972 RF~1068 " "Info: Duplicate register \"RF__dual~972\" merged to single register \"RF~1068\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1484 RF~1580 " "Info: Duplicate register \"RF__dual~1484\" merged to single register \"RF~1580\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1996 RF~2092 " "Info: Duplicate register \"RF__dual~1996\" merged to single register \"RF~2092\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~462 RF~558 " "Info: Duplicate register \"RF__dual~462\" merged to single register \"RF~558\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~974 RF~1070 " "Info: Duplicate register \"RF__dual~974\" merged to single register \"RF~1070\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1486 RF~1582 " "Info: Duplicate register \"RF__dual~1486\" merged to single register \"RF~1582\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~208 RF~304 " "Info: Duplicate register \"RF__dual~208\" merged to single register \"RF~304\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~464 RF~560 " "Info: Duplicate register \"RF__dual~464\" merged to single register \"RF~560\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~720 RF~816 " "Info: Duplicate register \"RF__dual~720\" merged to single register \"RF~816\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~976 RF~1072 " "Info: Duplicate register \"RF__dual~976\" merged to single register \"RF~1072\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1232 RF~1328 " "Info: Duplicate register \"RF__dual~1232\" merged to single register \"RF~1328\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1360 RF~1456 " "Info: Duplicate register \"RF__dual~1360\" merged to single register \"RF~1456\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1488 RF~1584 " "Info: Duplicate register \"RF__dual~1488\" merged to single register \"RF~1584\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1616 RF~1712 " "Info: Duplicate register \"RF__dual~1616\" merged to single register \"RF~1712\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1744 RF~1840 " "Info: Duplicate register \"RF__dual~1744\" merged to single register \"RF~1840\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1872 RF~1968 " "Info: Duplicate register \"RF__dual~1872\" merged to single register \"RF~1968\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2000 RF~2096 " "Info: Duplicate register \"RF__dual~2000\" merged to single register \"RF~2096\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~82 RF~178 " "Info: Duplicate register \"RF__dual~82\" merged to single register \"RF~178\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~210 RF~306 " "Info: Duplicate register \"RF__dual~210\" merged to single register \"RF~306\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~338 RF~434 " "Info: Duplicate register \"RF__dual~338\" merged to single register \"RF~434\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~466 RF~562 " "Info: Duplicate register \"RF__dual~466\" merged to single register \"RF~562\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~594 RF~690 " "Info: Duplicate register \"RF__dual~594\" merged to single register \"RF~690\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~722 RF~818 " "Info: Duplicate register \"RF__dual~722\" merged to single register \"RF~818\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~850 RF~946 " "Info: Duplicate register \"RF__dual~850\" merged to single register \"RF~946\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~978 RF~1074 " "Info: Duplicate register \"RF__dual~978\" merged to single register \"RF~1074\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1106 RF~1202 " "Info: Duplicate register \"RF__dual~1106\" merged to single register \"RF~1202\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1234 RF~1330 " "Info: Duplicate register \"RF__dual~1234\" merged to single register \"RF~1330\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1298 RF~1394 " "Info: Duplicate register \"RF__dual~1298\" merged to single register \"RF~1394\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1362 RF~1458 " "Info: Duplicate register \"RF__dual~1362\" merged to single register \"RF~1458\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1426 RF~1522 " "Info: Duplicate register \"RF__dual~1426\" merged to single register \"RF~1522\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1490 RF~1586 " "Info: Duplicate register \"RF__dual~1490\" merged to single register \"RF~1586\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1554 RF~1650 " "Info: Duplicate register \"RF__dual~1554\" merged to single register \"RF~1650\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1618 RF~1714 " "Info: Duplicate register \"RF__dual~1618\" merged to single register \"RF~1714\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1682 RF~1778 " "Info: Duplicate register \"RF__dual~1682\" merged to single register \"RF~1778\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1746 RF~1842 " "Info: Duplicate register \"RF__dual~1746\" merged to single register \"RF~1842\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1810 RF~1906 " "Info: Duplicate register \"RF__dual~1810\" merged to single register \"RF~1906\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1874 RF~1970 " "Info: Duplicate register \"RF__dual~1874\" merged to single register \"RF~1970\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1938 RF~2034 " "Info: Duplicate register \"RF__dual~1938\" merged to single register \"RF~2034\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2002 RF~2098 " "Info: Duplicate register \"RF__dual~2002\" merged to single register \"RF~2098\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2066 RF~2162 " "Info: Duplicate register \"RF__dual~2066\" merged to single register \"RF~2162\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~84 RF~180 " "Info: Duplicate register \"RF__dual~84\" merged to single register \"RF~180\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~148 RF~244 " "Info: Duplicate register \"RF__dual~148\" merged to single register \"RF~244\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~212 RF~308 " "Info: Duplicate register \"RF__dual~212\" merged to single register \"RF~308\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~276 RF~372 " "Info: Duplicate register \"RF__dual~276\" merged to single register \"RF~372\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~340 RF~436 " "Info: Duplicate register \"RF__dual~340\" merged to single register \"RF~436\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~404 RF~500 " "Info: Duplicate register \"RF__dual~404\" merged to single register \"RF~500\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~468 RF~564 " "Info: Duplicate register \"RF__dual~468\" merged to single register \"RF~564\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~532 RF~628 " "Info: Duplicate register \"RF__dual~532\" merged to single register \"RF~628\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~596 RF~692 " "Info: Duplicate register \"RF__dual~596\" merged to single register \"RF~692\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~660 RF~756 " "Info: Duplicate register \"RF__dual~660\" merged to single register \"RF~756\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~724 RF~820 " "Info: Duplicate register \"RF__dual~724\" merged to single register \"RF~820\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~788 RF~884 " "Info: Duplicate register \"RF__dual~788\" merged to single register \"RF~884\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~852 RF~948 " "Info: Duplicate register \"RF__dual~852\" merged to single register \"RF~948\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~916 RF~1012 " "Info: Duplicate register \"RF__dual~916\" merged to single register \"RF~1012\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~980 RF~1076 " "Info: Duplicate register \"RF__dual~980\" merged to single register \"RF~1076\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1044 RF~1140 " "Info: Duplicate register \"RF__dual~1044\" merged to single register \"RF~1140\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1108 RF~1204 " "Info: Duplicate register \"RF__dual~1108\" merged to single register \"RF~1204\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1172 RF~1268 " "Info: Duplicate register \"RF__dual~1172\" merged to single register \"RF~1268\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1236 RF~1332 " "Info: Duplicate register \"RF__dual~1236\" merged to single register \"RF~1332\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1300 RF~1396 " "Info: Duplicate register \"RF__dual~1300\" merged to single register \"RF~1396\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1364 RF~1460 " "Info: Duplicate register \"RF__dual~1364\" merged to single register \"RF~1460\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1428 RF~1524 " "Info: Duplicate register \"RF__dual~1428\" merged to single register \"RF~1524\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1492 RF~1588 " "Info: Duplicate register \"RF__dual~1492\" merged to single register \"RF~1588\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1556 RF~1652 " "Info: Duplicate register \"RF__dual~1556\" merged to single register \"RF~1652\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1620 RF~1716 " "Info: Duplicate register \"RF__dual~1620\" merged to single register \"RF~1716\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1684 RF~1780 " "Info: Duplicate register \"RF__dual~1684\" merged to single register \"RF~1780\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1748 RF~1844 " "Info: Duplicate register \"RF__dual~1748\" merged to single register \"RF~1844\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1812 RF~1908 " "Info: Duplicate register \"RF__dual~1812\" merged to single register \"RF~1908\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1876 RF~1972 " "Info: Duplicate register \"RF__dual~1876\" merged to single register \"RF~1972\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1940 RF~2036 " "Info: Duplicate register \"RF__dual~1940\" merged to single register \"RF~2036\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2004 RF~2100 " "Info: Duplicate register \"RF__dual~2004\" merged to single register \"RF~2100\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2068 RF~2164 " "Info: Duplicate register \"RF__dual~2068\" merged to single register \"RF~2164\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~86 RF~182 " "Info: Duplicate register \"RF__dual~86\" merged to single register \"RF~182\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~150 RF~246 " "Info: Duplicate register \"RF__dual~150\" merged to single register \"RF~246\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~214 RF~310 " "Info: Duplicate register \"RF__dual~214\" merged to single register \"RF~310\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~278 RF~374 " "Info: Duplicate register \"RF__dual~278\" merged to single register \"RF~374\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~342 RF~438 " "Info: Duplicate register \"RF__dual~342\" merged to single register \"RF~438\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~406 RF~502 " "Info: Duplicate register \"RF__dual~406\" merged to single register \"RF~502\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~470 RF~566 " "Info: Duplicate register \"RF__dual~470\" merged to single register \"RF~566\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~534 RF~630 " "Info: Duplicate register \"RF__dual~534\" merged to single register \"RF~630\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~598 RF~694 " "Info: Duplicate register \"RF__dual~598\" merged to single register \"RF~694\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~662 RF~758 " "Info: Duplicate register \"RF__dual~662\" merged to single register \"RF~758\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~726 RF~822 " "Info: Duplicate register \"RF__dual~726\" merged to single register \"RF~822\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~790 RF~886 " "Info: Duplicate register \"RF__dual~790\" merged to single register \"RF~886\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~854 RF~950 " "Info: Duplicate register \"RF__dual~854\" merged to single register \"RF~950\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~918 RF~1014 " "Info: Duplicate register \"RF__dual~918\" merged to single register \"RF~1014\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~982 RF~1078 " "Info: Duplicate register \"RF__dual~982\" merged to single register \"RF~1078\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1046 RF~1142 " "Info: Duplicate register \"RF__dual~1046\" merged to single register \"RF~1142\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1110 RF~1206 " "Info: Duplicate register \"RF__dual~1110\" merged to single register \"RF~1206\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1174 RF~1270 " "Info: Duplicate register \"RF__dual~1174\" merged to single register \"RF~1270\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1238 RF~1334 " "Info: Duplicate register \"RF__dual~1238\" merged to single register \"RF~1334\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1302 RF~1398 " "Info: Duplicate register \"RF__dual~1302\" merged to single register \"RF~1398\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1366 RF~1462 " "Info: Duplicate register \"RF__dual~1366\" merged to single register \"RF~1462\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1494 RF~1590 " "Info: Duplicate register \"RF__dual~1494\" merged to single register \"RF~1590\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1622 RF~1718 " "Info: Duplicate register \"RF__dual~1622\" merged to single register \"RF~1718\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1750 RF~1846 " "Info: Duplicate register \"RF__dual~1750\" merged to single register \"RF~1846\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1878 RF~1974 " "Info: Duplicate register \"RF__dual~1878\" merged to single register \"RF~1974\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2006 RF~2102 " "Info: Duplicate register \"RF__dual~2006\" merged to single register \"RF~2102\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~88 RF~184 " "Info: Duplicate register \"RF__dual~88\" merged to single register \"RF~184\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~216 RF~312 " "Info: Duplicate register \"RF__dual~216\" merged to single register \"RF~312\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~344 RF~440 " "Info: Duplicate register \"RF__dual~344\" merged to single register \"RF~440\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~472 RF~568 " "Info: Duplicate register \"RF__dual~472\" merged to single register \"RF~568\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~600 RF~696 " "Info: Duplicate register \"RF__dual~600\" merged to single register \"RF~696\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~728 RF~824 " "Info: Duplicate register \"RF__dual~728\" merged to single register \"RF~824\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~856 RF~952 " "Info: Duplicate register \"RF__dual~856\" merged to single register \"RF~952\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~984 RF~1080 " "Info: Duplicate register \"RF__dual~984\" merged to single register \"RF~1080\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1112 RF~1208 " "Info: Duplicate register \"RF__dual~1112\" merged to single register \"RF~1208\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1240 RF~1336 " "Info: Duplicate register \"RF__dual~1240\" merged to single register \"RF~1336\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1368 RF~1464 " "Info: Duplicate register \"RF__dual~1368\" merged to single register \"RF~1464\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1496 RF~1592 " "Info: Duplicate register \"RF__dual~1496\" merged to single register \"RF~1592\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1752 RF~1848 " "Info: Duplicate register \"RF__dual~1752\" merged to single register \"RF~1848\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2008 RF~2104 " "Info: Duplicate register \"RF__dual~2008\" merged to single register \"RF~2104\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~218 RF~314 " "Info: Duplicate register \"RF__dual~218\" merged to single register \"RF~314\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~474 RF~570 " "Info: Duplicate register \"RF__dual~474\" merged to single register \"RF~570\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~730 RF~826 " "Info: Duplicate register \"RF__dual~730\" merged to single register \"RF~826\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~986 RF~1082 " "Info: Duplicate register \"RF__dual~986\" merged to single register \"RF~1082\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1242 RF~1338 " "Info: Duplicate register \"RF__dual~1242\" merged to single register \"RF~1338\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1498 RF~1594 " "Info: Duplicate register \"RF__dual~1498\" merged to single register \"RF~1594\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1754 RF~1850 " "Info: Duplicate register \"RF__dual~1754\" merged to single register \"RF~1850\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2010 RF~2106 " "Info: Duplicate register \"RF__dual~2010\" merged to single register \"RF~2106\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~220 RF~316 " "Info: Duplicate register \"RF__dual~220\" merged to single register \"RF~316\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~476 RF~572 " "Info: Duplicate register \"RF__dual~476\" merged to single register \"RF~572\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~732 RF~828 " "Info: Duplicate register \"RF__dual~732\" merged to single register \"RF~828\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~988 RF~1084 " "Info: Duplicate register \"RF__dual~988\" merged to single register \"RF~1084\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1244 RF~1340 " "Info: Duplicate register \"RF__dual~1244\" merged to single register \"RF~1340\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1500 RF~1596 " "Info: Duplicate register \"RF__dual~1500\" merged to single register \"RF~1596\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2012 RF~2108 " "Info: Duplicate register \"RF__dual~2012\" merged to single register \"RF~2108\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~478 RF~574 " "Info: Duplicate register \"RF__dual~478\" merged to single register \"RF~574\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~990 RF~1086 " "Info: Duplicate register \"RF__dual~990\" merged to single register \"RF~1086\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1502 RF~1598 " "Info: Duplicate register \"RF__dual~1502\" merged to single register \"RF~1598\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~480 RF~576 " "Info: Duplicate register \"RF__dual~480\" merged to single register \"RF~576\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~992 RF~1088 " "Info: Duplicate register \"RF__dual~992\" merged to single register \"RF~1088\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1504 RF~1600 " "Info: Duplicate register \"RF__dual~1504\" merged to single register \"RF~1600\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2016 RF~2112 " "Info: Duplicate register \"RF__dual~2016\" merged to single register \"RF~2112\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~482 RF~578 " "Info: Duplicate register \"RF__dual~482\" merged to single register \"RF~578\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~994 RF~1090 " "Info: Duplicate register \"RF__dual~994\" merged to single register \"RF~1090\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1506 RF~1602 " "Info: Duplicate register \"RF__dual~1506\" merged to single register \"RF~1602\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2018 RF~2114 " "Info: Duplicate register \"RF__dual~2018\" merged to single register \"RF~2114\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~484 RF~580 " "Info: Duplicate register \"RF__dual~484\" merged to single register \"RF~580\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~996 RF~1092 " "Info: Duplicate register \"RF__dual~996\" merged to single register \"RF~1092\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1508 RF~1604 " "Info: Duplicate register \"RF__dual~1508\" merged to single register \"RF~1604\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2020 RF~2116 " "Info: Duplicate register \"RF__dual~2020\" merged to single register \"RF~2116\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~486 RF~582 " "Info: Duplicate register \"RF__dual~486\" merged to single register \"RF~582\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~998 RF~1094 " "Info: Duplicate register \"RF__dual~998\" merged to single register \"RF~1094\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1254 RF~1350 " "Info: Duplicate register \"RF__dual~1254\" merged to single register \"RF~1350\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1510 RF~1606 " "Info: Duplicate register \"RF__dual~1510\" merged to single register \"RF~1606\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1766 RF~1862 " "Info: Duplicate register \"RF__dual~1766\" merged to single register \"RF~1862\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2022 RF~2118 " "Info: Duplicate register \"RF__dual~2022\" merged to single register \"RF~2118\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~232 RF~328 " "Info: Duplicate register \"RF__dual~232\" merged to single register \"RF~328\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~488 RF~584 " "Info: Duplicate register \"RF__dual~488\" merged to single register \"RF~584\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~744 RF~840 " "Info: Duplicate register \"RF__dual~744\" merged to single register \"RF~840\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1000 RF~1096 " "Info: Duplicate register \"RF__dual~1000\" merged to single register \"RF~1096\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1256 RF~1352 " "Info: Duplicate register \"RF__dual~1256\" merged to single register \"RF~1352\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1512 RF~1608 " "Info: Duplicate register \"RF__dual~1512\" merged to single register \"RF~1608\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1768 RF~1864 " "Info: Duplicate register \"RF__dual~1768\" merged to single register \"RF~1864\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2024 RF~2120 " "Info: Duplicate register \"RF__dual~2024\" merged to single register \"RF~2120\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~234 RF~330 " "Info: Duplicate register \"RF__dual~234\" merged to single register \"RF~330\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~490 RF~586 " "Info: Duplicate register \"RF__dual~490\" merged to single register \"RF~586\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~746 RF~842 " "Info: Duplicate register \"RF__dual~746\" merged to single register \"RF~842\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1002 RF~1098 " "Info: Duplicate register \"RF__dual~1002\" merged to single register \"RF~1098\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1258 RF~1354 " "Info: Duplicate register \"RF__dual~1258\" merged to single register \"RF~1354\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1514 RF~1610 " "Info: Duplicate register \"RF__dual~1514\" merged to single register \"RF~1610\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1770 RF~1866 " "Info: Duplicate register \"RF__dual~1770\" merged to single register \"RF~1866\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2026 RF~2122 " "Info: Duplicate register \"RF__dual~2026\" merged to single register \"RF~2122\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~236 RF~332 " "Info: Duplicate register \"RF__dual~236\" merged to single register \"RF~332\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~492 RF~588 " "Info: Duplicate register \"RF__dual~492\" merged to single register \"RF~588\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~748 RF~844 " "Info: Duplicate register \"RF__dual~748\" merged to single register \"RF~844\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1004 RF~1100 " "Info: Duplicate register \"RF__dual~1004\" merged to single register \"RF~1100\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1260 RF~1356 " "Info: Duplicate register \"RF__dual~1260\" merged to single register \"RF~1356\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1516 RF~1612 " "Info: Duplicate register \"RF__dual~1516\" merged to single register \"RF~1612\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1772 RF~1868 " "Info: Duplicate register \"RF__dual~1772\" merged to single register \"RF~1868\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2028 RF~2124 " "Info: Duplicate register \"RF__dual~2028\" merged to single register \"RF~2124\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~238 RF~334 " "Info: Duplicate register \"RF__dual~238\" merged to single register \"RF~334\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~494 RF~590 " "Info: Duplicate register \"RF__dual~494\" merged to single register \"RF~590\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~750 RF~846 " "Info: Duplicate register \"RF__dual~750\" merged to single register \"RF~846\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1006 RF~1102 " "Info: Duplicate register \"RF__dual~1006\" merged to single register \"RF~1102\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1262 RF~1358 " "Info: Duplicate register \"RF__dual~1262\" merged to single register \"RF~1358\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1518 RF~1614 " "Info: Duplicate register \"RF__dual~1518\" merged to single register \"RF~1614\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1774 RF~1870 " "Info: Duplicate register \"RF__dual~1774\" merged to single register \"RF~1870\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2030 RF~2126 " "Info: Duplicate register \"RF__dual~2030\" merged to single register \"RF~2126\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~240 RF~336 " "Info: Duplicate register \"RF__dual~240\" merged to single register \"RF~336\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~496 RF~592 " "Info: Duplicate register \"RF__dual~496\" merged to single register \"RF~592\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~752 RF~848 " "Info: Duplicate register \"RF__dual~752\" merged to single register \"RF~848\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1008 RF~1104 " "Info: Duplicate register \"RF__dual~1008\" merged to single register \"RF~1104\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1264 RF~1360 " "Info: Duplicate register \"RF__dual~1264\" merged to single register \"RF~1360\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1520 RF~1616 " "Info: Duplicate register \"RF__dual~1520\" merged to single register \"RF~1616\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1776 RF~1872 " "Info: Duplicate register \"RF__dual~1776\" merged to single register \"RF~1872\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2032 RF~2128 " "Info: Duplicate register \"RF__dual~2032\" merged to single register \"RF~2128\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~242 RF~338 " "Info: Duplicate register \"RF__dual~242\" merged to single register \"RF~338\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~498 RF~594 " "Info: Duplicate register \"RF__dual~498\" merged to single register \"RF~594\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~754 RF~850 " "Info: Duplicate register \"RF__dual~754\" merged to single register \"RF~850\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1010 RF~1106 " "Info: Duplicate register \"RF__dual~1010\" merged to single register \"RF~1106\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1266 RF~1362 " "Info: Duplicate register \"RF__dual~1266\" merged to single register \"RF~1362\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1522 RF~1618 " "Info: Duplicate register \"RF__dual~1522\" merged to single register \"RF~1618\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1650 RF~1746 " "Info: Duplicate register \"RF__dual~1650\" merged to single register \"RF~1746\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1778 RF~1874 " "Info: Duplicate register \"RF__dual~1778\" merged to single register \"RF~1874\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1906 RF~2002 " "Info: Duplicate register \"RF__dual~1906\" merged to single register \"RF~2002\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2034 RF~2130 " "Info: Duplicate register \"RF__dual~2034\" merged to single register \"RF~2130\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~116 RF~212 " "Info: Duplicate register \"RF__dual~116\" merged to single register \"RF~212\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~244 RF~340 " "Info: Duplicate register \"RF__dual~244\" merged to single register \"RF~340\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~372 RF~468 " "Info: Duplicate register \"RF__dual~372\" merged to single register \"RF~468\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~500 RF~596 " "Info: Duplicate register \"RF__dual~500\" merged to single register \"RF~596\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~628 RF~724 " "Info: Duplicate register \"RF__dual~628\" merged to single register \"RF~724\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~756 RF~852 " "Info: Duplicate register \"RF__dual~756\" merged to single register \"RF~852\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~884 RF~980 " "Info: Duplicate register \"RF__dual~884\" merged to single register \"RF~980\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1012 RF~1108 " "Info: Duplicate register \"RF__dual~1012\" merged to single register \"RF~1108\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1140 RF~1236 " "Info: Duplicate register \"RF__dual~1140\" merged to single register \"RF~1236\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1268 RF~1364 " "Info: Duplicate register \"RF__dual~1268\" merged to single register \"RF~1364\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1396 RF~1492 " "Info: Duplicate register \"RF__dual~1396\" merged to single register \"RF~1492\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1524 RF~1620 " "Info: Duplicate register \"RF__dual~1524\" merged to single register \"RF~1620\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1652 RF~1748 " "Info: Duplicate register \"RF__dual~1652\" merged to single register \"RF~1748\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1780 RF~1876 " "Info: Duplicate register \"RF__dual~1780\" merged to single register \"RF~1876\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1908 RF~2004 " "Info: Duplicate register \"RF__dual~1908\" merged to single register \"RF~2004\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2036 RF~2132 " "Info: Duplicate register \"RF__dual~2036\" merged to single register \"RF~2132\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~118 RF~214 " "Info: Duplicate register \"RF__dual~118\" merged to single register \"RF~214\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~246 RF~342 " "Info: Duplicate register \"RF__dual~246\" merged to single register \"RF~342\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~374 RF~470 " "Info: Duplicate register \"RF__dual~374\" merged to single register \"RF~470\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~502 RF~598 " "Info: Duplicate register \"RF__dual~502\" merged to single register \"RF~598\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~630 RF~726 " "Info: Duplicate register \"RF__dual~630\" merged to single register \"RF~726\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~758 RF~854 " "Info: Duplicate register \"RF__dual~758\" merged to single register \"RF~854\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~886 RF~982 " "Info: Duplicate register \"RF__dual~886\" merged to single register \"RF~982\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1014 RF~1110 " "Info: Duplicate register \"RF__dual~1014\" merged to single register \"RF~1110\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1142 RF~1238 " "Info: Duplicate register \"RF__dual~1142\" merged to single register \"RF~1238\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1270 RF~1366 " "Info: Duplicate register \"RF__dual~1270\" merged to single register \"RF~1366\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1398 RF~1494 " "Info: Duplicate register \"RF__dual~1398\" merged to single register \"RF~1494\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1526 RF~1622 " "Info: Duplicate register \"RF__dual~1526\" merged to single register \"RF~1622\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1654 RF~1750 " "Info: Duplicate register \"RF__dual~1654\" merged to single register \"RF~1750\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1782 RF~1878 " "Info: Duplicate register \"RF__dual~1782\" merged to single register \"RF~1878\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1910 RF~2006 " "Info: Duplicate register \"RF__dual~1910\" merged to single register \"RF~2006\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2038 RF~2134 " "Info: Duplicate register \"RF__dual~2038\" merged to single register \"RF~2134\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~120 RF~216 " "Info: Duplicate register \"RF__dual~120\" merged to single register \"RF~216\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~248 RF~344 " "Info: Duplicate register \"RF__dual~248\" merged to single register \"RF~344\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~376 RF~472 " "Info: Duplicate register \"RF__dual~376\" merged to single register \"RF~472\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~504 RF~600 " "Info: Duplicate register \"RF__dual~504\" merged to single register \"RF~600\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~632 RF~728 " "Info: Duplicate register \"RF__dual~632\" merged to single register \"RF~728\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~760 RF~856 " "Info: Duplicate register \"RF__dual~760\" merged to single register \"RF~856\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~888 RF~984 " "Info: Duplicate register \"RF__dual~888\" merged to single register \"RF~984\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1016 RF~1112 " "Info: Duplicate register \"RF__dual~1016\" merged to single register \"RF~1112\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1144 RF~1240 " "Info: Duplicate register \"RF__dual~1144\" merged to single register \"RF~1240\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1272 RF~1368 " "Info: Duplicate register \"RF__dual~1272\" merged to single register \"RF~1368\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1400 RF~1496 " "Info: Duplicate register \"RF__dual~1400\" merged to single register \"RF~1496\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1528 RF~1624 " "Info: Duplicate register \"RF__dual~1528\" merged to single register \"RF~1624\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1656 RF~1752 " "Info: Duplicate register \"RF__dual~1656\" merged to single register \"RF~1752\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1784 RF~1880 " "Info: Duplicate register \"RF__dual~1784\" merged to single register \"RF~1880\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1848 RF~1944 " "Info: Duplicate register \"RF__dual~1848\" merged to single register \"RF~1944\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1912 RF~2008 " "Info: Duplicate register \"RF__dual~1912\" merged to single register \"RF~2008\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1976 RF~2072 " "Info: Duplicate register \"RF__dual~1976\" merged to single register \"RF~2072\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2040 RF~2136 " "Info: Duplicate register \"RF__dual~2040\" merged to single register \"RF~2136\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2104 RF~2200 " "Info: Duplicate register \"RF__dual~2104\" merged to single register \"RF~2200\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~122 RF~218 " "Info: Duplicate register \"RF__dual~122\" merged to single register \"RF~218\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~186 RF~282 " "Info: Duplicate register \"RF__dual~186\" merged to single register \"RF~282\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~250 RF~346 " "Info: Duplicate register \"RF__dual~250\" merged to single register \"RF~346\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~314 RF~410 " "Info: Duplicate register \"RF__dual~314\" merged to single register \"RF~410\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~378 RF~474 " "Info: Duplicate register \"RF__dual~378\" merged to single register \"RF~474\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~442 RF~538 " "Info: Duplicate register \"RF__dual~442\" merged to single register \"RF~538\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~506 RF~602 " "Info: Duplicate register \"RF__dual~506\" merged to single register \"RF~602\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~570 RF~666 " "Info: Duplicate register \"RF__dual~570\" merged to single register \"RF~666\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~634 RF~730 " "Info: Duplicate register \"RF__dual~634\" merged to single register \"RF~730\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~698 RF~794 " "Info: Duplicate register \"RF__dual~698\" merged to single register \"RF~794\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~762 RF~858 " "Info: Duplicate register \"RF__dual~762\" merged to single register \"RF~858\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~826 RF~922 " "Info: Duplicate register \"RF__dual~826\" merged to single register \"RF~922\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~890 RF~986 " "Info: Duplicate register \"RF__dual~890\" merged to single register \"RF~986\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~954 RF~1050 " "Info: Duplicate register \"RF__dual~954\" merged to single register \"RF~1050\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1018 RF~1114 " "Info: Duplicate register \"RF__dual~1018\" merged to single register \"RF~1114\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1082 RF~1178 " "Info: Duplicate register \"RF__dual~1082\" merged to single register \"RF~1178\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1146 RF~1242 " "Info: Duplicate register \"RF__dual~1146\" merged to single register \"RF~1242\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1210 RF~1306 " "Info: Duplicate register \"RF__dual~1210\" merged to single register \"RF~1306\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1274 RF~1370 " "Info: Duplicate register \"RF__dual~1274\" merged to single register \"RF~1370\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1338 RF~1434 " "Info: Duplicate register \"RF__dual~1338\" merged to single register \"RF~1434\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1402 RF~1498 " "Info: Duplicate register \"RF__dual~1402\" merged to single register \"RF~1498\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1466 RF~1562 " "Info: Duplicate register \"RF__dual~1466\" merged to single register \"RF~1562\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1530 RF~1626 " "Info: Duplicate register \"RF__dual~1530\" merged to single register \"RF~1626\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1594 RF~1690 " "Info: Duplicate register \"RF__dual~1594\" merged to single register \"RF~1690\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1658 RF~1754 " "Info: Duplicate register \"RF__dual~1658\" merged to single register \"RF~1754\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1722 RF~1818 " "Info: Duplicate register \"RF__dual~1722\" merged to single register \"RF~1818\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1786 RF~1882 " "Info: Duplicate register \"RF__dual~1786\" merged to single register \"RF~1882\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1850 RF~1946 " "Info: Duplicate register \"RF__dual~1850\" merged to single register \"RF~1946\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1914 RF~2010 " "Info: Duplicate register \"RF__dual~1914\" merged to single register \"RF~2010\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1978 RF~2074 " "Info: Duplicate register \"RF__dual~1978\" merged to single register \"RF~2074\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2042 RF~2138 " "Info: Duplicate register \"RF__dual~2042\" merged to single register \"RF~2138\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2106 RF~2202 " "Info: Duplicate register \"RF__dual~2106\" merged to single register \"RF~2202\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~124 RF~220 " "Info: Duplicate register \"RF__dual~124\" merged to single register \"RF~220\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~188 RF~284 " "Info: Duplicate register \"RF__dual~188\" merged to single register \"RF~284\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~252 RF~348 " "Info: Duplicate register \"RF__dual~252\" merged to single register \"RF~348\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~316 RF~412 " "Info: Duplicate register \"RF__dual~316\" merged to single register \"RF~412\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~380 RF~476 " "Info: Duplicate register \"RF__dual~380\" merged to single register \"RF~476\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~444 RF~540 " "Info: Duplicate register \"RF__dual~444\" merged to single register \"RF~540\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~508 RF~604 " "Info: Duplicate register \"RF__dual~508\" merged to single register \"RF~604\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~572 RF~668 " "Info: Duplicate register \"RF__dual~572\" merged to single register \"RF~668\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~636 RF~732 " "Info: Duplicate register \"RF__dual~636\" merged to single register \"RF~732\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~700 RF~796 " "Info: Duplicate register \"RF__dual~700\" merged to single register \"RF~796\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~764 RF~860 " "Info: Duplicate register \"RF__dual~764\" merged to single register \"RF~860\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~828 RF~924 " "Info: Duplicate register \"RF__dual~828\" merged to single register \"RF~924\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~892 RF~988 " "Info: Duplicate register \"RF__dual~892\" merged to single register \"RF~988\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~956 RF~1052 " "Info: Duplicate register \"RF__dual~956\" merged to single register \"RF~1052\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1020 RF~1116 " "Info: Duplicate register \"RF__dual~1020\" merged to single register \"RF~1116\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1084 RF~1180 " "Info: Duplicate register \"RF__dual~1084\" merged to single register \"RF~1180\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1148 RF~1244 " "Info: Duplicate register \"RF__dual~1148\" merged to single register \"RF~1244\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1212 RF~1308 " "Info: Duplicate register \"RF__dual~1212\" merged to single register \"RF~1308\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1276 RF~1372 " "Info: Duplicate register \"RF__dual~1276\" merged to single register \"RF~1372\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1340 RF~1436 " "Info: Duplicate register \"RF__dual~1340\" merged to single register \"RF~1436\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1404 RF~1500 " "Info: Duplicate register \"RF__dual~1404\" merged to single register \"RF~1500\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1468 RF~1564 " "Info: Duplicate register \"RF__dual~1468\" merged to single register \"RF~1564\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1532 RF~1628 " "Info: Duplicate register \"RF__dual~1532\" merged to single register \"RF~1628\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1596 RF~1692 " "Info: Duplicate register \"RF__dual~1596\" merged to single register \"RF~1692\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1660 RF~1756 " "Info: Duplicate register \"RF__dual~1660\" merged to single register \"RF~1756\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1724 RF~1820 " "Info: Duplicate register \"RF__dual~1724\" merged to single register \"RF~1820\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1788 RF~1884 " "Info: Duplicate register \"RF__dual~1788\" merged to single register \"RF~1884\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1852 RF~1948 " "Info: Duplicate register \"RF__dual~1852\" merged to single register \"RF~1948\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1916 RF~2012 " "Info: Duplicate register \"RF__dual~1916\" merged to single register \"RF~2012\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1980 RF~2076 " "Info: Duplicate register \"RF__dual~1980\" merged to single register \"RF~2076\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2044 RF~2140 " "Info: Duplicate register \"RF__dual~2044\" merged to single register \"RF~2140\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2108 RF~2204 " "Info: Duplicate register \"RF__dual~2108\" merged to single register \"RF~2204\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~126 RF~222 " "Info: Duplicate register \"RF__dual~126\" merged to single register \"RF~222\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~190 RF~286 " "Info: Duplicate register \"RF__dual~190\" merged to single register \"RF~286\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~254 RF~350 " "Info: Duplicate register \"RF__dual~254\" merged to single register \"RF~350\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~318 RF~414 " "Info: Duplicate register \"RF__dual~318\" merged to single register \"RF~414\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~382 RF~478 " "Info: Duplicate register \"RF__dual~382\" merged to single register \"RF~478\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~446 RF~542 " "Info: Duplicate register \"RF__dual~446\" merged to single register \"RF~542\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~510 RF~606 " "Info: Duplicate register \"RF__dual~510\" merged to single register \"RF~606\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~574 RF~670 " "Info: Duplicate register \"RF__dual~574\" merged to single register \"RF~670\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~638 RF~734 " "Info: Duplicate register \"RF__dual~638\" merged to single register \"RF~734\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~702 RF~798 " "Info: Duplicate register \"RF__dual~702\" merged to single register \"RF~798\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~766 RF~862 " "Info: Duplicate register \"RF__dual~766\" merged to single register \"RF~862\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~830 RF~926 " "Info: Duplicate register \"RF__dual~830\" merged to single register \"RF~926\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~894 RF~990 " "Info: Duplicate register \"RF__dual~894\" merged to single register \"RF~990\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~958 RF~1054 " "Info: Duplicate register \"RF__dual~958\" merged to single register \"RF~1054\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1022 RF~1118 " "Info: Duplicate register \"RF__dual~1022\" merged to single register \"RF~1118\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1086 RF~1182 " "Info: Duplicate register \"RF__dual~1086\" merged to single register \"RF~1182\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1150 RF~1246 " "Info: Duplicate register \"RF__dual~1150\" merged to single register \"RF~1246\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1214 RF~1310 " "Info: Duplicate register \"RF__dual~1214\" merged to single register \"RF~1310\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1278 RF~1374 " "Info: Duplicate register \"RF__dual~1278\" merged to single register \"RF~1374\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1342 RF~1438 " "Info: Duplicate register \"RF__dual~1342\" merged to single register \"RF~1438\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1406 RF~1502 " "Info: Duplicate register \"RF__dual~1406\" merged to single register \"RF~1502\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1470 RF~1566 " "Info: Duplicate register \"RF__dual~1470\" merged to single register \"RF~1566\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1534 RF~1630 " "Info: Duplicate register \"RF__dual~1534\" merged to single register \"RF~1630\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1598 RF~1694 " "Info: Duplicate register \"RF__dual~1598\" merged to single register \"RF~1694\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1662 RF~1758 " "Info: Duplicate register \"RF__dual~1662\" merged to single register \"RF~1758\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1726 RF~1822 " "Info: Duplicate register \"RF__dual~1726\" merged to single register \"RF~1822\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1790 RF~1886 " "Info: Duplicate register \"RF__dual~1790\" merged to single register \"RF~1886\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1854 RF~1950 " "Info: Duplicate register \"RF__dual~1854\" merged to single register \"RF~1950\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1918 RF~2014 " "Info: Duplicate register \"RF__dual~1918\" merged to single register \"RF~2014\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1982 RF~2078 " "Info: Duplicate register \"RF__dual~1982\" merged to single register \"RF~2078\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2046 RF~2142 " "Info: Duplicate register \"RF__dual~2046\" merged to single register \"RF~2142\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~832 RF~928 " "Info: Duplicate register \"RF__dual~832\" merged to single register \"RF~928\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~896 RF~992 " "Info: Duplicate register \"RF__dual~896\" merged to single register \"RF~992\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1728 RF~1824 " "Info: Duplicate register \"RF__dual~1728\" merged to single register \"RF~1824\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1856 RF~1952 " "Info: Duplicate register \"RF__dual~1856\" merged to single register \"RF~1952\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1920 RF~2016 " "Info: Duplicate register \"RF__dual~1920\" merged to single register \"RF~2016\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1218 RF~1314 " "Info: Duplicate register \"RF__dual~1218\" merged to single register \"RF~1314\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1346 RF~1442 " "Info: Duplicate register \"RF__dual~1346\" merged to single register \"RF~1442\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1094 RF~1190 " "Info: Duplicate register \"RF__dual~1094\" merged to single register \"RF~1190\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1222 RF~1318 " "Info: Duplicate register \"RF__dual~1222\" merged to single register \"RF~1318\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1350 RF~1446 " "Info: Duplicate register \"RF__dual~1350\" merged to single register \"RF~1446\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~136 RF~232 " "Info: Duplicate register \"RF__dual~136\" merged to single register \"RF~232\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~206 RF~302 " "Info: Duplicate register \"RF__dual~206\" merged to single register \"RF~302\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~336 RF~432 " "Info: Duplicate register \"RF__dual~336\" merged to single register \"RF~432\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1552 RF~1648 " "Info: Duplicate register \"RF__dual~1552\" merged to single register \"RF~1648\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1808 RF~1904 " "Info: Duplicate register \"RF__dual~1808\" merged to single register \"RF~1904\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2064 RF~2160 " "Info: Duplicate register \"RF__dual~2064\" merged to single register \"RF~2160\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~274 RF~370 " "Info: Duplicate register \"RF__dual~274\" merged to single register \"RF~370\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~530 RF~626 " "Info: Duplicate register \"RF__dual~530\" merged to single register \"RF~626\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~786 RF~882 " "Info: Duplicate register \"RF__dual~786\" merged to single register \"RF~882\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1042 RF~1138 " "Info: Duplicate register \"RF__dual~1042\" merged to single register \"RF~1138\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~222 RF~318 " "Info: Duplicate register \"RF__dual~222\" merged to single register \"RF~318\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~736 RF~832 " "Info: Duplicate register \"RF__dual~736\" merged to single register \"RF~832\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~740 RF~836 " "Info: Duplicate register \"RF__dual~740\" merged to single register \"RF~836\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~614 RF~710 " "Info: Duplicate register \"RF__dual~614\" merged to single register \"RF~710\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~870 RF~966 " "Info: Duplicate register \"RF__dual~870\" merged to single register \"RF~966\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1894 RF~1990 " "Info: Duplicate register \"RF__dual~1894\" merged to single register \"RF~1990\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~872 RF~968 " "Info: Duplicate register \"RF__dual~872\" merged to single register \"RF~968\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1896 RF~1992 " "Info: Duplicate register \"RF__dual~1896\" merged to single register \"RF~1992\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~874 RF~970 " "Info: Duplicate register \"RF__dual~874\" merged to single register \"RF~970\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1322 RF~1418 " "Info: Duplicate register \"RF__dual~1322\" merged to single register \"RF~1418\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1450 RF~1546 " "Info: Duplicate register \"RF__dual~1450\" merged to single register \"RF~1546\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1834 RF~1930 " "Info: Duplicate register \"RF__dual~1834\" merged to single register \"RF~1930\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1898 RF~1994 " "Info: Duplicate register \"RF__dual~1898\" merged to single register \"RF~1994\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1962 RF~2058 " "Info: Duplicate register \"RF__dual~1962\" merged to single register \"RF~2058\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~300 RF~396 " "Info: Duplicate register \"RF__dual~300\" merged to single register \"RF~396\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~428 RF~524 " "Info: Duplicate register \"RF__dual~428\" merged to single register \"RF~524\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~812 RF~908 " "Info: Duplicate register \"RF__dual~812\" merged to single register \"RF~908\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~876 RF~972 " "Info: Duplicate register \"RF__dual~876\" merged to single register \"RF~972\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~940 RF~1036 " "Info: Duplicate register \"RF__dual~940\" merged to single register \"RF~1036\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1324 RF~1420 " "Info: Duplicate register \"RF__dual~1324\" merged to single register \"RF~1420\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1452 RF~1548 " "Info: Duplicate register \"RF__dual~1452\" merged to single register \"RF~1548\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1836 RF~1932 " "Info: Duplicate register \"RF__dual~1836\" merged to single register \"RF~1932\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1900 RF~1996 " "Info: Duplicate register \"RF__dual~1900\" merged to single register \"RF~1996\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1964 RF~2060 " "Info: Duplicate register \"RF__dual~1964\" merged to single register \"RF~2060\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~302 RF~398 " "Info: Duplicate register \"RF__dual~302\" merged to single register \"RF~398\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~430 RF~526 " "Info: Duplicate register \"RF__dual~430\" merged to single register \"RF~526\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~814 RF~910 " "Info: Duplicate register \"RF__dual~814\" merged to single register \"RF~910\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~878 RF~974 " "Info: Duplicate register \"RF__dual~878\" merged to single register \"RF~974\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~942 RF~1038 " "Info: Duplicate register \"RF__dual~942\" merged to single register \"RF~1038\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1326 RF~1422 " "Info: Duplicate register \"RF__dual~1326\" merged to single register \"RF~1422\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1454 RF~1550 " "Info: Duplicate register \"RF__dual~1454\" merged to single register \"RF~1550\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1838 RF~1934 " "Info: Duplicate register \"RF__dual~1838\" merged to single register \"RF~1934\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1902 RF~1998 " "Info: Duplicate register \"RF__dual~1902\" merged to single register \"RF~1998\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1966 RF~2062 " "Info: Duplicate register \"RF__dual~1966\" merged to single register \"RF~2062\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~304 RF~400 " "Info: Duplicate register \"RF__dual~304\" merged to single register \"RF~400\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~432 RF~528 " "Info: Duplicate register \"RF__dual~432\" merged to single register \"RF~528\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~816 RF~912 " "Info: Duplicate register \"RF__dual~816\" merged to single register \"RF~912\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~880 RF~976 " "Info: Duplicate register \"RF__dual~880\" merged to single register \"RF~976\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~944 RF~1040 " "Info: Duplicate register \"RF__dual~944\" merged to single register \"RF~1040\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1328 RF~1424 " "Info: Duplicate register \"RF__dual~1328\" merged to single register \"RF~1424\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1456 RF~1552 " "Info: Duplicate register \"RF__dual~1456\" merged to single register \"RF~1552\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1840 RF~1936 " "Info: Duplicate register \"RF__dual~1840\" merged to single register \"RF~1936\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1904 RF~2000 " "Info: Duplicate register \"RF__dual~1904\" merged to single register \"RF~2000\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1968 RF~2064 " "Info: Duplicate register \"RF__dual~1968\" merged to single register \"RF~2064\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~306 RF~402 " "Info: Duplicate register \"RF__dual~306\" merged to single register \"RF~402\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~434 RF~530 " "Info: Duplicate register \"RF__dual~434\" merged to single register \"RF~530\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~818 RF~914 " "Info: Duplicate register \"RF__dual~818\" merged to single register \"RF~914\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~882 RF~978 " "Info: Duplicate register \"RF__dual~882\" merged to single register \"RF~978\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1202 RF~1298 " "Info: Duplicate register \"RF__dual~1202\" merged to single register \"RF~1298\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1586 RF~1682 " "Info: Duplicate register \"RF__dual~1586\" merged to single register \"RF~1682\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2098 RF~2194 " "Info: Duplicate register \"RF__dual~2098\" merged to single register \"RF~2194\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~564 RF~660 " "Info: Duplicate register \"RF__dual~564\" merged to single register \"RF~660\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1076 RF~1172 " "Info: Duplicate register \"RF__dual~1076\" merged to single register \"RF~1172\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1588 RF~1684 " "Info: Duplicate register \"RF__dual~1588\" merged to single register \"RF~1684\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2100 RF~2196 " "Info: Duplicate register \"RF__dual~2100\" merged to single register \"RF~2196\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~566 RF~662 " "Info: Duplicate register \"RF__dual~566\" merged to single register \"RF~662\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1078 RF~1174 " "Info: Duplicate register \"RF__dual~1078\" merged to single register \"RF~1174\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1590 RF~1686 " "Info: Duplicate register \"RF__dual~1590\" merged to single register \"RF~1686\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2102 RF~2198 " "Info: Duplicate register \"RF__dual~2102\" merged to single register \"RF~2198\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~568 RF~664 " "Info: Duplicate register \"RF__dual~568\" merged to single register \"RF~664\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1602 RF~1698 " "Info: Duplicate register \"RF__dual~1602\" merged to single register \"RF~1698\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1794 RF~1890 " "Info: Duplicate register \"RF__dual~1794\" merged to single register \"RF~1890\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1858 RF~1954 " "Info: Duplicate register \"RF__dual~1858\" merged to single register \"RF~1954\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1922 RF~2018 " "Info: Duplicate register \"RF__dual~1922\" merged to single register \"RF~2018\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~716 RF~812 " "Info: Duplicate register \"RF__dual~716\" merged to single register \"RF~812\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1104 RF~1200 " "Info: Duplicate register \"RF__dual~1104\" merged to single register \"RF~1200\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1168 RF~1264 " "Info: Duplicate register \"RF__dual~1168\" merged to single register \"RF~1264\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1424 RF~1520 " "Info: Duplicate register \"RF__dual~1424\" merged to single register \"RF~1520\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1936 RF~2032 " "Info: Duplicate register \"RF__dual~1936\" merged to single register \"RF~2032\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~402 RF~498 " "Info: Duplicate register \"RF__dual~402\" merged to single register \"RF~498\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~914 RF~1010 " "Info: Duplicate register \"RF__dual~914\" merged to single register \"RF~1010\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1758 RF~1854 " "Info: Duplicate register \"RF__dual~1758\" merged to single register \"RF~1854\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1760 RF~1856 " "Info: Duplicate register \"RF__dual~1760\" merged to single register \"RF~1856\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1124 RF~1220 " "Info: Duplicate register \"RF__dual~1124\" merged to single register \"RF~1220\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1252 RF~1348 " "Info: Duplicate register \"RF__dual~1252\" merged to single register \"RF~1348\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1380 RF~1476 " "Info: Duplicate register \"RF__dual~1380\" merged to single register \"RF~1476\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1638 RF~1734 " "Info: Duplicate register \"RF__dual~1638\" merged to single register \"RF~1734\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~360 RF~456 " "Info: Duplicate register \"RF__dual~360\" merged to single register \"RF~456\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1128 RF~1224 " "Info: Duplicate register \"RF__dual~1128\" merged to single register \"RF~1224\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1704 RF~1800 " "Info: Duplicate register \"RF__dual~1704\" merged to single register \"RF~1800\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1960 RF~2056 " "Info: Duplicate register \"RF__dual~1960\" merged to single register \"RF~2056\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~298 RF~394 " "Info: Duplicate register \"RF__dual~298\" merged to single register \"RF~394\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~426 RF~522 " "Info: Duplicate register \"RF__dual~426\" merged to single register \"RF~522\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~810 RF~906 " "Info: Duplicate register \"RF__dual~810\" merged to single register \"RF~906\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1066 RF~1162 " "Info: Duplicate register \"RF__dual~1066\" merged to single register \"RF~1162\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1194 RF~1290 " "Info: Duplicate register \"RF__dual~1194\" merged to single register \"RF~1290\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1386 RF~1482 " "Info: Duplicate register \"RF__dual~1386\" merged to single register \"RF~1482\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1578 RF~1674 " "Info: Duplicate register \"RF__dual~1578\" merged to single register \"RF~1674\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1706 RF~1802 " "Info: Duplicate register \"RF__dual~1706\" merged to single register \"RF~1802\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1068 RF~1164 " "Info: Duplicate register \"RF__dual~1068\" merged to single register \"RF~1164\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1132 RF~1228 " "Info: Duplicate register \"RF__dual~1132\" merged to single register \"RF~1228\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1196 RF~1292 " "Info: Duplicate register \"RF__dual~1196\" merged to single register \"RF~1292\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1580 RF~1676 " "Info: Duplicate register \"RF__dual~1580\" merged to single register \"RF~1676\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1644 RF~1740 " "Info: Duplicate register \"RF__dual~1644\" merged to single register \"RF~1740\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1708 RF~1804 " "Info: Duplicate register \"RF__dual~1708\" merged to single register \"RF~1804\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1070 RF~1166 " "Info: Duplicate register \"RF__dual~1070\" merged to single register \"RF~1166\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1198 RF~1294 " "Info: Duplicate register \"RF__dual~1198\" merged to single register \"RF~1294\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1390 RF~1486 " "Info: Duplicate register \"RF__dual~1390\" merged to single register \"RF~1486\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1582 RF~1678 " "Info: Duplicate register \"RF__dual~1582\" merged to single register \"RF~1678\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1710 RF~1806 " "Info: Duplicate register \"RF__dual~1710\" merged to single register \"RF~1806\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~560 RF~656 " "Info: Duplicate register \"RF__dual~560\" merged to single register \"RF~656\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1392 RF~1488 " "Info: Duplicate register \"RF__dual~1392\" merged to single register \"RF~1488\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~178 RF~274 " "Info: Duplicate register \"RF__dual~178\" merged to single register \"RF~274\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~690 RF~786 " "Info: Duplicate register \"RF__dual~690\" merged to single register \"RF~786\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1330 RF~1426 " "Info: Duplicate register \"RF__dual~1330\" merged to single register \"RF~1426\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1842 RF~1938 " "Info: Duplicate register \"RF__dual~1842\" merged to single register \"RF~1938\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~436 RF~532 " "Info: Duplicate register \"RF__dual~436\" merged to single register \"RF~532\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1204 RF~1300 " "Info: Duplicate register \"RF__dual~1204\" merged to single register \"RF~1300\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1844 RF~1940 " "Info: Duplicate register \"RF__dual~1844\" merged to single register \"RF~1940\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~704 RF~800 " "Info: Duplicate register \"RF__dual~704\" merged to single register \"RF~800\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1614 RF~1710 " "Info: Duplicate register \"RF__dual~1614\" merged to single register \"RF~1710\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1870 RF~1966 " "Info: Duplicate register \"RF__dual~1870\" merged to single register \"RF~1966\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~80 RF~176 " "Info: Duplicate register \"RF__dual~80\" merged to single register \"RF~176\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~848 RF~944 " "Info: Duplicate register \"RF__dual~848\" merged to single register \"RF~944\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1296 RF~1392 " "Info: Duplicate register \"RF__dual~1296\" merged to single register \"RF~1392\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~146 RF~242 " "Info: Duplicate register \"RF__dual~146\" merged to single register \"RF~242\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1170 RF~1266 " "Info: Duplicate register \"RF__dual~1170\" merged to single register \"RF~1266\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~224 RF~320 " "Info: Duplicate register \"RF__dual~224\" merged to single register \"RF~320\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1250 RF~1346 " "Info: Duplicate register \"RF__dual~1250\" merged to single register \"RF~1346\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~868 RF~964 " "Info: Duplicate register \"RF__dual~868\" merged to single register \"RF~964\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~104 RF~200 " "Info: Duplicate register \"RF__dual~104\" merged to single register \"RF~200\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~808 RF~904 " "Info: Duplicate register \"RF__dual~808\" merged to single register \"RF~904\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1064 RF~1160 " "Info: Duplicate register \"RF__dual~1064\" merged to single register \"RF~1160\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1320 RF~1416 " "Info: Duplicate register \"RF__dual~1320\" merged to single register \"RF~1416\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1384 RF~1480 " "Info: Duplicate register \"RF__dual~1384\" merged to single register \"RF~1480\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1448 RF~1544 " "Info: Duplicate register \"RF__dual~1448\" merged to single register \"RF~1544\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2088 RF~2184 " "Info: Duplicate register \"RF__dual~2088\" merged to single register \"RF~2184\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~170 RF~266 " "Info: Duplicate register \"RF__dual~170\" merged to single register \"RF~266\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~362 RF~458 " "Info: Duplicate register \"RF__dual~362\" merged to single register \"RF~458\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~554 RF~650 " "Info: Duplicate register \"RF__dual~554\" merged to single register \"RF~650\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~682 RF~778 " "Info: Duplicate register \"RF__dual~682\" merged to single register \"RF~778\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2090 RF~2186 " "Info: Duplicate register \"RF__dual~2090\" merged to single register \"RF~2186\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~108 RF~204 " "Info: Duplicate register \"RF__dual~108\" merged to single register \"RF~204\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~172 RF~268 " "Info: Duplicate register \"RF__dual~172\" merged to single register \"RF~268\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~556 RF~652 " "Info: Duplicate register \"RF__dual~556\" merged to single register \"RF~652\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~620 RF~716 " "Info: Duplicate register \"RF__dual~620\" merged to single register \"RF~716\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~684 RF~780 " "Info: Duplicate register \"RF__dual~684\" merged to single register \"RF~780\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2092 RF~2188 " "Info: Duplicate register \"RF__dual~2092\" merged to single register \"RF~2188\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~110 RF~206 " "Info: Duplicate register \"RF__dual~110\" merged to single register \"RF~206\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~174 RF~270 " "Info: Duplicate register \"RF__dual~174\" merged to single register \"RF~270\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~558 RF~654 " "Info: Duplicate register \"RF__dual~558\" merged to single register \"RF~654\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~622 RF~718 " "Info: Duplicate register \"RF__dual~622\" merged to single register \"RF~718\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~686 RF~782 " "Info: Duplicate register \"RF__dual~686\" merged to single register \"RF~782\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2094 RF~2190 " "Info: Duplicate register \"RF__dual~2094\" merged to single register \"RF~2190\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1200 RF~1296 " "Info: Duplicate register \"RF__dual~1200\" merged to single register \"RF~1296\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1648 RF~1744 " "Info: Duplicate register \"RF__dual~1648\" merged to single register \"RF~1744\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2096 RF~2192 " "Info: Duplicate register \"RF__dual~2096\" merged to single register \"RF~2192\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1606 RF~1702 " "Info: Duplicate register \"RF__dual~1606\" merged to single register \"RF~1702\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1734 RF~1830 " "Info: Duplicate register \"RF__dual~1734\" merged to single register \"RF~1830\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1798 RF~1894 " "Info: Duplicate register \"RF__dual~1798\" merged to single register \"RF~1894\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1862 RF~1958 " "Info: Duplicate register \"RF__dual~1862\" merged to single register \"RF~1958\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1926 RF~2022 " "Info: Duplicate register \"RF__dual~1926\" merged to single register \"RF~2022\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2054 RF~2150 " "Info: Duplicate register \"RF__dual~2054\" merged to single register \"RF~2150\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1866 RF~1962 " "Info: Duplicate register \"RF__dual~1866\" merged to single register \"RF~1962\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1740 RF~1836 " "Info: Duplicate register \"RF__dual~1740\" merged to single register \"RF~1836\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1102 RF~1198 " "Info: Duplicate register \"RF__dual~1102\" merged to single register \"RF~1198\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1358 RF~1454 " "Info: Duplicate register \"RF__dual~1358\" merged to single register \"RF~1454\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1040 RF~1136 " "Info: Duplicate register \"RF__dual~1040\" merged to single register \"RF~1136\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~658 RF~754 " "Info: Duplicate register \"RF__dual~658\" merged to single register \"RF~754\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~738 RF~834 " "Info: Duplicate register \"RF__dual~738\" merged to single register \"RF~834\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~100 RF~196 " "Info: Duplicate register \"RF__dual~100\" merged to single register \"RF~196\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~356 RF~452 " "Info: Duplicate register \"RF__dual~356\" merged to single register \"RF~452\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1636 RF~1732 " "Info: Duplicate register \"RF__dual~1636\" merged to single register \"RF~1732\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1892 RF~1988 " "Info: Duplicate register \"RF__dual~1892\" merged to single register \"RF~1988\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~424 RF~520 " "Info: Duplicate register \"RF__dual~424\" merged to single register \"RF~520\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~936 RF~1032 " "Info: Duplicate register \"RF__dual~936\" merged to single register \"RF~1032\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1576 RF~1672 " "Info: Duplicate register \"RF__dual~1576\" merged to single register \"RF~1672\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1832 RF~1928 " "Info: Duplicate register \"RF__dual~1832\" merged to single register \"RF~1928\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~106 RF~202 " "Info: Duplicate register \"RF__dual~106\" merged to single register \"RF~202\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1642 RF~1738 " "Info: Duplicate register \"RF__dual~1642\" merged to single register \"RF~1738\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~626 RF~722 " "Info: Duplicate register \"RF__dual~626\" merged to single register \"RF~722\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1742 RF~1838 " "Info: Duplicate register \"RF__dual~1742\" merged to single register \"RF~1838\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~784 RF~880 " "Info: Duplicate register \"RF__dual~784\" merged to single register \"RF~880\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1680 RF~1776 " "Info: Duplicate register \"RF__dual~1680\" merged to single register \"RF~1776\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1248 RF~1344 " "Info: Duplicate register \"RF__dual~1248\" merged to single register \"RF~1344\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1634 RF~1730 " "Info: Duplicate register \"RF__dual~1634\" merged to single register \"RF~1730\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1762 RF~1858 " "Info: Duplicate register \"RF__dual~1762\" merged to single register \"RF~1858\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1890 RF~1986 " "Info: Duplicate register \"RF__dual~1890\" merged to single register \"RF~1986\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~612 RF~708 " "Info: Duplicate register \"RF__dual~612\" merged to single register \"RF~708\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~742 RF~838 " "Info: Duplicate register \"RF__dual~742\" merged to single register \"RF~838\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1574 RF~1670 " "Info: Duplicate register \"RF__dual~1574\" merged to single register \"RF~1670\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1830 RF~1926 " "Info: Duplicate register \"RF__dual~1830\" merged to single register \"RF~1926\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2086 RF~2182 " "Info: Duplicate register \"RF__dual~2086\" merged to single register \"RF~2182\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~296 RF~392 " "Info: Duplicate register \"RF__dual~296\" merged to single register \"RF~392\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1192 RF~1288 " "Info: Duplicate register \"RF__dual~1192\" merged to single register \"RF~1288\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~176 RF~272 " "Info: Duplicate register \"RF__dual~176\" merged to single register \"RF~272\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~624 RF~720 " "Info: Duplicate register \"RF__dual~624\" merged to single register \"RF~720\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1072 RF~1168 " "Info: Duplicate register \"RF__dual~1072\" merged to single register \"RF~1168\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~734 RF~830 " "Info: Duplicate register \"RF__dual~734\" merged to single register \"RF~830\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~610 RF~706 " "Info: Duplicate register \"RF__dual~610\" merged to single register \"RF~706\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1318 RF~1414 " "Info: Duplicate register \"RF__dual~1318\" merged to single register \"RF~1414\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1382 RF~1478 " "Info: Duplicate register \"RF__dual~1382\" merged to single register \"RF~1478\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1446 RF~1542 " "Info: Duplicate register \"RF__dual~1446\" merged to single register \"RF~1542\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1958 RF~2054 " "Info: Duplicate register \"RF__dual~1958\" merged to single register \"RF~2054\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~552 RF~648 " "Info: Duplicate register \"RF__dual~552\" merged to single register \"RF~648\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~680 RF~776 " "Info: Duplicate register \"RF__dual~680\" merged to single register \"RF~776\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1640 RF~1736 " "Info: Duplicate register \"RF__dual~1640\" merged to single register \"RF~1736\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~364 RF~460 " "Info: Duplicate register \"RF__dual~364\" merged to single register \"RF~460\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~368 RF~464 " "Info: Duplicate register \"RF__dual~368\" merged to single register \"RF~464\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~226 RF~322 " "Info: Duplicate register \"RF__dual~226\" merged to single register \"RF~322\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1122 RF~1218 " "Info: Duplicate register \"RF__dual~1122\" merged to single register \"RF~1218\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~102 RF~198 " "Info: Duplicate register \"RF__dual~102\" merged to single register \"RF~198\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~230 RF~326 " "Info: Duplicate register \"RF__dual~230\" merged to single register \"RF~326\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~358 RF~454 " "Info: Duplicate register \"RF__dual~358\" merged to single register \"RF~454\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1702 RF~1798 " "Info: Duplicate register \"RF__dual~1702\" merged to single register \"RF~1798\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~618 RF~714 " "Info: Duplicate register \"RF__dual~618\" merged to single register \"RF~714\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~938 RF~1034 " "Info: Duplicate register \"RF__dual~938\" merged to single register \"RF~1034\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~688 RF~784 " "Info: Duplicate register \"RF__dual~688\" merged to single register \"RF~784\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1394 RF~1490 " "Info: Duplicate register \"RF__dual~1394\" merged to single register \"RF~1490\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~866 RF~962 " "Info: Duplicate register \"RF__dual~866\" merged to single register \"RF~962\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1764 RF~1860 " "Info: Duplicate register \"RF__dual~1764\" merged to single register \"RF~1860\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~806 RF~902 " "Info: Duplicate register \"RF__dual~806\" merged to single register \"RF~902\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1062 RF~1158 " "Info: Duplicate register \"RF__dual~1062\" merged to single register \"RF~1158\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1190 RF~1286 " "Info: Duplicate register \"RF__dual~1190\" merged to single register \"RF~1286\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1378 RF~1474 " "Info: Duplicate register \"RF__dual~1378\" merged to single register \"RF~1474\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~934 RF~1030 " "Info: Duplicate register \"RF__dual~934\" merged to single register \"RF~1030\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~168 RF~264 " "Info: Duplicate register \"RF__dual~168\" merged to single register \"RF~264\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~616 RF~712 " "Info: Duplicate register \"RF__dual~616\" merged to single register \"RF~712\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~112 RF~208 " "Info: Duplicate register \"RF__dual~112\" merged to single register \"RF~208\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~678 RF~774 " "Info: Duplicate register \"RF__dual~678\" merged to single register \"RF~774\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1126 RF~1222 " "Info: Duplicate register \"RF__dual~1126\" merged to single register \"RF~1222\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1388 RF~1484 " "Info: Duplicate register \"RF__dual~1388\" merged to single register \"RF~1484\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~370 RF~466 " "Info: Duplicate register \"RF__dual~370\" merged to single register \"RF~466\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1646 RF~1742 " "Info: Duplicate register \"RF__dual~1646\" merged to single register \"RF~1742\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1138 RF~1234 " "Info: Duplicate register \"RF__dual~1138\" merged to single register \"RF~1234\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1136 RF~1232 " "Info: Duplicate register \"RF__dual~1136\" merged to single register \"RF~1232\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~640 RF~736 " "Info: Duplicate register \"RF__dual~640\" merged to single register \"RF~736\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~576 RF~672 " "Info: Duplicate register \"RF__dual~576\" merged to single register \"RF~672\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~768 RF~864 " "Info: Duplicate register \"RF__dual~768\" merged to single register \"RF~864\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~384 RF~480 " "Info: Duplicate register \"RF__dual~384\" merged to single register \"RF~480\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~448 RF~544 " "Info: Duplicate register \"RF__dual~448\" merged to single register \"RF~544\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~320 RF~416 " "Info: Duplicate register \"RF__dual~320\" merged to single register \"RF~416\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~512 RF~608 " "Info: Duplicate register \"RF__dual~512\" merged to single register \"RF~608\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~192 RF~288 " "Info: Duplicate register \"RF__dual~192\" merged to single register \"RF~288\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~128 RF~224 " "Info: Duplicate register \"RF__dual~128\" merged to single register \"RF~224\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~64 RF~160 " "Info: Duplicate register \"RF__dual~64\" merged to single register \"RF~160\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~256 RF~352 " "Info: Duplicate register \"RF__dual~256\" merged to single register \"RF~352\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~960 RF~1056 " "Info: Duplicate register \"RF__dual~960\" merged to single register \"RF~1056\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1984 RF~2080 " "Info: Duplicate register \"RF__dual~1984\" merged to single register \"RF~2080\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1664 RF~1760 " "Info: Duplicate register \"RF__dual~1664\" merged to single register \"RF~1760\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1408 RF~1504 " "Info: Duplicate register \"RF__dual~1408\" merged to single register \"RF~1504\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1152 RF~1248 " "Info: Duplicate register \"RF__dual~1152\" merged to single register \"RF~1248\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1344 RF~1440 " "Info: Duplicate register \"RF__dual~1344\" merged to single register \"RF~1440\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1600 RF~1696 " "Info: Duplicate register \"RF__dual~1600\" merged to single register \"RF~1696\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1792 RF~1888 " "Info: Duplicate register \"RF__dual~1792\" merged to single register \"RF~1888\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1536 RF~1632 " "Info: Duplicate register \"RF__dual~1536\" merged to single register \"RF~1632\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1280 RF~1376 " "Info: Duplicate register \"RF__dual~1280\" merged to single register \"RF~1376\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~386 RF~482 " "Info: Duplicate register \"RF__dual~386\" merged to single register \"RF~482\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~514 RF~610 " "Info: Duplicate register \"RF__dual~514\" merged to single register \"RF~610\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~642 RF~738 " "Info: Duplicate register \"RF__dual~642\" merged to single register \"RF~738\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~578 RF~674 " "Info: Duplicate register \"RF__dual~578\" merged to single register \"RF~674\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~770 RF~866 " "Info: Duplicate register \"RF__dual~770\" merged to single register \"RF~866\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~258 RF~354 " "Info: Duplicate register \"RF__dual~258\" merged to single register \"RF~354\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~898 RF~994 " "Info: Duplicate register \"RF__dual~898\" merged to single register \"RF~994\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~834 RF~930 " "Info: Duplicate register \"RF__dual~834\" merged to single register \"RF~930\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1026 RF~1122 " "Info: Duplicate register \"RF__dual~1026\" merged to single register \"RF~1122\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1410 RF~1506 " "Info: Duplicate register \"RF__dual~1410\" merged to single register \"RF~1506\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1666 RF~1762 " "Info: Duplicate register \"RF__dual~1666\" merged to single register \"RF~1762\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1154 RF~1250 " "Info: Duplicate register \"RF__dual~1154\" merged to single register \"RF~1250\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1730 RF~1826 " "Info: Duplicate register \"RF__dual~1730\" merged to single register \"RF~1826\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1986 RF~2082 " "Info: Duplicate register \"RF__dual~1986\" merged to single register \"RF~2082\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1090 RF~1186 " "Info: Duplicate register \"RF__dual~1090\" merged to single register \"RF~1186\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1538 RF~1634 " "Info: Duplicate register \"RF__dual~1538\" merged to single register \"RF~1634\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1282 RF~1378 " "Info: Duplicate register \"RF__dual~1282\" merged to single register \"RF~1378\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~644 RF~740 " "Info: Duplicate register \"RF__dual~644\" merged to single register \"RF~740\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~772 RF~868 " "Info: Duplicate register \"RF__dual~772\" merged to single register \"RF~868\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~900 RF~996 " "Info: Duplicate register \"RF__dual~900\" merged to single register \"RF~996\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1028 RF~1124 " "Info: Duplicate register \"RF__dual~1028\" merged to single register \"RF~1124\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1668 RF~1764 " "Info: Duplicate register \"RF__dual~1668\" merged to single register \"RF~1764\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1412 RF~1508 " "Info: Duplicate register \"RF__dual~1412\" merged to single register \"RF~1508\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1156 RF~1252 " "Info: Duplicate register \"RF__dual~1156\" merged to single register \"RF~1252\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1924 RF~2020 " "Info: Duplicate register \"RF__dual~1924\" merged to single register \"RF~2020\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1348 RF~1444 " "Info: Duplicate register \"RF__dual~1348\" merged to single register \"RF~1444\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1604 RF~1700 " "Info: Duplicate register \"RF__dual~1604\" merged to single register \"RF~1700\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1092 RF~1188 " "Info: Duplicate register \"RF__dual~1092\" merged to single register \"RF~1188\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1860 RF~1956 " "Info: Duplicate register \"RF__dual~1860\" merged to single register \"RF~1956\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1796 RF~1892 " "Info: Duplicate register \"RF__dual~1796\" merged to single register \"RF~1892\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1540 RF~1636 " "Info: Duplicate register \"RF__dual~1540\" merged to single register \"RF~1636\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1284 RF~1380 " "Info: Duplicate register \"RF__dual~1284\" merged to single register \"RF~1380\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2052 RF~2148 " "Info: Duplicate register \"RF__dual~2052\" merged to single register \"RF~2148\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~390 RF~486 " "Info: Duplicate register \"RF__dual~390\" merged to single register \"RF~486\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~326 RF~422 " "Info: Duplicate register \"RF__dual~326\" merged to single register \"RF~422\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~518 RF~614 " "Info: Duplicate register \"RF__dual~518\" merged to single register \"RF~614\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~646 RF~742 " "Info: Duplicate register \"RF__dual~646\" merged to single register \"RF~742\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~710 RF~806 " "Info: Duplicate register \"RF__dual~710\" merged to single register \"RF~806\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~582 RF~678 " "Info: Duplicate register \"RF__dual~582\" merged to single register \"RF~678\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~774 RF~870 " "Info: Duplicate register \"RF__dual~774\" merged to single register \"RF~870\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~134 RF~230 " "Info: Duplicate register \"RF__dual~134\" merged to single register \"RF~230\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~198 RF~294 " "Info: Duplicate register \"RF__dual~198\" merged to single register \"RF~294\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~70 RF~166 " "Info: Duplicate register \"RF__dual~70\" merged to single register \"RF~166\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~262 RF~358 " "Info: Duplicate register \"RF__dual~262\" merged to single register \"RF~358\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~902 RF~998 " "Info: Duplicate register \"RF__dual~902\" merged to single register \"RF~998\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~838 RF~934 " "Info: Duplicate register \"RF__dual~838\" merged to single register \"RF~934\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1030 RF~1126 " "Info: Duplicate register \"RF__dual~1030\" merged to single register \"RF~1126\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1414 RF~1510 " "Info: Duplicate register \"RF__dual~1414\" merged to single register \"RF~1510\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1670 RF~1766 " "Info: Duplicate register \"RF__dual~1670\" merged to single register \"RF~1766\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1158 RF~1254 " "Info: Duplicate register \"RF__dual~1158\" merged to single register \"RF~1254\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1990 RF~2086 " "Info: Duplicate register \"RF__dual~1990\" merged to single register \"RF~2086\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1542 RF~1638 " "Info: Duplicate register \"RF__dual~1542\" merged to single register \"RF~1638\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1286 RF~1382 " "Info: Duplicate register \"RF__dual~1286\" merged to single register \"RF~1382\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2056 RF~2152 " "Info: Duplicate register \"RF__dual~2056\" merged to single register \"RF~2152\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~394 RF~490 " "Info: Duplicate register \"RF__dual~394\" merged to single register \"RF~490\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~522 RF~618 " "Info: Duplicate register \"RF__dual~522\" merged to single register \"RF~618\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~650 RF~746 " "Info: Duplicate register \"RF__dual~650\" merged to single register \"RF~746\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~778 RF~874 " "Info: Duplicate register \"RF__dual~778\" merged to single register \"RF~874\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~138 RF~234 " "Info: Duplicate register \"RF__dual~138\" merged to single register \"RF~234\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~266 RF~362 " "Info: Duplicate register \"RF__dual~266\" merged to single register \"RF~362\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~906 RF~1002 " "Info: Duplicate register \"RF__dual~906\" merged to single register \"RF~1002\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1034 RF~1130 " "Info: Duplicate register \"RF__dual~1034\" merged to single register \"RF~1130\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1418 RF~1514 " "Info: Duplicate register \"RF__dual~1418\" merged to single register \"RF~1514\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1674 RF~1770 " "Info: Duplicate register \"RF__dual~1674\" merged to single register \"RF~1770\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1162 RF~1258 " "Info: Duplicate register \"RF__dual~1162\" merged to single register \"RF~1258\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1930 RF~2026 " "Info: Duplicate register \"RF__dual~1930\" merged to single register \"RF~2026\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1610 RF~1706 " "Info: Duplicate register \"RF__dual~1610\" merged to single register \"RF~1706\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1354 RF~1450 " "Info: Duplicate register \"RF__dual~1354\" merged to single register \"RF~1450\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1098 RF~1194 " "Info: Duplicate register \"RF__dual~1098\" merged to single register \"RF~1194\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1546 RF~1642 " "Info: Duplicate register \"RF__dual~1546\" merged to single register \"RF~1642\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1802 RF~1898 " "Info: Duplicate register \"RF__dual~1802\" merged to single register \"RF~1898\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1290 RF~1386 " "Info: Duplicate register \"RF__dual~1290\" merged to single register \"RF~1386\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2058 RF~2154 " "Info: Duplicate register \"RF__dual~2058\" merged to single register \"RF~2154\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~652 RF~748 " "Info: Duplicate register \"RF__dual~652\" merged to single register \"RF~748\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~588 RF~684 " "Info: Duplicate register \"RF__dual~588\" merged to single register \"RF~684\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~780 RF~876 " "Info: Duplicate register \"RF__dual~780\" merged to single register \"RF~876\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~396 RF~492 " "Info: Duplicate register \"RF__dual~396\" merged to single register \"RF~492\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~332 RF~428 " "Info: Duplicate register \"RF__dual~332\" merged to single register \"RF~428\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~524 RF~620 " "Info: Duplicate register \"RF__dual~524\" merged to single register \"RF~620\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~140 RF~236 " "Info: Duplicate register \"RF__dual~140\" merged to single register \"RF~236\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~76 RF~172 " "Info: Duplicate register \"RF__dual~76\" merged to single register \"RF~172\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~268 RF~364 " "Info: Duplicate register \"RF__dual~268\" merged to single register \"RF~364\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~908 RF~1004 " "Info: Duplicate register \"RF__dual~908\" merged to single register \"RF~1004\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~844 RF~940 " "Info: Duplicate register \"RF__dual~844\" merged to single register \"RF~940\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1036 RF~1132 " "Info: Duplicate register \"RF__dual~1036\" merged to single register \"RF~1132\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1228 RF~1324 " "Info: Duplicate register \"RF__dual~1228\" merged to single register \"RF~1324\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1676 RF~1772 " "Info: Duplicate register \"RF__dual~1676\" merged to single register \"RF~1772\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1420 RF~1516 " "Info: Duplicate register \"RF__dual~1420\" merged to single register \"RF~1516\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1164 RF~1260 " "Info: Duplicate register \"RF__dual~1164\" merged to single register \"RF~1260\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1932 RF~2028 " "Info: Duplicate register \"RF__dual~1932\" merged to single register \"RF~2028\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1356 RF~1452 " "Info: Duplicate register \"RF__dual~1356\" merged to single register \"RF~1452\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1612 RF~1708 " "Info: Duplicate register \"RF__dual~1612\" merged to single register \"RF~1708\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1100 RF~1196 " "Info: Duplicate register \"RF__dual~1100\" merged to single register \"RF~1196\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1868 RF~1964 " "Info: Duplicate register \"RF__dual~1868\" merged to single register \"RF~1964\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1804 RF~1900 " "Info: Duplicate register \"RF__dual~1804\" merged to single register \"RF~1900\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1548 RF~1644 " "Info: Duplicate register \"RF__dual~1548\" merged to single register \"RF~1644\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1292 RF~1388 " "Info: Duplicate register \"RF__dual~1292\" merged to single register \"RF~1388\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2060 RF~2156 " "Info: Duplicate register \"RF__dual~2060\" merged to single register \"RF~2156\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~398 RF~494 " "Info: Duplicate register \"RF__dual~398\" merged to single register \"RF~494\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~334 RF~430 " "Info: Duplicate register \"RF__dual~334\" merged to single register \"RF~430\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~526 RF~622 " "Info: Duplicate register \"RF__dual~526\" merged to single register \"RF~622\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~654 RF~750 " "Info: Duplicate register \"RF__dual~654\" merged to single register \"RF~750\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~718 RF~814 " "Info: Duplicate register \"RF__dual~718\" merged to single register \"RF~814\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~590 RF~686 " "Info: Duplicate register \"RF__dual~590\" merged to single register \"RF~686\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~782 RF~878 " "Info: Duplicate register \"RF__dual~782\" merged to single register \"RF~878\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~142 RF~238 " "Info: Duplicate register \"RF__dual~142\" merged to single register \"RF~238\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~78 RF~174 " "Info: Duplicate register \"RF__dual~78\" merged to single register \"RF~174\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~270 RF~366 " "Info: Duplicate register \"RF__dual~270\" merged to single register \"RF~366\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~910 RF~1006 " "Info: Duplicate register \"RF__dual~910\" merged to single register \"RF~1006\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~846 RF~942 " "Info: Duplicate register \"RF__dual~846\" merged to single register \"RF~942\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1038 RF~1134 " "Info: Duplicate register \"RF__dual~1038\" merged to single register \"RF~1134\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1422 RF~1518 " "Info: Duplicate register \"RF__dual~1422\" merged to single register \"RF~1518\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1678 RF~1774 " "Info: Duplicate register \"RF__dual~1678\" merged to single register \"RF~1774\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1166 RF~1262 " "Info: Duplicate register \"RF__dual~1166\" merged to single register \"RF~1262\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1934 RF~2030 " "Info: Duplicate register \"RF__dual~1934\" merged to single register \"RF~2030\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1230 RF~1326 " "Info: Duplicate register \"RF__dual~1230\" merged to single register \"RF~1326\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1998 RF~2094 " "Info: Duplicate register \"RF__dual~1998\" merged to single register \"RF~2094\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1550 RF~1646 " "Info: Duplicate register \"RF__dual~1550\" merged to single register \"RF~1646\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1806 RF~1902 " "Info: Duplicate register \"RF__dual~1806\" merged to single register \"RF~1902\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1294 RF~1390 " "Info: Duplicate register \"RF__dual~1294\" merged to single register \"RF~1390\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2062 RF~2158 " "Info: Duplicate register \"RF__dual~2062\" merged to single register \"RF~2158\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~656 RF~752 " "Info: Duplicate register \"RF__dual~656\" merged to single register \"RF~752\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~592 RF~688 " "Info: Duplicate register \"RF__dual~592\" merged to single register \"RF~688\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~400 RF~496 " "Info: Duplicate register \"RF__dual~400\" merged to single register \"RF~496\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~528 RF~624 " "Info: Duplicate register \"RF__dual~528\" merged to single register \"RF~624\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~144 RF~240 " "Info: Duplicate register \"RF__dual~144\" merged to single register \"RF~240\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~272 RF~368 " "Info: Duplicate register \"RF__dual~272\" merged to single register \"RF~368\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~912 RF~1008 " "Info: Duplicate register \"RF__dual~912\" merged to single register \"RF~1008\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1430 RF~1526 " "Info: Duplicate register \"RF__dual~1430\" merged to single register \"RF~1526\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1686 RF~1782 " "Info: Duplicate register \"RF__dual~1686\" merged to single register \"RF~1782\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1942 RF~2038 " "Info: Duplicate register \"RF__dual~1942\" merged to single register \"RF~2038\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1558 RF~1654 " "Info: Duplicate register \"RF__dual~1558\" merged to single register \"RF~1654\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1814 RF~1910 " "Info: Duplicate register \"RF__dual~1814\" merged to single register \"RF~1910\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2070 RF~2166 " "Info: Duplicate register \"RF__dual~2070\" merged to single register \"RF~2166\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~664 RF~760 " "Info: Duplicate register \"RF__dual~664\" merged to single register \"RF~760\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~792 RF~888 " "Info: Duplicate register \"RF__dual~792\" merged to single register \"RF~888\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~408 RF~504 " "Info: Duplicate register \"RF__dual~408\" merged to single register \"RF~504\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~536 RF~632 " "Info: Duplicate register \"RF__dual~536\" merged to single register \"RF~632\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~152 RF~248 " "Info: Duplicate register \"RF__dual~152\" merged to single register \"RF~248\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~280 RF~376 " "Info: Duplicate register \"RF__dual~280\" merged to single register \"RF~376\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~920 RF~1016 " "Info: Duplicate register \"RF__dual~920\" merged to single register \"RF~1016\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1048 RF~1144 " "Info: Duplicate register \"RF__dual~1048\" merged to single register \"RF~1144\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1688 RF~1784 " "Info: Duplicate register \"RF__dual~1688\" merged to single register \"RF~1784\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1432 RF~1528 " "Info: Duplicate register \"RF__dual~1432\" merged to single register \"RF~1528\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1176 RF~1272 " "Info: Duplicate register \"RF__dual~1176\" merged to single register \"RF~1272\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1944 RF~2040 " "Info: Duplicate register \"RF__dual~1944\" merged to single register \"RF~2040\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1624 RF~1720 " "Info: Duplicate register \"RF__dual~1624\" merged to single register \"RF~1720\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1880 RF~1976 " "Info: Duplicate register \"RF__dual~1880\" merged to single register \"RF~1976\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1816 RF~1912 " "Info: Duplicate register \"RF__dual~1816\" merged to single register \"RF~1912\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1560 RF~1656 " "Info: Duplicate register \"RF__dual~1560\" merged to single register \"RF~1656\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1304 RF~1400 " "Info: Duplicate register \"RF__dual~1304\" merged to single register \"RF~1400\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2072 RF~2168 " "Info: Duplicate register \"RF__dual~2072\" merged to single register \"RF~2168\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~410 RF~506 " "Info: Duplicate register \"RF__dual~410\" merged to single register \"RF~506\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~346 RF~442 " "Info: Duplicate register \"RF__dual~346\" merged to single register \"RF~442\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~538 RF~634 " "Info: Duplicate register \"RF__dual~538\" merged to single register \"RF~634\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~666 RF~762 " "Info: Duplicate register \"RF__dual~666\" merged to single register \"RF~762\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~602 RF~698 " "Info: Duplicate register \"RF__dual~602\" merged to single register \"RF~698\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~794 RF~890 " "Info: Duplicate register \"RF__dual~794\" merged to single register \"RF~890\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~154 RF~250 " "Info: Duplicate register \"RF__dual~154\" merged to single register \"RF~250\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~90 RF~186 " "Info: Duplicate register \"RF__dual~90\" merged to single register \"RF~186\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~282 RF~378 " "Info: Duplicate register \"RF__dual~282\" merged to single register \"RF~378\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~922 RF~1018 " "Info: Duplicate register \"RF__dual~922\" merged to single register \"RF~1018\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~858 RF~954 " "Info: Duplicate register \"RF__dual~858\" merged to single register \"RF~954\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1050 RF~1146 " "Info: Duplicate register \"RF__dual~1050\" merged to single register \"RF~1146\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1434 RF~1530 " "Info: Duplicate register \"RF__dual~1434\" merged to single register \"RF~1530\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1690 RF~1786 " "Info: Duplicate register \"RF__dual~1690\" merged to single register \"RF~1786\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1178 RF~1274 " "Info: Duplicate register \"RF__dual~1178\" merged to single register \"RF~1274\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1946 RF~2042 " "Info: Duplicate register \"RF__dual~1946\" merged to single register \"RF~2042\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1626 RF~1722 " "Info: Duplicate register \"RF__dual~1626\" merged to single register \"RF~1722\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1370 RF~1466 " "Info: Duplicate register \"RF__dual~1370\" merged to single register \"RF~1466\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1114 RF~1210 " "Info: Duplicate register \"RF__dual~1114\" merged to single register \"RF~1210\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1882 RF~1978 " "Info: Duplicate register \"RF__dual~1882\" merged to single register \"RF~1978\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1562 RF~1658 " "Info: Duplicate register \"RF__dual~1562\" merged to single register \"RF~1658\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1818 RF~1914 " "Info: Duplicate register \"RF__dual~1818\" merged to single register \"RF~1914\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1306 RF~1402 " "Info: Duplicate register \"RF__dual~1306\" merged to single register \"RF~1402\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2074 RF~2170 " "Info: Duplicate register \"RF__dual~2074\" merged to single register \"RF~2170\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~668 RF~764 " "Info: Duplicate register \"RF__dual~668\" merged to single register \"RF~764\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~604 RF~700 " "Info: Duplicate register \"RF__dual~604\" merged to single register \"RF~700\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~796 RF~892 " "Info: Duplicate register \"RF__dual~796\" merged to single register \"RF~892\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~412 RF~508 " "Info: Duplicate register \"RF__dual~412\" merged to single register \"RF~508\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~348 RF~444 " "Info: Duplicate register \"RF__dual~348\" merged to single register \"RF~444\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~540 RF~636 " "Info: Duplicate register \"RF__dual~540\" merged to single register \"RF~636\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~156 RF~252 " "Info: Duplicate register \"RF__dual~156\" merged to single register \"RF~252\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~92 RF~188 " "Info: Duplicate register \"RF__dual~92\" merged to single register \"RF~188\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~284 RF~380 " "Info: Duplicate register \"RF__dual~284\" merged to single register \"RF~380\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~924 RF~1020 " "Info: Duplicate register \"RF__dual~924\" merged to single register \"RF~1020\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~860 RF~956 " "Info: Duplicate register \"RF__dual~860\" merged to single register \"RF~956\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1052 RF~1148 " "Info: Duplicate register \"RF__dual~1052\" merged to single register \"RF~1148\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1756 RF~1852 " "Info: Duplicate register \"RF__dual~1756\" merged to single register \"RF~1852\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1692 RF~1788 " "Info: Duplicate register \"RF__dual~1692\" merged to single register \"RF~1788\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1436 RF~1532 " "Info: Duplicate register \"RF__dual~1436\" merged to single register \"RF~1532\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1180 RF~1276 " "Info: Duplicate register \"RF__dual~1180\" merged to single register \"RF~1276\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1948 RF~2044 " "Info: Duplicate register \"RF__dual~1948\" merged to single register \"RF~2044\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1372 RF~1468 " "Info: Duplicate register \"RF__dual~1372\" merged to single register \"RF~1468\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1628 RF~1724 " "Info: Duplicate register \"RF__dual~1628\" merged to single register \"RF~1724\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1116 RF~1212 " "Info: Duplicate register \"RF__dual~1116\" merged to single register \"RF~1212\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1884 RF~1980 " "Info: Duplicate register \"RF__dual~1884\" merged to single register \"RF~1980\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1820 RF~1916 " "Info: Duplicate register \"RF__dual~1820\" merged to single register \"RF~1916\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1564 RF~1660 " "Info: Duplicate register \"RF__dual~1564\" merged to single register \"RF~1660\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1308 RF~1404 " "Info: Duplicate register \"RF__dual~1308\" merged to single register \"RF~1404\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2076 RF~2172 " "Info: Duplicate register \"RF__dual~2076\" merged to single register \"RF~2172\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~414 RF~510 " "Info: Duplicate register \"RF__dual~414\" merged to single register \"RF~510\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~350 RF~446 " "Info: Duplicate register \"RF__dual~350\" merged to single register \"RF~446\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~542 RF~638 " "Info: Duplicate register \"RF__dual~542\" merged to single register \"RF~638\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~670 RF~766 " "Info: Duplicate register \"RF__dual~670\" merged to single register \"RF~766\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~606 RF~702 " "Info: Duplicate register \"RF__dual~606\" merged to single register \"RF~702\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~798 RF~894 " "Info: Duplicate register \"RF__dual~798\" merged to single register \"RF~894\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~158 RF~254 " "Info: Duplicate register \"RF__dual~158\" merged to single register \"RF~254\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~94 RF~190 " "Info: Duplicate register \"RF__dual~94\" merged to single register \"RF~190\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~286 RF~382 " "Info: Duplicate register \"RF__dual~286\" merged to single register \"RF~382\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~926 RF~1022 " "Info: Duplicate register \"RF__dual~926\" merged to single register \"RF~1022\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~862 RF~958 " "Info: Duplicate register \"RF__dual~862\" merged to single register \"RF~958\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1054 RF~1150 " "Info: Duplicate register \"RF__dual~1054\" merged to single register \"RF~1150\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1438 RF~1534 " "Info: Duplicate register \"RF__dual~1438\" merged to single register \"RF~1534\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1694 RF~1790 " "Info: Duplicate register \"RF__dual~1694\" merged to single register \"RF~1790\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1182 RF~1278 " "Info: Duplicate register \"RF__dual~1182\" merged to single register \"RF~1278\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1950 RF~2046 " "Info: Duplicate register \"RF__dual~1950\" merged to single register \"RF~2046\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1246 RF~1342 " "Info: Duplicate register \"RF__dual~1246\" merged to single register \"RF~1342\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2014 RF~2110 " "Info: Duplicate register \"RF__dual~2014\" merged to single register \"RF~2110\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1630 RF~1726 " "Info: Duplicate register \"RF__dual~1630\" merged to single register \"RF~1726\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1374 RF~1470 " "Info: Duplicate register \"RF__dual~1374\" merged to single register \"RF~1470\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1118 RF~1214 " "Info: Duplicate register \"RF__dual~1118\" merged to single register \"RF~1214\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1886 RF~1982 " "Info: Duplicate register \"RF__dual~1886\" merged to single register \"RF~1982\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1566 RF~1662 " "Info: Duplicate register \"RF__dual~1566\" merged to single register \"RF~1662\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1822 RF~1918 " "Info: Duplicate register \"RF__dual~1822\" merged to single register \"RF~1918\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1310 RF~1406 " "Info: Duplicate register \"RF__dual~1310\" merged to single register \"RF~1406\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2078 RF~2174 " "Info: Duplicate register \"RF__dual~2078\" merged to single register \"RF~2174\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~672 RF~768 " "Info: Duplicate register \"RF__dual~672\" merged to single register \"RF~768\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~608 RF~704 " "Info: Duplicate register \"RF__dual~608\" merged to single register \"RF~704\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~800 RF~896 " "Info: Duplicate register \"RF__dual~800\" merged to single register \"RF~896\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~416 RF~512 " "Info: Duplicate register \"RF__dual~416\" merged to single register \"RF~512\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~352 RF~448 " "Info: Duplicate register \"RF__dual~352\" merged to single register \"RF~448\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~544 RF~640 " "Info: Duplicate register \"RF__dual~544\" merged to single register \"RF~640\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~160 RF~256 " "Info: Duplicate register \"RF__dual~160\" merged to single register \"RF~256\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~96 RF~192 " "Info: Duplicate register \"RF__dual~96\" merged to single register \"RF~192\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~288 RF~384 " "Info: Duplicate register \"RF__dual~288\" merged to single register \"RF~384\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~928 RF~1024 " "Info: Duplicate register \"RF__dual~928\" merged to single register \"RF~1024\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~864 RF~960 " "Info: Duplicate register \"RF__dual~864\" merged to single register \"RF~960\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1056 RF~1152 " "Info: Duplicate register \"RF__dual~1056\" merged to single register \"RF~1152\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1696 RF~1792 " "Info: Duplicate register \"RF__dual~1696\" merged to single register \"RF~1792\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1440 RF~1536 " "Info: Duplicate register \"RF__dual~1440\" merged to single register \"RF~1536\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1184 RF~1280 " "Info: Duplicate register \"RF__dual~1184\" merged to single register \"RF~1280\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1952 RF~2048 " "Info: Duplicate register \"RF__dual~1952\" merged to single register \"RF~2048\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1376 RF~1472 " "Info: Duplicate register \"RF__dual~1376\" merged to single register \"RF~1472\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1632 RF~1728 " "Info: Duplicate register \"RF__dual~1632\" merged to single register \"RF~1728\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1120 RF~1216 " "Info: Duplicate register \"RF__dual~1120\" merged to single register \"RF~1216\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1888 RF~1984 " "Info: Duplicate register \"RF__dual~1888\" merged to single register \"RF~1984\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1824 RF~1920 " "Info: Duplicate register \"RF__dual~1824\" merged to single register \"RF~1920\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1568 RF~1664 " "Info: Duplicate register \"RF__dual~1568\" merged to single register \"RF~1664\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1312 RF~1408 " "Info: Duplicate register \"RF__dual~1312\" merged to single register \"RF~1408\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2080 RF~2176 " "Info: Duplicate register \"RF__dual~2080\" merged to single register \"RF~2176\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~418 RF~514 " "Info: Duplicate register \"RF__dual~418\" merged to single register \"RF~514\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~354 RF~450 " "Info: Duplicate register \"RF__dual~354\" merged to single register \"RF~450\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~546 RF~642 " "Info: Duplicate register \"RF__dual~546\" merged to single register \"RF~642\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~674 RF~770 " "Info: Duplicate register \"RF__dual~674\" merged to single register \"RF~770\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~802 RF~898 " "Info: Duplicate register \"RF__dual~802\" merged to single register \"RF~898\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~162 RF~258 " "Info: Duplicate register \"RF__dual~162\" merged to single register \"RF~258\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~98 RF~194 " "Info: Duplicate register \"RF__dual~98\" merged to single register \"RF~194\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~290 RF~386 " "Info: Duplicate register \"RF__dual~290\" merged to single register \"RF~386\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~930 RF~1026 " "Info: Duplicate register \"RF__dual~930\" merged to single register \"RF~1026\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1058 RF~1154 " "Info: Duplicate register \"RF__dual~1058\" merged to single register \"RF~1154\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1442 RF~1538 " "Info: Duplicate register \"RF__dual~1442\" merged to single register \"RF~1538\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1698 RF~1794 " "Info: Duplicate register \"RF__dual~1698\" merged to single register \"RF~1794\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1186 RF~1282 " "Info: Duplicate register \"RF__dual~1186\" merged to single register \"RF~1282\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1954 RF~2050 " "Info: Duplicate register \"RF__dual~1954\" merged to single register \"RF~2050\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1570 RF~1666 " "Info: Duplicate register \"RF__dual~1570\" merged to single register \"RF~1666\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1826 RF~1922 " "Info: Duplicate register \"RF__dual~1826\" merged to single register \"RF~1922\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1314 RF~1410 " "Info: Duplicate register \"RF__dual~1314\" merged to single register \"RF~1410\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2082 RF~2178 " "Info: Duplicate register \"RF__dual~2082\" merged to single register \"RF~2178\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~676 RF~772 " "Info: Duplicate register \"RF__dual~676\" merged to single register \"RF~772\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~804 RF~900 " "Info: Duplicate register \"RF__dual~804\" merged to single register \"RF~900\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~420 RF~516 " "Info: Duplicate register \"RF__dual~420\" merged to single register \"RF~516\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~548 RF~644 " "Info: Duplicate register \"RF__dual~548\" merged to single register \"RF~644\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~228 RF~324 " "Info: Duplicate register \"RF__dual~228\" merged to single register \"RF~324\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~164 RF~260 " "Info: Duplicate register \"RF__dual~164\" merged to single register \"RF~260\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~292 RF~388 " "Info: Duplicate register \"RF__dual~292\" merged to single register \"RF~388\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~932 RF~1028 " "Info: Duplicate register \"RF__dual~932\" merged to single register \"RF~1028\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1060 RF~1156 " "Info: Duplicate register \"RF__dual~1060\" merged to single register \"RF~1156\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1700 RF~1796 " "Info: Duplicate register \"RF__dual~1700\" merged to single register \"RF~1796\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1444 RF~1540 " "Info: Duplicate register \"RF__dual~1444\" merged to single register \"RF~1540\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1188 RF~1284 " "Info: Duplicate register \"RF__dual~1188\" merged to single register \"RF~1284\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1956 RF~2052 " "Info: Duplicate register \"RF__dual~1956\" merged to single register \"RF~2052\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1828 RF~1924 " "Info: Duplicate register \"RF__dual~1828\" merged to single register \"RF~1924\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1572 RF~1668 " "Info: Duplicate register \"RF__dual~1572\" merged to single register \"RF~1668\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1316 RF~1412 " "Info: Duplicate register \"RF__dual~1316\" merged to single register \"RF~1412\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2084 RF~2180 " "Info: Duplicate register \"RF__dual~2084\" merged to single register \"RF~2180\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~422 RF~518 " "Info: Duplicate register \"RF__dual~422\" merged to single register \"RF~518\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~550 RF~646 " "Info: Duplicate register \"RF__dual~550\" merged to single register \"RF~646\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~166 RF~262 " "Info: Duplicate register \"RF__dual~166\" merged to single register \"RF~262\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~294 RF~390 " "Info: Duplicate register \"RF__dual~294\" merged to single register \"RF~390\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1130 RF~1226 " "Info: Duplicate register \"RF__dual~1130\" merged to single register \"RF~1226\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~366 RF~462 " "Info: Duplicate register \"RF__dual~366\" merged to single register \"RF~462\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1134 RF~1230 " "Info: Duplicate register \"RF__dual~1134\" merged to single register \"RF~1230\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1712 RF~1808 " "Info: Duplicate register \"RF__dual~1712\" merged to single register \"RF~1808\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1584 RF~1680 " "Info: Duplicate register \"RF__dual~1584\" merged to single register \"RF~1680\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~562 RF~658 " "Info: Duplicate register \"RF__dual~562\" merged to single register \"RF~658\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~114 RF~210 " "Info: Duplicate register \"RF__dual~114\" merged to single register \"RF~210\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~946 RF~1042 " "Info: Duplicate register \"RF__dual~946\" merged to single register \"RF~1042\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1074 RF~1170 " "Info: Duplicate register \"RF__dual~1074\" merged to single register \"RF~1170\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1458 RF~1554 " "Info: Duplicate register \"RF__dual~1458\" merged to single register \"RF~1554\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1714 RF~1810 " "Info: Duplicate register \"RF__dual~1714\" merged to single register \"RF~1810\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1970 RF~2066 " "Info: Duplicate register \"RF__dual~1970\" merged to single register \"RF~2066\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~692 RF~788 " "Info: Duplicate register \"RF__dual~692\" merged to single register \"RF~788\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~820 RF~916 " "Info: Duplicate register \"RF__dual~820\" merged to single register \"RF~916\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~180 RF~276 " "Info: Duplicate register \"RF__dual~180\" merged to single register \"RF~276\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~308 RF~404 " "Info: Duplicate register \"RF__dual~308\" merged to single register \"RF~404\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~948 RF~1044 " "Info: Duplicate register \"RF__dual~948\" merged to single register \"RF~1044\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1716 RF~1812 " "Info: Duplicate register \"RF__dual~1716\" merged to single register \"RF~1812\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1460 RF~1556 " "Info: Duplicate register \"RF__dual~1460\" merged to single register \"RF~1556\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1972 RF~2068 " "Info: Duplicate register \"RF__dual~1972\" merged to single register \"RF~2068\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1332 RF~1428 " "Info: Duplicate register \"RF__dual~1332\" merged to single register \"RF~1428\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~438 RF~534 " "Info: Duplicate register \"RF__dual~438\" merged to single register \"RF~534\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~694 RF~790 " "Info: Duplicate register \"RF__dual~694\" merged to single register \"RF~790\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~822 RF~918 " "Info: Duplicate register \"RF__dual~822\" merged to single register \"RF~918\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~182 RF~278 " "Info: Duplicate register \"RF__dual~182\" merged to single register \"RF~278\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~310 RF~406 " "Info: Duplicate register \"RF__dual~310\" merged to single register \"RF~406\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~950 RF~1046 " "Info: Duplicate register \"RF__dual~950\" merged to single register \"RF~1046\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1462 RF~1558 " "Info: Duplicate register \"RF__dual~1462\" merged to single register \"RF~1558\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1718 RF~1814 " "Info: Duplicate register \"RF__dual~1718\" merged to single register \"RF~1814\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1206 RF~1302 " "Info: Duplicate register \"RF__dual~1206\" merged to single register \"RF~1302\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1974 RF~2070 " "Info: Duplicate register \"RF__dual~1974\" merged to single register \"RF~2070\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1846 RF~1942 " "Info: Duplicate register \"RF__dual~1846\" merged to single register \"RF~1942\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1334 RF~1430 " "Info: Duplicate register \"RF__dual~1334\" merged to single register \"RF~1430\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~696 RF~792 " "Info: Duplicate register \"RF__dual~696\" merged to single register \"RF~792\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~824 RF~920 " "Info: Duplicate register \"RF__dual~824\" merged to single register \"RF~920\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~440 RF~536 " "Info: Duplicate register \"RF__dual~440\" merged to single register \"RF~536\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~184 RF~280 " "Info: Duplicate register \"RF__dual~184\" merged to single register \"RF~280\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~312 RF~408 " "Info: Duplicate register \"RF__dual~312\" merged to single register \"RF~408\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~952 RF~1048 " "Info: Duplicate register \"RF__dual~952\" merged to single register \"RF~1048\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1080 RF~1176 " "Info: Duplicate register \"RF__dual~1080\" merged to single register \"RF~1176\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1720 RF~1816 " "Info: Duplicate register \"RF__dual~1720\" merged to single register \"RF~1816\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1464 RF~1560 " "Info: Duplicate register \"RF__dual~1464\" merged to single register \"RF~1560\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1208 RF~1304 " "Info: Duplicate register \"RF__dual~1208\" merged to single register \"RF~1304\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1592 RF~1688 " "Info: Duplicate register \"RF__dual~1592\" merged to single register \"RF~1688\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~1336 RF~1432 " "Info: Duplicate register \"RF__dual~1336\" merged to single register \"RF~1432\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "RF__dual~2110 RF~2206 " "Info: Duplicate register \"RF__dual~2110\" merged to single register \"RF~2206\"" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2562 " "Info: Implemented 2562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Info: Implemented 49 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "2449 " "Info: Implemented 2449 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Allocated 177 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 00:40:27 2010 " "Info: Processing ended: Sat Jul 17 00:40:27 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 00:40:28 2010 " "Info: Processing started: Sat Jul 17 00:40:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Regfile -c Regfile " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Regfile -c Regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Regfile EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"Regfile\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "2562 Top " "Info: Previous placement does not exist for 2562 of 2562 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "113 113 " "Warning: No exact pin location assignment(s) for 113 pins of 113 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[0\] " "Info: Pin Data1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[0] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[1\] " "Info: Pin Data1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[1] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[2\] " "Info: Pin Data1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[2] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[3\] " "Info: Pin Data1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[3] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[4\] " "Info: Pin Data1\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[4] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[5\] " "Info: Pin Data1\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[5] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[6\] " "Info: Pin Data1\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[6] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[7\] " "Info: Pin Data1\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[7] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[8\] " "Info: Pin Data1\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[8] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[9\] " "Info: Pin Data1\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[9] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[9] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[10\] " "Info: Pin Data1\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[10] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[11\] " "Info: Pin Data1\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[11] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[12\] " "Info: Pin Data1\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[12] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[12] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[13\] " "Info: Pin Data1\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[13] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[14\] " "Info: Pin Data1\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[14] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[15\] " "Info: Pin Data1\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[15] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[16\] " "Info: Pin Data1\[16\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[16] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[16] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[17\] " "Info: Pin Data1\[17\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[17] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[18\] " "Info: Pin Data1\[18\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[18] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[18] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[19\] " "Info: Pin Data1\[19\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[19] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[19] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[20\] " "Info: Pin Data1\[20\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[20] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[20] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[21\] " "Info: Pin Data1\[21\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[21] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[21] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[22\] " "Info: Pin Data1\[22\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[22] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[22] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[23\] " "Info: Pin Data1\[23\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[23] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[23] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[24\] " "Info: Pin Data1\[24\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[24] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[24] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[25\] " "Info: Pin Data1\[25\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[25] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[25] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[26\] " "Info: Pin Data1\[26\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[26] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[26] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[27\] " "Info: Pin Data1\[27\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[27] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[28\] " "Info: Pin Data1\[28\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[28] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[28] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[29\] " "Info: Pin Data1\[29\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[29] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[29] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[30\] " "Info: Pin Data1\[30\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[30] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data1\[31\] " "Info: Pin Data1\[31\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data1[31] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[31] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data1[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[0\] " "Info: Pin Data2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[0] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[1\] " "Info: Pin Data2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[1] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[2\] " "Info: Pin Data2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[2] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[3\] " "Info: Pin Data2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[3] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[4\] " "Info: Pin Data2\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[4] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[5\] " "Info: Pin Data2\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[5] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[6\] " "Info: Pin Data2\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[6] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[7\] " "Info: Pin Data2\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[7] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[8\] " "Info: Pin Data2\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[8] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[9\] " "Info: Pin Data2\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[9] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[9] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[10\] " "Info: Pin Data2\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[10] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[11\] " "Info: Pin Data2\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[11] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[12\] " "Info: Pin Data2\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[12] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[12] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[13\] " "Info: Pin Data2\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[13] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[14\] " "Info: Pin Data2\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[14] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[15\] " "Info: Pin Data2\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[15] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[16\] " "Info: Pin Data2\[16\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[16] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[16] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[17\] " "Info: Pin Data2\[17\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[17] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[18\] " "Info: Pin Data2\[18\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[18] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[18] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[19\] " "Info: Pin Data2\[19\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[19] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[19] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[20\] " "Info: Pin Data2\[20\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[20] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[20] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[21\] " "Info: Pin Data2\[21\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[21] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[21] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[22\] " "Info: Pin Data2\[22\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[22] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[22] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[23\] " "Info: Pin Data2\[23\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[23] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[23] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[24\] " "Info: Pin Data2\[24\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[24] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[24] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[25\] " "Info: Pin Data2\[25\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[25] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[25] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[26\] " "Info: Pin Data2\[26\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[26] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[26] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[27\] " "Info: Pin Data2\[27\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[27] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[28\] " "Info: Pin Data2\[28\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[28] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[28] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[29\] " "Info: Pin Data2\[29\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[29] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[29] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[30\] " "Info: Pin Data2\[30\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[30] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data2\[31\] " "Info: Pin Data2\[31\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Data2[31] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[31] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data2[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read1\[2\] " "Info: Pin Read1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read1[2] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read1\[3\] " "Info: Pin Read1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read1[3] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read1\[1\] " "Info: Pin Read1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read1[1] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read1\[0\] " "Info: Pin Read1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read1[0] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read1\[4\] " "Info: Pin Read1\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read1[4] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read2\[2\] " "Info: Pin Read2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read2[2] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read2\[3\] " "Info: Pin Read2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read2[3] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read2\[1\] " "Info: Pin Read2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read2[1] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read2\[0\] " "Info: Pin Read2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read2[0] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read2\[4\] " "Info: Pin Read2\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { Read2[4] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[0\] " "Info: Pin WriteData\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[0] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteReg\[0\] " "Info: Pin WriteReg\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteReg[0] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteReg\[2\] " "Info: Pin WriteReg\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteReg[2] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteReg\[4\] " "Info: Pin WriteReg\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteReg[4] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteReg\[3\] " "Info: Pin WriteReg\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteReg[3] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteReg\[1\] " "Info: Pin WriteReg\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteReg[1] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegWrite " "Info: Pin RegWrite not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { RegWrite } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegWrite } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[1\] " "Info: Pin WriteData\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[1] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[1] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[2\] " "Info: Pin WriteData\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[2] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[2] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[3\] " "Info: Pin WriteData\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[3] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[4\] " "Info: Pin WriteData\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[4] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[4] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[5\] " "Info: Pin WriteData\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[5] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[6\] " "Info: Pin WriteData\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[6] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[6] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[7\] " "Info: Pin WriteData\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[7] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[7] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[8\] " "Info: Pin WriteData\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[8] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[8] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[9\] " "Info: Pin WriteData\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[9] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[9] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[10\] " "Info: Pin WriteData\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[10] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[11\] " "Info: Pin WriteData\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[11] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[11] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[12\] " "Info: Pin WriteData\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[12] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[12] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[13\] " "Info: Pin WriteData\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[13] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[13] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[14\] " "Info: Pin WriteData\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[14] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[15\] " "Info: Pin WriteData\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[15] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[15] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[16\] " "Info: Pin WriteData\[16\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[16] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[16] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[17\] " "Info: Pin WriteData\[17\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[17] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[18\] " "Info: Pin WriteData\[18\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[18] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[18] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[19\] " "Info: Pin WriteData\[19\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[19] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[19] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[20\] " "Info: Pin WriteData\[20\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[20] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[20] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[21\] " "Info: Pin WriteData\[21\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[21] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[21] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[22\] " "Info: Pin WriteData\[22\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[22] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[22] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[23\] " "Info: Pin WriteData\[23\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[23] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[23] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[24\] " "Info: Pin WriteData\[24\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[24] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[24] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[25\] " "Info: Pin WriteData\[25\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[25] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[25] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[26\] " "Info: Pin WriteData\[26\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[26] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[26] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[27\] " "Info: Pin WriteData\[27\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[27] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[27] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[28\] " "Info: Pin WriteData\[28\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[28] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[28] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[29\] " "Info: Pin WriteData\[29\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[29] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[29] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[30\] " "Info: Pin WriteData\[30\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[30] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[30] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WriteData\[31\] " "Info: Pin WriteData\[31\] not assigned to an exact location on the device" {  } { { "d:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin/pin_planner.ppl" { WriteData[31] } } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[31] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN 29 " "Info: Automatically promoted signal \"clock\" to use Global clock in PIN 29" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "112 unused 3.30 48 64 0 " "Info: Number of I/O pins in group: 112 (unused VREF, 3.30 VCCIO, 48 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 45 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X21_Y14 X31_Y27 " "Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.fit.smsg " "Info: Generated suppressed messages file D:/编程/verilog HDL/cpu/new/Regfile/Regfile.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Allocated 218 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 00:40:40 2010 " "Info: Processing ended: Sat Jul 17 00:40:40 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 00:40:42 2010 " "Info: Processing started: Sat Jul 17 00:40:42 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Regfile -c Regfile " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Regfile -c Regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Allocated 181 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 00:40:44 2010 " "Info: Processing ended: Sat Jul 17 00:40:44 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 00:40:46 2010 " "Info: Processing started: Sat Jul 17 00:40:46 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Regfile -c Regfile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Regfile -c Regfile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "RF~1524 WriteReg\[0\] clock 16.665 ns register " "Info: tsu for register \"RF~1524\" (data pin = \"WriteReg\[0\]\", clock pin = \"clock\") is 16.665 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.874 ns + Longest pin register " "Info: + Longest pin to register delay is 19.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns WriteReg\[0\] 1 PIN PIN_168 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_168; Fanout = 17; PIN Node = 'WriteReg\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteReg[0] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.295 ns) + CELL(0.292 ns) 9.056 ns WideOr0~22 2 COMB LC_X29_Y22_N0 64 " "Info: 2: + IC(7.295 ns) + CELL(0.292 ns) = 9.056 ns; Loc. = LC_X29_Y22_N0; Fanout = 64; COMB Node = 'WideOr0~22'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.587 ns" { WriteReg[0] WideOr0~22 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.119 ns) + CELL(0.114 ns) 13.289 ns RF~39006 3 COMB LC_X36_Y9_N8 31 " "Info: 3: + IC(4.119 ns) + CELL(0.114 ns) = 13.289 ns; Loc. = LC_X36_Y9_N8; Fanout = 31; COMB Node = 'RF~39006'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.233 ns" { WideOr0~22 RF~39006 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.470 ns) + CELL(0.115 ns) 19.874 ns RF~1524 4 REG LC_X26_Y19_N6 2 " "Info: 4: + IC(6.470 ns) + CELL(0.115 ns) = 19.874 ns; Loc. = LC_X26_Y19_N6; Fanout = 2; REG Node = 'RF~1524'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.585 ns" { RF~39006 RF~1524 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.990 ns ( 10.01 % ) " "Info: Total cell delay = 1.990 ns ( 10.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.884 ns ( 89.99 % ) " "Info: Total interconnect delay = 17.884 ns ( 89.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.874 ns" { WriteReg[0] WideOr0~22 RF~39006 RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.874 ns" { WriteReg[0] {} WriteReg[0]~out0 {} WideOr0~22 {} RF~39006 {} RF~1524 {} } { 0.000ns 0.000ns 7.295ns 4.119ns 6.470ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clock'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns RF~1524 2 REG LC_X26_Y19_N6 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X26_Y19_N6; Fanout = 2; REG Node = 'RF~1524'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clock RF~1524 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} RF~1524 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.874 ns" { WriteReg[0] WideOr0~22 RF~39006 RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.874 ns" { WriteReg[0] {} WriteReg[0]~out0 {} WideOr0~22 {} RF~39006 {} RF~1524 {} } { 0.000ns 0.000ns 7.295ns 4.119ns 6.470ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.115ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { clock RF~1524 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { clock {} clock~out0 {} RF~1524 {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Data1\[14\] RF~188 22.774 ns register " "Info: tco from clock \"clock\" to destination pin \"Data1\[14\]\" through register \"RF~188\" is 22.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clock'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns RF~188 2 REG LC_X27_Y12_N3 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X27_Y12_N3; Fanout = 2; REG Node = 'RF~188'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clock RF~188 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~188 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~188 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.439 ns + Longest register pin " "Info: + Longest register to pin delay is 19.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF~188 1 REG LC_X27_Y12_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y12_N3; Fanout = 2; REG Node = 'RF~188'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF~188 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.673 ns) + CELL(0.442 ns) 2.115 ns RF~38616 2 COMB LC_X27_Y11_N8 1 " "Info: 2: + IC(1.673 ns) + CELL(0.442 ns) = 2.115 ns; Loc. = LC_X27_Y11_N8; Fanout = 1; COMB Node = 'RF~38616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { RF~188 RF~38616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.442 ns) 3.797 ns RF~38617 3 COMB LC_X27_Y10_N6 1 " "Info: 3: + IC(1.240 ns) + CELL(0.442 ns) = 3.797 ns; Loc. = LC_X27_Y10_N6; Fanout = 1; COMB Node = 'RF~38617'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { RF~38616 RF~38617 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.114 ns) 6.656 ns RF~38618 4 COMB LC_X36_Y12_N2 1 " "Info: 4: + IC(2.745 ns) + CELL(0.114 ns) = 6.656 ns; Loc. = LC_X36_Y12_N2; Fanout = 1; COMB Node = 'RF~38618'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { RF~38617 RF~38618 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.582 ns) + CELL(0.590 ns) 10.828 ns RF~38621 5 COMB LC_X29_Y14_N9 1 " "Info: 5: + IC(3.582 ns) + CELL(0.590 ns) = 10.828 ns; Loc. = LC_X29_Y14_N9; Fanout = 1; COMB Node = 'RF~38621'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { RF~38618 RF~38621 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.590 ns) 13.770 ns RF~38622 6 COMB LC_X30_Y8_N8 1 " "Info: 6: + IC(2.352 ns) + CELL(0.590 ns) = 13.770 ns; Loc. = LC_X30_Y8_N8; Fanout = 1; COMB Node = 'RF~38622'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { RF~38621 RF~38622 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.561 ns) + CELL(2.108 ns) 19.439 ns Data1\[14\] 7 PIN PIN_78 0 " "Info: 7: + IC(3.561 ns) + CELL(2.108 ns) = 19.439 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'Data1\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.669 ns" { RF~38622 Data1[14] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.286 ns ( 22.05 % ) " "Info: Total cell delay = 4.286 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.153 ns ( 77.95 % ) " "Info: Total interconnect delay = 15.153 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.439 ns" { RF~188 RF~38616 RF~38617 RF~38618 RF~38621 RF~38622 Data1[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.439 ns" { RF~188 {} RF~38616 {} RF~38617 {} RF~38618 {} RF~38621 {} RF~38622 {} Data1[14] {} } { 0.000ns 1.673ns 1.240ns 2.745ns 3.582ns 2.352ns 3.561ns } { 0.000ns 0.442ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~188 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~188 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "19.439 ns" { RF~188 RF~38616 RF~38617 RF~38618 RF~38621 RF~38622 Data1[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "19.439 ns" { RF~188 {} RF~38616 {} RF~38617 {} RF~38618 {} RF~38621 {} RF~38622 {} Data1[14] {} } { 0.000ns 1.673ns 1.240ns 2.745ns 3.582ns 2.352ns 3.561ns } { 0.000ns 0.442ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Read1\[0\] Data1\[14\] 29.154 ns Longest " "Info: Longest tpd from source pin \"Read1\[0\]\" to destination pin \"Data1\[14\]\" is 29.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Read1\[0\] 1 PIN PIN_164 240 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_164; Fanout = 240; PIN Node = 'Read1\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read1[0] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(10.247 ns) + CELL(0.114 ns) 11.830 ns RF~38616 2 COMB LC_X27_Y11_N8 1 " "Info: 2: + IC(10.247 ns) + CELL(0.114 ns) = 11.830 ns; Loc. = LC_X27_Y11_N8; Fanout = 1; COMB Node = 'RF~38616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.361 ns" { Read1[0] RF~38616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.442 ns) 13.512 ns RF~38617 3 COMB LC_X27_Y10_N6 1 " "Info: 3: + IC(1.240 ns) + CELL(0.442 ns) = 13.512 ns; Loc. = LC_X27_Y10_N6; Fanout = 1; COMB Node = 'RF~38617'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { RF~38616 RF~38617 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.745 ns) + CELL(0.114 ns) 16.371 ns RF~38618 4 COMB LC_X36_Y12_N2 1 " "Info: 4: + IC(2.745 ns) + CELL(0.114 ns) = 16.371 ns; Loc. = LC_X36_Y12_N2; Fanout = 1; COMB Node = 'RF~38618'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { RF~38617 RF~38618 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.582 ns) + CELL(0.590 ns) 20.543 ns RF~38621 5 COMB LC_X29_Y14_N9 1 " "Info: 5: + IC(3.582 ns) + CELL(0.590 ns) = 20.543 ns; Loc. = LC_X29_Y14_N9; Fanout = 1; COMB Node = 'RF~38621'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.172 ns" { RF~38618 RF~38621 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(0.590 ns) 23.485 ns RF~38622 6 COMB LC_X30_Y8_N8 1 " "Info: 6: + IC(2.352 ns) + CELL(0.590 ns) = 23.485 ns; Loc. = LC_X30_Y8_N8; Fanout = 1; COMB Node = 'RF~38622'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { RF~38621 RF~38622 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.561 ns) + CELL(2.108 ns) 29.154 ns Data1\[14\] 7 PIN PIN_78 0 " "Info: 7: + IC(3.561 ns) + CELL(2.108 ns) = 29.154 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'Data1\[14\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.669 ns" { RF~38622 Data1[14] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.427 ns ( 18.61 % ) " "Info: Total cell delay = 5.427 ns ( 18.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.727 ns ( 81.39 % ) " "Info: Total interconnect delay = 23.727 ns ( 81.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "29.154 ns" { Read1[0] RF~38616 RF~38617 RF~38618 RF~38621 RF~38622 Data1[14] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "29.154 ns" { Read1[0] {} Read1[0]~out0 {} RF~38616 {} RF~38617 {} RF~38618 {} RF~38621 {} RF~38622 {} Data1[14] {} } { 0.000ns 0.000ns 10.247ns 1.240ns 2.745ns 3.582ns 2.352ns 3.561ns } { 0.000ns 1.469ns 0.114ns 0.442ns 0.114ns 0.590ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "RF~1616 WriteData\[24\] clock -0.906 ns register " "Info: th for register \"RF~1616\" (data pin = \"WriteData\[24\]\", clock pin = \"clock\") is -0.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.111 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_29 1024 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 1024; CLK Node = 'clock'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns RF~1616 2 REG LC_X36_Y9_N6 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X36_Y9_N6; Fanout = 2; REG Node = 'RF~1616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { clock RF~1616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~1616 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.032 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns WriteData\[24\] 1 PIN PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 2; PIN Node = 'WriteData\[24\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WriteData[24] } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.607 ns) 4.032 ns RF~1616 2 REG LC_X36_Y9_N6 2 " "Info: 2: + IC(1.956 ns) + CELL(0.607 ns) = 4.032 ns; Loc. = LC_X36_Y9_N6; Fanout = 2; REG Node = 'RF~1616'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.563 ns" { WriteData[24] RF~1616 } "NODE_NAME" } } { "Regfile.v" "" { Text "D:/编程/verilog HDL/cpu/new/Regfile/Regfile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns ( 51.49 % ) " "Info: Total cell delay = 2.076 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.956 ns ( 48.51 % ) " "Info: Total interconnect delay = 1.956 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { WriteData[24] RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { WriteData[24] {} WriteData[24]~out0 {} RF~1616 {} } { 0.000ns 0.000ns 1.956ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { clock RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { clock {} clock~out0 {} RF~1616 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.032 ns" { WriteData[24] RF~1616 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.032 ns" { WriteData[24] {} WriteData[24]~out0 {} RF~1616 {} } { 0.000ns 0.000ns 1.956ns } { 0.000ns 1.469ns 0.607ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Allocated 145 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 00:40:47 2010 " "Info: Processing ended: Sat Jul 17 00:40:47 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
