#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5584e26789a0 .scope module, "insreg" "insreg" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "irwrite";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /OUTPUT 32 "instr";
o0x7f806c7f6018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5584e266bea0_0 .net "clk", 0 0, o0x7f806c7f6018;  0 drivers
v0x5584e266bf40_0 .var "instr", 31 0;
o0x7f806c7f6078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5584e266c720_0 .net "irwrite", 0 0, o0x7f806c7f6078;  0 drivers
o0x7f806c7f60a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5584e269a810_0 .net "rd", 31 0, o0x7f806c7f60a8;  0 drivers
E_0x5584e2676640 .event posedge, v0x5584e266bea0_0;
S_0x5584e2678b30 .scope module, "testbench" "testbench" 3 6;
 .timescale 0 0;
v0x5584e269c370 .array "RAM", 0 10000, 31 0;
v0x5584e269c450_0 .var "clk", 0 0;
v0x5584e269c510_0 .var "errors", 31 0;
v0x5584e269c5e0_0 .net "pc_", 31 0, v0x5584e269ad10_0;  1 drivers
v0x5584e269c6d0_0 .net "pcf", 31 0, v0x5584e269c070_0;  1 drivers
v0x5584e269c7e0_0 .var "reset", 0 0;
v0x5584e269c880 .array "testvectors", 0 10000, 31 0;
v0x5584e269c920_0 .var "vectornum", 31 0;
v0x5584e269ca00_0 .net "y", 31 0, v0x5584e269bc00_0;  1 drivers
v0x5584e269cac0_0 .var "yexpected", 31 0;
E_0x5584e2676af0 .event negedge, v0x5584e269bfb0_0;
S_0x5584e269a9b0 .scope module, "dut" "pc_plus4" 3 16, 4 1 0, S_0x5584e2678b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v0x5584e269ac10_0 .net "pc", 31 0, v0x5584e269c070_0;  alias, 1 drivers
v0x5584e269ad10_0 .var "pc_", 31 0;
E_0x5584e266dc50 .event edge, v0x5584e269ac10_0;
S_0x5584e269ae50 .scope module, "imem" "imem" 3 15, 5 1 0, S_0x5584e2678b30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
v0x5584e269b260 .array "RAM", 0 63, 31 0;
v0x5584e269bb40_0 .net "a", 31 0, v0x5584e269c070_0;  alias, 1 drivers
v0x5584e269bc00_0 .var "rd", 31 0;
v0x5584e269b260_0 .array/port v0x5584e269b260, 0;
v0x5584e269b260_1 .array/port v0x5584e269b260, 1;
v0x5584e269b260_2 .array/port v0x5584e269b260, 2;
E_0x5584e266df10/0 .event edge, v0x5584e269ac10_0, v0x5584e269b260_0, v0x5584e269b260_1, v0x5584e269b260_2;
v0x5584e269b260_3 .array/port v0x5584e269b260, 3;
v0x5584e269b260_4 .array/port v0x5584e269b260, 4;
v0x5584e269b260_5 .array/port v0x5584e269b260, 5;
v0x5584e269b260_6 .array/port v0x5584e269b260, 6;
E_0x5584e266df10/1 .event edge, v0x5584e269b260_3, v0x5584e269b260_4, v0x5584e269b260_5, v0x5584e269b260_6;
v0x5584e269b260_7 .array/port v0x5584e269b260, 7;
v0x5584e269b260_8 .array/port v0x5584e269b260, 8;
v0x5584e269b260_9 .array/port v0x5584e269b260, 9;
v0x5584e269b260_10 .array/port v0x5584e269b260, 10;
E_0x5584e266df10/2 .event edge, v0x5584e269b260_7, v0x5584e269b260_8, v0x5584e269b260_9, v0x5584e269b260_10;
v0x5584e269b260_11 .array/port v0x5584e269b260, 11;
v0x5584e269b260_12 .array/port v0x5584e269b260, 12;
v0x5584e269b260_13 .array/port v0x5584e269b260, 13;
v0x5584e269b260_14 .array/port v0x5584e269b260, 14;
E_0x5584e266df10/3 .event edge, v0x5584e269b260_11, v0x5584e269b260_12, v0x5584e269b260_13, v0x5584e269b260_14;
v0x5584e269b260_15 .array/port v0x5584e269b260, 15;
v0x5584e269b260_16 .array/port v0x5584e269b260, 16;
v0x5584e269b260_17 .array/port v0x5584e269b260, 17;
v0x5584e269b260_18 .array/port v0x5584e269b260, 18;
E_0x5584e266df10/4 .event edge, v0x5584e269b260_15, v0x5584e269b260_16, v0x5584e269b260_17, v0x5584e269b260_18;
v0x5584e269b260_19 .array/port v0x5584e269b260, 19;
v0x5584e269b260_20 .array/port v0x5584e269b260, 20;
v0x5584e269b260_21 .array/port v0x5584e269b260, 21;
v0x5584e269b260_22 .array/port v0x5584e269b260, 22;
E_0x5584e266df10/5 .event edge, v0x5584e269b260_19, v0x5584e269b260_20, v0x5584e269b260_21, v0x5584e269b260_22;
v0x5584e269b260_23 .array/port v0x5584e269b260, 23;
v0x5584e269b260_24 .array/port v0x5584e269b260, 24;
v0x5584e269b260_25 .array/port v0x5584e269b260, 25;
v0x5584e269b260_26 .array/port v0x5584e269b260, 26;
E_0x5584e266df10/6 .event edge, v0x5584e269b260_23, v0x5584e269b260_24, v0x5584e269b260_25, v0x5584e269b260_26;
v0x5584e269b260_27 .array/port v0x5584e269b260, 27;
v0x5584e269b260_28 .array/port v0x5584e269b260, 28;
v0x5584e269b260_29 .array/port v0x5584e269b260, 29;
v0x5584e269b260_30 .array/port v0x5584e269b260, 30;
E_0x5584e266df10/7 .event edge, v0x5584e269b260_27, v0x5584e269b260_28, v0x5584e269b260_29, v0x5584e269b260_30;
v0x5584e269b260_31 .array/port v0x5584e269b260, 31;
v0x5584e269b260_32 .array/port v0x5584e269b260, 32;
v0x5584e269b260_33 .array/port v0x5584e269b260, 33;
v0x5584e269b260_34 .array/port v0x5584e269b260, 34;
E_0x5584e266df10/8 .event edge, v0x5584e269b260_31, v0x5584e269b260_32, v0x5584e269b260_33, v0x5584e269b260_34;
v0x5584e269b260_35 .array/port v0x5584e269b260, 35;
v0x5584e269b260_36 .array/port v0x5584e269b260, 36;
v0x5584e269b260_37 .array/port v0x5584e269b260, 37;
v0x5584e269b260_38 .array/port v0x5584e269b260, 38;
E_0x5584e266df10/9 .event edge, v0x5584e269b260_35, v0x5584e269b260_36, v0x5584e269b260_37, v0x5584e269b260_38;
v0x5584e269b260_39 .array/port v0x5584e269b260, 39;
v0x5584e269b260_40 .array/port v0x5584e269b260, 40;
v0x5584e269b260_41 .array/port v0x5584e269b260, 41;
v0x5584e269b260_42 .array/port v0x5584e269b260, 42;
E_0x5584e266df10/10 .event edge, v0x5584e269b260_39, v0x5584e269b260_40, v0x5584e269b260_41, v0x5584e269b260_42;
v0x5584e269b260_43 .array/port v0x5584e269b260, 43;
v0x5584e269b260_44 .array/port v0x5584e269b260, 44;
v0x5584e269b260_45 .array/port v0x5584e269b260, 45;
v0x5584e269b260_46 .array/port v0x5584e269b260, 46;
E_0x5584e266df10/11 .event edge, v0x5584e269b260_43, v0x5584e269b260_44, v0x5584e269b260_45, v0x5584e269b260_46;
v0x5584e269b260_47 .array/port v0x5584e269b260, 47;
v0x5584e269b260_48 .array/port v0x5584e269b260, 48;
v0x5584e269b260_49 .array/port v0x5584e269b260, 49;
v0x5584e269b260_50 .array/port v0x5584e269b260, 50;
E_0x5584e266df10/12 .event edge, v0x5584e269b260_47, v0x5584e269b260_48, v0x5584e269b260_49, v0x5584e269b260_50;
v0x5584e269b260_51 .array/port v0x5584e269b260, 51;
v0x5584e269b260_52 .array/port v0x5584e269b260, 52;
v0x5584e269b260_53 .array/port v0x5584e269b260, 53;
v0x5584e269b260_54 .array/port v0x5584e269b260, 54;
E_0x5584e266df10/13 .event edge, v0x5584e269b260_51, v0x5584e269b260_52, v0x5584e269b260_53, v0x5584e269b260_54;
v0x5584e269b260_55 .array/port v0x5584e269b260, 55;
v0x5584e269b260_56 .array/port v0x5584e269b260, 56;
v0x5584e269b260_57 .array/port v0x5584e269b260, 57;
v0x5584e269b260_58 .array/port v0x5584e269b260, 58;
E_0x5584e266df10/14 .event edge, v0x5584e269b260_55, v0x5584e269b260_56, v0x5584e269b260_57, v0x5584e269b260_58;
v0x5584e269b260_59 .array/port v0x5584e269b260, 59;
v0x5584e269b260_60 .array/port v0x5584e269b260, 60;
v0x5584e269b260_61 .array/port v0x5584e269b260, 61;
v0x5584e269b260_62 .array/port v0x5584e269b260, 62;
E_0x5584e266df10/15 .event edge, v0x5584e269b260_59, v0x5584e269b260_60, v0x5584e269b260_61, v0x5584e269b260_62;
v0x5584e269b260_63 .array/port v0x5584e269b260, 63;
E_0x5584e266df10/16 .event edge, v0x5584e269b260_63;
E_0x5584e266df10 .event/or E_0x5584e266df10/0, E_0x5584e266df10/1, E_0x5584e266df10/2, E_0x5584e266df10/3, E_0x5584e266df10/4, E_0x5584e266df10/5, E_0x5584e266df10/6, E_0x5584e266df10/7, E_0x5584e266df10/8, E_0x5584e266df10/9, E_0x5584e266df10/10, E_0x5584e266df10/11, E_0x5584e266df10/12, E_0x5584e266df10/13, E_0x5584e266df10/14, E_0x5584e266df10/15, E_0x5584e266df10/16;
S_0x5584e269bd00 .scope module, "pc" "pc" 3 14, 6 1 0, S_0x5584e2678b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_";
    .port_info 3 /OUTPUT 32 "pc";
v0x5584e269bfb0_0 .net "clk", 0 0, v0x5584e269c450_0;  1 drivers
v0x5584e269c070_0 .var "pc", 31 0;
v0x5584e269c180_0 .net "pc_", 31 0, v0x5584e269ad10_0;  alias, 1 drivers
v0x5584e269c220_0 .net "reset", 0 0, v0x5584e269c7e0_0;  1 drivers
E_0x5584e269bf50 .event posedge, v0x5584e269c220_0, v0x5584e269bfb0_0;
    .scope S_0x5584e26789a0;
T_0 ;
    %wait E_0x5584e2676640;
    %load/vec4 v0x5584e266c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5584e269a810_0;
    %assign/vec4 v0x5584e266bf40_0, 0;
    %vpi_call 2 7 "$display", "irwrite: %b, instr: %h, rd: %h", v0x5584e266c720_0, v0x5584e266bf40_0, v0x5584e269a810_0 {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5584e269bd00;
T_1 ;
    %wait E_0x5584e269bf50;
    %load/vec4 v0x5584e269c220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5584e269c070_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5584e269c180_0;
    %assign/vec4 v0x5584e269c070_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5584e269ae50;
T_2 ;
    %vpi_call 5 7 "$readmemh", "memfile.dat", v0x5584e269b260 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5584e269ae50;
T_3 ;
    %wait E_0x5584e266df10;
    %load/vec4 v0x5584e269bb40_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5584e269b260, 4;
    %assign/vec4 v0x5584e269bc00_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5584e269a9b0;
T_4 ;
    %wait E_0x5584e266dc50;
    %load/vec4 v0x5584e269ac10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5584e269ad10_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5584e2678b30;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584e269c450_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584e269c450_0, 0, 1;
    %delay 5, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5584e2678b30;
T_6 ;
    %vpi_call 3 25 "$readmemb", "testbench.dat", v0x5584e269c880 {0 0 0};
    %vpi_call 3 26 "$readmemh", "memfile.dat", v0x5584e269c370 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584e269c920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5584e269c510_0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5584e269c370, 4;
    %store/vec4 v0x5584e269cac0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584e269c7e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584e269c7e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5584e2678b30;
T_7 ;
    %wait E_0x5584e269bf50;
    %load/vec4 v0x5584e269c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5584e269c370, 4;
    %assign/vec4 v0x5584e269cac0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5584e269c5e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5584e269c370, 4;
    %assign/vec4 v0x5584e269cac0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5584e2678b30;
T_8 ;
    %wait E_0x5584e2676af0;
    %load/vec4 v0x5584e269c7e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5584e269ca00_0;
    %load/vec4 v0x5584e269cac0_0;
    %cmp/ne;
    %jmp/0xz  T_8.2, 6;
    %vpi_call 3 44 "$display", "Error in: iteration=%d, time=%d, clk=%b, reset=%b. inputs: pc_= %d pcf= %d", v0x5584e269c920_0, $time, v0x5584e269c450_0, v0x5584e269c7e0_0, v0x5584e269c5e0_0, v0x5584e269c6d0_0 {0 0 0};
    %vpi_call 3 45 "$display", "outputs = %h (%h expected)", v0x5584e269ca00_0, v0x5584e269cac0_0 {0 0 0};
    %load/vec4 v0x5584e269c510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584e269c510_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5584e269c920_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5584e269c920_0, 0, 32;
    %ix/getv 4, v0x5584e269c920_0;
    %load/vec4a v0x5584e269c880, 4;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_8.4, 6;
    %vpi_call 3 52 "$display", "%d tests completed with %d errors", v0x5584e269c920_0, v0x5584e269c510_0 {0 0 0};
    %vpi_call 3 53 "$finish" {0 0 0};
T_8.4 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./instreg.v";
    "testbench.v";
    "./pc_plus4.v";
    "./imem.v";
    "./pc.v";
