{"vcs1":{"timestamp_begin":1739442354.191980574, "rt":0.25, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739442354.516797533, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739442354.826787769, "rt":0.15, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739442353.969827581}
{"VCS_COMP_START_TIME": 1739442353.969827581}
{"VCS_COMP_END_TIME": 1739442355.041652686}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150360}}
