{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726434626721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726434626723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 16:10:26 2024 " "Processing started: Sun Sep 15 16:10:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726434626723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434626723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off tamagotchi -c tamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434626723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726434627272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726434627272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fms_estado.v(25) " "Verilog HDL information at fms_estado.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "fms_estado.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/fms_estado.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726434639110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fms_estado.v 1 1 " "Found 1 design units, including 1 entities, in source file fms_estado.v" { { "Info" "ISGN_ENTITY_NAME" "1 fms_estados " "Found entity 1: fms_estados" {  } { { "fms_estado.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/fms_estado.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434639114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434639114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niveles.v 1 1 " "Found 1 design units, including 1 entities, in source file niveles.v" { { "Info" "ISGN_ENTITY_NAME" "1 niveles " "Found entity 1: niveles" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434639118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434639118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602_cust_char.v(126) " "Verilog HDL information at LCD1602_cust_char.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726434639121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD1602_cust_char.v(149) " "Verilog HDL information at LCD1602_cust_char.v(149): always construct contains both blocking and non-blocking assignments" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 149 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726434639122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602_cust_char.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602_cust_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602_cust_char " "Found entity 1: LCD1602_cust_char" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434639123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434639123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file ultrasonic_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ultrasonic_Sensor " "Found entity 1: Ultrasonic_Sensor" {  } { { "Ultrasonic_Sensor.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/Ultrasonic_Sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434639129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434639129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_sonido.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_sonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_sonido " "Found entity 1: sensor_sonido" {  } { { "sensor_sonido.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/sensor_sonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434639134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434639134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434639138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434639138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726434639244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niveles niveles:niveles_inst " "Elaborating entity \"niveles\" for hierarchy \"niveles:niveles_inst\"" {  } { { "top_module.v" "niveles_inst" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/top_module.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726434639252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_db niveles.v(21) " "Verilog HDL or VHDL warning at niveles.v(21): object \"test_db\" assigned a value but never read" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726434639255 "|top_module|niveles:niveles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 niveles.v(63) " "Verilog HDL assignment warning at niveles.v(63): truncated value with size 32 to match size of target (3)" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639256 "|top_module|niveles:niveles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 niveles.v(68) " "Verilog HDL assignment warning at niveles.v(68): truncated value with size 32 to match size of target (3)" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639256 "|top_module|niveles:niveles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 niveles.v(74) " "Verilog HDL assignment warning at niveles.v(74): truncated value with size 32 to match size of target (3)" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639256 "|top_module|niveles:niveles_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 niveles.v(78) " "Verilog HDL assignment warning at niveles.v(78): truncated value with size 32 to match size of target (3)" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639256 "|top_module|niveles:niveles_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset_debounced niveles.v(9) " "Output port \"reset_debounced\" at niveles.v(9) has no driver" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726434639256 "|top_module|niveles:niveles_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "test_debounced niveles.v(11) " "Output port \"test_debounced\" at niveles.v(11) has no driver" {  } { { "niveles.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/niveles.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726434639256 "|top_module|niveles:niveles_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fms_estados fms_estados:fms_estados_inst " "Elaborating entity \"fms_estados\" for hierarchy \"fms_estados:fms_estados_inst\"" {  } { { "top_module.v" "fms_estados_inst" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/top_module.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726434639258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ultrasonic_Sensor Ultrasonic_Sensor:ultrasonic_sensor_inst " "Elaborating entity \"Ultrasonic_Sensor\" for hierarchy \"Ultrasonic_Sensor:ultrasonic_sensor_inst\"" {  } { { "top_module.v" "ultrasonic_sensor_inst" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/top_module.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726434639302 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Ultrasonic_Sensor.v(36) " "Verilog HDL assignment warning at Ultrasonic_Sensor.v(36): truncated value with size 32 to match size of target (24)" {  } { { "Ultrasonic_Sensor.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/Ultrasonic_Sensor.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639306 "|top_module|Ultrasonic_Sensor:ultrasonic_sensor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 Ultrasonic_Sensor.v(42) " "Verilog HDL assignment warning at Ultrasonic_Sensor.v(42): truncated value with size 32 to match size of target (24)" {  } { { "Ultrasonic_Sensor.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/Ultrasonic_Sensor.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639306 "|top_module|Ultrasonic_Sensor:ultrasonic_sensor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_sonido sensor_sonido:sensor_sonido_inst " "Elaborating entity \"sensor_sonido\" for hierarchy \"sensor_sonido:sensor_sonido_inst\"" {  } { { "top_module.v" "sensor_sonido_inst" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/top_module.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726434639307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602_cust_char LCD1602_cust_char:lcd_inst " "Elaborating entity \"LCD1602_cust_char\" for hierarchy \"LCD1602_cust_char:lcd_inst\"" {  } { { "top_module.v" "lcd_inst" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/top_module.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726434639311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 LCD1602_cust_char.v(112) " "Verilog HDL assignment warning at LCD1602_cust_char.v(112): truncated value with size 32 to match size of target (20)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LCD1602_cust_char.v(170) " "Verilog HDL assignment warning at LCD1602_cust_char.v(170): truncated value with size 32 to match size of target (3)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LCD1602_cust_char.v(194) " "Verilog HDL assignment warning at LCD1602_cust_char.v(194): truncated value with size 32 to match size of target (10)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_cust_char.v(198) " "Verilog HDL assignment warning at LCD1602_cust_char.v(198): truncated value with size 32 to match size of target (4)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_cust_char.v(200) " "Verilog HDL assignment warning at LCD1602_cust_char.v(200): truncated value with size 32 to match size of target (4)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LCD1602_cust_char.v(186) " "Verilog HDL Case Statement information at LCD1602_cust_char.v(186): all case item expressions in this case statement are onehot" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 186 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCD1602_cust_char.v(215) " "Verilog HDL assignment warning at LCD1602_cust_char.v(215): truncated value with size 32 to match size of target (8)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LCD1602_cust_char.v(224) " "Verilog HDL assignment warning at LCD1602_cust_char.v(224): truncated value with size 32 to match size of target (4)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LCD1602_cust_char.v(213) " "Verilog HDL Case Statement information at LCD1602_cust_char.v(213): all case item expressions in this case statement are onehot" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 213 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD1602_cust_char.v(235) " "Verilog HDL assignment warning at LCD1602_cust_char.v(235): truncated value with size 32 to match size of target (1)" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_memory.data_a 0 LCD1602_cust_char.v(67) " "Net \"data_memory.data_a\" at LCD1602_cust_char.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_memory.waddr_a 0 LCD1602_cust_char.v(67) " "Net \"data_memory.waddr_a\" at LCD1602_cust_char.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.data_a 0 LCD1602_cust_char.v(68) " "Net \"config_memory.data_a\" at LCD1602_cust_char.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639316 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.waddr_a 0 LCD1602_cust_char.v(68) " "Net \"config_memory.waddr_a\" at LCD1602_cust_char.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639317 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.data_a 0 LCD1602_cust_char.v(69) " "Net \"cgram_addrs.data_a\" at LCD1602_cust_char.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639317 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.waddr_a 0 LCD1602_cust_char.v(69) " "Net \"cgram_addrs.waddr_a\" at LCD1602_cust_char.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639317 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_memory.we_a 0 LCD1602_cust_char.v(67) " "Net \"data_memory.we_a\" at LCD1602_cust_char.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639317 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.we_a 0 LCD1602_cust_char.v(68) " "Net \"config_memory.we_a\" at LCD1602_cust_char.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639317 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.we_a 0 LCD1602_cust_char.v(69) " "Net \"cgram_addrs.we_a\" at LCD1602_cust_char.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726434639317 "|top_module|LCD1602_cust_char:lcd_inst"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "LCD1602_cust_char:lcd_inst\|data_memory " "RAM logic \"LCD1602_cust_char:lcd_inst\|data_memory\" is uninferred due to asynchronous read logic" {  } { { "LCD1602_cust_char.v" "data_memory" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1726434639755 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD1602_cust_char:lcd_inst\|cgram_addrs " "RAM logic \"LCD1602_cust_char:lcd_inst\|cgram_addrs\" is uninferred due to inappropriate RAM size" {  } { { "LCD1602_cust_char.v" "cgram_addrs" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 69 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726434639755 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "LCD1602_cust_char:lcd_inst\|config_memory " "RAM logic \"LCD1602_cust_char:lcd_inst\|config_memory\" is uninferred due to inappropriate RAM size" {  } { { "LCD1602_cust_char.v" "config_memory" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726434639755 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726434639755 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 384 C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/tamagotchi.ram0_LCD1602_cust_char_a74a243c.hdl.mif " "Memory depth (512) in the design file differs from memory depth (384) in the Memory Initialization File \"C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/tamagotchi.ram0_LCD1602_cust_char_a74a243c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726434639759 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/tamagotchi.ram2_LCD1602_cust_char_a74a243c.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/tamagotchi.ram2_LCD1602_cust_char_a74a243c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726434639761 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/tamagotchi.ram1_LCD1602_cust_char_a74a243c.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/tamagotchi.ram1_LCD1602_cust_char_a74a243c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726434639762 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LCD1602_cust_char:lcd_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LCD1602_cust_char:lcd_inst\|Mod0\"" {  } { { "LCD1602_cust_char.v" "Mod0" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 215 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726434640025 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726434640025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD1602_cust_char:lcd_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LCD1602_cust_char:lcd_inst\|lpm_divide:Mod0\"" {  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 215 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726434640104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD1602_cust_char:lcd_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"LCD1602_cust_char:lcd_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726434640104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726434640104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726434640104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726434640104 ""}  } { { "LCD1602_cust_char.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/LCD1602_cust_char.v" 215 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726434640104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_g9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g9m " "Found entity 1: lpm_divide_g9m" {  } { { "db/lpm_divide_g9m.tdf" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/lpm_divide_g9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434640179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434640179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/sign_div_unsign_5kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434640204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434640204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u3f " "Found entity 1: alt_u_div_u3f" {  } { { "db/alt_u_div_u3f.tdf" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/alt_u_div_u3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434640237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434640237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434640331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434640331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726434640420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434640420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw_lcd GND " "Pin \"rw_lcd\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/top_module.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726434641064 "|top_module|rw_lcd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726434641064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726434641179 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726434643905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/output_files/tamagotchi.map.smsg " "Generated suppressed messages file C:/Users/pache/OneDrive/Escritorio/Proyecto Digital/output_files/tamagotchi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434643976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726434644173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726434644173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "600 " "Implemented 600 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726434644394 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726434644394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "570 " "Implemented 570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726434644394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726434644394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726434644427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 16:10:44 2024 " "Processing ended: Sun Sep 15 16:10:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726434644427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726434644427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726434644427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726434644427 ""}
