# SHA Hash Accelerator Suite for Xilinx Alveo U250

A comprehensive collection of hardware-accelerated SHA hash implementations optimized for Xilinx Alveo U250 FPGAs using Vitis HLS.

## Important Notice

The kernel source code has been temporarily removed from this repository due to ongoing paper submissions and related review processes.

The rest of the repository (directory structure, Makefiles, testbenches, config files, and documentation) remains available for reference.

## Want to see the code or discuss the implementation?

Just drop me an email:  
**dykim.eecs@gmail.com**

I'll happily share the full code privately and answer any questions you have.
