<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2006</title><link href="http://dblp1.uni-trier.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without errors. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp1.uni-trier.de/db/"><img alt="dblp computer science bibliography" src="http://dblp1.uni-trier.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp1.uni-trier.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp1.uni-trier.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2006">PACT 2006:
Seattle, Washington, USA</h1>
<p>Listing of the <a href="http://dblp1.uni-trier.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp1.uni-trier.de/faq/">FAQ</a><br />Other views: <a href="http://dblp1.uni-trier.de/db/ht/conf/IEEEpact/pact2006">modern</a><br />Other mirrors: <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/pact2006">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2006">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp1.uni-trier.de//db/conf/IEEEpact/index.html">back to PACT</a></p> 
<ul>
</ul>



<h2>Multi-core design I</h2>
 

<ul>
<li id="RafiqueLT06"><a href="http://dblp1.uni-trier.de/pers/hc/r/Rafique:Nauman">Nauman Rafique</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Lim:Won=Taek">Won-Taek Lim</a>, <a href="http://dblp1.uni-trier.de/pers/hc/t/Thottethodi:Mithuna">Mithuna Thottethodi</a>:<br /><b>Architectural support for operating system-driven CMP cache management.</b> 2-12<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152160"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/RafiqueLT06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/RafiqueLT06.xml">XML</a></small></small></li>
<li id="HsuRIM06"><a href="http://dblp1.uni-trier.de/pers/hc/h/Hsu:Lisa_R=">Lisa R. Hsu</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Reinhardt:Steven_K=">Steven K. Reinhardt</a>, <a href="http://dblp1.uni-trier.de/pers/hc/i/Iyer:Ravishankar_R=">Ravishankar R. Iyer</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Makineni:Srihari">Srihari Makineni</a>:<br /><b>Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource.</b> 13-22<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152161"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/HsuRIM06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/HsuRIM06.xml">XML</a></small></small></li>
<li id="KumarTJ06"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kumar_0002:Rakesh">Rakesh Kumar</a>, <a href="http://dblp1.uni-trier.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>:<br /><b>Core architecture optimization for heterogeneous chip multiprocessors.</b> 23-32<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152162"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/KumarTJ06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/KumarTJ06.xml">XML</a></small></small></li>
</ul>



<h2>Program analysis and optimization</h2>
 

<ul>
<li id="DasDM06"><a href="http://dblp1.uni-trier.de/pers/hc/d/Das:Abhishek">Abhishek Das</a>, <a href="http://dblp1.uni-trier.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Mattson:Peter_R=">Peter R. Mattson</a>:<br /><b>Compiling for stream processing.</b> 33-42<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152164"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/DasDM06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/DasDM06.xml">XML</a></small></small></li>
<li id="RusHAR06"><a href="http://dblp1.uni-trier.de/pers/hc/r/Rus:Silvius">Silvius Rus</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/He:Guobin">Guobin He</a>, <a href="http://dblp1.uni-trier.de/pers/hc/a/Alias:Christophe">Christophe Alias</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Rauchwerger:Lawrence">Lawrence Rauchwerger</a>:<br /><b>Region array SSA.</b> 43-52<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152165"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/RusHAR06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/RusHAR06.xml">XML</a></small></small></li>
<li id="LeeM06"><a href="http://dblp1.uni-trier.de/pers/hc/l/Lee:Kyungwoo">Kyungwoo Lee</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Midkiff:Samuel_P=">Samuel P. Midkiff</a>:<br /><b>A two-phase escape analysis for parallel java programs.</b> 53-62<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152166"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/LeeM06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/LeeM06.xml">XML</a></small></small></li>
<li id="Scott06"><a href="http://dblp1.uni-trier.de/pers/hc/s/Scott:Steve">Steve Scott</a>:<br /><b>Challenges and opportunities in the post single-thread-processor era.</b> 63<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152156"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/Scott06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/Scott06.xml">XML</a></small></small></li>
</ul>



<h2>Security and correctness</h2>
 

<ul>
<li id="KumarA06"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kumar:Sumeet">Sumeet Kumar</a>, <a href="http://dblp1.uni-trier.de/pers/hc/a/Aggarwal:Aneesh">Aneesh Aggarwal</a>:<br /><b>Self-checking instructions: reducing instruction redundancy for concurrent error detection.</b> 64-73<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152168"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/KumarA06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/KumarA06.xml">XML</a></small></small></li>
<li id="GaoYCZNL06"><a href="http://dblp1.uni-trier.de/pers/hc/g/Gao:Lan">Lan Gao</a>, <a href="http://dblp1.uni-trier.de/pers/hc/y/Yang_0002:Jun">Jun Yang</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Chrobak:Marek">Marek Chrobak</a>, <a href="http://dblp1.uni-trier.de/pers/hc/z/Zhang:Youtao">Youtao Zhang</a>, <a href="http://dblp1.uni-trier.de/pers/hc/n/Nguyen:San">San Nguyen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>:<br /><b>A low-cost memory remapping scheme for address bus protection.</b> 74-83<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152169"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/GaoYCZNL06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/GaoYCZNL06.xml">XML</a></small></small></li>
<li id="RogersPS06"><a href="http://dblp1.uni-trier.de/pers/hc/r/Rogers:Brian">Brian Rogers</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Solihin:Yan">Yan Solihin</a>:<br /><b>Efficient data protection for distributed shared memory multiprocessors.</b> 84-94<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152170"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/RogersPS06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/RogersPS06.xml">XML</a></small></small></li>
</ul>



<h2>Characterizing program behavior</h2>
 

<ul>
<li id="HuffmireS06"><a href="http://dblp1.uni-trier.de/pers/hc/h/Huffmire:Ted">Ted Huffmire</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>:<br /><b>Wavelet-based phase classification.</b> 95-104<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152172"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/HuffmireS06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/HuffmireS06.xml">XML</a></small></small></li>
<li id="ChoL06"><a href="http://dblp1.uni-trier.de/pers/hc/c/Cho:Chang=Burm">Chang-Burm Cho</a>, <a href="http://dblp1.uni-trier.de/pers/hc/l/Li:Tao">Tao Li</a>:<br /><b>Complexity-based program phase analysis and classification.</b> 105-113<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152173"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/ChoL06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/ChoL06.xml">XML</a></small></small></li>
<li id="HostePEGJB06"><a href="http://dblp1.uni-trier.de/pers/hc/h/Hoste:Kenneth">Kenneth Hoste</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Phansalkar:Aashish">Aashish Phansalkar</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Georges:Andy">Andy Georges</a>, <a href="http://dblp1.uni-trier.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Bosschere:Koen_De">Koen De Bosschere</a>:<br /><b>Performance prediction based on inherent program similarity.</b> 114-122<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152174"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/HostePEGJB06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/HostePEGJB06.xml">XML</a></small></small></li>
<li id="Royyuru06"><a href="http://dblp1.uni-trier.de/pers/hc/r/Royyuru:Ajay_K=">Ajay K. Royyuru</a>:<br /><b>Deep computing in biology: challenges and progress.</b> 123<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152157"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/Royyuru06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/Royyuru06.xml">XML</a></small></small></li>
</ul>



<h2>Multi-core design II</h2>
 

<ul>
<li id="WellsCS06"><a href="http://dblp1.uni-trier.de/pers/hc/w/Wells:Philip_M=">Philip M. Wells</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Chakraborty:Koushik">Koushik Chakraborty</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Hardware support for spin management in overcommitted virtual machines.</b> 124-133<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152176"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/WellsCS06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/WellsCS06.xml">XML</a></small></small></li>
<li id="ManovitHCMKO06"><a href="http://dblp1.uni-trier.de/pers/hc/m/Manovit:Chaiyasit">Chaiyasit Manovit</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hangal:Sudheendra">Sudheendra Hangal</a>, <a href="http://dblp1.uni-trier.de/pers/hc/c/Chafi:Hassan">Hassan Chafi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/McDonald:Austen">Austen McDonald</a>, <a href="http://dblp1.uni-trier.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>, <a href="http://dblp1.uni-trier.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>:<br /><b>Testing implementations of transactional memory.</b> 134-143<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152177"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/ManovitHCMKO06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/ManovitHCMKO06.xml">XML</a></small></small></li>
<li id="GanusovB06"><a href="http://dblp1.uni-trier.de/pers/hc/g/Ganusov:Ilya">Ilya Ganusov</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Burtscher:Martin">Martin Burtscher</a>:<br /><b>Efficient emulation of hardware prefetchers via event-driven helper threading.</b> 144-153<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152178"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/GanusovB06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/GanusovB06.xml">XML</a></small></small></li>
</ul>



<h2>Performance profiling and tuning</h2>
 

<ul>
<li id="ZhaoSWR06"><a href="http://dblp1.uni-trier.de/pers/hc/z/Zhao:Qin">Qin Zhao</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sim:Joon_Edward">Joon Edward Sim</a>, <a href="http://dblp1.uni-trier.de/pers/hc/w/Wong:Weng=Fai">Weng-Fai Wong</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Rudolph:Larry">Larry Rudolph</a>:<br /><b>DEP: detailed execution profile.</b> 154-163<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152180"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/ZhaoSWR06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/ZhaoSWR06.xml">XML</a></small></small></li>
<li id="McIntoshMH06"><a href="http://dblp1.uni-trier.de/pers/hc/m/McIntosh:Nathaniel">Nathaniel McIntosh</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Mannarswamy:Sandya">Sandya Mannarswamy</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hundt:Robert">Robert Hundt</a>:<br /><b>Whole-program optimization of global variable layout.</b> 164-172<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152181"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/McIntoshMH06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/McIntoshMH06.xml">XML</a></small></small></li>
<li id="PanE06"><a href="http://dblp1.uni-trier.de/pers/hc/p/Pan:Zhelong">Zhelong Pan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Eigenmann:Rudolf">Rudolf Eigenmann</a>:<br /><b>Fast, automatic, procedure-level performance tuning.</b> 173-181<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152182"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/PanE06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/PanE06.xml">XML</a></small></small></li>
</ul>



<h2>Instruction fetch and control flow</h2>
 

<ul>
<li id="PetersenPMSESO06"><a href="http://dblp1.uni-trier.de/pers/hc/p/Petersen:Andrew">Andrew Petersen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Putnam:Andrew">Andrew Putnam</a>, <a href="http://dblp1.uni-trier.de/pers/hc/m/Mercaldi:Martha">Martha Mercaldi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Schwerin:Andrew">Andrew Schwerin</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Swanson:Steven">Steven Swanson</a>, <a href="http://dblp1.uni-trier.de/pers/hc/o/Oskin:Mark">Mark Oskin</a>:<br /><b>Reducing control overhead in dataflow architectures.</b> 182-191<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152184"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/PetersenPMSESO06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/PetersenPMSESO06.xml">XML</a></small></small></li>
<li id="YangO06"><a href="http://dblp1.uni-trier.de/pers/hc/y/Yang:Chengmo">Chengmo Yang</a>, <a href="http://dblp1.uni-trier.de/pers/hc/o/Orailoglu:Alex">Alex Orailoglu</a>:<br /><b>Power-efficient instruction delivery through trace reuse.</b> 192-201<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152185"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/YangO06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/YangO06.xml">XML</a></small></small></li>
<li id="SantanaFRV06"><a href="http://dblp1.uni-trier.de/pers/hc/s/Santana:Oliverio_J=">Oliverio J. Santana</a>, <a href="http://dblp1.uni-trier.de/pers/hc/f/Falc=oacute=n:Ayose">Ayose Falc&#243;n</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp1.uni-trier.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Branch predictor guided instruction decoding.</b> 202-211<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152186"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/SantanaFRV06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/SantanaFRV06.xml">XML</a></small></small></li>
</ul>



<h2>Application-specific optimizations</h2>
 

<ul>
<li id="RajanG06"><a href="http://dblp1.uni-trier.de/pers/hc/r/Rajan:Kaushik">Kaushik Rajan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Govindarajan:Ramaswamy">Ramaswamy Govindarajan</a>:<br /><b>Two-level mapping based cache index selection for packet forwarding engines.</b> 212-221<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152188"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/RajanG06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/RajanG06.xml">XML</a></small></small></li>
<li id="HanFP06"><a href="http://dblp1.uni-trier.de/pers/hc/h/Han:Sung=Chul">Sung-Chul Han</a>, <a href="http://dblp1.uni-trier.de/pers/hc/f/Franchetti:Franz">Franz Franchetti</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/P=uuml=schel:Markus">Markus P&#252;schel</a>:<br /><b>Program generation for the all-pairs shortest path problem.</b> 222-232<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152189"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/HanFP06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/HanFP06.xml">XML</a></small></small></li>
<li id="LuKS06"><a href="http://dblp1.uni-trier.de/pers/hc/l/Lu:Qingda">Qingda Lu</a>, <a href="http://dblp1.uni-trier.de/pers/hc/k/Krishnamoorthy:Sriram">Sriram Krishnamoorthy</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sadayappan:P=">P. Sadayappan</a>:<br /><b>Combining analytical and empirical approaches in tuning matrix transposition.</b> 233-242<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152190"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/LuKS06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/LuKS06.xml">XML</a></small></small></li>
<li id="Kirk06"><a href="http://dblp1.uni-trier.de/pers/hc/k/Kirk:David_B=">David B. Kirk</a>:<br /><b>Processor architecture: too much parallelism?</b> 243<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152158"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/Kirk06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/Kirk06.xml">XML</a></small></small></li>
</ul>



<h2>Out-of-order microarchitecture</h2>
 

<ul>
<li id="SharkeyBP06"><a href="http://dblp1.uni-trier.de/pers/hc/s/Sharkey:Joseph_J=">Joseph J. Sharkey</a>, <a href="http://dblp1.uni-trier.de/pers/hc/b/Balkan:Deniz">Deniz Balkan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Ponomarev:Dmitry">Dmitry Ponomarev</a>:<br /><b>Adaptive reorder buffers for SMT processors.</b> 244-253<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152192"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/SharkeyBP06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/SharkeyBP06.xml">XML</a></small></small></li>
<li id="Mesa-MartinezHR06"><a href="http://dblp1.uni-trier.de/pers/hc/m/Mesa=Martinez:Francisco_J=">Francisco J. Mesa-Martinez</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp1.uni-trier.de/pers/hc/r/Renau:Jose">Jose Renau</a>:<br /><b>SEED: scalable, efficient enforcement of dependences.</b> 254-264<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152193"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/Mesa-MartinezHR06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/Mesa-MartinezHR06.xml">XML</a></small></small></li>
<li id="BalkanSPG06"><a href="http://dblp1.uni-trier.de/pers/hc/b/Balkan:Deniz">Deniz Balkan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Sharkey:Joseph_J=">Joseph J. Sharkey</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Ponomarev:Dmitry">Dmitry Ponomarev</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Ghose:Kanad">Kanad Ghose</a>:<br /><b>SPARTAN: speculative avoidance of register allocations to transient values for performance and energy efficiency.</b> 265-274<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152194"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/BalkanSPG06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/BalkanSPG06.xml">XML</a></small></small></li>
</ul>



<h2>Dependences and register allocation</h2>
 

<ul>
<li id="YangSSP06"><a href="http://dblp1.uni-trier.de/pers/hc/y/Yang:Zhen">Zhen Yang</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Shi:Xudong">Xudong Shi</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Su:Feiqi">Feiqi Su</a>, <a href="http://dblp1.uni-trier.de/pers/hc/p/Peir:Jih=Kwon">Jih-Kwon Peir</a>:<br /><b>Overlapping dependent loads with addressless preload.</b> 275-284<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152196"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/YangSSP06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/YangSSP06.xml">XML</a></small></small></li>
<li id="BaevHG06"><a href="http://dblp1.uni-trier.de/pers/hc/b/Baev:Ivan_D=">Ivan D. Baev</a>, <a href="http://dblp1.uni-trier.de/pers/hc/h/Hank:Richard_E=">Richard E. Hank</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Gross:David_H=">David H. Gross</a>:<br /><b>Prematerialization: reducing register pressure for free.</b> 285-294<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152197"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/BaevHG06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/BaevHG06.xml">XML</a></small></small></li>
<li id="BirchEGS06"><a href="http://dblp1.uni-trier.de/pers/hc/b/Birch:Johnnie">Johnnie Birch</a>, <a href="http://dblp1.uni-trier.de/pers/hc/e/Engelen:Robert_A=_van">Robert A. van Engelen</a>, <a href="http://dblp1.uni-trier.de/pers/hc/g/Gallivan:Kyle_A=">Kyle A. Gallivan</a>, <a href="http://dblp1.uni-trier.de/pers/hc/s/Shou:Yixin">Yixin Shou</a>:<br /><b>An empirical evaluation of chains of recurrences for array dependence testing.</b> 295-304<br /><small><a href="http://doi.acm.org/10.1145/1152154.1152198"><i>Electronic Edition</i></a> <small><a href="http://dblp1.uni-trier.de/rec/bib/conf/IEEEpact/BirchEGS06.bib">BibTeX</a></small> <small><a href="http://dblp1.uni-trier.de/rec/xml/conf/IEEEpact/BirchEGS06.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp1.uni-trier.de/db/">Home</a> | <a href="http://dblp1.uni-trier.de/db/conf/">Conferences</a> | <a href="http://dblp1.uni-trier.de/db/journals/">Journals</a> | <a href="http://dblp1.uni-trier.de/db/series/">Series</a> | <a href="http://dblp1.uni-trier.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp1.uni-trier.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:37 CET by the <a href="http://dblp1.uni-trier.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp1.uni-trier.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp1.uni-trier.de/db/copyright">legal information page</a></small></body></html>
