#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pin_1 */
Pin_1__0__AG EQU CYREG_PRT0_AG
Pin_1__0__AMUX EQU CYREG_PRT0_AMUX
Pin_1__0__BIE EQU CYREG_PRT0_BIE
Pin_1__0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__0__BYP EQU CYREG_PRT0_BYP
Pin_1__0__CTL EQU CYREG_PRT0_CTL
Pin_1__0__DM0 EQU CYREG_PRT0_DM0
Pin_1__0__DM1 EQU CYREG_PRT0_DM1
Pin_1__0__DM2 EQU CYREG_PRT0_DM2
Pin_1__0__DR EQU CYREG_PRT0_DR
Pin_1__0__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_1__0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__0__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__0__MASK EQU 0x01
Pin_1__0__PC EQU CYREG_PRT0_PC0
Pin_1__0__PORT EQU 0
Pin_1__0__PRT EQU CYREG_PRT0_PRT
Pin_1__0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__0__PS EQU CYREG_PRT0_PS
Pin_1__0__SHIFT EQU 0
Pin_1__0__SLW EQU CYREG_PRT0_SLW
Pin_1__1__AG EQU CYREG_PRT0_AG
Pin_1__1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__1__BIE EQU CYREG_PRT0_BIE
Pin_1__1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__1__BYP EQU CYREG_PRT0_BYP
Pin_1__1__CTL EQU CYREG_PRT0_CTL
Pin_1__1__DM0 EQU CYREG_PRT0_DM0
Pin_1__1__DM1 EQU CYREG_PRT0_DM1
Pin_1__1__DM2 EQU CYREG_PRT0_DM2
Pin_1__1__DR EQU CYREG_PRT0_DR
Pin_1__1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_1__1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__1__MASK EQU 0x02
Pin_1__1__PC EQU CYREG_PRT0_PC1
Pin_1__1__PORT EQU 0
Pin_1__1__PRT EQU CYREG_PRT0_PRT
Pin_1__1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__1__PS EQU CYREG_PRT0_PS
Pin_1__1__SHIFT EQU 1
Pin_1__1__SLW EQU CYREG_PRT0_SLW
Pin_1__10__AG EQU CYREG_PRT2_AG
Pin_1__10__AMUX EQU CYREG_PRT2_AMUX
Pin_1__10__BIE EQU CYREG_PRT2_BIE
Pin_1__10__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__10__BYP EQU CYREG_PRT2_BYP
Pin_1__10__CTL EQU CYREG_PRT2_CTL
Pin_1__10__DM0 EQU CYREG_PRT2_DM0
Pin_1__10__DM1 EQU CYREG_PRT2_DM1
Pin_1__10__DM2 EQU CYREG_PRT2_DM2
Pin_1__10__DR EQU CYREG_PRT2_DR
Pin_1__10__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__10__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_1__10__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__10__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__10__MASK EQU 0x04
Pin_1__10__PC EQU CYREG_PRT2_PC2
Pin_1__10__PORT EQU 2
Pin_1__10__PRT EQU CYREG_PRT2_PRT
Pin_1__10__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__10__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__10__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__10__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__10__PS EQU CYREG_PRT2_PS
Pin_1__10__SHIFT EQU 2
Pin_1__10__SLW EQU CYREG_PRT2_SLW
Pin_1__11__AG EQU CYREG_PRT2_AG
Pin_1__11__AMUX EQU CYREG_PRT2_AMUX
Pin_1__11__BIE EQU CYREG_PRT2_BIE
Pin_1__11__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__11__BYP EQU CYREG_PRT2_BYP
Pin_1__11__CTL EQU CYREG_PRT2_CTL
Pin_1__11__DM0 EQU CYREG_PRT2_DM0
Pin_1__11__DM1 EQU CYREG_PRT2_DM1
Pin_1__11__DM2 EQU CYREG_PRT2_DM2
Pin_1__11__DR EQU CYREG_PRT2_DR
Pin_1__11__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__11__INTTYPE EQU CYREG_PICU2_INTTYPE3
Pin_1__11__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__11__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__11__MASK EQU 0x08
Pin_1__11__PC EQU CYREG_PRT2_PC3
Pin_1__11__PORT EQU 2
Pin_1__11__PRT EQU CYREG_PRT2_PRT
Pin_1__11__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__11__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__11__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__11__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__11__PS EQU CYREG_PRT2_PS
Pin_1__11__SHIFT EQU 3
Pin_1__11__SLW EQU CYREG_PRT2_SLW
Pin_1__12__AG EQU CYREG_PRT2_AG
Pin_1__12__AMUX EQU CYREG_PRT2_AMUX
Pin_1__12__BIE EQU CYREG_PRT2_BIE
Pin_1__12__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__12__BYP EQU CYREG_PRT2_BYP
Pin_1__12__CTL EQU CYREG_PRT2_CTL
Pin_1__12__DM0 EQU CYREG_PRT2_DM0
Pin_1__12__DM1 EQU CYREG_PRT2_DM1
Pin_1__12__DM2 EQU CYREG_PRT2_DM2
Pin_1__12__DR EQU CYREG_PRT2_DR
Pin_1__12__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__12__INTTYPE EQU CYREG_PICU2_INTTYPE4
Pin_1__12__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__12__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__12__MASK EQU 0x10
Pin_1__12__PC EQU CYREG_PRT2_PC4
Pin_1__12__PORT EQU 2
Pin_1__12__PRT EQU CYREG_PRT2_PRT
Pin_1__12__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__12__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__12__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__12__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__12__PS EQU CYREG_PRT2_PS
Pin_1__12__SHIFT EQU 4
Pin_1__12__SLW EQU CYREG_PRT2_SLW
Pin_1__13__AG EQU CYREG_PRT2_AG
Pin_1__13__AMUX EQU CYREG_PRT2_AMUX
Pin_1__13__BIE EQU CYREG_PRT2_BIE
Pin_1__13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__13__BYP EQU CYREG_PRT2_BYP
Pin_1__13__CTL EQU CYREG_PRT2_CTL
Pin_1__13__DM0 EQU CYREG_PRT2_DM0
Pin_1__13__DM1 EQU CYREG_PRT2_DM1
Pin_1__13__DM2 EQU CYREG_PRT2_DM2
Pin_1__13__DR EQU CYREG_PRT2_DR
Pin_1__13__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__13__INTTYPE EQU CYREG_PICU2_INTTYPE5
Pin_1__13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__13__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__13__MASK EQU 0x20
Pin_1__13__PC EQU CYREG_PRT2_PC5
Pin_1__13__PORT EQU 2
Pin_1__13__PRT EQU CYREG_PRT2_PRT
Pin_1__13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__13__PS EQU CYREG_PRT2_PS
Pin_1__13__SHIFT EQU 5
Pin_1__13__SLW EQU CYREG_PRT2_SLW
Pin_1__14__AG EQU CYREG_PRT2_AG
Pin_1__14__AMUX EQU CYREG_PRT2_AMUX
Pin_1__14__BIE EQU CYREG_PRT2_BIE
Pin_1__14__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__14__BYP EQU CYREG_PRT2_BYP
Pin_1__14__CTL EQU CYREG_PRT2_CTL
Pin_1__14__DM0 EQU CYREG_PRT2_DM0
Pin_1__14__DM1 EQU CYREG_PRT2_DM1
Pin_1__14__DM2 EQU CYREG_PRT2_DM2
Pin_1__14__DR EQU CYREG_PRT2_DR
Pin_1__14__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__14__INTTYPE EQU CYREG_PICU2_INTTYPE6
Pin_1__14__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__14__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__14__MASK EQU 0x40
Pin_1__14__PC EQU CYREG_PRT2_PC6
Pin_1__14__PORT EQU 2
Pin_1__14__PRT EQU CYREG_PRT2_PRT
Pin_1__14__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__14__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__14__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__14__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__14__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__14__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__14__PS EQU CYREG_PRT2_PS
Pin_1__14__SHIFT EQU 6
Pin_1__14__SLW EQU CYREG_PRT2_SLW
Pin_1__15__AG EQU CYREG_PRT2_AG
Pin_1__15__AMUX EQU CYREG_PRT2_AMUX
Pin_1__15__BIE EQU CYREG_PRT2_BIE
Pin_1__15__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__15__BYP EQU CYREG_PRT2_BYP
Pin_1__15__CTL EQU CYREG_PRT2_CTL
Pin_1__15__DM0 EQU CYREG_PRT2_DM0
Pin_1__15__DM1 EQU CYREG_PRT2_DM1
Pin_1__15__DM2 EQU CYREG_PRT2_DM2
Pin_1__15__DR EQU CYREG_PRT2_DR
Pin_1__15__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__15__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_1__15__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__15__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__15__MASK EQU 0x80
Pin_1__15__PC EQU CYREG_PRT2_PC7
Pin_1__15__PORT EQU 2
Pin_1__15__PRT EQU CYREG_PRT2_PRT
Pin_1__15__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__15__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__15__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__15__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__15__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__15__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__15__PS EQU CYREG_PRT2_PS
Pin_1__15__SHIFT EQU 7
Pin_1__15__SLW EQU CYREG_PRT2_SLW
Pin_1__16__AG EQU CYREG_PRT3_AG
Pin_1__16__AMUX EQU CYREG_PRT3_AMUX
Pin_1__16__BIE EQU CYREG_PRT3_BIE
Pin_1__16__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__16__BYP EQU CYREG_PRT3_BYP
Pin_1__16__CTL EQU CYREG_PRT3_CTL
Pin_1__16__DM0 EQU CYREG_PRT3_DM0
Pin_1__16__DM1 EQU CYREG_PRT3_DM1
Pin_1__16__DM2 EQU CYREG_PRT3_DM2
Pin_1__16__DR EQU CYREG_PRT3_DR
Pin_1__16__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__16__INTTYPE EQU CYREG_PICU3_INTTYPE0
Pin_1__16__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__16__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__16__MASK EQU 0x01
Pin_1__16__PC EQU CYREG_PRT3_PC0
Pin_1__16__PORT EQU 3
Pin_1__16__PRT EQU CYREG_PRT3_PRT
Pin_1__16__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__16__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__16__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__16__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__16__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__16__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__16__PS EQU CYREG_PRT3_PS
Pin_1__16__SHIFT EQU 0
Pin_1__16__SLW EQU CYREG_PRT3_SLW
Pin_1__17__AG EQU CYREG_PRT3_AG
Pin_1__17__AMUX EQU CYREG_PRT3_AMUX
Pin_1__17__BIE EQU CYREG_PRT3_BIE
Pin_1__17__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__17__BYP EQU CYREG_PRT3_BYP
Pin_1__17__CTL EQU CYREG_PRT3_CTL
Pin_1__17__DM0 EQU CYREG_PRT3_DM0
Pin_1__17__DM1 EQU CYREG_PRT3_DM1
Pin_1__17__DM2 EQU CYREG_PRT3_DM2
Pin_1__17__DR EQU CYREG_PRT3_DR
Pin_1__17__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__17__INTTYPE EQU CYREG_PICU3_INTTYPE1
Pin_1__17__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__17__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__17__MASK EQU 0x02
Pin_1__17__PC EQU CYREG_PRT3_PC1
Pin_1__17__PORT EQU 3
Pin_1__17__PRT EQU CYREG_PRT3_PRT
Pin_1__17__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__17__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__17__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__17__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__17__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__17__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__17__PS EQU CYREG_PRT3_PS
Pin_1__17__SHIFT EQU 1
Pin_1__17__SLW EQU CYREG_PRT3_SLW
Pin_1__18__AG EQU CYREG_PRT3_AG
Pin_1__18__AMUX EQU CYREG_PRT3_AMUX
Pin_1__18__BIE EQU CYREG_PRT3_BIE
Pin_1__18__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__18__BYP EQU CYREG_PRT3_BYP
Pin_1__18__CTL EQU CYREG_PRT3_CTL
Pin_1__18__DM0 EQU CYREG_PRT3_DM0
Pin_1__18__DM1 EQU CYREG_PRT3_DM1
Pin_1__18__DM2 EQU CYREG_PRT3_DM2
Pin_1__18__DR EQU CYREG_PRT3_DR
Pin_1__18__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__18__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_1__18__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__18__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__18__MASK EQU 0x04
Pin_1__18__PC EQU CYREG_PRT3_PC2
Pin_1__18__PORT EQU 3
Pin_1__18__PRT EQU CYREG_PRT3_PRT
Pin_1__18__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__18__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__18__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__18__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__18__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__18__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__18__PS EQU CYREG_PRT3_PS
Pin_1__18__SHIFT EQU 2
Pin_1__18__SLW EQU CYREG_PRT3_SLW
Pin_1__19__AG EQU CYREG_PRT3_AG
Pin_1__19__AMUX EQU CYREG_PRT3_AMUX
Pin_1__19__BIE EQU CYREG_PRT3_BIE
Pin_1__19__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__19__BYP EQU CYREG_PRT3_BYP
Pin_1__19__CTL EQU CYREG_PRT3_CTL
Pin_1__19__DM0 EQU CYREG_PRT3_DM0
Pin_1__19__DM1 EQU CYREG_PRT3_DM1
Pin_1__19__DM2 EQU CYREG_PRT3_DM2
Pin_1__19__DR EQU CYREG_PRT3_DR
Pin_1__19__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__19__INTTYPE EQU CYREG_PICU3_INTTYPE3
Pin_1__19__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__19__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__19__MASK EQU 0x08
Pin_1__19__PC EQU CYREG_PRT3_PC3
Pin_1__19__PORT EQU 3
Pin_1__19__PRT EQU CYREG_PRT3_PRT
Pin_1__19__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__19__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__19__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__19__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__19__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__19__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__19__PS EQU CYREG_PRT3_PS
Pin_1__19__SHIFT EQU 3
Pin_1__19__SLW EQU CYREG_PRT3_SLW
Pin_1__2__AG EQU CYREG_PRT0_AG
Pin_1__2__AMUX EQU CYREG_PRT0_AMUX
Pin_1__2__BIE EQU CYREG_PRT0_BIE
Pin_1__2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__2__BYP EQU CYREG_PRT0_BYP
Pin_1__2__CTL EQU CYREG_PRT0_CTL
Pin_1__2__DM0 EQU CYREG_PRT0_DM0
Pin_1__2__DM1 EQU CYREG_PRT0_DM1
Pin_1__2__DM2 EQU CYREG_PRT0_DM2
Pin_1__2__DR EQU CYREG_PRT0_DR
Pin_1__2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_1__2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__2__MASK EQU 0x04
Pin_1__2__PC EQU CYREG_PRT0_PC2
Pin_1__2__PORT EQU 0
Pin_1__2__PRT EQU CYREG_PRT0_PRT
Pin_1__2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__2__PS EQU CYREG_PRT0_PS
Pin_1__2__SHIFT EQU 2
Pin_1__2__SLW EQU CYREG_PRT0_SLW
Pin_1__20__AG EQU CYREG_PRT3_AG
Pin_1__20__AMUX EQU CYREG_PRT3_AMUX
Pin_1__20__BIE EQU CYREG_PRT3_BIE
Pin_1__20__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__20__BYP EQU CYREG_PRT3_BYP
Pin_1__20__CTL EQU CYREG_PRT3_CTL
Pin_1__20__DM0 EQU CYREG_PRT3_DM0
Pin_1__20__DM1 EQU CYREG_PRT3_DM1
Pin_1__20__DM2 EQU CYREG_PRT3_DM2
Pin_1__20__DR EQU CYREG_PRT3_DR
Pin_1__20__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__20__INTTYPE EQU CYREG_PICU3_INTTYPE4
Pin_1__20__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__20__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__20__MASK EQU 0x10
Pin_1__20__PC EQU CYREG_PRT3_PC4
Pin_1__20__PORT EQU 3
Pin_1__20__PRT EQU CYREG_PRT3_PRT
Pin_1__20__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__20__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__20__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__20__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__20__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__20__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__20__PS EQU CYREG_PRT3_PS
Pin_1__20__SHIFT EQU 4
Pin_1__20__SLW EQU CYREG_PRT3_SLW
Pin_1__21__AG EQU CYREG_PRT3_AG
Pin_1__21__AMUX EQU CYREG_PRT3_AMUX
Pin_1__21__BIE EQU CYREG_PRT3_BIE
Pin_1__21__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__21__BYP EQU CYREG_PRT3_BYP
Pin_1__21__CTL EQU CYREG_PRT3_CTL
Pin_1__21__DM0 EQU CYREG_PRT3_DM0
Pin_1__21__DM1 EQU CYREG_PRT3_DM1
Pin_1__21__DM2 EQU CYREG_PRT3_DM2
Pin_1__21__DR EQU CYREG_PRT3_DR
Pin_1__21__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__21__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_1__21__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__21__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__21__MASK EQU 0x20
Pin_1__21__PC EQU CYREG_PRT3_PC5
Pin_1__21__PORT EQU 3
Pin_1__21__PRT EQU CYREG_PRT3_PRT
Pin_1__21__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__21__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__21__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__21__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__21__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__21__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__21__PS EQU CYREG_PRT3_PS
Pin_1__21__SHIFT EQU 5
Pin_1__21__SLW EQU CYREG_PRT3_SLW
Pin_1__22__AG EQU CYREG_PRT3_AG
Pin_1__22__AMUX EQU CYREG_PRT3_AMUX
Pin_1__22__BIE EQU CYREG_PRT3_BIE
Pin_1__22__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__22__BYP EQU CYREG_PRT3_BYP
Pin_1__22__CTL EQU CYREG_PRT3_CTL
Pin_1__22__DM0 EQU CYREG_PRT3_DM0
Pin_1__22__DM1 EQU CYREG_PRT3_DM1
Pin_1__22__DM2 EQU CYREG_PRT3_DM2
Pin_1__22__DR EQU CYREG_PRT3_DR
Pin_1__22__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__22__INTTYPE EQU CYREG_PICU3_INTTYPE6
Pin_1__22__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__22__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__22__MASK EQU 0x40
Pin_1__22__PC EQU CYREG_PRT3_PC6
Pin_1__22__PORT EQU 3
Pin_1__22__PRT EQU CYREG_PRT3_PRT
Pin_1__22__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__22__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__22__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__22__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__22__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__22__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__22__PS EQU CYREG_PRT3_PS
Pin_1__22__SHIFT EQU 6
Pin_1__22__SLW EQU CYREG_PRT3_SLW
Pin_1__23__AG EQU CYREG_PRT3_AG
Pin_1__23__AMUX EQU CYREG_PRT3_AMUX
Pin_1__23__BIE EQU CYREG_PRT3_BIE
Pin_1__23__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_1__23__BYP EQU CYREG_PRT3_BYP
Pin_1__23__CTL EQU CYREG_PRT3_CTL
Pin_1__23__DM0 EQU CYREG_PRT3_DM0
Pin_1__23__DM1 EQU CYREG_PRT3_DM1
Pin_1__23__DM2 EQU CYREG_PRT3_DM2
Pin_1__23__DR EQU CYREG_PRT3_DR
Pin_1__23__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_1__23__INTTYPE EQU CYREG_PICU3_INTTYPE7
Pin_1__23__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_1__23__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_1__23__MASK EQU 0x80
Pin_1__23__PC EQU CYREG_PRT3_PC7
Pin_1__23__PORT EQU 3
Pin_1__23__PRT EQU CYREG_PRT3_PRT
Pin_1__23__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_1__23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_1__23__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_1__23__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_1__23__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_1__23__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_1__23__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_1__23__PS EQU CYREG_PRT3_PS
Pin_1__23__SHIFT EQU 7
Pin_1__23__SLW EQU CYREG_PRT3_SLW
Pin_1__3__AG EQU CYREG_PRT0_AG
Pin_1__3__AMUX EQU CYREG_PRT0_AMUX
Pin_1__3__BIE EQU CYREG_PRT0_BIE
Pin_1__3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__3__BYP EQU CYREG_PRT0_BYP
Pin_1__3__CTL EQU CYREG_PRT0_CTL
Pin_1__3__DM0 EQU CYREG_PRT0_DM0
Pin_1__3__DM1 EQU CYREG_PRT0_DM1
Pin_1__3__DM2 EQU CYREG_PRT0_DM2
Pin_1__3__DR EQU CYREG_PRT0_DR
Pin_1__3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_1__3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__3__MASK EQU 0x08
Pin_1__3__PC EQU CYREG_PRT0_PC3
Pin_1__3__PORT EQU 0
Pin_1__3__PRT EQU CYREG_PRT0_PRT
Pin_1__3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__3__PS EQU CYREG_PRT0_PS
Pin_1__3__SHIFT EQU 3
Pin_1__3__SLW EQU CYREG_PRT0_SLW
Pin_1__4__AG EQU CYREG_PRT0_AG
Pin_1__4__AMUX EQU CYREG_PRT0_AMUX
Pin_1__4__BIE EQU CYREG_PRT0_BIE
Pin_1__4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__4__BYP EQU CYREG_PRT0_BYP
Pin_1__4__CTL EQU CYREG_PRT0_CTL
Pin_1__4__DM0 EQU CYREG_PRT0_DM0
Pin_1__4__DM1 EQU CYREG_PRT0_DM1
Pin_1__4__DM2 EQU CYREG_PRT0_DM2
Pin_1__4__DR EQU CYREG_PRT0_DR
Pin_1__4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_1__4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__4__MASK EQU 0x10
Pin_1__4__PC EQU CYREG_PRT0_PC4
Pin_1__4__PORT EQU 0
Pin_1__4__PRT EQU CYREG_PRT0_PRT
Pin_1__4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__4__PS EQU CYREG_PRT0_PS
Pin_1__4__SHIFT EQU 4
Pin_1__4__SLW EQU CYREG_PRT0_SLW
Pin_1__5__AG EQU CYREG_PRT0_AG
Pin_1__5__AMUX EQU CYREG_PRT0_AMUX
Pin_1__5__BIE EQU CYREG_PRT0_BIE
Pin_1__5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__5__BYP EQU CYREG_PRT0_BYP
Pin_1__5__CTL EQU CYREG_PRT0_CTL
Pin_1__5__DM0 EQU CYREG_PRT0_DM0
Pin_1__5__DM1 EQU CYREG_PRT0_DM1
Pin_1__5__DM2 EQU CYREG_PRT0_DM2
Pin_1__5__DR EQU CYREG_PRT0_DR
Pin_1__5__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_1__5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__5__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__5__MASK EQU 0x20
Pin_1__5__PC EQU CYREG_PRT0_PC5
Pin_1__5__PORT EQU 0
Pin_1__5__PRT EQU CYREG_PRT0_PRT
Pin_1__5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__5__PS EQU CYREG_PRT0_PS
Pin_1__5__SHIFT EQU 5
Pin_1__5__SLW EQU CYREG_PRT0_SLW
Pin_1__6__AG EQU CYREG_PRT0_AG
Pin_1__6__AMUX EQU CYREG_PRT0_AMUX
Pin_1__6__BIE EQU CYREG_PRT0_BIE
Pin_1__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__6__BYP EQU CYREG_PRT0_BYP
Pin_1__6__CTL EQU CYREG_PRT0_CTL
Pin_1__6__DM0 EQU CYREG_PRT0_DM0
Pin_1__6__DM1 EQU CYREG_PRT0_DM1
Pin_1__6__DM2 EQU CYREG_PRT0_DM2
Pin_1__6__DR EQU CYREG_PRT0_DR
Pin_1__6__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_1__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__6__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__6__MASK EQU 0x40
Pin_1__6__PC EQU CYREG_PRT0_PC6
Pin_1__6__PORT EQU 0
Pin_1__6__PRT EQU CYREG_PRT0_PRT
Pin_1__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__6__PS EQU CYREG_PRT0_PS
Pin_1__6__SHIFT EQU 6
Pin_1__6__SLW EQU CYREG_PRT0_SLW
Pin_1__7__AG EQU CYREG_PRT0_AG
Pin_1__7__AMUX EQU CYREG_PRT0_AMUX
Pin_1__7__BIE EQU CYREG_PRT0_BIE
Pin_1__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__7__BYP EQU CYREG_PRT0_BYP
Pin_1__7__CTL EQU CYREG_PRT0_CTL
Pin_1__7__DM0 EQU CYREG_PRT0_DM0
Pin_1__7__DM1 EQU CYREG_PRT0_DM1
Pin_1__7__DM2 EQU CYREG_PRT0_DM2
Pin_1__7__DR EQU CYREG_PRT0_DR
Pin_1__7__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_1__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__7__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__7__MASK EQU 0x80
Pin_1__7__PC EQU CYREG_PRT0_PC7
Pin_1__7__PORT EQU 0
Pin_1__7__PRT EQU CYREG_PRT0_PRT
Pin_1__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__7__PS EQU CYREG_PRT0_PS
Pin_1__7__SHIFT EQU 7
Pin_1__7__SLW EQU CYREG_PRT0_SLW
Pin_1__8__AG EQU CYREG_PRT2_AG
Pin_1__8__AMUX EQU CYREG_PRT2_AMUX
Pin_1__8__BIE EQU CYREG_PRT2_BIE
Pin_1__8__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__8__BYP EQU CYREG_PRT2_BYP
Pin_1__8__CTL EQU CYREG_PRT2_CTL
Pin_1__8__DM0 EQU CYREG_PRT2_DM0
Pin_1__8__DM1 EQU CYREG_PRT2_DM1
Pin_1__8__DM2 EQU CYREG_PRT2_DM2
Pin_1__8__DR EQU CYREG_PRT2_DR
Pin_1__8__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__8__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_1__8__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__8__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__8__MASK EQU 0x01
Pin_1__8__PC EQU CYREG_PRT2_PC0
Pin_1__8__PORT EQU 2
Pin_1__8__PRT EQU CYREG_PRT2_PRT
Pin_1__8__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__8__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__8__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__8__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__8__PS EQU CYREG_PRT2_PS
Pin_1__8__SHIFT EQU 0
Pin_1__8__SLW EQU CYREG_PRT2_SLW
Pin_1__9__AG EQU CYREG_PRT2_AG
Pin_1__9__AMUX EQU CYREG_PRT2_AMUX
Pin_1__9__BIE EQU CYREG_PRT2_BIE
Pin_1__9__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_1__9__BYP EQU CYREG_PRT2_BYP
Pin_1__9__CTL EQU CYREG_PRT2_CTL
Pin_1__9__DM0 EQU CYREG_PRT2_DM0
Pin_1__9__DM1 EQU CYREG_PRT2_DM1
Pin_1__9__DM2 EQU CYREG_PRT2_DM2
Pin_1__9__DR EQU CYREG_PRT2_DR
Pin_1__9__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_1__9__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_1__9__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_1__9__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_1__9__MASK EQU 0x02
Pin_1__9__PC EQU CYREG_PRT2_PC1
Pin_1__9__PORT EQU 2
Pin_1__9__PRT EQU CYREG_PRT2_PRT
Pin_1__9__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_1__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_1__9__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_1__9__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_1__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_1__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_1__9__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_1__9__PS EQU CYREG_PRT2_PS
Pin_1__9__SHIFT EQU 1
Pin_1__9__SLW EQU CYREG_PRT2_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* USBFS_1_arb_int */
USBFS_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_arb_int__INTC_MASK EQU 0x400000
USBFS_1_arb_int__INTC_NUMBER EQU 22
USBFS_1_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_1_bus_reset */
USBFS_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_bus_reset__INTC_MASK EQU 0x800000
USBFS_1_bus_reset__INTC_NUMBER EQU 23
USBFS_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_1_Dm */
USBFS_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_1_Dm__0__MASK EQU 0x80
USBFS_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_1_Dm__0__PORT EQU 15
USBFS_1_Dm__0__SHIFT EQU 7
USBFS_1_Dm__AG EQU CYREG_PRT15_AG
USBFS_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dm__DR EQU CYREG_PRT15_DR
USBFS_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dm__MASK EQU 0x80
USBFS_1_Dm__PORT EQU 15
USBFS_1_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dm__PS EQU CYREG_PRT15_PS
USBFS_1_Dm__SHIFT EQU 7
USBFS_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBFS_1_Dp */
USBFS_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_1_Dp__0__MASK EQU 0x40
USBFS_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_1_Dp__0__PORT EQU 15
USBFS_1_Dp__0__SHIFT EQU 6
USBFS_1_Dp__AG EQU CYREG_PRT15_AG
USBFS_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dp__DR EQU CYREG_PRT15_DR
USBFS_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dp__MASK EQU 0x40
USBFS_1_Dp__PORT EQU 15
USBFS_1_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dp__PS EQU CYREG_PRT15_PS
USBFS_1_Dp__SHIFT EQU 6
USBFS_1_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBFS_1_dp_int */
USBFS_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_dp_int__INTC_MASK EQU 0x1000
USBFS_1_dp_int__INTC_NUMBER EQU 12
USBFS_1_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_1_ep_0 */
USBFS_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_0__INTC_MASK EQU 0x1000000
USBFS_1_ep_0__INTC_NUMBER EQU 24
USBFS_1_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_1_ep_1 */
USBFS_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_1__INTC_MASK EQU 0x01
USBFS_1_ep_1__INTC_NUMBER EQU 0
USBFS_1_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBFS_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_1_ord_int */
USBFS_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ord_int__INTC_MASK EQU 0x2000000
USBFS_1_ord_int__INTC_NUMBER EQU 25
USBFS_1_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_1_sof_int */
USBFS_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_sof_int__INTC_MASK EQU 0x200000
USBFS_1_sof_int__INTC_NUMBER EQU 21
USBFS_1_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBFS_1_USB */
USBFS_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_1_USB__CR0 EQU CYREG_USB_CR0
USBFS_1_USB__CR1 EQU CYREG_USB_CR1
USBFS_1_USB__CWA EQU CYREG_USB_CWA
USBFS_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_1_USB__PM_ACT_MSK EQU 0x01
USBFS_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_1_USB__PM_STBY_MSK EQU 0x01
USBFS_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_1_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_1_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Status_Reg_1 */
Status_Reg_1_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_1_sts_sts_reg__0__POS EQU 0
Status_Reg_1_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_1_sts_sts_reg__1__POS EQU 1
Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Status_Reg_1_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_1_sts_sts_reg__2__POS EQU 2
Status_Reg_1_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_1_sts_sts_reg__3__POS EQU 3
Status_Reg_1_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_1_sts_sts_reg__4__POS EQU 4
Status_Reg_1_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_1_sts_sts_reg__5__POS EQU 5
Status_Reg_1_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_1_sts_sts_reg__6__POS EQU 6
Status_Reg_1_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_1_sts_sts_reg__7__POS EQU 7
Status_Reg_1_sts_sts_reg__MASK EQU 0xFF
Status_Reg_1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Status_Reg_1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* Status_Reg_2 */
Status_Reg_2_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_2_sts_sts_reg__0__POS EQU 0
Status_Reg_2_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_2_sts_sts_reg__1__POS EQU 1
Status_Reg_2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Status_Reg_2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Status_Reg_2_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_2_sts_sts_reg__2__POS EQU 2
Status_Reg_2_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_2_sts_sts_reg__3__POS EQU 3
Status_Reg_2_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_2_sts_sts_reg__4__POS EQU 4
Status_Reg_2_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_2_sts_sts_reg__5__POS EQU 5
Status_Reg_2_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_2_sts_sts_reg__6__POS EQU 6
Status_Reg_2_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_2_sts_sts_reg__7__POS EQU 7
Status_Reg_2_sts_sts_reg__MASK EQU 0xFF
Status_Reg_2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB04_MSK
Status_Reg_2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Status_Reg_2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Status_Reg_3 */
Status_Reg_3_sts_sts_reg__0__MASK EQU 0x01
Status_Reg_3_sts_sts_reg__0__POS EQU 0
Status_Reg_3_sts_sts_reg__1__MASK EQU 0x02
Status_Reg_3_sts_sts_reg__1__POS EQU 1
Status_Reg_3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Status_Reg_3_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Status_Reg_3_sts_sts_reg__2__MASK EQU 0x04
Status_Reg_3_sts_sts_reg__2__POS EQU 2
Status_Reg_3_sts_sts_reg__3__MASK EQU 0x08
Status_Reg_3_sts_sts_reg__3__POS EQU 3
Status_Reg_3_sts_sts_reg__4__MASK EQU 0x10
Status_Reg_3_sts_sts_reg__4__POS EQU 4
Status_Reg_3_sts_sts_reg__5__MASK EQU 0x20
Status_Reg_3_sts_sts_reg__5__POS EQU 5
Status_Reg_3_sts_sts_reg__6__MASK EQU 0x40
Status_Reg_3_sts_sts_reg__6__POS EQU 6
Status_Reg_3_sts_sts_reg__7__MASK EQU 0x80
Status_Reg_3_sts_sts_reg__7__POS EQU 7
Status_Reg_3_sts_sts_reg__MASK EQU 0xFF
Status_Reg_3_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
Status_Reg_3_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Status_Reg_3_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
