vlib work
vmap work work
project new . simulation work modelsim.ini 0
project open simulation
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_lsq_lsq2_core.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/join.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/mem_to_bram.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/cond_br_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_cmpi_0.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/merge_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/fork_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/mem_controller_storeless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/elastic_fifo_inner.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/mc_support.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/bicg.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/addi.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/sink.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_constant_1.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/mux.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/cond_br.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/oehb.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/tehb_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_lsq_lsq2.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/elastic_fifo_inner_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/bicg_wrapper.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/tfifo_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/delay_buffer.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/source.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_lsq_lsq3_core.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/trunci.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_constant_2.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/control_merge_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/tb_bicg.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/extsi.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/single_argument.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/oehb_dataless.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_lsq_lsq3.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/tfifo.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/store.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/load.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/simpackage.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/types.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/tehb.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/two_port_RAM.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/muli.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_constant_0.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/handshake_fork.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/eager_fork_register_block.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/logic.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/tb_join.vhd
project addfile /beta/rouzbeh/clean/dynamatic/skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/out/sim/HDL_SRC/lazy_fork_dataless.vhd
project calculateorder
project compileall
eval vsim tb
log -r *
run -all
exit
