###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:43:19 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[0] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                 17.153
= Slack Time                    2.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |    2.268 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    2.268 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.686 | 0.706 |   0.706 |    2.974 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M   | 0.205 | 0.191 |   0.897 |    3.165 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M   | 0.101 | 0.258 |   1.155 |    3.423 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M   | 0.114 | 0.213 |   1.368 |    3.636 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M   | 0.164 | 0.317 |   1.685 |    3.953 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M | 0.126 | 0.255 |   1.940 |    4.208 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.116 | 0.483 |   2.423 |    4.691 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M   | 0.287 | 0.329 |   2.752 |    5.020 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M | 0.140 | 0.296 |   3.048 |    5.316 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.473 |   3.520 |    5.788 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.316 |   3.837 |    6.105 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M   | 0.221 | 0.293 |   4.130 |    6.397 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M | 0.132 | 0.256 |   4.385 |    6.653 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   4.856 |    7.123 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   5.191 |    7.459 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.114 | 0.312 |   5.503 |    7.771 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M   | 0.259 | 0.316 |   5.819 |    8.087 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.124 | 0.259 |   6.079 |    8.346 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.135 | 0.474 |   6.552 |    8.820 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.342 |   6.894 |    9.162 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.232 |    9.500 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   7.546 |    9.814 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.989 |   10.257 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.136 | 0.286 |   8.275 |   10.543 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.468 |   8.743 |   11.011 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.135 | 0.345 |   9.089 |   11.357 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.135 | 0.347 |   9.436 |   11.703 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.128 | 0.337 |   9.773 |   12.041 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.114 | 0.313 |  10.086 |   12.354 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M   | 0.345 | 0.368 |  10.454 |   12.722 | 
     | ALU_UNIT/div_25/U60                       | S0 v -> Y v  | CLKMX2X2M | 0.139 | 0.294 |  10.748 |   13.016 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.469 |  11.217 |   13.485 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.340 |  11.557 |   13.824 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.133 | 0.343 |  11.900 |   14.167 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.135 | 0.346 |  12.246 |   14.514 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.130 | 0.340 |  12.586 |   14.854 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |  12.901 |   15.168 | 
     | ALU_UNIT/div_25/U71                       | A v -> Y v   | AND2X1M   | 0.456 | 0.435 |  13.336 |   15.603 | 
     | ALU_UNIT/div_25/U61                       | S0 v -> Y v  | CLKMX2X2M | 0.104 | 0.288 |  13.623 |   15.891 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFX2M   | 0.134 | 0.466 |  14.090 |   16.357 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFX2M   | 0.136 | 0.348 |  14.438 |   16.706 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFX2M   | 0.134 | 0.346 |  14.784 |   17.051 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFX2M   | 0.142 | 0.358 |  15.141 |   17.409 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFX2M   | 0.129 | 0.340 |  15.482 |   17.749 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFX2M   | 0.136 | 0.347 |  15.829 |   18.096 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFX2M   | 0.128 | 0.338 |  16.167 |   18.434 | 
     | ALU_UNIT/U36                              | C0 v -> Y ^  | AOI222X1M | 0.665 | 0.522 |  16.689 |   18.956 | 
     | ALU_UNIT/U86                              | A1 ^ -> Y v  | AOI31X2M  | 0.162 | 0.162 |  16.850 |   19.118 | 
     | ALU_UNIT/U85                              | B0 v -> Y v  | AO21XLM   | 0.123 | 0.303 |  17.153 |   19.421 | 
     | ALU_UNIT/\ALU_OUT_reg[0]                  | D v          | SDFFQX2M  | 0.123 | 0.000 |  17.153 |   19.421 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -2.268 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -2.268 | 
     | ALU_UNIT/\ALU_OUT_reg[0]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |   -2.268 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[1] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                 14.160
= Slack Time                    5.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |    5.261 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    5.261 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.686 | 0.706 |   0.706 |    5.967 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M   | 0.205 | 0.191 |   0.897 |    6.158 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M   | 0.101 | 0.258 |   1.155 |    6.416 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M   | 0.114 | 0.213 |   1.368 |    6.629 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M   | 0.164 | 0.317 |   1.685 |    6.946 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M | 0.126 | 0.255 |   1.940 |    7.201 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.116 | 0.483 |   2.423 |    7.684 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M   | 0.287 | 0.329 |   2.752 |    8.013 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M | 0.140 | 0.296 |   3.048 |    8.309 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.473 |   3.520 |    8.781 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.316 |   3.837 |    9.098 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M   | 0.221 | 0.293 |   4.130 |    9.390 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M | 0.132 | 0.256 |   4.385 |    9.646 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   4.855 |   10.116 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   5.191 |   10.452 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.114 | 0.312 |   5.503 |   10.764 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M   | 0.259 | 0.316 |   5.819 |   11.080 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.124 | 0.259 |   6.079 |   11.339 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.135 | 0.474 |   6.552 |   11.813 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.342 |   6.894 |   12.155 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.232 |   12.493 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   7.546 |   12.807 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.989 |   13.250 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.136 | 0.286 |   8.275 |   13.536 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.468 |   8.743 |   14.004 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.135 | 0.345 |   9.089 |   14.350 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.135 | 0.347 |   9.436 |   14.696 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.128 | 0.337 |   9.773 |   15.034 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.114 | 0.313 |  10.086 |   15.347 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M   | 0.345 | 0.368 |  10.454 |   15.715 | 
     | ALU_UNIT/div_25/U60                       | S0 v -> Y v  | CLKMX2X2M | 0.139 | 0.294 |  10.748 |   16.009 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.469 |  11.217 |   16.478 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.340 |  11.557 |   16.817 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_3 | CI v -> CO v | ADDFX2M   | 0.133 | 0.343 |  11.900 |   17.160 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_4 | CI v -> CO v | ADDFX2M   | 0.135 | 0.346 |  12.246 |   17.507 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_5 | CI v -> CO v | ADDFX2M   | 0.130 | 0.340 |  12.586 |   17.847 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |  12.901 |   18.161 | 
     | ALU_UNIT/div_25/U71                       | A v -> Y v   | AND2X1M   | 0.456 | 0.435 |  13.336 |   18.596 | 
     | ALU_UNIT/U92                              | A0 v -> Y ^  | AOI222X1M | 0.485 | 0.353 |  13.689 |   18.950 | 
     | ALU_UNIT/U90                              | A1 ^ -> Y v  | AOI31X2M  | 0.185 | 0.160 |  13.849 |   19.110 | 
     | ALU_UNIT/U89                              | B0 v -> Y v  | AO21XLM   | 0.124 | 0.311 |  14.160 |   19.421 | 
     | ALU_UNIT/\ALU_OUT_reg[1]                  | D v          | SDFFQX2M  | 0.124 | 0.000 |  14.160 |   19.421 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -5.261 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -5.261 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |   -5.261 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                 11.470
= Slack Time                    7.951
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |    7.951 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M  | 0.050 | 0.000 |   0.000 |    7.951 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.686 | 0.706 |   0.706 |    8.657 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M   | 0.205 | 0.191 |   0.897 |    8.848 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M   | 0.101 | 0.258 |   1.155 |    9.106 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M   | 0.114 | 0.213 |   1.368 |    9.318 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M   | 0.164 | 0.317 |   1.685 |    9.636 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M | 0.126 | 0.255 |   1.940 |    9.891 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.116 | 0.483 |   2.423 |   10.374 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M   | 0.287 | 0.329 |   2.752 |   10.703 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M | 0.140 | 0.296 |   3.048 |   10.998 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.473 |   3.520 |   11.471 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.316 |   3.837 |   11.788 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M   | 0.221 | 0.293 |   4.130 |   12.080 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M | 0.132 | 0.256 |   4.385 |   12.336 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   4.855 |   12.806 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   5.191 |   13.142 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.114 | 0.312 |   5.503 |   13.454 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M   | 0.259 | 0.316 |   5.819 |   13.770 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.124 | 0.259 |   6.079 |   14.029 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.135 | 0.474 |   6.552 |   14.503 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.342 |   6.894 |   14.845 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.232 |   15.183 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   7.546 |   15.497 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.989 |   15.940 | 
     | ALU_UNIT/div_25/U58                       | S0 v -> Y v  | CLKMX2X2M | 0.136 | 0.286 |   8.275 |   16.226 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_1 | A v -> CO v  | ADDFX2M   | 0.129 | 0.468 |   8.743 |   16.694 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_2 | CI v -> CO v | ADDFX2M   | 0.135 | 0.345 |   9.089 |   17.040 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_3 | CI v -> CO v | ADDFX2M   | 0.135 | 0.347 |   9.436 |   17.386 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_4 | CI v -> CO v | ADDFX2M   | 0.128 | 0.337 |   9.773 |   17.724 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_2_5 | CI v -> CO v | ADDFX2M   | 0.114 | 0.313 |  10.086 |   18.037 | 
     | ALU_UNIT/div_25/U69                       | A v -> Y v   | AND2X1M   | 0.345 | 0.368 |  10.454 |   18.405 | 
     | ALU_UNIT/U37                              | C0 v -> Y ^  | AOI222X1M | 0.598 | 0.529 |  10.983 |   18.934 | 
     | ALU_UNIT/U94                              | A1 ^ -> Y v  | AOI31X2M  | 0.172 | 0.176 |  11.160 |   19.110 | 
     | ALU_UNIT/U93                              | B0 v -> Y v  | AO21XLM   | 0.127 | 0.310 |  11.470 |   19.420 | 
     | ALU_UNIT/\ALU_OUT_reg[2]                  | D v          | SDFFQX2M  | 0.127 | 0.000 |  11.470 |   19.420 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |   -7.951 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |   -7.951 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |   -7.951 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  9.011
= Slack Time                   10.413
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |   10.413 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   10.413 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.686 | 0.706 |   0.706 |   11.119 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M   | 0.205 | 0.191 |   0.897 |   11.310 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M   | 0.101 | 0.258 |   1.155 |   11.568 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M   | 0.114 | 0.213 |   1.368 |   11.781 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M   | 0.164 | 0.317 |   1.685 |   12.098 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M | 0.126 | 0.255 |   1.940 |   12.353 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.116 | 0.483 |   2.423 |   12.836 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M   | 0.287 | 0.329 |   2.752 |   13.165 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M | 0.140 | 0.296 |   3.048 |   13.461 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.473 |   3.520 |   13.933 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.316 |   3.837 |   14.250 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M   | 0.221 | 0.293 |   4.130 |   14.543 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M | 0.132 | 0.256 |   4.385 |   14.798 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   4.856 |   15.269 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   5.191 |   15.604 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.114 | 0.312 |   5.503 |   15.916 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M   | 0.259 | 0.316 |   5.819 |   16.232 | 
     | ALU_UNIT/div_25/U55                       | S0 v -> Y v  | CLKMX2X2M | 0.124 | 0.259 |   6.079 |   16.492 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_1 | A v -> CO v  | ADDFX2M   | 0.135 | 0.474 |   6.552 |   16.965 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_2 | CI v -> CO v | ADDFX2M   | 0.131 | 0.342 |   6.894 |   17.307 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_3 | CI v -> CO v | ADDFX2M   | 0.130 | 0.338 |   7.232 |   17.645 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_3_4 | CI v -> CO v | ADDFX2M   | 0.115 | 0.314 |   7.546 |   17.959 | 
     | ALU_UNIT/div_25/U68                       | C v -> Y v   | AND3X1M   | 0.324 | 0.443 |   7.989 |   18.402 | 
     | ALU_UNIT/U38                              | C0 v -> Y ^  | AOI222X1M | 0.615 | 0.534 |   8.523 |   18.936 | 
     | ALU_UNIT/U98                              | A1 ^ -> Y v  | AOI31X2M  | 0.187 | 0.190 |   8.713 |   19.126 | 
     | ALU_UNIT/U97                              | B0 v -> Y v  | AO21XLM   | 0.111 | 0.298 |   9.011 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[3]                  | D v          | SDFFQX2M  | 0.111 | 0.000 |   9.011 |   19.424 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -10.413 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -10.413 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -10.413 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[15] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  7.627
= Slack Time                   11.796
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.050 |       |   0.000 |   11.796 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   11.796 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.687 |   0.687 |   12.483 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.252 | 0.258 |   0.945 |   12.741 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.283 | 0.237 |   1.182 |   12.978 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   1.361 |   13.157 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   1.914 |   13.710 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   2.476 |   14.272 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.033 |   14.829 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.595 |   15.391 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.163 |   15.959 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.594 |   4.757 |   16.554 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.081 |   16.877 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.166 |   16.962 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   5.554 |   17.350 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   5.825 |   17.621 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.418 |   6.243 |   18.039 | 
     | ALU_UNIT/mult_24/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.398 | 0.291 |   6.534 |   18.330 | 
     | ALU_UNIT/mult_24/FS_1/U19         | A1 ^ -> Y v  | OAI21X1M   | 0.126 | 0.148 |   6.682 |   18.478 | 
     | ALU_UNIT/mult_24/FS_1/U3          | B0N v -> Y v | AOI21BX2M  | 0.063 | 0.184 |   6.865 |   18.661 | 
     | ALU_UNIT/mult_24/FS_1/U8          | B v -> Y v   | XNOR2X2M   | 0.137 | 0.184 |   7.050 |   18.846 | 
     | ALU_UNIT/U84                      | B0 v -> Y ^  | AOI221XLM  | 0.642 | 0.495 |   7.544 |   19.340 | 
     | ALU_UNIT/U83                      | A ^ -> Y v   | INVX2M     | 0.115 | 0.082 |   7.627 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[15]         | D v          | SDFFQX2M   | 0.115 | 0.000 |   7.627 |   19.423 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -11.796 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -11.796 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -11.796 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[14] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  7.363
= Slack Time                   12.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.062 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   12.062 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.687 |   0.687 |   12.749 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.252 | 0.258 |   0.945 |   13.007 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.283 | 0.237 |   1.182 |   13.244 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   1.361 |   13.423 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   1.914 |   13.976 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   2.476 |   14.538 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.033 |   15.095 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.595 |   15.657 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.163 |   16.225 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.594 |   4.757 |   16.819 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.081 |   17.143 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.166 |   17.228 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   5.554 |   17.616 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   5.825 |   17.887 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.418 |   6.243 |   18.305 | 
     | ALU_UNIT/mult_24/FS_1/U21         | A1 v -> Y ^  | OAI21BX1M  | 0.398 | 0.291 |   6.534 |   18.596 | 
     | ALU_UNIT/mult_24/FS_1/U20         | C ^ -> Y v   | XOR3XLM    | 0.184 | 0.286 |   6.821 |   18.882 | 
     | ALU_UNIT/U82                      | B0 v -> Y ^  | AOI221XLM  | 0.568 | 0.463 |   7.284 |   19.346 | 
     | ALU_UNIT/U81                      | A ^ -> Y v   | INVX2M     | 0.106 | 0.079 |   7.363 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[14]         | D v          | SDFFQX2M   | 0.106 | 0.000 |   7.363 |   19.425 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -12.062 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -12.062 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -12.062 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[13] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  6.979
= Slack Time                   12.443
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.443 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   12.443 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.687 |   0.687 |   13.130 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.252 | 0.258 |   0.945 |   13.388 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.283 | 0.237 |   1.182 |   13.625 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   1.361 |   13.804 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   1.914 |   14.358 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   2.476 |   14.919 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.033 |   15.476 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.595 |   16.039 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.163 |   16.607 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.594 |   4.757 |   17.201 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.081 |   17.525 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.166 |   17.609 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   5.554 |   17.997 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   5.825 |   18.268 | 
     | ALU_UNIT/mult_24/FS_1/U26         | A1 v -> Y v  | OA21X1M    | 0.150 | 0.418 |   6.243 |   18.687 | 
     | ALU_UNIT/mult_24/FS_1/U22         | A v -> Y v   | XNOR2X1M   | 0.103 | 0.151 |   6.394 |   18.837 | 
     | ALU_UNIT/U80                      | B0 v -> Y ^  | AOI221XLM  | 0.678 | 0.507 |   6.901 |   19.344 | 
     | ALU_UNIT/U79                      | A ^ -> Y v   | INVX2M     | 0.115 | 0.079 |   6.979 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[13]         | D v          | SDFFQX2M   | 0.115 | 0.000 |   6.979 |   19.423 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -12.443 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -12.443 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -12.443 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  6.802
= Slack Time                   12.622
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |   12.622 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   12.622 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.686 | 0.706 |   0.706 |   13.328 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M   | 0.205 | 0.191 |   0.897 |   13.519 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M   | 0.101 | 0.258 |   1.155 |   13.777 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M   | 0.114 | 0.213 |   1.368 |   13.990 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M   | 0.164 | 0.317 |   1.685 |   14.307 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M | 0.126 | 0.255 |   1.940 |   14.562 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.116 | 0.483 |   2.423 |   15.045 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M   | 0.287 | 0.329 |   2.752 |   15.374 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M | 0.140 | 0.296 |   3.048 |   15.670 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.473 |   3.520 |   16.142 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.316 |   3.837 |   16.459 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M   | 0.221 | 0.293 |   4.130 |   16.752 | 
     | ALU_UNIT/div_25/U51                       | S0 v -> Y v  | CLKMX2X2M | 0.132 | 0.256 |   4.385 |   17.007 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.470 |   4.856 |   17.477 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_2 | CI v -> CO v | ADDFX2M   | 0.128 | 0.335 |   5.191 |   17.813 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_4_3 | CI v -> CO v | ADDFX2M   | 0.114 | 0.312 |   5.503 |   18.125 | 
     | ALU_UNIT/div_25/U66                       | A v -> Y v   | AND2X1M   | 0.259 | 0.316 |   5.819 |   18.441 | 
     | ALU_UNIT/U39                              | C0 v -> Y ^  | AOI222X1M | 0.557 | 0.489 |   6.308 |   18.930 | 
     | ALU_UNIT/U102                             | A1 ^ -> Y v  | AOI31X2M  | 0.190 | 0.194 |   6.502 |   19.124 | 
     | ALU_UNIT/U101                             | B0 v -> Y v  | AO21XLM   | 0.112 | 0.299 |   6.802 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[4]                  | D v          | SDFFQX2M  | 0.112 | 0.000 |   6.802 |   19.424 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -12.622 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -12.622 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -12.622 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[12] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  6.610
= Slack Time                   12.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.050 |       |   0.000 |   12.811 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   12.811 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.635 | 0.687 |   0.687 |   13.498 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v   | INVX2M     | 0.252 | 0.258 |   0.945 |   13.756 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^   | NOR2X1M    | 0.283 | 0.237 |   1.182 |   13.993 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.179 |   1.361 |   14.172 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^  | ADDFX2M    | 0.118 | 0.553 |   1.914 |   14.725 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^  | ADDFX2M    | 0.120 | 0.562 |   2.476 |   15.287 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.557 |   3.033 |   15.844 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.595 |   16.406 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^  | ADDFX2M    | 0.126 | 0.568 |   4.163 |   16.974 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v   | ADDFX2M    | 0.157 | 0.594 |   4.757 |   17.568 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^   | CLKXOR2X2M | 0.127 | 0.324 |   5.081 |   17.892 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v   | NAND2X2M   | 0.083 | 0.084 |   5.166 |   17.977 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v  | OA21X1M    | 0.137 | 0.388 |   5.554 |   18.364 | 
     | ALU_UNIT/mult_24/FS_1/U28         | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.271 |   5.825 |   18.636 | 
     | ALU_UNIT/mult_24/FS_1/U27         | B v -> Y v   | CLKXOR2X2M | 0.084 | 0.226 |   6.051 |   18.862 | 
     | ALU_UNIT/U78                      | B0 v -> Y ^  | AOI221XLM  | 0.614 | 0.466 |   6.517 |   19.328 | 
     | ALU_UNIT/U77                      | A ^ -> Y v   | INVX2M     | 0.122 | 0.094 |   6.610 |   19.421 | 
     | ALU_UNIT/\ALU_OUT_reg[12]         | D v          | SDFFQX2M   | 0.122 | 0.000 |   6.610 |   19.421 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -12.811 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -12.811 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -12.811 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.422
- Arrival Time                  6.281
= Slack Time                   13.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.141 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   13.141 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.635 | 0.687 |   0.687 |   13.828 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.252 | 0.258 |   0.945 |   14.086 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^  | NOR2X1M    | 0.283 | 0.237 |   1.182 |   14.323 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.179 |   1.361 |   14.502 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.553 |   1.914 |   15.056 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   2.476 |   15.617 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.033 |   16.174 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   3.595 |   16.737 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   4.163 |   17.305 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.594 |   4.757 |   17.899 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y ^  | CLKXOR2X2M | 0.127 | 0.324 |   5.081 |   18.222 | 
     | ALU_UNIT/mult_24/FS_1/U2          | A ^ -> Y v  | NAND2X2M   | 0.083 | 0.084 |   5.166 |   18.307 | 
     | ALU_UNIT/mult_24/FS_1/U31         | A0 v -> Y v | OA21X1M    | 0.137 | 0.388 |   5.553 |   18.695 | 
     | ALU_UNIT/mult_24/FS_1/U15         | A v -> Y v  | XNOR2X1M   | 0.117 | 0.155 |   5.709 |   18.850 | 
     | ALU_UNIT/U76                      | B0 v -> Y ^ | AOI221XLM  | 0.632 | 0.484 |   6.193 |   19.334 | 
     | ALU_UNIT/U75                      | A ^ -> Y v  | INVX2M     | 0.119 | 0.088 |   6.281 |   19.422 | 
     | ALU_UNIT/\ALU_OUT_reg[11]         | D v         | SDFFQX2M   | 0.119 | 0.000 |   6.281 |   19.422 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -13.141 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -13.141 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -13.141 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /D         (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  6.050
= Slack Time                   13.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.374 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   13.374 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.635 | 0.687 |   0.687 |   14.061 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.252 | 0.258 |   0.945 |   14.319 | 
     | ALU_UNIT/mult_24/U107             | B v -> Y ^  | NOR2X1M    | 0.248 | 0.217 |   1.161 |   14.535 | 
     | ALU_UNIT/mult_24/U5               | B ^ -> Y ^  | AND2X2M    | 0.083 | 0.171 |   1.332 |   14.706 | 
     | ALU_UNIT/mult_24/S2_2_3           | B ^ -> CO ^ | ADDFX2M    | 0.123 | 0.556 |   1.888 |   15.262 | 
     | ALU_UNIT/mult_24/S2_3_3           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.563 |   2.451 |   15.825 | 
     | ALU_UNIT/mult_24/S2_4_3           | B ^ -> CO ^ | ADDFX2M    | 0.115 | 0.557 |   3.008 |   16.382 | 
     | ALU_UNIT/mult_24/S2_5_3           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.561 |   3.569 |   16.943 | 
     | ALU_UNIT/mult_24/S2_6_3           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.564 |   4.133 |   17.507 | 
     | ALU_UNIT/mult_24/S4_3             | B ^ -> S v  | ADDFX2M    | 0.160 | 0.598 |   4.731 |   18.105 | 
     | ALU_UNIT/mult_24/U13              | B v -> Y v  | CLKXOR2X2M | 0.119 | 0.272 |   5.003 |   18.377 | 
     | ALU_UNIT/mult_24/FS_1/U33         | B v -> Y ^  | NOR2X1M    | 0.168 | 0.146 |   5.148 |   18.522 | 
     | ALU_UNIT/mult_24/FS_1/U18         | AN ^ -> Y ^ | NAND2BX1M  | 0.116 | 0.159 |   5.308 |   18.681 | 
     | ALU_UNIT/mult_24/FS_1/U17         | A ^ -> Y v  | CLKXOR2X2M | 0.088 | 0.214 |   5.522 |   18.896 | 
     | ALU_UNIT/U74                      | B0 v -> Y ^ | AOI221XLM  | 0.582 | 0.449 |   5.970 |   19.344 | 
     | ALU_UNIT/U73                      | A ^ -> Y v  | INVX2M     | 0.108 | 0.080 |   6.050 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[10]         | D v         | SDFFQX2M   | 0.108 | 0.000 |   6.050 |   19.424 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -13.374 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -13.374 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -13.374 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[9] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  5.760
= Slack Time                   13.662
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.050 |       |   0.000 |   13.663 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   13.663 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.635 | 0.687 |   0.687 |   14.349 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M     | 0.252 | 0.258 |   0.945 |   14.607 | 
     | ALU_UNIT/mult_24/U108             | B v -> Y ^  | NOR2X1M    | 0.283 | 0.237 |   1.182 |   14.844 | 
     | ALU_UNIT/mult_24/U4               | B ^ -> Y ^  | AND2X2M    | 0.090 | 0.179 |   1.361 |   15.024 | 
     | ALU_UNIT/mult_24/S2_2_2           | B ^ -> CO ^ | ADDFX2M    | 0.118 | 0.553 |   1.914 |   15.577 | 
     | ALU_UNIT/mult_24/S2_3_2           | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.562 |   2.476 |   16.139 | 
     | ALU_UNIT/mult_24/S2_4_2           | B ^ -> CO ^ | ADDFX2M    | 0.114 | 0.557 |   3.033 |   16.695 | 
     | ALU_UNIT/mult_24/S2_5_2           | B ^ -> CO ^ | ADDFX2M    | 0.122 | 0.563 |   3.595 |   17.258 | 
     | ALU_UNIT/mult_24/S2_6_2           | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   4.163 |   17.826 | 
     | ALU_UNIT/mult_24/S4_2             | B ^ -> S v  | ADDFX2M    | 0.157 | 0.594 |   4.757 |   18.420 | 
     | ALU_UNIT/mult_24/U11              | B v -> Y v  | CLKXOR2X2M | 0.142 | 0.289 |   5.047 |   18.709 | 
     | ALU_UNIT/mult_24/FS_1/U6          | A v -> Y v  | XNOR2X2M   | 0.101 | 0.138 |   5.185 |   18.848 | 
     | ALU_UNIT/U72                      | B0 v -> Y ^ | AOI221XLM  | 0.655 | 0.493 |   5.679 |   19.341 | 
     | ALU_UNIT/U71                      | A ^ -> Y v  | INVX2M     | 0.116 | 0.082 |   5.760 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[9]          | D v         | SDFFQX2M   | 0.116 | 0.000 |   5.760 |   19.423 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -13.662 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -13.662 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -13.662 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  5.593
= Slack Time                   13.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.050 |       |   0.000 |   13.827 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   13.827 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.635 | 0.687 |   0.687 |   14.514 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M    | 0.252 | 0.258 |   0.945 |   14.772 | 
     | ALU_UNIT/mult_24/U109             | B v -> Y ^  | NOR2X1M   | 0.250 | 0.217 |   1.162 |   14.989 | 
     | ALU_UNIT/mult_24/U3               | B ^ -> Y ^  | AND2X2M   | 0.081 | 0.169 |   1.331 |   15.158 | 
     | ALU_UNIT/mult_24/S2_2_1           | B ^ -> CO ^ | ADDFX2M   | 0.113 | 0.547 |   1.878 |   15.705 | 
     | ALU_UNIT/mult_24/S2_3_1           | B ^ -> CO ^ | ADDFX2M   | 0.124 | 0.564 |   2.441 |   16.268 | 
     | ALU_UNIT/mult_24/S2_4_1           | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.563 |   3.005 |   16.832 | 
     | ALU_UNIT/mult_24/S2_5_1           | B ^ -> CO ^ | ADDFX2M   | 0.120 | 0.563 |   3.567 |   17.394 | 
     | ALU_UNIT/mult_24/S2_6_1           | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.564 |   4.131 |   17.958 | 
     | ALU_UNIT/mult_24/S4_1             | B ^ -> S v  | ADDFX2M   | 0.164 | 0.603 |   4.734 |   18.561 | 
     | ALU_UNIT/mult_24/U23              | A v -> Y ^  | INVX2M    | 0.077 | 0.083 |   4.818 |   18.645 | 
     | ALU_UNIT/mult_24/U22              | B ^ -> Y v  | XNOR2X2M  | 0.116 | 0.102 |   4.920 |   18.747 | 
     | ALU_UNIT/mult_24/FS_1/U4          | A v -> Y ^  | INVX2M    | 0.072 | 0.077 |   4.997 |   18.824 | 
     | ALU_UNIT/mult_24/FS_1/U5          | A ^ -> Y v  | INVX2M    | 0.038 | 0.044 |   5.041 |   18.868 | 
     | ALU_UNIT/U69                      | C0 v -> Y ^ | AOI222X1M | 0.490 | 0.402 |   5.444 |   19.271 | 
     | ALU_UNIT/U68                      | A0 ^ -> Y v | OAI211X2M | 0.129 | 0.149 |   5.593 |   19.420 | 
     | ALU_UNIT/\ALU_OUT_reg[8]          | D v         | SDFFQX2M  | 0.129 | 0.000 |   5.593 |   19.420 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -13.827 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -13.827 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -13.827 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  5.542
= Slack Time                   13.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.050 |       |   0.000 |   13.882 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   13.882 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.635 | 0.687 |   0.687 |   14.569 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M    | 0.252 | 0.258 |   0.945 |   14.827 | 
     | ALU_UNIT/mult_24/U110             | B v -> Y ^  | NOR2X1M   | 0.241 | 0.211 |   1.156 |   15.038 | 
     | ALU_UNIT/mult_24/U7               | B ^ -> Y ^  | AND2X2M   | 0.083 | 0.169 |   1.325 |   15.207 | 
     | ALU_UNIT/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M   | 0.138 | 0.568 |   1.893 |   15.775 | 
     | ALU_UNIT/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.568 |   2.461 |   16.343 | 
     | ALU_UNIT/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M   | 0.123 | 0.565 |   3.027 |   16.909 | 
     | ALU_UNIT/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.565 |   3.591 |   17.473 | 
     | ALU_UNIT/mult_24/S1_6_0           | B ^ -> CO ^ | ADDFX2M   | 0.129 | 0.570 |   4.161 |   18.043 | 
     | ALU_UNIT/mult_24/S4_0             | B ^ -> S v  | ADDFX2M   | 0.135 | 0.565 |   4.726 |   18.608 | 
     | ALU_UNIT/mult_24/FS_1/U14         | A v -> Y v  | BUFX2M    | 0.059 | 0.160 |   4.886 |   18.768 | 
     | ALU_UNIT/U115                     | B0 v -> Y ^ | AOI22X1M  | 0.294 | 0.226 |   5.112 |   18.994 | 
     | ALU_UNIT/U114                     | A1 ^ -> Y v | AOI31X2M  | 0.183 | 0.133 |   5.245 |   19.127 | 
     | ALU_UNIT/U113                     | B0 v -> Y v | AO21XLM   | 0.111 | 0.296 |   5.542 |   19.424 | 
     | ALU_UNIT/\ALU_OUT_reg[7]          | D v         | SDFFQX2M  | 0.111 | 0.000 |   5.542 |   19.424 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -13.882 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -13.882 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -13.882 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[1][7] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.381
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.419
- Arrival Time                  5.133
= Slack Time                   14.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |              |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                           | REF_CLK ^    |           | 0.050 |       |   0.000 |   14.286 | 
     | U0_mux2X1/U1                              | A0 ^ -> Y ^  | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   14.286 | 
     | REGISTER_FILE/\Reg_File_reg[1][7]         | CK ^ -> Q ^  | SDFFRQX2M | 0.686 | 0.706 |   0.706 |   14.992 | 
     | ALU_UNIT/div_25/U70                       | B ^ -> Y v   | NOR2X1M   | 0.205 | 0.191 |   0.897 |   15.183 | 
     | ALU_UNIT/div_25/U67                       | A v -> Y v   | AND3X1M   | 0.101 | 0.258 |   1.155 |   15.441 | 
     | ALU_UNIT/div_25/U65                       | A v -> Y v   | AND2X1M   | 0.114 | 0.213 |   1.368 |   15.654 | 
     | ALU_UNIT/div_25/U62                       | B v -> Y v   | AND4X1M   | 0.164 | 0.317 |   1.685 |   15.971 | 
     | ALU_UNIT/div_25/U40                       | S0 v -> Y ^  | CLKMX2X2M | 0.126 | 0.255 |   1.940 |   16.226 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_6_1 | A ^ -> CO ^  | ADDFX2M   | 0.116 | 0.483 |   2.423 |   16.709 | 
     | ALU_UNIT/div_25/U63                       | C ^ -> Y ^   | AND3X1M   | 0.287 | 0.329 |   2.752 |   17.038 | 
     | ALU_UNIT/div_25/U46                       | S0 ^ -> Y v  | CLKMX2X2M | 0.140 | 0.296 |   3.048 |   17.334 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_1 | A v -> CO v  | ADDFX2M   | 0.131 | 0.473 |   3.520 |   17.806 | 
     | ALU_UNIT/div_25/\u_div/u_fa_PartRem_0_5_2 | CI v -> CO v | ADDFX2M   | 0.116 | 0.316 |   3.837 |   18.123 | 
     | ALU_UNIT/div_25/U64                       | A v -> Y v   | AND2X1M   | 0.221 | 0.293 |   4.130 |   18.415 | 
     | ALU_UNIT/U40                              | C0 v -> Y ^  | AOI222X1M | 0.581 | 0.495 |   4.625 |   18.911 | 
     | ALU_UNIT/U106                             | A1 ^ -> Y v  | AOI31X2M  | 0.185 | 0.189 |   4.814 |   19.100 | 
     | ALU_UNIT/U105                             | B0 v -> Y v  | AO21XLM   | 0.133 | 0.319 |   5.133 |   19.419 | 
     | ALU_UNIT/\ALU_OUT_reg[5]                  | D v          | SDFFQX2M  | 0.133 | 0.000 |   5.133 |   19.419 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -14.286 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -14.286 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -14.286 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /D          (v) checked with  leading edge 
of 'ALU_CLK'
Beginpoint: REGISTER_FILE/\Reg_File_reg[0][1] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  5.097
= Slack Time                   14.326
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.050 |       |   0.000 |   14.326 | 
     | U0_mux2X1/U1                      | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   14.326 | 
     | REGISTER_FILE/\Reg_File_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.635 | 0.687 |   0.687 |   15.013 | 
     | ALU_UNIT/mult_24/U40              | A ^ -> Y v  | INVX2M    | 0.252 | 0.258 |   0.945 |   15.271 | 
     | ALU_UNIT/mult_24/U110             | B v -> Y ^  | NOR2X1M   | 0.241 | 0.211 |   1.156 |   15.482 | 
     | ALU_UNIT/mult_24/U7               | B ^ -> Y ^  | AND2X2M   | 0.083 | 0.169 |   1.325 |   15.651 | 
     | ALU_UNIT/mult_24/S1_2_0           | B ^ -> CO ^ | ADDFX2M   | 0.138 | 0.568 |   1.893 |   16.219 | 
     | ALU_UNIT/mult_24/S1_3_0           | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.568 |   2.461 |   16.787 | 
     | ALU_UNIT/mult_24/S1_4_0           | B ^ -> CO ^ | ADDFX2M   | 0.123 | 0.565 |   3.027 |   17.353 | 
     | ALU_UNIT/mult_24/S1_5_0           | B ^ -> CO ^ | ADDFX2M   | 0.122 | 0.565 |   3.591 |   17.917 | 
     | ALU_UNIT/mult_24/S1_6_0           | B ^ -> S v  | ADDFX2M   | 0.140 | 0.569 |   4.160 |   18.486 | 
     | ALU_UNIT/mult_24/FS_1/U13         | A v -> Y v  | BUFX2M    | 0.055 | 0.158 |   4.318 |   18.644 | 
     | ALU_UNIT/U41                      | A0 v -> Y ^ | AOI222X1M | 0.537 | 0.285 |   4.603 |   18.928 | 
     | ALU_UNIT/U110                     | A1 ^ -> Y v | AOI31X2M  | 0.221 | 0.183 |   4.786 |   19.112 | 
     | ALU_UNIT/U109                     | B0 v -> Y v | AO21XLM   | 0.114 | 0.311 |   5.097 |   19.423 | 
     | ALU_UNIT/\ALU_OUT_reg[6]          | D v         | SDFFQX2M  | 0.114 | 0.000 |   5.097 |   19.423 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -14.326 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -14.326 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^        | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -14.326 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_UNIT/OUT_VALID_reg/CK 
Endpoint:   ALU_UNIT/OUT_VALID_reg/D  (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q (^) triggered by  leading edge of 'REF_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.976
= Slack Time                   16.449
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.449 | 
     | U0_mux2X1/U1               | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.449 | 
     | RST_SYN_REF/\ff_reg[1]     | CK ^ -> Q ^ | SDFFRQX1M | 0.136 | 0.413 |   0.413 |   16.861 | 
     | U5_mux2X1/U1               | A0 ^ -> Y ^ | AO2B2X4M  | 1.211 | 0.774 |   1.187 |   17.635 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A ^ -> Y ^  | CLKBUFX8M | 1.195 | 0.929 |   2.116 |   18.564 | 
     | ALU_UNIT/U58               | A ^ -> Y v  | CLKINVX2M | 0.321 | 0.357 |   2.473 |   18.921 | 
     | ALU_UNIT/U160              | AN v -> Y v | NAND2BX2M | 0.146 | 0.282 |   2.755 |   19.203 | 
     | ALU_UNIT/U65               | A v -> Y ^  | INVX2M    | 0.093 | 0.095 |   2.849 |   19.298 | 
     | ALU_UNIT/U67               | A1 ^ -> Y v | OAI32X1M  | 0.143 | 0.126 |   2.976 |   19.424 | 
     | ALU_UNIT/OUT_VALID_reg     | D v         | SDFFX1M   | 0.143 | 0.000 |   2.976 |   19.424 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                             |             |          |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |          | 0.000 |       |   0.000 |  -16.449 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE |       |       |   0.000 |  -16.449 | 
     | ALU_UNIT/OUT_VALID_reg      | CK ^        | SDFFX1M  | 0.000 | 0.000 |   0.000 |  -16.449 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[4] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[4] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.436
- Arrival Time                  2.984
= Slack Time                   16.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.452 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.452 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.125 | 0.393 |   0.393 |   16.845 | 
     | U5                           | A ^ -> Y ^  | BUFX2M    | 0.743 | 0.488 |   0.881 |   17.333 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M    | 0.238 | 0.233 |   1.114 |   17.566 | 
     | REGISTER_FILE/U144           | A v -> Y ^  | INVX4M    | 0.876 | 0.550 |   1.664 |   18.116 | 
     | REGISTER_FILE/U187           | S0 ^ -> Y v | MX4X1M    | 0.195 | 0.543 |   2.207 |   18.659 | 
     | REGISTER_FILE/U216           | C v -> Y v  | MX4X1M    | 0.176 | 0.425 |   2.632 |   19.084 | 
     | REGISTER_FILE/U215           | A0 v -> Y v | AO22X1M   | 0.116 | 0.352 |   2.984 |   19.436 | 
     | REGISTER_FILE/\RdData_reg[4] | D v         | SDFFQX2M  | 0.116 | 0.000 |   2.984 |   19.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.452 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.452 | 
     | REGISTER_FILE/\RdData_reg[4] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.452 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[5] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[5] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.436
- Arrival Time                  2.979
= Slack Time                   16.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.456 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.456 | 
     | CONTROL_UNIT/\Address_reg[0] | CK ^ -> Q ^ | SDFFRQX2M | 0.125 | 0.393 |   0.393 |   16.850 | 
     | U5                           | A ^ -> Y ^  | BUFX2M    | 0.743 | 0.488 |   0.881 |   17.338 | 
     | REGISTER_FILE/U231           | A ^ -> Y v  | INVX2M    | 0.238 | 0.233 |   1.114 |   17.571 | 
     | REGISTER_FILE/U146           | A v -> Y ^  | INVX4M    | 0.864 | 0.545 |   1.660 |   18.116 | 
     | REGISTER_FILE/U188           | S0 ^ -> Y v | MX4X1M    | 0.205 | 0.553 |   2.212 |   18.669 | 
     | REGISTER_FILE/U220           | C v -> Y v  | MX4X1M    | 0.166 | 0.418 |   2.631 |   19.087 | 
     | REGISTER_FILE/U219           | A0 v -> Y v | AO22X1M   | 0.115 | 0.349 |   2.979 |   19.436 | 
     | REGISTER_FILE/\RdData_reg[5] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.979 |   19.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.456 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.456 | 
     | REGISTER_FILE/\RdData_reg[5] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.456 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[7] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[7] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.435
- Arrival Time                  2.949
= Slack Time                   16.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.486 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.486 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M | 0.136 | 0.413 |   0.413 |   16.898 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 1.211 | 0.774 |   1.187 |   17.672 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.195 | 0.929 |   2.116 |   18.601 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.465 |   18.951 | 
     | REGISTER_FILE/U227           | B1 v -> Y v | AO22X1M   | 0.118 | 0.484 |   2.949 |   19.435 | 
     | REGISTER_FILE/\RdData_reg[7] | D v         | SDFFQX2M  | 0.118 | 0.000 |   2.949 |   19.435 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.486 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.486 | 
     | REGISTER_FILE/\RdData_reg[7] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.486 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.436
- Arrival Time                  2.946
= Slack Time                   16.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.490 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.490 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M | 0.136 | 0.413 |   0.413 |   16.903 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 1.211 | 0.774 |   1.187 |   17.677 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.195 | 0.929 |   2.116 |   18.606 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.465 |   18.955 | 
     | REGISTER_FILE/U207           | B1 v -> Y v | AO22X1M   | 0.115 | 0.480 |   2.946 |   19.436 | 
     | REGISTER_FILE/\RdData_reg[2] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.946 |   19.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.490 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.490 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.490 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[1] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[1] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.436
- Arrival Time                  2.946
= Slack Time                   16.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.490 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.490 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M | 0.136 | 0.413 |   0.413 |   16.903 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 1.211 | 0.774 |   1.187 |   17.677 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.195 | 0.929 |   2.116 |   18.606 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.465 |   18.956 | 
     | REGISTER_FILE/U203           | B1 v -> Y v | AO22X1M   | 0.115 | 0.480 |   2.946 |   19.436 | 
     | REGISTER_FILE/\RdData_reg[1] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.946 |   19.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.490 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.490 | 
     | REGISTER_FILE/\RdData_reg[1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.490 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[0] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[0] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.436
- Arrival Time                  2.946
= Slack Time                   16.490
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.490 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.490 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M | 0.136 | 0.413 |   0.413 |   16.903 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 1.211 | 0.774 |   1.187 |   17.677 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.195 | 0.929 |   2.116 |   18.606 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.465 |   18.956 | 
     | REGISTER_FILE/U199           | B1 v -> Y v | AO22X1M   | 0.115 | 0.480 |   2.946 |   19.436 | 
     | REGISTER_FILE/\RdData_reg[0] | D v         | SDFFQX2M  | 0.115 | 0.000 |   2.946 |   19.436 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.490 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.490 | 
     | REGISTER_FILE/\RdData_reg[0] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.490 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[6] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[6] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.437
- Arrival Time                  2.942
= Slack Time                   16.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.495 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.495 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M | 0.136 | 0.413 |   0.413 |   16.907 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 1.211 | 0.774 |   1.187 |   17.681 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.195 | 0.929 |   2.116 |   18.610 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.465 |   18.960 | 
     | REGISTER_FILE/U223           | B1 v -> Y v | AO22X1M   | 0.112 | 0.477 |   2.942 |   19.437 | 
     | REGISTER_FILE/\RdData_reg[6] | D v         | SDFFQX2M  | 0.112 | 0.000 |   2.942 |   19.437 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.495 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.495 | 
     | REGISTER_FILE/\RdData_reg[6] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.495 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[3] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[3] /D (v) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_SYN_REF/\ff_reg[1] /Q       (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.437
- Arrival Time                  2.940
= Slack Time                   16.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.050 |       |   0.000 |   16.497 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |   16.497 | 
     | RST_SYN_REF/\ff_reg[1]       | CK ^ -> Q ^ | SDFFRQX1M | 0.136 | 0.413 |   0.413 |   16.909 | 
     | U5_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M  | 1.211 | 0.774 |   1.187 |   17.683 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A ^ -> Y ^  | CLKBUFX8M | 1.195 | 0.929 |   2.116 |   18.612 | 
     | REGISTER_FILE/U172           | B ^ -> Y v  | NAND2X2M  | 0.346 | 0.350 |   2.465 |   18.962 | 
     | REGISTER_FILE/U211           | B1 v -> Y v | AO22X1M   | 0.110 | 0.475 |   2.940 |   19.437 | 
     | REGISTER_FILE/\RdData_reg[3] | D v         | SDFFQX2M  | 0.110 | 0.000 |   2.940 |   19.437 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |             |          |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |          | 0.050 |       |   0.000 |  -16.497 | 
     | U0_mux2X1/U1                 | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -16.497 | 
     | REGISTER_FILE/\RdData_reg[3] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -16.497 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[7] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[7] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  2.871
= Slack Time                   16.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.526 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.526 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.001 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.284 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.477 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.598 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.679 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.781 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.922 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.683 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.004 | 
     | CONTROL_UNIT/U69                       | A1 v -> Y ^ | AOI22X1M   | 0.342 | 0.297 |   2.775 |   19.302 | 
     | CONTROL_UNIT/U67                       | B ^ -> Y v  | NAND2X2M   | 0.090 | 0.095 |   2.871 |   19.397 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7]         | D v         | SDFFRQX2M  | 0.090 | 0.000 |   2.871 |   19.397 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.526 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.526 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.526 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[5] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[5] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.399
- Arrival Time                  2.861
= Slack Time                   16.538
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.538 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.538 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.012 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.296 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.488 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.609 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.691 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.792 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.933 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.694 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.015 | 
     | CONTROL_UNIT/U63                       | A1 v -> Y ^ | AOI22X1M   | 0.345 | 0.299 |   2.777 |   19.314 | 
     | CONTROL_UNIT/U61                       | B ^ -> Y v  | NAND2X2M   | 0.081 | 0.085 |   2.861 |   19.399 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5]         | D v         | SDFFRQX2M  | 0.081 | 0.000 |   2.861 |   19.399 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.538 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.538 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.538 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[0] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[0] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  2.855
= Slack Time                   16.542
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.542 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.542 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.017 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.300 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.493 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.613 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.695 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.796 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.937 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.699 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.020 | 
     | CONTROL_UNIT/U48                       | A1 v -> Y ^ | AOI22X1M   | 0.318 | 0.284 |   2.762 |   19.304 | 
     | CONTROL_UNIT/U46                       | B ^ -> Y v  | NAND2X2M   | 0.089 | 0.093 |   2.855 |   19.397 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0]         | D v         | SDFFRQX2M  | 0.089 | 0.000 |   2.855 |   19.397 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.542 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.542 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[0] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.542 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[2] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[2] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  2.853
= Slack Time                   16.544
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.544 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.544 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.019 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.302 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.495 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.615 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.697 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.798 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.939 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.701 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.022 | 
     | CONTROL_UNIT/U54                       | A1 v -> Y ^ | AOI22X1M   | 0.332 | 0.292 |   2.770 |   19.314 | 
     | CONTROL_UNIT/U52                       | B ^ -> Y v  | NAND2X2M   | 0.087 | 0.084 |   2.853 |   19.397 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2]         | D v         | SDFFRQX2M  | 0.087 | 0.000 |   2.853 |   19.397 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.544 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.544 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.544 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[3] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[3] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.399
- Arrival Time                  2.845
= Slack Time                   16.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.554 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.554 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.029 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.312 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.505 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.626 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.707 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.809 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.950 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.711 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.032 | 
     | CONTROL_UNIT/U57                       | A1 v -> Y ^ | AOI22X1M   | 0.319 | 0.284 |   2.762 |   19.317 | 
     | CONTROL_UNIT/U55                       | B ^ -> Y v  | NAND2X2M   | 0.079 | 0.082 |   2.845 |   19.399 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3]         | D v         | SDFFRQX2M  | 0.079 | 0.000 |   2.845 |   19.399 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.554 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.554 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.554 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[1] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[1] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.398
- Arrival Time                  2.838
= Slack Time                   16.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.560 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.560 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.034 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.317 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.510 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.631 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.712 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.814 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.955 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.716 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.037 | 
     | CONTROL_UNIT/U51                       | A1 v -> Y ^ | AOI22X1M   | 0.322 | 0.271 |   2.749 |   19.309 | 
     | CONTROL_UNIT/U49                       | B ^ -> Y v  | NAND2X2M   | 0.086 | 0.089 |   2.838 |   19.398 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1]         | D v         | SDFFRQX2M  | 0.086 | 0.000 |   2.838 |   19.398 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.559 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.559 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.559 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[4] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[4] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  2.831
= Slack Time                   16.566
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.566 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.566 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.041 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.324 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.517 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.637 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.719 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.821 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.961 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.723 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.044 | 
     | CONTROL_UNIT/U60                       | A1 v -> Y ^ | AOI22X1M   | 0.298 | 0.272 |   2.750 |   19.316 | 
     | CONTROL_UNIT/U58                       | B ^ -> Y v  | NAND2X2M   | 0.089 | 0.081 |   2.831 |   19.397 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4]         | D v         | SDFFRQX2M  | 0.089 | 0.000 |   2.831 |   19.397 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.566 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.566 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.566 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[6] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[6] /D         (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.397
- Arrival Time                  2.827
= Slack Time                   16.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.571 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.571 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.045 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.329 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.521 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.642 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.724 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.825 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   17.966 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.728 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.049 | 
     | CONTROL_UNIT/U66                       | A1 v -> Y ^ | AOI22X1M   | 0.292 | 0.268 |   2.746 |   19.317 | 
     | CONTROL_UNIT/U64                       | B ^ -> Y v  | NAND2X2M   | 0.087 | 0.081 |   2.827 |   19.397 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6]         | D v         | SDFFRQX2M  | 0.087 | 0.000 |   2.827 |   19.397 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.571 | 
     | U0_mux2X1/U1                   | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.571 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.571 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin CONTROL_UNIT/TX_D_VLD_reg/CK 
Endpoint:   CONTROL_UNIT/TX_D_VLD_reg/D               (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (v) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.393
- Arrival Time                  2.709
= Slack Time                   16.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^   |            | 0.050 |       |   0.000 |   16.684 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^ | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   16.684 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q v | SDFFRQX2M  | 0.117 | 0.475 |   0.475 |   17.159 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B v -> Y ^  | CLKXOR2X2M | 0.089 | 0.283 |   0.758 |   17.442 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D ^ -> Y v  | NAND4X2M   | 0.232 | 0.193 |   0.951 |   17.635 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A v -> Y ^  | INVX2M     | 0.114 | 0.121 |   1.071 |   17.756 | 
     | CONTROL_UNIT/U5                        | A ^ -> Y v  | INVX2M     | 0.079 | 0.082 |   1.153 |   17.837 | 
     | CONTROL_UNIT/U43                       | A v -> Y ^  | NAND3X2M   | 0.158 | 0.101 |   1.254 |   17.939 | 
     | CONTROL_UNIT/U9                        | A ^ -> Y v  | NOR2X2M    | 0.166 | 0.141 |   1.395 |   18.080 | 
     | CONTROL_UNIT/U72                       | B v -> Y ^  | NOR3BX2M   | 1.207 | 0.762 |   2.157 |   18.841 | 
     | CONTROL_UNIT/U10                       | B ^ -> Y v  | NOR2X2M    | 0.355 | 0.321 |   2.478 |   19.162 | 
     | CONTROL_UNIT/U40                       | A v -> Y ^  | INVX2M     | 0.118 | 0.124 |   2.602 |   19.286 | 
     | CONTROL_UNIT/U38                       | C0 ^ -> Y v | OAI211X2M  | 0.108 | 0.107 |   2.709 |   19.393 | 
     | CONTROL_UNIT/TX_D_VLD_reg              | D v         | SDFFRQX2M  | 0.108 | 0.000 |   2.709 |   19.393 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^   |           | 0.050 |       |   0.000 |  -16.684 | 
     | U0_mux2X1/U1              | A0 ^ -> Y ^ | AO2B2X4M  | 0.050 | 0.000 |   0.000 |  -16.684 | 
     | CONTROL_UNIT/TX_D_VLD_reg | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.684 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][3] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][3] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.310
= Slack Time                   17.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.113 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.113 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.034 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.285 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.617 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.032 | 
     | REGISTER_FILE/U177                 | A1N v -> Y v | OAI2BB2X1M | 0.177 | 0.391 |   2.310 |   19.423 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | D v          | SDFFQX2M   | 0.177 | 0.000 |   2.310 |   19.423 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.113 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.113 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.113 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][7] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][7] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.306
= Slack Time                   17.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.117 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.117 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.038 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.290 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.621 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.037 | 
     | REGISTER_FILE/U181                 | A1N v -> Y v | OAI2BB2X1M | 0.180 | 0.386 |   2.306 |   19.423 | 
     | REGISTER_FILE/\Reg_File_reg[15][7] | D v          | SDFFQX2M   | 0.180 | 0.000 |   2.306 |   19.423 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.117 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.117 | 
     | REGISTER_FILE/\Reg_File_reg[15][7] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.117 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][1] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][1] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.306
= Slack Time                   17.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.118 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.118 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.039 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.291 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.622 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.038 | 
     | REGISTER_FILE/U175                 | A1N v -> Y v | OAI2BB2X1M | 0.174 | 0.386 |   2.306 |   19.424 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | D v          | SDFFQX2M   | 0.174 | 0.000 |   2.306 |   19.424 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.118 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.118 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.118 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][4] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.305
= Slack Time                   17.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.120 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.120 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.041 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.292 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.624 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.039 | 
     | REGISTER_FILE/U178                 | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.385 |   2.305 |   19.424 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | D v          | SDFFQX2M   | 0.172 | 0.000 |   2.305 |   19.424 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.120 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.120 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.120 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][0] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.303
= Slack Time                   17.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.121 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.121 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.042 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.293 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.625 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.040 | 
     | REGISTER_FILE/U174                 | A1N v -> Y v | OAI2BB2X1M | 0.172 | 0.384 |   2.303 |   19.424 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | D v          | SDFFQX2M   | 0.172 | 0.000 |   2.303 |   19.424 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.121 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.121 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.121 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][5] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][5] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.423
- Arrival Time                  2.302
= Slack Time                   17.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.121 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.121 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.042 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.294 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.625 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.041 | 
     | REGISTER_FILE/U179                 | A1N v -> Y v | OAI2BB2X1M | 0.176 | 0.383 |   2.302 |   19.423 | 
     | REGISTER_FILE/\Reg_File_reg[15][5] | D v          | SDFFQX2M   | 0.176 | 0.000 |   2.302 |   19.423 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.121 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.121 | 
     | REGISTER_FILE/\Reg_File_reg[15][5] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.121 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][6] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][6] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.424
- Arrival Time                  2.300
= Slack Time                   17.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.124 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.124 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.045 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.297 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.628 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.044 | 
     | REGISTER_FILE/U180                 | A1N v -> Y v | OAI2BB2X1M | 0.174 | 0.380 |   2.300 |   19.424 | 
     | REGISTER_FILE/\Reg_File_reg[15][6] | D v          | SDFFQX2M   | 0.174 | 0.000 |   2.300 |   19.424 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.124 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.124 | 
     | REGISTER_FILE/\Reg_File_reg[15][6] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.124 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[15][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][2] /D (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: CONTROL_UNIT/\Address_reg[3] /Q       (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.426
- Arrival Time                  2.298
= Slack Time                   17.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.128 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.128 | 
     | CONTROL_UNIT/\Address_reg[3]       | CK ^ -> Q ^  | SDFFRQX2M  | 1.073 | 0.921 |   0.921 |   18.048 | 
     | REGISTER_FILE/U198                 | A ^ -> Y ^   | AND2X2M    | 0.105 | 0.252 |   1.173 |   18.300 | 
     | REGISTER_FILE/U160                 | AN ^ -> Y ^  | NOR2BX2M   | 0.446 | 0.332 |   1.504 |   18.632 | 
     | REGISTER_FILE/U149                 | A ^ -> Y v   | NAND3X2M   | 0.609 | 0.415 |   1.920 |   19.047 | 
     | REGISTER_FILE/U176                 | A1N v -> Y v | OAI2BB2X1M | 0.164 | 0.379 |   2.298 |   19.426 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | D v          | SDFFQX2M   | 0.164 | 0.000 |   2.298 |   19.426 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |             |          |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                    | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.128 | 
     | U0_mux2X1/U1                       | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.128 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.128 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.375
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.425
- Arrival Time                  2.274
= Slack Time                   17.151
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.151 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.151 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.565 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.888 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.034 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.112 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.276 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.597 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.034 | 
     | ASYN_FIFO/link_Memory/U91              | A1N v -> Y v | OAI2BB2X1M | 0.168 | 0.391 |   2.274 |   19.425 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][7]   | D v          | SDFFQX2M   | 0.168 | 0.000 |   2.274 |   19.425 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.151 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.151 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][7] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.151 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][5] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.271
= Slack Time                   17.156
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.156 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.156 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.571 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.894 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.040 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.117 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.282 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.603 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.040 | 
     | ASYN_FIFO/link_Memory/U89              | A1N v -> Y v | OAI2BB2X1M | 0.159 | 0.387 |   2.271 |   19.427 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][5]   | D v          | SDFFQX2M   | 0.159 | 0.000 |   2.271 |   19.427 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.156 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.156 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][5] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.156 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.269
= Slack Time                   17.158
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.158 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.158 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.573 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.896 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.042 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.119 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.284 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.605 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.042 | 
     | ASYN_FIFO/link_Memory/U86              | A1N v -> Y v | OAI2BB2X1M | 0.158 | 0.385 |   2.269 |   19.427 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2]   | D v          | SDFFQX2M   | 0.158 | 0.000 |   2.269 |   19.427 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.158 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.158 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.158 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.428
- Arrival Time                  2.267
= Slack Time                   17.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.161 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.161 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.575 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.898 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.044 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.122 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.286 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.607 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.044 | 
     | ASYN_FIFO/link_Memory/U85              | A1N v -> Y v | OAI2BB2X1M | 0.156 | 0.383 |   2.267 |   19.427 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][1]   | D v          | SDFFQX2M   | 0.156 | 0.000 |   2.267 |   19.428 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.161 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.161 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][1] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.161 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][6] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  2.263
= Slack Time                   17.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.166 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.166 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.580 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.903 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.050 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.127 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.291 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.612 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.049 | 
     | ASYN_FIFO/link_Memory/U90              | A1N v -> Y v | OAI2BB2X1M | 0.148 | 0.380 |   2.263 |   19.429 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][6]   | D v          | SDFFQX2M   | 0.148 | 0.000 |   2.263 |   19.429 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.166 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.166 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][6] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.166 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][0] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  2.261
= Slack Time                   17.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.168 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.168 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.582 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.905 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.052 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.129 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.294 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.614 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.052 | 
     | ASYN_FIFO/link_Memory/U84              | A1N v -> Y v | OAI2BB2X1M | 0.149 | 0.377 |   2.261 |   19.429 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][0]   | D v          | SDFFQX2M   | 0.149 | 0.000 |   2.261 |   19.429 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.168 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.168 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][0] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.168 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][3] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][3] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.429
- Arrival Time                  2.261
= Slack Time                   17.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.169 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.169 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.583 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.906 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.052 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.130 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.294 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.615 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.052 | 
     | ASYN_FIFO/link_Memory/U87              | A1N v -> Y v | OAI2BB2X1M | 0.147 | 0.377 |   2.261 |   19.429 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][3]   | D v          | SDFFQX2M   | 0.147 | 0.000 |   2.261 |   19.429 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.169 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.169 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][3] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.169 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][4] /D   (v) checked with  leading 
edge of 'REF_CLK'
Beginpoint: ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /Q (^) triggered by  leading 
edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.430
- Arrival Time                  2.261
= Slack Time                   17.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | REF_CLK ^    |            | 0.050 |       |   0.000 |   17.169 | 
     | U0_mux2X1/U1                           | A0 ^ -> Y ^  | AO2B2X4M   | 0.050 | 0.000 |   0.000 |   17.169 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^ -> Q ^  | SDFFRQX2M  | 0.156 | 0.414 |   0.414 |   17.584 | 
     | ASYN_FIFO/link_FIFO_Write/U12          | B ^ -> Y v   | CLKXOR2X2M | 0.101 | 0.323 |   0.737 |   17.906 | 
     | ASYN_FIFO/link_FIFO_Write/U8           | D v -> Y ^   | NAND4X2M   | 0.189 | 0.146 |   0.884 |   18.053 | 
     | ASYN_FIFO/link_FIFO_Write/U3           | A ^ -> Y v   | INVX2M     | 0.072 | 0.077 |   0.961 |   18.130 | 
     | ASYN_FIFO/link_Memory/U140             | B v -> Y ^   | NOR2BX2M   | 0.218 | 0.165 |   1.126 |   18.295 | 
     | ASYN_FIFO/link_Memory/U67              | AN ^ -> Y ^  | NOR2BX2M   | 0.390 | 0.321 |   1.446 |   18.615 | 
     | ASYN_FIFO/link_Memory/U70              | C ^ -> Y v   | NAND3X2M   | 0.590 | 0.437 |   1.884 |   19.053 | 
     | ASYN_FIFO/link_Memory/U88              | A1N v -> Y v | OAI2BB2X1M | 0.146 | 0.377 |   2.261 |   19.430 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][4]   | D v          | SDFFQX2M   | 0.146 | 0.000 |   2.261 |   19.430 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |             |          |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------+-------+-------+---------+----------| 
     |                                      | REF_CLK ^   |          | 0.050 |       |   0.000 |  -17.169 | 
     | U0_mux2X1/U1                         | A0 ^ -> Y ^ | AO2B2X4M | 0.050 | 0.000 |   0.000 |  -17.169 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][4] | CK ^        | SDFFQX2M | 0.050 | 0.000 |   0.000 |  -17.169 | 
     +----------------------------------------------------------------------------------------------------+ 

