$date
	Mon Apr 28 23:52:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_tb $end
$var wire 32 ! read_data2 [31:0] $end
$var wire 32 " read_data1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 1 % reg_write $end
$var reg 1 & reset $end
$var reg 5 ' rs1 [4:0] $end
$var reg 5 ( rs2 [4:0] $end
$var reg 32 ) write_data [31:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 5 * rd [4:0] $end
$var wire 1 % reg_write $end
$var wire 1 & reset $end
$var wire 5 + rs1 [4:0] $end
$var wire 5 , rs2 [4:0] $end
$var wire 32 - write_data [31:0] $end
$var wire 32 . read_data2 [31:0] $end
$var wire 32 / read_data1 [31:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
1&
0%
b0 $
0#
b0 "
b0 !
$end
#5
b100000 0
1#
#10
0#
0&
#15
1#
#20
0#
1%
b1100100 )
b1100100 -
b1 $
b1 *
#25
1#
#30
b1100100 "
b1100100 /
0#
b1 '
b1 +
0%
#35
1#
#40
0#
#45
1#
#50
0#
1%
b11001000 )
b11001000 -
b10 $
b10 *
#55
1#
#60
b11001000 !
b11001000 .
0#
b10 (
b10 ,
0%
#65
1#
#70
0#
#75
1#
#80
0#
1%
b100101100 )
b100101100 -
b0 $
b0 *
#85
1#
#90
b0 "
b0 /
0#
b0 '
b0 +
0%
#95
1#
#100
0#
