#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr 19 20:12:45 2024
# Process ID: 30256
# Current directory: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog
# Command line: xsim.exe -source {xsim.dir/top_module/xsim_script.tcl}
# Log file: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/xsim.log
# Journal file: D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog\xsim.jou
# Running On: DESKTOP-45QJQ0P, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16987 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/top_module/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
current_fileset: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1456.156 ; gain = 131.117
# xsim {top_module} -view {{top_module_dataflow_ana.wcfg}} -tclbatch {top_module.tcl} -protoinst {top_module.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file top_module.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_top_module_top/AESL_inst_top_module//AESL_inst_top_module_activity
Time resolution is 1 ps
open_wave_config top_module_dataflow_ana.wcfg
source top_module.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/inst2 -into $return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/inst1 -into $return_group -radix hex
## add_wave /apatb_top_module_top/AESL_inst_top_module/pc -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_start -into $blocksiggroup
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_done -into $blocksiggroup
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_idle -into $blocksiggroup
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_top_module_top/AESL_inst_top_module/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_top_module_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_module_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_module_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_top_module_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_module_top/LENGTH_inst1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_module_top/LENGTH_inst2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_top_module_top/LENGTH_pc -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_top_module_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_top_module_top/inst2 -into $tb_return_group -radix hex
## add_wave /apatb_top_module_top/inst1 -into $tb_return_group -radix hex
## add_wave /apatb_top_module_top/pc -into $tb_return_group -radix hex
## save_wave_config top_module.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 40 [0.00%] @ "125000"
// RTL Simulation : 1 / 40 [100.00%] @ "155000"
// RTL Simulation : 2 / 40 [100.00%] @ "175000"
// RTL Simulation : 3 / 40 [100.00%] @ "195000"
// RTL Simulation : 4 / 40 [100.00%] @ "215000"
// RTL Simulation : 5 / 40 [100.00%] @ "235000"
// RTL Simulation : 6 / 40 [100.00%] @ "255000"
// RTL Simulation : 7 / 40 [100.00%] @ "275000"
// RTL Simulation : 8 / 40 [100.00%] @ "295000"
// RTL Simulation : 9 / 40 [100.00%] @ "315000"
// RTL Simulation : 10 / 40 [100.00%] @ "335000"
// RTL Simulation : 11 / 40 [100.00%] @ "355000"
// RTL Simulation : 12 / 40 [100.00%] @ "375000"
// RTL Simulation : 13 / 40 [100.00%] @ "395000"
// RTL Simulation : 14 / 40 [100.00%] @ "415000"
// RTL Simulation : 15 / 40 [100.00%] @ "435000"
// RTL Simulation : 16 / 40 [100.00%] @ "455000"
// RTL Simulation : 17 / 40 [100.00%] @ "475000"
// RTL Simulation : 18 / 40 [100.00%] @ "495000"
// RTL Simulation : 19 / 40 [100.00%] @ "515000"
// RTL Simulation : 20 / 40 [100.00%] @ "535000"
// RTL Simulation : 21 / 40 [100.00%] @ "555000"
// RTL Simulation : 22 / 40 [100.00%] @ "575000"
// RTL Simulation : 23 / 40 [100.00%] @ "595000"
// RTL Simulation : 24 / 40 [100.00%] @ "615000"
// RTL Simulation : 25 / 40 [100.00%] @ "635000"
// RTL Simulation : 26 / 40 [100.00%] @ "655000"
// RTL Simulation : 27 / 40 [100.00%] @ "675000"
// RTL Simulation : 28 / 40 [100.00%] @ "695000"
// RTL Simulation : 29 / 40 [100.00%] @ "715000"
// RTL Simulation : 30 / 40 [100.00%] @ "735000"
// RTL Simulation : 31 / 40 [100.00%] @ "755000"
// RTL Simulation : 32 / 40 [100.00%] @ "775000"
// RTL Simulation : 33 / 40 [100.00%] @ "795000"
// RTL Simulation : 34 / 40 [100.00%] @ "815000"
// RTL Simulation : 35 / 40 [100.00%] @ "835000"
// RTL Simulation : 36 / 40 [100.00%] @ "855000"
// RTL Simulation : 37 / 40 [100.00%] @ "875000"
// RTL Simulation : 38 / 40 [100.00%] @ "895000"
// RTL Simulation : 39 / 40 [100.00%] @ "915000"
// RTL Simulation : 40 / 40 [100.00%] @ "935000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 995 ns : File "D:/CMPE446-RV32IM/CMPE446-RV32IM/Project/solution1/sim/verilog/top_module.autotb.v" Line 382
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Fri Apr 19 20:13:21 2024...
