<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 929</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page929-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce929.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3B&#160;19-173</p>
<p style="position:absolute;top:47px;left:622px;white-space:nowrap" class="ft01">PERFORMANCE-MONITORING&#160;EVENTS</p>
<p style="position:absolute;top:613px;left:69px;white-space:nowrap" class="ft02">19.15 PENTIUM</p>
<p style="position:absolute;top:615px;left:235px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:613px;left:248px;white-space:nowrap" class="ft02">&#160;4 AND INTEL</p>
<p style="position:absolute;top:615px;left:372px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:613px;left:385px;white-space:nowrap" class="ft02">&#160;XEON</p>
<p style="position:absolute;top:615px;left:443px;white-space:nowrap" class="ft01">®</p>
<p style="position:absolute;top:613px;left:457px;white-space:nowrap" class="ft02">&#160;PROCESSOR PERFORMANCE-</p>
<p style="position:absolute;top:639px;left:147px;white-space:nowrap" class="ft02">MONITORING EVENTS</p>
<p style="position:absolute;top:675px;left:69px;white-space:nowrap" class="ft06">Ta<a href="o_fe12b1e2a880e0ce-929.html">bles 19-28</a><a href="o_fe12b1e2a880e0ce-947.html">, 19-29&#160;</a>and&#160;<a href="o_fe12b1e2a880e0ce-951.html">19-30 list&#160;</a>performance-monitoring&#160;events that can&#160;be&#160;counted or sampled on processors&#160;<br/>based on&#160;Intel NetBurst</p>
<p style="position:absolute;top:689px;left:228px;white-space:nowrap" class="ft04">®</p>
<p style="position:absolute;top:691px;left:238px;white-space:nowrap" class="ft03">&#160;microarchitecture.<a href="o_fe12b1e2a880e0ce-929.html">&#160;Table 19-28 lists the non-retireme</a>nt events,&#160;and<a href="o_fe12b1e2a880e0ce-947.html">&#160;Table 19-29 lists the&#160;</a></p>
<p style="position:absolute;top:708px;left:69px;white-space:nowrap" class="ft06">at-retirement&#160;events.&#160;Tabl<a href="o_fe12b1e2a880e0ce-952.html">es 19-31,&#160;19-32,&#160;</a>and<a href="o_fe12b1e2a880e0ce-952.html">&#160;19-33&#160;</a>describes&#160;three sets of parameters&#160;that are&#160;available&#160;for&#160;<br/>three of the at-retirement counting&#160;events&#160;defined in<a href="o_fe12b1e2a880e0ce-947.html">&#160;Table 19-29.</a><a href="o_fe12b1e2a880e0ce-954.html">&#160;Table 19-34 shows which of the non-retirement&#160;<br/></a>and&#160;at retirement events&#160;are logical processor specific (TS) (see<a href="o_fe12b1e2a880e0ce-738.html">&#160;Section&#160;18.16.4,&#160;“Performance&#160;Monitoring&#160;<br/>Events”)&#160;</a>and which are&#160;non-logical processor specific (TI).<br/>Some of the&#160;Pentium 4 and Intel&#160;Xeon processor performance-monitoring events may be available&#160;only to specific&#160;<br/>models. The&#160;performance-monitoring events listed&#160;in&#160;Ta<a href="o_fe12b1e2a880e0ce-929.html">bles 19-28&#160;</a>and&#160;<a href="o_fe12b1e2a880e0ce-947.html">19-29 apply&#160;</a>to processors with CPUID&#160;<br/>signature&#160;that&#160;matches family encoding&#160;15,&#160;model encoding 0,&#160;1,&#160;2&#160;3,&#160;4,&#160;or&#160;6.&#160;Ta<a href="o_fe12b1e2a880e0ce-951.html">ble&#160;&#160;app</a>lies&#160;to processors with a&#160;<br/>CPUID&#160;signature&#160;that matches&#160;family&#160;encoding&#160;15,&#160;model&#160;encoding&#160;3,&#160;4&#160;or 6.<br/>The functionality&#160;of&#160;performance-monitoring events in&#160;Pentium&#160;4 and&#160;Intel Xeon processors is&#160;also available&#160;when&#160;<br/>IA-32e&#160;mode&#160;is enabled.&#160;</p>
<p style="position:absolute;top:160px;left:76px;white-space:nowrap" class="ft03">D9H</p>
<p style="position:absolute;top:160px;left:130px;white-space:nowrap" class="ft03">SIMD_FP_DP_P_</p>
<p style="position:absolute;top:177px;left:130px;white-space:nowrap" class="ft03">Comp_Ret</p>
<p style="position:absolute;top:160px;left:259px;white-space:nowrap" class="ft03">02H</p>
<p style="position:absolute;top:160px;left:388px;white-space:nowrap" class="ft03">Number of&#160;SSE/SSE2 packed&#160;double precision&#160;</p>
<p style="position:absolute;top:177px;left:388px;white-space:nowrap" class="ft03">compute&#160;instructions&#160;retired&#160;(does&#160;not include&#160;AND,&#160;</p>
<p style="position:absolute;top:193px;left:388px;white-space:nowrap" class="ft03">OR,&#160;XOR).</p>
<p style="position:absolute;top:216px;left:76px;white-space:nowrap" class="ft03">D9H</p>
<p style="position:absolute;top:216px;left:130px;white-space:nowrap" class="ft03">SIMD_FP_DP_S_</p>
<p style="position:absolute;top:232px;left:130px;white-space:nowrap" class="ft03">Comp_Ret</p>
<p style="position:absolute;top:216px;left:259px;white-space:nowrap" class="ft03">03H</p>
<p style="position:absolute;top:216px;left:388px;white-space:nowrap" class="ft03">Number of&#160;SSE/SSE2 scalar&#160;double precision&#160;</p>
<p style="position:absolute;top:232px;left:388px;white-space:nowrap" class="ft03">compute&#160;instructions&#160;retired&#160;(does&#160;not include&#160;AND,&#160;</p>
<p style="position:absolute;top:249px;left:388px;white-space:nowrap" class="ft03">OR,&#160;XOR).</p>
<p style="position:absolute;top:271px;left:76px;white-space:nowrap" class="ft03">DAH</p>
<p style="position:absolute;top:271px;left:130px;white-space:nowrap" class="ft03">Fused_Uops_Ret</p>
<p style="position:absolute;top:271px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:271px;left:388px;white-space:nowrap" class="ft03">All fused&#160;uops retired.</p>
<p style="position:absolute;top:294px;left:76px;white-space:nowrap" class="ft03">DAH</p>
<p style="position:absolute;top:294px;left:130px;white-space:nowrap" class="ft03">Fused_Ld_Uops_</p>
<p style="position:absolute;top:310px;left:130px;white-space:nowrap" class="ft03">Ret</p>
<p style="position:absolute;top:294px;left:259px;white-space:nowrap" class="ft03">01H</p>
<p style="position:absolute;top:294px;left:388px;white-space:nowrap" class="ft03">Fused&#160;load&#160;uops&#160;retired.</p>
<p style="position:absolute;top:333px;left:76px;white-space:nowrap" class="ft03">DAH</p>
<p style="position:absolute;top:333px;left:130px;white-space:nowrap" class="ft03">Fused_St_Uops_Ret&#160;02H</p>
<p style="position:absolute;top:333px;left:388px;white-space:nowrap" class="ft03">Fused store uops&#160;retired.</p>
<p style="position:absolute;top:355px;left:76px;white-space:nowrap" class="ft03">DBH</p>
<p style="position:absolute;top:355px;left:130px;white-space:nowrap" class="ft03">Unfusion</p>
<p style="position:absolute;top:355px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:355px;left:389px;white-space:nowrap" class="ft03">Number&#160;of&#160;unfusion&#160;events&#160;in the ROB (due to&#160;</p>
<p style="position:absolute;top:371px;left:388px;white-space:nowrap" class="ft03">exception).</p>
<p style="position:absolute;top:394px;left:76px;white-space:nowrap" class="ft03">E0H</p>
<p style="position:absolute;top:394px;left:130px;white-space:nowrap" class="ft03">Br_Instr_Decoded</p>
<p style="position:absolute;top:394px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:394px;left:388px;white-space:nowrap" class="ft03">Branch instructions decoded.</p>
<p style="position:absolute;top:417px;left:76px;white-space:nowrap" class="ft03">E2H</p>
<p style="position:absolute;top:417px;left:130px;white-space:nowrap" class="ft03">BTB_Misses</p>
<p style="position:absolute;top:417px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:417px;left:388px;white-space:nowrap" class="ft03">Number&#160;of&#160;branches the BTB&#160;did not produce a&#160;</p>
<p style="position:absolute;top:433px;left:388px;white-space:nowrap" class="ft03">prediction.</p>
<p style="position:absolute;top:456px;left:76px;white-space:nowrap" class="ft03">E4H</p>
<p style="position:absolute;top:456px;left:130px;white-space:nowrap" class="ft03">Br_Bogus</p>
<p style="position:absolute;top:456px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:456px;left:389px;white-space:nowrap" class="ft03">Number&#160;of&#160;bogus&#160;branches.</p>
<p style="position:absolute;top:478px;left:76px;white-space:nowrap" class="ft03">E6H</p>
<p style="position:absolute;top:478px;left:130px;white-space:nowrap" class="ft03">BAClears</p>
<p style="position:absolute;top:478px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:478px;left:389px;white-space:nowrap" class="ft03">Number&#160;of&#160;BAClears asserted.</p>
<p style="position:absolute;top:501px;left:76px;white-space:nowrap" class="ft03">F0H</p>
<p style="position:absolute;top:501px;left:130px;white-space:nowrap" class="ft03">Pref_Rqsts_Up</p>
<p style="position:absolute;top:501px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:501px;left:388px;white-space:nowrap" class="ft03">Number&#160;of&#160;hardware&#160;prefetch&#160;requests&#160;issued&#160;in&#160;</p>
<p style="position:absolute;top:517px;left:388px;white-space:nowrap" class="ft03">forward streams.</p>
<p style="position:absolute;top:540px;left:76px;white-space:nowrap" class="ft03">F8H</p>
<p style="position:absolute;top:540px;left:130px;white-space:nowrap" class="ft03">Pref_Rqsts_Dn</p>
<p style="position:absolute;top:540px;left:259px;white-space:nowrap" class="ft03">00H</p>
<p style="position:absolute;top:540px;left:388px;white-space:nowrap" class="ft03">Number&#160;of&#160;hardware&#160;prefetch&#160;requests&#160;issued&#160;in&#160;</p>
<p style="position:absolute;top:556px;left:388px;white-space:nowrap" class="ft03">backward&#160;streams.</p>
<p style="position:absolute;top:902px;left:139px;white-space:nowrap" class="ft05">Table 19-28. &#160;Performance&#160;Monitoring&#160;Events&#160;Supported&#160;by&#160;Intel NetBurst®&#160;Microarchitecture&#160;</p>
<p style="position:absolute;top:920px;left:352px;white-space:nowrap" class="ft05">for Non-Retirement&#160;Counting</p>
<p style="position:absolute;top:945px;left:75px;white-space:nowrap" class="ft03">Event Name</p>
<p style="position:absolute;top:945px;left:190px;white-space:nowrap" class="ft03">Event Parameters&#160;&#160;Parameter&#160;Value</p>
<p style="position:absolute;top:945px;left:439px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:969px;left:75px;white-space:nowrap" class="ft03">TC_deliver_mode&#160;</p>
<p style="position:absolute;top:969px;left:439px;white-space:nowrap" class="ft03">This&#160;event counts the duration (in clock cycles) of&#160;the operating&#160;</p>
<p style="position:absolute;top:985px;left:439px;white-space:nowrap" class="ft03">modes of&#160;the&#160;trace cache&#160;and decode&#160;engine&#160;in&#160;the processor&#160;</p>
<p style="position:absolute;top:1002px;left:439px;white-space:nowrap" class="ft03">package.&#160;The&#160;mode&#160;is&#160;specified&#160;by&#160;one&#160;or more&#160;of&#160;the&#160;event mask&#160;</p>
<p style="position:absolute;top:1018px;left:439px;white-space:nowrap" class="ft03">bits.</p>
<p style="position:absolute;top:100px;left:77px;white-space:nowrap" class="ft05">Table&#160;19-27.&#160;&#160;Non-Architectural&#160;Performance&#160;Events&#160;in&#160;Intel® Core™ Solo and Intel® Core™ Duo&#160;Processors&#160;(Contd.)</p>
<p style="position:absolute;top:121px;left:76px;white-space:nowrap" class="ft03">Event</p>
<p style="position:absolute;top:137px;left:76px;white-space:nowrap" class="ft03">Num.</p>
<p style="position:absolute;top:121px;left:130px;white-space:nowrap" class="ft03">Event Mask&#160;</p>
<p style="position:absolute;top:137px;left:130px;white-space:nowrap" class="ft03">Mnemonic</p>
<p style="position:absolute;top:121px;left:259px;white-space:nowrap" class="ft03">Umask</p>
<p style="position:absolute;top:137px;left:259px;white-space:nowrap" class="ft03">Value</p>
<p style="position:absolute;top:137px;left:388px;white-space:nowrap" class="ft03">Description</p>
<p style="position:absolute;top:137px;left:691px;white-space:nowrap" class="ft03">Comment</p>
</div>
</body>
</html>
