INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.sim/sim_1/synth/timing/xsim/QA_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA
INFO: [VRFC 10-311] analyzing module max2to1_32bit
INFO: [VRFC 10-311] analyzing module max2to1_32bit_10
INFO: [VRFC 10-311] analyzing module max2to1_32bit_11
INFO: [VRFC 10-311] analyzing module max4to1_32bit
INFO: [VRFC 10-311] analyzing module multiply
INFO: [VRFC 10-311] analyzing module multiply_0
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-311] analyzing module plus_7
INFO: [VRFC 10-311] analyzing module plus_8
INFO: [VRFC 10-311] analyzing module plus_9
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_32bit_1
INFO: [VRFC 10-311] analyzing module reg_32bit_2
INFO: [VRFC 10-311] analyzing module reg_32bit_3
INFO: [VRFC 10-311] analyzing module reg_32bit_4
INFO: [VRFC 10-311] analyzing module reg_32bit_5
INFO: [VRFC 10-311] analyzing module reg_32bit_6
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/QA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QA_tb
