// Seed: 1238606065
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2.id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2,
    output wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wire id_7,
    input uwire id_8,
    output logic id_9,
    input tri0 id_10,
    input wand id_11,
    output uwire id_12,
    input supply0 id_13
);
  wire id_15;
  reg id_16, id_17;
  assign id_2 = id_10;
  always_ff begin : LABEL_0
    id_9 <= id_16;
  end
  wand id_18;
  assign id_2  = id_18;
  assign id_16 = !-1;
  assign id_6  = id_1;
  wire id_19;
  assign id_18 = $realtime;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19,
      id_15
  );
  wire id_20 = -1;
endmodule
