#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cc09d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cc0b60 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1ccb1d0 .functor NOT 1, L_0x1cf5570, C4<0>, C4<0>, C4<0>;
L_0x1cf52d0 .functor XOR 1, L_0x1cf5170, L_0x1cf5230, C4<0>, C4<0>;
L_0x1cf5460 .functor XOR 1, L_0x1cf52d0, L_0x1cf5390, C4<0>, C4<0>;
v0x1cf18a0_0 .net *"_ivl_10", 0 0, L_0x1cf5390;  1 drivers
v0x1cf19a0_0 .net *"_ivl_12", 0 0, L_0x1cf5460;  1 drivers
v0x1cf1a80_0 .net *"_ivl_2", 0 0, L_0x1cf37d0;  1 drivers
v0x1cf1b40_0 .net *"_ivl_4", 0 0, L_0x1cf5170;  1 drivers
v0x1cf1c20_0 .net *"_ivl_6", 0 0, L_0x1cf5230;  1 drivers
v0x1cf1d50_0 .net *"_ivl_8", 0 0, L_0x1cf52d0;  1 drivers
v0x1cf1e30_0 .net "a", 0 0, v0x1cee840_0;  1 drivers
v0x1cf1ed0_0 .net "b", 0 0, v0x1cee8e0_0;  1 drivers
v0x1cf1f70_0 .net "c", 0 0, v0x1cee980_0;  1 drivers
v0x1cf2010_0 .var "clk", 0 0;
v0x1cf20b0_0 .net "d", 0 0, v0x1ceeac0_0;  1 drivers
v0x1cf2150_0 .net "q_dut", 0 0, L_0x1cf4ee0;  1 drivers
v0x1cf21f0_0 .net "q_ref", 0 0, L_0x1cacea0;  1 drivers
v0x1cf2290_0 .var/2u "stats1", 159 0;
v0x1cf2330_0 .var/2u "strobe", 0 0;
v0x1cf23d0_0 .net "tb_match", 0 0, L_0x1cf5570;  1 drivers
v0x1cf2490_0 .net "tb_mismatch", 0 0, L_0x1ccb1d0;  1 drivers
v0x1cf2550_0 .net "wavedrom_enable", 0 0, v0x1ceebb0_0;  1 drivers
v0x1cf25f0_0 .net "wavedrom_title", 511 0, v0x1ceec50_0;  1 drivers
L_0x1cf37d0 .concat [ 1 0 0 0], L_0x1cacea0;
L_0x1cf5170 .concat [ 1 0 0 0], L_0x1cacea0;
L_0x1cf5230 .concat [ 1 0 0 0], L_0x1cf4ee0;
L_0x1cf5390 .concat [ 1 0 0 0], L_0x1cacea0;
L_0x1cf5570 .cmp/eeq 1, L_0x1cf37d0, L_0x1cf5460;
S_0x1cc0cf0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1cc0b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1cacea0 .functor OR 1, v0x1cee980_0, v0x1cee8e0_0, C4<0>, C4<0>;
v0x1ccb440_0 .net "a", 0 0, v0x1cee840_0;  alias, 1 drivers
v0x1ccb4e0_0 .net "b", 0 0, v0x1cee8e0_0;  alias, 1 drivers
v0x1cacff0_0 .net "c", 0 0, v0x1cee980_0;  alias, 1 drivers
v0x1cad090_0 .net "d", 0 0, v0x1ceeac0_0;  alias, 1 drivers
v0x1cede40_0 .net "q", 0 0, L_0x1cacea0;  alias, 1 drivers
S_0x1cedff0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1cc0b60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1cee840_0 .var "a", 0 0;
v0x1cee8e0_0 .var "b", 0 0;
v0x1cee980_0 .var "c", 0 0;
v0x1ceea20_0 .net "clk", 0 0, v0x1cf2010_0;  1 drivers
v0x1ceeac0_0 .var "d", 0 0;
v0x1ceebb0_0 .var "wavedrom_enable", 0 0;
v0x1ceec50_0 .var "wavedrom_title", 511 0;
E_0x1cbbb30/0 .event negedge, v0x1ceea20_0;
E_0x1cbbb30/1 .event posedge, v0x1ceea20_0;
E_0x1cbbb30 .event/or E_0x1cbbb30/0, E_0x1cbbb30/1;
E_0x1cbbd80 .event posedge, v0x1ceea20_0;
E_0x1ca59f0 .event negedge, v0x1ceea20_0;
S_0x1cee340 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1cedff0;
 .timescale -12 -12;
v0x1cee540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1cee640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1cedff0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ceedb0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1cc0b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1cc1450 .functor NOT 1, v0x1cee8e0_0, C4<0>, C4<0>, C4<0>;
L_0x1ccb240 .functor AND 1, v0x1cee840_0, L_0x1cc1450, C4<1>, C4<1>;
L_0x1cf28a0 .functor NOT 1, v0x1cee980_0, C4<0>, C4<0>, C4<0>;
L_0x1cf2910 .functor AND 1, L_0x1ccb240, L_0x1cf28a0, C4<1>, C4<1>;
L_0x1cf29e0 .functor AND 1, L_0x1cf2910, v0x1ceeac0_0, C4<1>, C4<1>;
L_0x1cf2b30 .functor NOT 1, v0x1cee840_0, C4<0>, C4<0>, C4<0>;
L_0x1cf2be0 .functor AND 1, L_0x1cf2b30, v0x1cee8e0_0, C4<1>, C4<1>;
L_0x1cf2c50 .functor AND 1, L_0x1cf2be0, v0x1cee980_0, C4<1>, C4<1>;
L_0x1cf2d60 .functor NOT 1, v0x1ceeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf2dd0 .functor AND 1, L_0x1cf2c50, L_0x1cf2d60, C4<1>, C4<1>;
L_0x1cf2f40 .functor OR 1, L_0x1cf29e0, L_0x1cf2dd0, C4<0>, C4<0>;
L_0x1cf3000 .functor NOT 1, v0x1cee840_0, C4<0>, C4<0>, C4<0>;
L_0x1cf30e0 .functor AND 1, L_0x1cf3000, v0x1cee8e0_0, C4<1>, C4<1>;
L_0x1cf31a0 .functor AND 1, L_0x1cf30e0, v0x1cee980_0, C4<1>, C4<1>;
L_0x1cf3070 .functor AND 1, L_0x1cf31a0, v0x1ceeac0_0, C4<1>, C4<1>;
L_0x1cf3330 .functor OR 1, L_0x1cf2f40, L_0x1cf3070, C4<0>, C4<0>;
L_0x1cf34d0 .functor AND 1, v0x1cee840_0, v0x1cee8e0_0, C4<1>, C4<1>;
L_0x1cf3650 .functor NOT 1, v0x1cee980_0, C4<0>, C4<0>, C4<0>;
L_0x1cf3870 .functor AND 1, L_0x1cf34d0, L_0x1cf3650, C4<1>, C4<1>;
L_0x1cf3980 .functor NOT 1, v0x1ceeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf3aa0 .functor AND 1, L_0x1cf3870, L_0x1cf3980, C4<1>, C4<1>;
L_0x1cf3bb0 .functor OR 1, L_0x1cf3330, L_0x1cf3aa0, C4<0>, C4<0>;
L_0x1cf3d80 .functor AND 1, v0x1cee840_0, v0x1cee8e0_0, C4<1>, C4<1>;
L_0x1cf3f00 .functor NOT 1, v0x1cee980_0, C4<0>, C4<0>, C4<0>;
L_0x1cf4040 .functor AND 1, L_0x1cf3d80, L_0x1cf3f00, C4<1>, C4<1>;
L_0x1cf4150 .functor AND 1, L_0x1cf4040, v0x1ceeac0_0, C4<1>, C4<1>;
L_0x1cf4400 .functor OR 1, L_0x1cf3bb0, L_0x1cf4150, C4<0>, C4<0>;
L_0x1cf4510 .functor AND 1, v0x1cee840_0, v0x1cee8e0_0, C4<1>, C4<1>;
L_0x1cf4670 .functor AND 1, L_0x1cf4510, v0x1cee980_0, C4<1>, C4<1>;
L_0x1cf4730 .functor NOT 1, v0x1ceeac0_0, C4<0>, C4<0>, C4<0>;
L_0x1cf48a0 .functor AND 1, L_0x1cf4670, L_0x1cf4730, C4<1>, C4<1>;
L_0x1cf49b0 .functor OR 1, L_0x1cf4400, L_0x1cf48a0, C4<0>, C4<0>;
L_0x1cf4bd0 .functor AND 1, v0x1cee840_0, v0x1cee8e0_0, C4<1>, C4<1>;
L_0x1cf4c40 .functor AND 1, L_0x1cf4bd0, v0x1cee980_0, C4<1>, C4<1>;
L_0x1cf4e20 .functor AND 1, L_0x1cf4c40, v0x1ceeac0_0, C4<1>, C4<1>;
L_0x1cf4ee0 .functor OR 1, L_0x1cf49b0, L_0x1cf4e20, C4<0>, C4<0>;
v0x1cef0a0_0 .net *"_ivl_0", 0 0, L_0x1cc1450;  1 drivers
v0x1cef180_0 .net *"_ivl_10", 0 0, L_0x1cf2b30;  1 drivers
v0x1cef260_0 .net *"_ivl_12", 0 0, L_0x1cf2be0;  1 drivers
v0x1cef350_0 .net *"_ivl_14", 0 0, L_0x1cf2c50;  1 drivers
v0x1cef430_0 .net *"_ivl_16", 0 0, L_0x1cf2d60;  1 drivers
v0x1cef560_0 .net *"_ivl_18", 0 0, L_0x1cf2dd0;  1 drivers
v0x1cef640_0 .net *"_ivl_2", 0 0, L_0x1ccb240;  1 drivers
v0x1cef720_0 .net *"_ivl_20", 0 0, L_0x1cf2f40;  1 drivers
v0x1cef800_0 .net *"_ivl_22", 0 0, L_0x1cf3000;  1 drivers
v0x1cef8e0_0 .net *"_ivl_24", 0 0, L_0x1cf30e0;  1 drivers
v0x1cef9c0_0 .net *"_ivl_26", 0 0, L_0x1cf31a0;  1 drivers
v0x1cefaa0_0 .net *"_ivl_28", 0 0, L_0x1cf3070;  1 drivers
v0x1cefb80_0 .net *"_ivl_30", 0 0, L_0x1cf3330;  1 drivers
v0x1cefc60_0 .net *"_ivl_32", 0 0, L_0x1cf34d0;  1 drivers
v0x1cefd40_0 .net *"_ivl_34", 0 0, L_0x1cf3650;  1 drivers
v0x1cefe20_0 .net *"_ivl_36", 0 0, L_0x1cf3870;  1 drivers
v0x1ceff00_0 .net *"_ivl_38", 0 0, L_0x1cf3980;  1 drivers
v0x1ceffe0_0 .net *"_ivl_4", 0 0, L_0x1cf28a0;  1 drivers
v0x1cf00c0_0 .net *"_ivl_40", 0 0, L_0x1cf3aa0;  1 drivers
v0x1cf01a0_0 .net *"_ivl_42", 0 0, L_0x1cf3bb0;  1 drivers
v0x1cf0280_0 .net *"_ivl_44", 0 0, L_0x1cf3d80;  1 drivers
v0x1cf0360_0 .net *"_ivl_46", 0 0, L_0x1cf3f00;  1 drivers
v0x1cf0440_0 .net *"_ivl_48", 0 0, L_0x1cf4040;  1 drivers
v0x1cf0520_0 .net *"_ivl_50", 0 0, L_0x1cf4150;  1 drivers
v0x1cf0600_0 .net *"_ivl_52", 0 0, L_0x1cf4400;  1 drivers
v0x1cf06e0_0 .net *"_ivl_54", 0 0, L_0x1cf4510;  1 drivers
v0x1cf07c0_0 .net *"_ivl_56", 0 0, L_0x1cf4670;  1 drivers
v0x1cf08a0_0 .net *"_ivl_58", 0 0, L_0x1cf4730;  1 drivers
v0x1cf0980_0 .net *"_ivl_6", 0 0, L_0x1cf2910;  1 drivers
v0x1cf0a60_0 .net *"_ivl_60", 0 0, L_0x1cf48a0;  1 drivers
v0x1cf0b40_0 .net *"_ivl_62", 0 0, L_0x1cf49b0;  1 drivers
v0x1cf0c20_0 .net *"_ivl_64", 0 0, L_0x1cf4bd0;  1 drivers
v0x1cf0d00_0 .net *"_ivl_66", 0 0, L_0x1cf4c40;  1 drivers
v0x1cf0ff0_0 .net *"_ivl_68", 0 0, L_0x1cf4e20;  1 drivers
v0x1cf10d0_0 .net *"_ivl_8", 0 0, L_0x1cf29e0;  1 drivers
v0x1cf11b0_0 .net "a", 0 0, v0x1cee840_0;  alias, 1 drivers
v0x1cf1250_0 .net "b", 0 0, v0x1cee8e0_0;  alias, 1 drivers
v0x1cf1340_0 .net "c", 0 0, v0x1cee980_0;  alias, 1 drivers
v0x1cf1430_0 .net "d", 0 0, v0x1ceeac0_0;  alias, 1 drivers
v0x1cf1520_0 .net "q", 0 0, L_0x1cf4ee0;  alias, 1 drivers
S_0x1cf1680 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1cc0b60;
 .timescale -12 -12;
E_0x1cbb8d0 .event anyedge, v0x1cf2330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1cf2330_0;
    %nor/r;
    %assign/vec4 v0x1cf2330_0, 0;
    %wait E_0x1cbb8d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cedff0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ceeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee8e0_0, 0;
    %assign/vec4 v0x1cee840_0, 0;
    %wait E_0x1ca59f0;
    %wait E_0x1cbbd80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ceeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee8e0_0, 0;
    %assign/vec4 v0x1cee840_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cbbb30;
    %load/vec4 v0x1cee840_0;
    %load/vec4 v0x1cee8e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1cee980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1ceeac0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ceeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee8e0_0, 0;
    %assign/vec4 v0x1cee840_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1cee640;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cbbb30;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1ceeac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cee8e0_0, 0;
    %assign/vec4 v0x1cee840_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1cc0b60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf2330_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1cc0b60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1cf2010_0;
    %inv;
    %store/vec4 v0x1cf2010_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1cc0b60;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ceea20_0, v0x1cf2490_0, v0x1cf1e30_0, v0x1cf1ed0_0, v0x1cf1f70_0, v0x1cf20b0_0, v0x1cf21f0_0, v0x1cf2150_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1cc0b60;
T_7 ;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1cc0b60;
T_8 ;
    %wait E_0x1cbbb30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cf2290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf2290_0, 4, 32;
    %load/vec4 v0x1cf23d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf2290_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1cf2290_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf2290_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1cf21f0_0;
    %load/vec4 v0x1cf21f0_0;
    %load/vec4 v0x1cf2150_0;
    %xor;
    %load/vec4 v0x1cf21f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf2290_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1cf2290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1cf2290_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/circuit4/iter0/response0/top_module.sv";
