

================================================================
== Vivado HLS Report for 'cordiccart2pol'
================================================================
* Date:           Wed Dec 23 20:00:26 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cordiccar2pol
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258| 2.580 us | 2.580 us |  258|  258|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cordiccart2pol_label0  |      240|      240|        15|          -|          -|    16|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    448|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     13|    1732|   3215|    -|
|Memory           |        0|      -|      64|     16|    -|
|Multiplexer      |        -|      -|       -|    324|    -|
|Register         |        -|      -|     336|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     13|    2132|   4003|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       2|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cordiccart2pol_fadEe_U1  |cordiccart2pol_fadEe  |        0|      2|  205|  390|    0|
    |cordiccart2pol_faeOg_U2  |cordiccart2pol_faeOg  |        0|      2|  205|  390|    0|
    |cordiccart2pol_fchbi_U7  |cordiccart2pol_fchbi  |        0|      0|   66|  239|    0|
    |cordiccart2pol_fchbi_U8  |cordiccart2pol_fchbi  |        0|      0|   66|  239|    0|
    |cordiccart2pol_fdg8j_U6  |cordiccart2pol_fdg8j  |        0|      0|  761|  994|    0|
    |cordiccart2pol_fmfYi_U3  |cordiccart2pol_fmfYi  |        0|      3|  143|  321|    0|
    |cordiccart2pol_fmfYi_U4  |cordiccart2pol_fmfYi  |        0|      3|  143|  321|    0|
    |cordiccart2pol_fmfYi_U5  |cordiccart2pol_fmfYi  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     13| 1732| 3215|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Kvalues_U  |cordiccart2pol_Kvbkb  |        0|  32|   8|    0|    16|   32|     1|          512|
    |angles_U   |cordiccart2pol_ancud  |        0|  32|   8|    0|    16|   32|     1|          512|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                      |        0|  64|  16|    0|    32|   64|     2|         1024|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_368_p2              |     +    |      0|  0|  15|           5|           1|
    |and_ln16_fu_247_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln24_fu_287_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln41_fu_414_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln16_1_fu_235_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln16_fu_229_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln24_1_fu_275_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln24_fu_269_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln39_fu_362_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln41_1_fu_404_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln41_fu_398_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln16_fu_241_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln24_1_fu_319_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln24_fu_281_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln41_fu_410_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_176_p0            |  select  |      0|  0|  32|           1|          30|
    |select_ln16_1_fu_332_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln16_2_fu_346_p3  |  select  |      0|  0|  30|           1|           1|
    |select_ln16_fu_312_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln24_1_fu_338_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln24_2_fu_354_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln24_fu_325_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln26_fu_302_p2       |    xor   |      0|  0|  33|          32|          33|
    |xor_ln33_fu_292_p2       |    xor   |      0|  0|  33|          32|          33|
    |xor_ln54_fu_434_p2       |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 448|         213|         313|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  153|         34|    1|         34|
    |currenty_2_reg_124  |    9|          2|   32|         64|
    |grp_fu_155_opcode   |   15|          3|    2|          6|
    |grp_fu_155_p0       |   15|          3|   32|         96|
    |grp_fu_155_p1       |   15|          3|   32|         96|
    |grp_fu_166_p0       |   15|          3|   32|         96|
    |grp_fu_166_p1       |   15|          3|   32|         96|
    |grp_fu_171_p0       |   15|          3|   32|         96|
    |grp_fu_171_p1       |   15|          3|   32|         96|
    |grp_fu_187_opcode   |   15|          3|    5|         15|
    |grp_fu_187_p0       |   15|          3|   32|         96|
    |i_0_reg_144         |    9|          2|    5|         10|
    |temp_cos_reg_114    |    9|          2|   32|         64|
    |theta1_2_reg_134    |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  324|         69|  333|        929|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |angles_load_reg_525  |  32|   0|   32|          0|
    |ap_CS_fsm            |  33|   0|   33|          0|
    |currenty_2_reg_124   |  32|   0|   32|          0|
    |factor_reg_519       |  32|   0|   32|          0|
    |i_0_reg_144          |   5|   0|    5|          0|
    |i_reg_489            |   5|   0|    5|          0|
    |icmp_ln41_1_reg_509  |   1|   0|    1|          0|
    |icmp_ln41_reg_504    |   1|   0|    1|          0|
    |reg_200              |  32|   0|   32|          0|
    |reg_206              |  32|   0|   32|          0|
    |temp_cos_reg_114     |  32|   0|   32|          0|
    |theta1_2_reg_134     |  32|   0|   32|          0|
    |theta1_reg_542       |  32|   0|   32|          0|
    |tmp_10_reg_514       |   1|   0|    1|          0|
    |tmp_1_reg_461        |   1|   0|    1|          0|
    |tmp_3_reg_537        |  32|   0|   32|          0|
    |tmp_6_reg_466        |   1|   0|    1|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 336|   0|  336|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_start      |  in |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_done       | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_idle       | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|ap_ready      | out |    1| ap_ctrl_hs | cordiccart2pol | return value |
|x             |  in |   32|   ap_none  |        x       |    scalar    |
|y             |  in |   32|   ap_none  |        y       |    scalar    |
|r             | out |   32|   ap_vld   |        r       |    pointer   |
|r_ap_vld      | out |    1|   ap_vld   |        r       |    pointer   |
|theta         | out |   32|   ap_vld   |      theta     |    pointer   |
|theta_ap_vld  | out |    1|   ap_vld   |      theta     |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

