|singleCycleTopLevel
GClock1 => pcRegister:pcRegisterVal.clk
GClock1 => instructionMemory:instructionMem.outclock
GClock1 => registerFile:regFile.clk
GClock1 => dataMemory:dataMem.outclock
GClock2 => instructionMemory:instructionMem.inclock
GClock2 => dataMemory:dataMem.inclock
GReset => pcRegister:pcRegisterVal.reset
GReset => registerFile:regFile.reset
valueSelect[0] => mux8x1EightBit:outputVal.s[0]
valueSelect[1] => mux8x1EightBit:outputVal.s[1]
valueSelect[2] => mux8x1EightBit:outputVal.s[2]
muxOut[0] << mux8x1EightBit:outputVal.o[0]
muxOut[1] << mux8x1EightBit:outputVal.o[1]
muxOut[2] << mux8x1EightBit:outputVal.o[2]
muxOut[3] << mux8x1EightBit:outputVal.o[3]
muxOut[4] << mux8x1EightBit:outputVal.o[4]
muxOut[5] << mux8x1EightBit:outputVal.o[5]
muxOut[6] << mux8x1EightBit:outputVal.o[6]
muxOut[7] << mux8x1EightBit:outputVal.o[7]
instructionOut[0] << instructionMemory:instructionMem.instruction_out[0]
instructionOut[1] << instructionMemory:instructionMem.instruction_out[1]
instructionOut[2] << instructionMemory:instructionMem.instruction_out[2]
instructionOut[3] << instructionMemory:instructionMem.instruction_out[3]
instructionOut[4] << instructionMemory:instructionMem.instruction_out[4]
instructionOut[5] << instructionMemory:instructionMem.instruction_out[5]
instructionOut[6] << instructionMemory:instructionMem.instruction_out[6]
instructionOut[7] << instructionMemory:instructionMem.instruction_out[7]
instructionOut[8] << instructionMemory:instructionMem.instruction_out[8]
instructionOut[9] << instructionMemory:instructionMem.instruction_out[9]
instructionOut[10] << instructionMemory:instructionMem.instruction_out[10]
instructionOut[11] << instructionMemory:instructionMem.instruction_out[11]
instructionOut[12] << instructionMemory:instructionMem.instruction_out[12]
instructionOut[13] << instructionMemory:instructionMem.instruction_out[13]
instructionOut[14] << instructionMemory:instructionMem.instruction_out[14]
instructionOut[15] << instructionMemory:instructionMem.instruction_out[15]
instructionOut[16] << instructionMemory:instructionMem.instruction_out[16]
instructionOut[17] << instructionMemory:instructionMem.instruction_out[17]
instructionOut[18] << instructionMemory:instructionMem.instruction_out[18]
instructionOut[19] << instructionMemory:instructionMem.instruction_out[19]
instructionOut[20] << instructionMemory:instructionMem.instruction_out[20]
instructionOut[21] << instructionMemory:instructionMem.instruction_out[21]
instructionOut[22] << instructionMemory:instructionMem.instruction_out[22]
instructionOut[23] << instructionMemory:instructionMem.instruction_out[23]
instructionOut[24] << instructionMemory:instructionMem.instruction_out[24]
instructionOut[25] << instructionMemory:instructionMem.instruction_out[25]
instructionOut[26] << instructionMemory:instructionMem.instruction_out[26]
instructionOut[27] << instructionMemory:instructionMem.instruction_out[27]
instructionOut[28] << instructionMemory:instructionMem.instruction_out[28]
instructionOut[29] << instructionMemory:instructionMem.instruction_out[29]
instructionOut[30] << instructionMemory:instructionMem.instruction_out[30]
instructionOut[31] << instructionMemory:instructionMem.instruction_out[31]
branchOut << controlLogicUnit:controlUnit.branch
zeroOut << ALUmain:alu.zero
memWriteOut << controlLogicUnit:controlUnit.memWrite
regWriteOut << controlLogicUnit:controlUnit.regWrite
pcInput[0] << mux8x8:jumpBranchSel.o_m[0]
pcInput[1] << mux8x8:jumpBranchSel.o_m[1]
pcInput[2] << mux8x8:jumpBranchSel.o_m[2]
pcInput[3] << mux8x8:jumpBranchSel.o_m[3]
pcInput[4] << mux8x8:jumpBranchSel.o_m[4]
pcInput[5] << mux8x8:jumpBranchSel.o_m[5]
pcInput[6] << mux8x8:jumpBranchSel.o_m[6]
pcInput[7] << mux8x8:jumpBranchSel.o_m[7]
pcOutput[0] << pcRegister:pcRegisterVal.PC_output[0]
pcOutput[1] << pcRegister:pcRegisterVal.PC_output[1]
pcOutput[2] << pcRegister:pcRegisterVal.PC_output[2]
pcOutput[3] << pcRegister:pcRegisterVal.PC_output[3]
pcOutput[4] << pcRegister:pcRegisterVal.PC_output[4]
pcOutput[5] << pcRegister:pcRegisterVal.PC_output[5]
pcOutput[6] << pcRegister:pcRegisterVal.PC_output[6]
pcOutput[7] << pcRegister:pcRegisterVal.PC_output[7]


|singleCycleTopLevel|pcRegister:pcRegisterVal
reset => eightBitRegister:pcVal.reset
clk => eightBitRegister:pcVal.clk
PC_input[0] => eightBitRegister:pcVal.values[0]
PC_input[1] => eightBitRegister:pcVal.values[1]
PC_input[2] => eightBitRegister:pcVal.values[2]
PC_input[3] => eightBitRegister:pcVal.values[3]
PC_input[4] => eightBitRegister:pcVal.values[4]
PC_input[5] => eightBitRegister:pcVal.values[5]
PC_input[6] => eightBitRegister:pcVal.values[6]
PC_input[7] => eightBitRegister:pcVal.values[7]
PC_output[0] <= eightBitRegister:pcVal.outputs[0]
PC_output[1] <= eightBitRegister:pcVal.outputs[1]
PC_output[2] <= eightBitRegister:pcVal.outputs[2]
PC_output[3] <= eightBitRegister:pcVal.outputs[3]
PC_output[4] <= eightBitRegister:pcVal.outputs[4]
PC_output[5] <= eightBitRegister:pcVal.outputs[5]
PC_output[6] <= eightBitRegister:pcVal.outputs[6]
PC_output[7] <= eightBitRegister:pcVal.outputs[7]


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|pcRegister:pcRegisterVal|eightBitRegister:pcVal|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|instructionMemory:instructionMem
inclock => LPM_ROM:instructionMem.INCLOCK
outclock => LPM_ROM:instructionMem.OUTCLOCK
readAddress[0] => LPM_ROM:instructionMem.ADDRESS[0]
readAddress[1] => LPM_ROM:instructionMem.ADDRESS[1]
readAddress[2] => LPM_ROM:instructionMem.ADDRESS[2]
readAddress[3] => LPM_ROM:instructionMem.ADDRESS[3]
readAddress[4] => LPM_ROM:instructionMem.ADDRESS[4]
readAddress[5] => LPM_ROM:instructionMem.ADDRESS[5]
readAddress[6] => LPM_ROM:instructionMem.ADDRESS[6]
readAddress[7] => LPM_ROM:instructionMem.ADDRESS[7]
instruction_out[0] <= LPM_ROM:instructionMem.Q[0]
instruction_out[1] <= LPM_ROM:instructionMem.Q[1]
instruction_out[2] <= LPM_ROM:instructionMem.Q[2]
instruction_out[3] <= LPM_ROM:instructionMem.Q[3]
instruction_out[4] <= LPM_ROM:instructionMem.Q[4]
instruction_out[5] <= LPM_ROM:instructionMem.Q[5]
instruction_out[6] <= LPM_ROM:instructionMem.Q[6]
instruction_out[7] <= LPM_ROM:instructionMem.Q[7]
instruction_out[8] <= LPM_ROM:instructionMem.Q[8]
instruction_out[9] <= LPM_ROM:instructionMem.Q[9]
instruction_out[10] <= LPM_ROM:instructionMem.Q[10]
instruction_out[11] <= LPM_ROM:instructionMem.Q[11]
instruction_out[12] <= LPM_ROM:instructionMem.Q[12]
instruction_out[13] <= LPM_ROM:instructionMem.Q[13]
instruction_out[14] <= LPM_ROM:instructionMem.Q[14]
instruction_out[15] <= LPM_ROM:instructionMem.Q[15]
instruction_out[16] <= LPM_ROM:instructionMem.Q[16]
instruction_out[17] <= LPM_ROM:instructionMem.Q[17]
instruction_out[18] <= LPM_ROM:instructionMem.Q[18]
instruction_out[19] <= LPM_ROM:instructionMem.Q[19]
instruction_out[20] <= LPM_ROM:instructionMem.Q[20]
instruction_out[21] <= LPM_ROM:instructionMem.Q[21]
instruction_out[22] <= LPM_ROM:instructionMem.Q[22]
instruction_out[23] <= LPM_ROM:instructionMem.Q[23]
instruction_out[24] <= LPM_ROM:instructionMem.Q[24]
instruction_out[25] <= LPM_ROM:instructionMem.Q[25]
instruction_out[26] <= LPM_ROM:instructionMem.Q[26]
instruction_out[27] <= LPM_ROM:instructionMem.Q[27]
instruction_out[28] <= LPM_ROM:instructionMem.Q[28]
instruction_out[29] <= LPM_ROM:instructionMem.Q[29]
instruction_out[30] <= LPM_ROM:instructionMem.Q[30]
instruction_out[31] <= LPM_ROM:instructionMem.Q[31]


|singleCycleTopLevel|instructionMemory:instructionMem|LPM_ROM:instructionMem
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|instructionMemory:instructionMem|LPM_ROM:instructionMem|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => altsyncram:rom_block.clock1
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|singleCycleTopLevel|instructionMemory:instructionMem|LPM_ROM:instructionMem|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d951:auto_generated.address_a[0]
address_a[1] => altsyncram_d951:auto_generated.address_a[1]
address_a[2] => altsyncram_d951:auto_generated.address_a[2]
address_a[3] => altsyncram_d951:auto_generated.address_a[3]
address_a[4] => altsyncram_d951:auto_generated.address_a[4]
address_a[5] => altsyncram_d951:auto_generated.address_a[5]
address_a[6] => altsyncram_d951:auto_generated.address_a[6]
address_a[7] => altsyncram_d951:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d951:auto_generated.clock0
clock1 => altsyncram_d951:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d951:auto_generated.q_a[0]
q_a[1] <= altsyncram_d951:auto_generated.q_a[1]
q_a[2] <= altsyncram_d951:auto_generated.q_a[2]
q_a[3] <= altsyncram_d951:auto_generated.q_a[3]
q_a[4] <= altsyncram_d951:auto_generated.q_a[4]
q_a[5] <= altsyncram_d951:auto_generated.q_a[5]
q_a[6] <= altsyncram_d951:auto_generated.q_a[6]
q_a[7] <= altsyncram_d951:auto_generated.q_a[7]
q_a[8] <= altsyncram_d951:auto_generated.q_a[8]
q_a[9] <= altsyncram_d951:auto_generated.q_a[9]
q_a[10] <= altsyncram_d951:auto_generated.q_a[10]
q_a[11] <= altsyncram_d951:auto_generated.q_a[11]
q_a[12] <= altsyncram_d951:auto_generated.q_a[12]
q_a[13] <= altsyncram_d951:auto_generated.q_a[13]
q_a[14] <= altsyncram_d951:auto_generated.q_a[14]
q_a[15] <= altsyncram_d951:auto_generated.q_a[15]
q_a[16] <= altsyncram_d951:auto_generated.q_a[16]
q_a[17] <= altsyncram_d951:auto_generated.q_a[17]
q_a[18] <= altsyncram_d951:auto_generated.q_a[18]
q_a[19] <= altsyncram_d951:auto_generated.q_a[19]
q_a[20] <= altsyncram_d951:auto_generated.q_a[20]
q_a[21] <= altsyncram_d951:auto_generated.q_a[21]
q_a[22] <= altsyncram_d951:auto_generated.q_a[22]
q_a[23] <= altsyncram_d951:auto_generated.q_a[23]
q_a[24] <= altsyncram_d951:auto_generated.q_a[24]
q_a[25] <= altsyncram_d951:auto_generated.q_a[25]
q_a[26] <= altsyncram_d951:auto_generated.q_a[26]
q_a[27] <= altsyncram_d951:auto_generated.q_a[27]
q_a[28] <= altsyncram_d951:auto_generated.q_a[28]
q_a[29] <= altsyncram_d951:auto_generated.q_a[29]
q_a[30] <= altsyncram_d951:auto_generated.q_a[30]
q_a[31] <= altsyncram_d951:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleTopLevel|instructionMemory:instructionMem|LPM_ROM:instructionMem|altrom:srom|altsyncram:rom_block|altsyncram_d951:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|singleCycleTopLevel|mux5x5:mux5x5Out
sel => mux2x1:msb.sel
sel => mux2x1:bit4.sel
sel => mux2x1:bit3.sel
sel => mux2x1:bit2.sel
sel => mux2x1:lsb.sel
a_i[0] => mux2x1:lsb.a_i
a_i[1] => mux2x1:bit2.a_i
a_i[2] => mux2x1:bit3.a_i
a_i[3] => mux2x1:bit4.a_i
a_i[4] => mux2x1:msb.a_i
b_i[0] => mux2x1:lsb.b_i
b_i[1] => mux2x1:bit2.b_i
b_i[2] => mux2x1:bit3.b_i
b_i[3] => mux2x1:bit4.b_i
b_i[4] => mux2x1:msb.b_i
o_m[0] <= mux2x1:lsb.o_m
o_m[1] <= mux2x1:bit2.o_m
o_m[2] <= mux2x1:bit3.o_m
o_m[3] <= mux2x1:bit4.o_m
o_m[4] <= mux2x1:msb.o_m


|singleCycleTopLevel|mux5x5:mux5x5Out|mux2x1:msb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux5x5:mux5x5Out|mux2x1:bit4
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux5x5:mux5x5Out|mux2x1:bit3
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux5x5:mux5x5Out|mux2x1:bit2
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux5x5:mux5x5Out|mux2x1:lsb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile
reset => eightBitRegister:reg0.reset
reset => eightBitRegister:reg1.reset
reset => eightBitRegister:reg2.reset
reset => eightBitRegister:reg3.reset
reset => eightBitRegister:reg4.reset
reset => eightBitRegister:reg5.reset
reset => eightBitRegister:reg6.reset
reset => eightBitRegister:reg7.reset
clk => eightBitRegister:reg0.clk
clk => eightBitRegister:reg1.clk
clk => eightBitRegister:reg2.clk
clk => eightBitRegister:reg3.clk
clk => eightBitRegister:reg4.clk
clk => eightBitRegister:reg5.clk
clk => eightBitRegister:reg6.clk
clk => eightBitRegister:reg7.clk
readReg1[0] => mux8x1EightBit:readRegister1.s[0]
readReg1[1] => mux8x1EightBit:readRegister1.s[1]
readReg1[2] => mux8x1EightBit:readRegister1.s[2]
readReg1[3] => ~NO_FANOUT~
readReg1[4] => ~NO_FANOUT~
readReg2[0] => mux8x1EightBit:readRegister2.s[0]
readReg2[1] => mux8x1EightBit:readRegister2.s[1]
readReg2[2] => mux8x1EightBit:readRegister2.s[2]
readReg2[3] => ~NO_FANOUT~
readReg2[4] => ~NO_FANOUT~
writeReg[0] => threeToEightDecoder:writeDecoder.X[0]
writeReg[1] => threeToEightDecoder:writeDecoder.X[1]
writeReg[2] => threeToEightDecoder:writeDecoder.X[2]
writeReg[3] => ~NO_FANOUT~
writeReg[4] => ~NO_FANOUT~
writeData[0] => eightBitRegister:reg0.values[0]
writeData[0] => eightBitRegister:reg1.values[0]
writeData[0] => eightBitRegister:reg2.values[0]
writeData[0] => eightBitRegister:reg3.values[0]
writeData[0] => eightBitRegister:reg4.values[0]
writeData[0] => eightBitRegister:reg5.values[0]
writeData[0] => eightBitRegister:reg6.values[0]
writeData[0] => eightBitRegister:reg7.values[0]
writeData[1] => eightBitRegister:reg0.values[1]
writeData[1] => eightBitRegister:reg1.values[1]
writeData[1] => eightBitRegister:reg2.values[1]
writeData[1] => eightBitRegister:reg3.values[1]
writeData[1] => eightBitRegister:reg4.values[1]
writeData[1] => eightBitRegister:reg5.values[1]
writeData[1] => eightBitRegister:reg6.values[1]
writeData[1] => eightBitRegister:reg7.values[1]
writeData[2] => eightBitRegister:reg0.values[2]
writeData[2] => eightBitRegister:reg1.values[2]
writeData[2] => eightBitRegister:reg2.values[2]
writeData[2] => eightBitRegister:reg3.values[2]
writeData[2] => eightBitRegister:reg4.values[2]
writeData[2] => eightBitRegister:reg5.values[2]
writeData[2] => eightBitRegister:reg6.values[2]
writeData[2] => eightBitRegister:reg7.values[2]
writeData[3] => eightBitRegister:reg0.values[3]
writeData[3] => eightBitRegister:reg1.values[3]
writeData[3] => eightBitRegister:reg2.values[3]
writeData[3] => eightBitRegister:reg3.values[3]
writeData[3] => eightBitRegister:reg4.values[3]
writeData[3] => eightBitRegister:reg5.values[3]
writeData[3] => eightBitRegister:reg6.values[3]
writeData[3] => eightBitRegister:reg7.values[3]
writeData[4] => eightBitRegister:reg0.values[4]
writeData[4] => eightBitRegister:reg1.values[4]
writeData[4] => eightBitRegister:reg2.values[4]
writeData[4] => eightBitRegister:reg3.values[4]
writeData[4] => eightBitRegister:reg4.values[4]
writeData[4] => eightBitRegister:reg5.values[4]
writeData[4] => eightBitRegister:reg6.values[4]
writeData[4] => eightBitRegister:reg7.values[4]
writeData[5] => eightBitRegister:reg0.values[5]
writeData[5] => eightBitRegister:reg1.values[5]
writeData[5] => eightBitRegister:reg2.values[5]
writeData[5] => eightBitRegister:reg3.values[5]
writeData[5] => eightBitRegister:reg4.values[5]
writeData[5] => eightBitRegister:reg5.values[5]
writeData[5] => eightBitRegister:reg6.values[5]
writeData[5] => eightBitRegister:reg7.values[5]
writeData[6] => eightBitRegister:reg0.values[6]
writeData[6] => eightBitRegister:reg1.values[6]
writeData[6] => eightBitRegister:reg2.values[6]
writeData[6] => eightBitRegister:reg3.values[6]
writeData[6] => eightBitRegister:reg4.values[6]
writeData[6] => eightBitRegister:reg5.values[6]
writeData[6] => eightBitRegister:reg6.values[6]
writeData[6] => eightBitRegister:reg7.values[6]
writeData[7] => eightBitRegister:reg0.values[7]
writeData[7] => eightBitRegister:reg1.values[7]
writeData[7] => eightBitRegister:reg2.values[7]
writeData[7] => eightBitRegister:reg3.values[7]
writeData[7] => eightBitRegister:reg4.values[7]
writeData[7] => eightBitRegister:reg5.values[7]
writeData[7] => eightBitRegister:reg6.values[7]
writeData[7] => eightBitRegister:reg7.values[7]
regWrite => enWReg[7].IN1
regWrite => enWReg[6].IN1
regWrite => enWReg[5].IN1
regWrite => enWReg[4].IN1
regWrite => enWReg[3].IN1
regWrite => enWReg[2].IN1
regWrite => enWReg[1].IN1
regWrite => enWReg[0].IN1
readData1[0] <= mux8x1EightBit:readRegister1.o[0]
readData1[1] <= mux8x1EightBit:readRegister1.o[1]
readData1[2] <= mux8x1EightBit:readRegister1.o[2]
readData1[3] <= mux8x1EightBit:readRegister1.o[3]
readData1[4] <= mux8x1EightBit:readRegister1.o[4]
readData1[5] <= mux8x1EightBit:readRegister1.o[5]
readData1[6] <= mux8x1EightBit:readRegister1.o[6]
readData1[7] <= mux8x1EightBit:readRegister1.o[7]
readData2[0] <= mux8x1EightBit:readRegister2.o[0]
readData2[1] <= mux8x1EightBit:readRegister2.o[1]
readData2[2] <= mux8x1EightBit:readRegister2.o[2]
readData2[3] <= mux8x1EightBit:readRegister2.o[3]
readData2[4] <= mux8x1EightBit:readRegister2.o[4]
readData2[5] <= mux8x1EightBit:readRegister2.o[5]
readData2[6] <= mux8x1EightBit:readRegister2.o[6]
readData2[7] <= mux8x1EightBit:readRegister2.o[7]
enableRegister[0] <= enWReg[0].DB_MAX_OUTPUT_PORT_TYPE
enableRegister[1] <= enWReg[1].DB_MAX_OUTPUT_PORT_TYPE
enableRegister[2] <= enWReg[2].DB_MAX_OUTPUT_PORT_TYPE
enableRegister[3] <= enWReg[3].DB_MAX_OUTPUT_PORT_TYPE
enableRegister[4] <= enWReg[4].DB_MAX_OUTPUT_PORT_TYPE
enableRegister[5] <= enWReg[5].DB_MAX_OUTPUT_PORT_TYPE
enableRegister[6] <= enWReg[6].DB_MAX_OUTPUT_PORT_TYPE
enableRegister[7] <= enWReg[7].DB_MAX_OUTPUT_PORT_TYPE
readRegD1[0] <= eightBitRegister:reg1.outputs[0]
readRegD1[1] <= eightBitRegister:reg1.outputs[1]
readRegD1[2] <= eightBitRegister:reg1.outputs[2]
readRegD1[3] <= eightBitRegister:reg1.outputs[3]
readRegD1[4] <= eightBitRegister:reg1.outputs[4]
readRegD1[5] <= eightBitRegister:reg1.outputs[5]
readRegD1[6] <= eightBitRegister:reg1.outputs[6]
readRegD1[7] <= eightBitRegister:reg1.outputs[7]
readRegD4[0] <= eightBitRegister:reg3.outputs[0]
readRegD4[1] <= eightBitRegister:reg3.outputs[1]
readRegD4[2] <= eightBitRegister:reg3.outputs[2]
readRegD4[3] <= eightBitRegister:reg3.outputs[3]
readRegD4[4] <= eightBitRegister:reg3.outputs[4]
readRegD4[5] <= eightBitRegister:reg3.outputs[5]
readRegD4[6] <= eightBitRegister:reg3.outputs[6]
readRegD4[7] <= eightBitRegister:reg3.outputs[7]


|singleCycleTopLevel|registerFile:regFile|threeToEightDecoder:writeDecoder
X[0] => Y.IN1
X[0] => Y.IN1
X[0] => Y.IN1
X[0] => Y.IN1
X[0] => Y.IN1
X[0] => Y.IN1
X[0] => Y.IN1
X[0] => Y.IN1
X[1] => Y.IN0
X[1] => Y.IN0
X[1] => Y.IN0
X[1] => Y.IN0
X[2] => Y.IN1
X[2] => Y.IN1
X[2] => Y.IN1
X[2] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg0|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg1|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg2|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg3|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg4|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg5|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg6|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7
reset => enARdFF_2:bit0.i_resetBar
reset => enARdFF_2:bit1.i_resetBar
reset => enARdFF_2:bit2.i_resetBar
reset => enARdFF_2:bit3.i_resetBar
reset => enARdFF_2:bit4.i_resetBar
reset => enARdFF_2:bit5.i_resetBar
reset => enARdFF_2:bit6.i_resetBar
reset => enARdFF_2:bit7.i_resetBar
values[0] => enARdFF_2:bit0.i_d
values[1] => enARdFF_2:bit1.i_d
values[2] => enARdFF_2:bit2.i_d
values[3] => enARdFF_2:bit3.i_d
values[4] => enARdFF_2:bit4.i_d
values[5] => enARdFF_2:bit5.i_d
values[6] => enARdFF_2:bit6.i_d
values[7] => enARdFF_2:bit7.i_d
en => enARdFF_2:bit0.i_enable
en => enARdFF_2:bit1.i_enable
en => enARdFF_2:bit2.i_enable
en => enARdFF_2:bit3.i_enable
en => enARdFF_2:bit4.i_enable
en => enARdFF_2:bit5.i_enable
en => enARdFF_2:bit6.i_enable
en => enARdFF_2:bit7.i_enable
clk => enARdFF_2:bit0.i_clock
clk => enARdFF_2:bit1.i_clock
clk => enARdFF_2:bit2.i_clock
clk => enARdFF_2:bit3.i_clock
clk => enARdFF_2:bit4.i_clock
clk => enARdFF_2:bit5.i_clock
clk => enARdFF_2:bit6.i_clock
clk => enARdFF_2:bit7.i_clock
outputs[0] <= enARdFF_2:bit0.o_q
outputs[1] <= enARdFF_2:bit1.o_q
outputs[2] <= enARdFF_2:bit2.o_q
outputs[3] <= enARdFF_2:bit3.o_q
outputs[4] <= enARdFF_2:bit4.o_q
outputs[5] <= enARdFF_2:bit5.o_q
outputs[6] <= enARdFF_2:bit6.o_q
outputs[7] <= enARdFF_2:bit7.o_q


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|eightBitRegister:reg7|enARdFF_2:bit7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|mux8x1EightBit:readRegister1
a0[0] => o.IN1
a0[1] => o.IN1
a0[2] => o.IN1
a0[3] => o.IN1
a0[4] => o.IN1
a0[5] => o.IN1
a0[6] => o.IN1
a0[7] => o.IN1
a1[0] => o.IN1
a1[1] => o.IN1
a1[2] => o.IN1
a1[3] => o.IN1
a1[4] => o.IN1
a1[5] => o.IN1
a1[6] => o.IN1
a1[7] => o.IN1
a2[0] => o.IN1
a2[1] => o.IN1
a2[2] => o.IN1
a2[3] => o.IN1
a2[4] => o.IN1
a2[5] => o.IN1
a2[6] => o.IN1
a2[7] => o.IN1
a3[0] => o.IN1
a3[1] => o.IN1
a3[2] => o.IN1
a3[3] => o.IN1
a3[4] => o.IN1
a3[5] => o.IN1
a3[6] => o.IN1
a3[7] => o.IN1
a4[0] => o.IN1
a4[1] => o.IN1
a4[2] => o.IN1
a4[3] => o.IN1
a4[4] => o.IN1
a4[5] => o.IN1
a4[6] => o.IN1
a4[7] => o.IN1
a5[0] => o.IN1
a5[1] => o.IN1
a5[2] => o.IN1
a5[3] => o.IN1
a5[4] => o.IN1
a5[5] => o.IN1
a5[6] => o.IN1
a5[7] => o.IN1
a6[0] => o.IN1
a6[1] => o.IN1
a6[2] => o.IN1
a6[3] => o.IN1
a6[4] => o.IN1
a6[5] => o.IN1
a6[6] => o.IN1
a6[7] => o.IN1
a7[0] => o.IN1
a7[1] => o.IN1
a7[2] => o.IN1
a7[3] => o.IN1
a7[4] => o.IN1
a7[5] => o.IN1
a7[6] => o.IN1
a7[7] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|registerFile:regFile|mux8x1EightBit:readRegister2
a0[0] => o.IN1
a0[1] => o.IN1
a0[2] => o.IN1
a0[3] => o.IN1
a0[4] => o.IN1
a0[5] => o.IN1
a0[6] => o.IN1
a0[7] => o.IN1
a1[0] => o.IN1
a1[1] => o.IN1
a1[2] => o.IN1
a1[3] => o.IN1
a1[4] => o.IN1
a1[5] => o.IN1
a1[6] => o.IN1
a1[7] => o.IN1
a2[0] => o.IN1
a2[1] => o.IN1
a2[2] => o.IN1
a2[3] => o.IN1
a2[4] => o.IN1
a2[5] => o.IN1
a2[6] => o.IN1
a2[7] => o.IN1
a3[0] => o.IN1
a3[1] => o.IN1
a3[2] => o.IN1
a3[3] => o.IN1
a3[4] => o.IN1
a3[5] => o.IN1
a3[6] => o.IN1
a3[7] => o.IN1
a4[0] => o.IN1
a4[1] => o.IN1
a4[2] => o.IN1
a4[3] => o.IN1
a4[4] => o.IN1
a4[5] => o.IN1
a4[6] => o.IN1
a4[7] => o.IN1
a5[0] => o.IN1
a5[1] => o.IN1
a5[2] => o.IN1
a5[3] => o.IN1
a5[4] => o.IN1
a5[5] => o.IN1
a5[6] => o.IN1
a5[7] => o.IN1
a6[0] => o.IN1
a6[1] => o.IN1
a6[2] => o.IN1
a6[3] => o.IN1
a6[4] => o.IN1
a6[5] => o.IN1
a6[6] => o.IN1
a6[7] => o.IN1
a7[0] => o.IN1
a7[1] => o.IN1
a7[2] => o.IN1
a7[3] => o.IN1
a7[4] => o.IN1
a7[5] => o.IN1
a7[6] => o.IN1
a7[7] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|signExtendUnit:signExt
sign_input[0] => sign_output[0].DATAIN
sign_input[1] => sign_output[1].DATAIN
sign_input[2] => sign_output[2].DATAIN
sign_input[3] => sign_output[3].DATAIN
sign_input[4] => sign_output[4].DATAIN
sign_input[5] => sign_output[5].DATAIN
sign_input[6] => sign_output[6].DATAIN
sign_input[7] => sign_output[7].DATAIN
sign_input[8] => sign_output[8].DATAIN
sign_input[9] => sign_output[9].DATAIN
sign_input[10] => sign_output[10].DATAIN
sign_input[11] => sign_output[11].DATAIN
sign_input[12] => sign_output[12].DATAIN
sign_input[13] => sign_output[13].DATAIN
sign_input[14] => sign_output[14].DATAIN
sign_input[15] => sign_output[15].DATAIN
sign_input[15] => sign_output[31].DATAIN
sign_input[15] => sign_output[30].DATAIN
sign_input[15] => sign_output[29].DATAIN
sign_input[15] => sign_output[28].DATAIN
sign_input[15] => sign_output[27].DATAIN
sign_input[15] => sign_output[26].DATAIN
sign_input[15] => sign_output[25].DATAIN
sign_input[15] => sign_output[24].DATAIN
sign_input[15] => sign_output[23].DATAIN
sign_input[15] => sign_output[22].DATAIN
sign_input[15] => sign_output[21].DATAIN
sign_input[15] => sign_output[20].DATAIN
sign_input[15] => sign_output[19].DATAIN
sign_input[15] => sign_output[18].DATAIN
sign_input[15] => sign_output[17].DATAIN
sign_input[15] => sign_output[16].DATAIN
sign_output[0] <= sign_input[0].DB_MAX_OUTPUT_PORT_TYPE
sign_output[1] <= sign_input[1].DB_MAX_OUTPUT_PORT_TYPE
sign_output[2] <= sign_input[2].DB_MAX_OUTPUT_PORT_TYPE
sign_output[3] <= sign_input[3].DB_MAX_OUTPUT_PORT_TYPE
sign_output[4] <= sign_input[4].DB_MAX_OUTPUT_PORT_TYPE
sign_output[5] <= sign_input[5].DB_MAX_OUTPUT_PORT_TYPE
sign_output[6] <= sign_input[6].DB_MAX_OUTPUT_PORT_TYPE
sign_output[7] <= sign_input[7].DB_MAX_OUTPUT_PORT_TYPE
sign_output[8] <= sign_input[8].DB_MAX_OUTPUT_PORT_TYPE
sign_output[9] <= sign_input[9].DB_MAX_OUTPUT_PORT_TYPE
sign_output[10] <= sign_input[10].DB_MAX_OUTPUT_PORT_TYPE
sign_output[11] <= sign_input[11].DB_MAX_OUTPUT_PORT_TYPE
sign_output[12] <= sign_input[12].DB_MAX_OUTPUT_PORT_TYPE
sign_output[13] <= sign_input[13].DB_MAX_OUTPUT_PORT_TYPE
sign_output[14] <= sign_input[14].DB_MAX_OUTPUT_PORT_TYPE
sign_output[15] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[16] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[17] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[18] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[19] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[20] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[21] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[22] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[23] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[24] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[25] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[26] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[27] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[28] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[29] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[30] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE
sign_output[31] <= sign_input[15].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|aluControlUnit:aluCont
aluOp[0] => op2.IN1
aluOp[1] => sig0.IN0
aluOp[1] => op0.IN1
aluOp[1] => op1.IN0
instructionIn[0] => sig1.IN0
instructionIn[1] => sig0.IN1
instructionIn[2] => op1.IN1
instructionIn[3] => sig1.IN1
instructionIn[4] => ~NO_FANOUT~
instructionIn[5] => ~NO_FANOUT~
aluCntrlOut[0] <= op0.DB_MAX_OUTPUT_PORT_TYPE
aluCntrlOut[1] <= op1.DB_MAX_OUTPUT_PORT_TYPE
aluCntrlOut[2] <= op2.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit
sel => mux2x1:msb.sel
sel => mux2x1:bit7.sel
sel => mux2x1:bit6.sel
sel => mux2x1:bit5.sel
sel => mux2x1:bit4.sel
sel => mux2x1:bit3.sel
sel => mux2x1:bit2.sel
sel => mux2x1:lsb.sel
a_i[0] => mux2x1:lsb.a_i
a_i[1] => mux2x1:bit2.a_i
a_i[2] => mux2x1:bit3.a_i
a_i[3] => mux2x1:bit4.a_i
a_i[4] => mux2x1:bit5.a_i
a_i[5] => mux2x1:bit6.a_i
a_i[6] => mux2x1:bit7.a_i
a_i[7] => mux2x1:msb.a_i
b_i[0] => mux2x1:lsb.b_i
b_i[1] => mux2x1:bit2.b_i
b_i[2] => mux2x1:bit3.b_i
b_i[3] => mux2x1:bit4.b_i
b_i[4] => mux2x1:bit5.b_i
b_i[5] => mux2x1:bit6.b_i
b_i[6] => mux2x1:bit7.b_i
b_i[7] => mux2x1:msb.b_i
o_m[0] <= mux2x1:lsb.o_m
o_m[1] <= mux2x1:bit2.o_m
o_m[2] <= mux2x1:bit3.o_m
o_m[3] <= mux2x1:bit4.o_m
o_m[4] <= mux2x1:bit5.o_m
o_m[5] <= mux2x1:bit6.o_m
o_m[6] <= mux2x1:bit7.o_m
o_m[7] <= mux2x1:msb.o_m


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:msb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:bit7
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:bit6
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:bit5
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:bit4
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:bit3
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:bit2
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8Bit|mux2x1:lsb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu
input1[0] => andResult[0].IN0
input1[0] => orResult[0].IN0
input1[0] => eightBitAdder:adder.A_i[0]
input1[0] => eightBitSubtractor:subtractor.A_i[0]
input1[0] => eighBitComparator:stl.A[0]
input1[1] => andResult[1].IN0
input1[1] => orResult[1].IN0
input1[1] => eightBitAdder:adder.A_i[1]
input1[1] => eightBitSubtractor:subtractor.A_i[1]
input1[1] => eighBitComparator:stl.A[1]
input1[2] => andResult[2].IN0
input1[2] => orResult[2].IN0
input1[2] => eightBitAdder:adder.A_i[2]
input1[2] => eightBitSubtractor:subtractor.A_i[2]
input1[2] => eighBitComparator:stl.A[2]
input1[3] => andResult[3].IN0
input1[3] => orResult[3].IN0
input1[3] => eightBitAdder:adder.A_i[3]
input1[3] => eightBitSubtractor:subtractor.A_i[3]
input1[3] => eighBitComparator:stl.A[3]
input1[4] => andResult[4].IN0
input1[4] => orResult[4].IN0
input1[4] => eightBitAdder:adder.A_i[4]
input1[4] => eightBitSubtractor:subtractor.A_i[4]
input1[4] => eighBitComparator:stl.A[4]
input1[5] => andResult[5].IN0
input1[5] => orResult[5].IN0
input1[5] => eightBitAdder:adder.A_i[5]
input1[5] => eightBitSubtractor:subtractor.A_i[5]
input1[5] => eighBitComparator:stl.A[5]
input1[6] => andResult[6].IN0
input1[6] => orResult[6].IN0
input1[6] => eightBitAdder:adder.A_i[6]
input1[6] => eightBitSubtractor:subtractor.A_i[6]
input1[6] => eighBitComparator:stl.A[6]
input1[7] => andResult[7].IN0
input1[7] => orResult[7].IN0
input1[7] => eightBitAdder:adder.A_i[7]
input1[7] => eightBitSubtractor:subtractor.A_i[7]
input1[7] => eighBitComparator:stl.A[7]
input2[0] => andResult[0].IN1
input2[0] => orResult[0].IN1
input2[0] => eightBitAdder:adder.B_i[0]
input2[0] => eightBitSubtractor:subtractor.B_i[0]
input2[0] => eighBitComparator:stl.B[0]
input2[1] => andResult[1].IN1
input2[1] => orResult[1].IN1
input2[1] => eightBitAdder:adder.B_i[1]
input2[1] => eightBitSubtractor:subtractor.B_i[1]
input2[1] => eighBitComparator:stl.B[1]
input2[2] => andResult[2].IN1
input2[2] => orResult[2].IN1
input2[2] => eightBitAdder:adder.B_i[2]
input2[2] => eightBitSubtractor:subtractor.B_i[2]
input2[2] => eighBitComparator:stl.B[2]
input2[3] => andResult[3].IN1
input2[3] => orResult[3].IN1
input2[3] => eightBitAdder:adder.B_i[3]
input2[3] => eightBitSubtractor:subtractor.B_i[3]
input2[3] => eighBitComparator:stl.B[3]
input2[4] => andResult[4].IN1
input2[4] => orResult[4].IN1
input2[4] => eightBitAdder:adder.B_i[4]
input2[4] => eightBitSubtractor:subtractor.B_i[4]
input2[4] => eighBitComparator:stl.B[4]
input2[5] => andResult[5].IN1
input2[5] => orResult[5].IN1
input2[5] => eightBitAdder:adder.B_i[5]
input2[5] => eightBitSubtractor:subtractor.B_i[5]
input2[5] => eighBitComparator:stl.B[5]
input2[6] => andResult[6].IN1
input2[6] => orResult[6].IN1
input2[6] => eightBitAdder:adder.B_i[6]
input2[6] => eightBitSubtractor:subtractor.B_i[6]
input2[6] => eighBitComparator:stl.B[6]
input2[7] => andResult[7].IN1
input2[7] => orResult[7].IN1
input2[7] => eightBitAdder:adder.B_i[7]
input2[7] => eightBitSubtractor:subtractor.B_i[7]
input2[7] => eighBitComparator:stl.B[7]
sel[0] => mux8x1EightBit:ALUMux.s[0]
sel[1] => mux8x1EightBit:ALUMux.s[1]
sel[2] => mux8x1EightBit:ALUMux.s[2]
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE
aluResult[0] <= mux8x1EightBit:ALUMux.o[0]
aluResult[1] <= mux8x1EightBit:ALUMux.o[1]
aluResult[2] <= mux8x1EightBit:ALUMux.o[2]
aluResult[3] <= mux8x1EightBit:ALUMux.o[3]
aluResult[4] <= mux8x1EightBit:ALUMux.o[4]
aluResult[5] <= mux8x1EightBit:ALUMux.o[5]
aluResult[6] <= mux8x1EightBit:ALUMux.o[6]
aluResult[7] <= mux8x1EightBit:ALUMux.o[7]


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder
A_i[0] => oneBitAdder:LSB.i_Ai
A_i[1] => oneBitAdder:Bit2.i_Ai
A_i[2] => oneBitAdder:Bit3.i_Ai
A_i[3] => oneBitAdder:Bit4.i_Ai
A_i[4] => oneBitAdder:Bit5.i_Ai
A_i[5] => oneBitAdder:Bit6.i_Ai
A_i[6] => oneBitAdder:Bit7.i_Ai
A_i[7] => oneBitAdder:MSB.i_Ai
B_i[0] => oneBitAdder:LSB.i_Bi
B_i[1] => oneBitAdder:Bit2.i_Bi
B_i[2] => oneBitAdder:Bit3.i_Bi
B_i[3] => oneBitAdder:Bit4.i_Bi
B_i[4] => oneBitAdder:Bit5.i_Bi
B_i[5] => oneBitAdder:Bit6.i_Bi
B_i[6] => oneBitAdder:Bit7.i_Bi
B_i[7] => oneBitAdder:MSB.i_Bi
C_i => oneBitAdder:LSB.i_CarryIn
C_o <= oneBitAdder:MSB.o_CarryOut
sum[0] <= oneBitAdder:LSB.o_Sum
sum[1] <= oneBitAdder:Bit2.o_Sum
sum[2] <= oneBitAdder:Bit3.o_Sum
sum[3] <= oneBitAdder:Bit4.o_Sum
sum[4] <= oneBitAdder:Bit5.o_Sum
sum[5] <= oneBitAdder:Bit6.o_Sum
sum[6] <= oneBitAdder:Bit7.o_Sum
sum[7] <= oneBitAdder:MSB.o_Sum


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:MSB
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:Bit7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:Bit6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:Bit5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:Bit4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:Bit3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:Bit2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitAdder:adder|oneBitAdder:LSB
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor
A_i[0] => oneBitSubtractor:LSB.a_i
A_i[1] => oneBitSubtractor:Bit2.a_i
A_i[2] => oneBitSubtractor:Bit3.a_i
A_i[3] => oneBitSubtractor:Bit4.a_i
A_i[4] => oneBitSubtractor:Bit5.a_i
A_i[5] => oneBitSubtractor:Bit6.a_i
A_i[6] => oneBitSubtractor:Bit7.a_i
A_i[7] => oneBitSubtractor:MSB.a_i
B_i[0] => oneBitSubtractor:LSB.b_i
B_i[1] => oneBitSubtractor:Bit2.b_i
B_i[2] => oneBitSubtractor:Bit3.b_i
B_i[3] => oneBitSubtractor:Bit4.b_i
B_i[4] => oneBitSubtractor:Bit5.b_i
B_i[5] => oneBitSubtractor:Bit6.b_i
B_i[6] => oneBitSubtractor:Bit7.b_i
B_i[7] => oneBitSubtractor:MSB.b_i
C_i => oneBitSubtractor:LSB.c_i
C_o <= oneBitSubtractor:MSB.cout
diff[0] <= oneBitSubtractor:LSB.diff
diff[1] <= oneBitSubtractor:Bit2.diff
diff[2] <= oneBitSubtractor:Bit3.diff
diff[3] <= oneBitSubtractor:Bit4.diff
diff[4] <= oneBitSubtractor:Bit5.diff
diff[5] <= oneBitSubtractor:Bit6.diff
diff[6] <= oneBitSubtractor:Bit7.diff
diff[7] <= oneBitSubtractor:MSB.diff


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:MSB
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:Bit7
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:Bit6
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:Bit5
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:Bit4
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:Bit3
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:Bit2
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eightBitSubtractor:subtractor|oneBitSubtractor:LSB
a_i => diff.IN0
a_i => cout.IN0
a_i => cout.IN0
b_i => diff.IN1
b_i => cout.IN0
b_i => cout.IN1
c_i => diff.IN1
c_i => cout.IN1
c_i => cout.IN1
diff <= diff.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl
A[0] => oneBitComparator:comp0.i_Ai
A[1] => oneBitComparator:comp1.i_Ai
A[2] => oneBitComparator:comp2.i_Ai
A[3] => oneBitComparator:comp3.i_Ai
A[4] => oneBitComparator:comp4.i_Ai
A[5] => oneBitComparator:comp5.i_Ai
A[6] => oneBitComparator:comp6.i_Ai
A[7] => oneBitComparator:comp7.i_Ai
B[0] => oneBitComparator:comp0.i_Bi
B[1] => oneBitComparator:comp1.i_Bi
B[2] => oneBitComparator:comp2.i_Bi
B[3] => oneBitComparator:comp3.i_Bi
B[4] => oneBitComparator:comp4.i_Bi
B[5] => oneBitComparator:comp5.i_Bi
B[6] => oneBitComparator:comp6.i_Bi
B[7] => oneBitComparator:comp7.i_Bi
LT <= oneBitComparator:comp0.o_LT


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp7
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp6
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp5
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp4
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp3
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp2
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp1
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|eighBitComparator:stl|oneBitComparator:comp0
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|ALUmain:alu|mux8x1EightBit:ALUMux
a0[0] => o.IN1
a0[1] => o.IN1
a0[2] => o.IN1
a0[3] => o.IN1
a0[4] => o.IN1
a0[5] => o.IN1
a0[6] => o.IN1
a0[7] => o.IN1
a1[0] => o.IN1
a1[1] => o.IN1
a1[2] => o.IN1
a1[3] => o.IN1
a1[4] => o.IN1
a1[5] => o.IN1
a1[6] => o.IN1
a1[7] => o.IN1
a2[0] => o.IN1
a2[1] => o.IN1
a2[2] => o.IN1
a2[3] => o.IN1
a2[4] => o.IN1
a2[5] => o.IN1
a2[6] => o.IN1
a2[7] => o.IN1
a3[0] => o.IN1
a3[1] => o.IN1
a3[2] => o.IN1
a3[3] => o.IN1
a3[4] => o.IN1
a3[5] => o.IN1
a3[6] => o.IN1
a3[7] => o.IN1
a4[0] => o.IN1
a4[1] => o.IN1
a4[2] => o.IN1
a4[3] => o.IN1
a4[4] => o.IN1
a4[5] => o.IN1
a4[6] => o.IN1
a4[7] => o.IN1
a5[0] => o.IN1
a5[1] => o.IN1
a5[2] => o.IN1
a5[3] => o.IN1
a5[4] => o.IN1
a5[5] => o.IN1
a5[6] => o.IN1
a5[7] => o.IN1
a6[0] => o.IN1
a6[1] => o.IN1
a6[2] => o.IN1
a6[3] => o.IN1
a6[4] => o.IN1
a6[5] => o.IN1
a6[6] => o.IN1
a6[7] => o.IN1
a7[0] => o.IN1
a7[1] => o.IN1
a7[2] => o.IN1
a7[3] => o.IN1
a7[4] => o.IN1
a7[5] => o.IN1
a7[6] => o.IN1
a7[7] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem
inclock => LPM_RAM_DQ:dataMem.INCLOCK
outclock => LPM_RAM_DQ:dataMem.OUTCLOCK
memWrite => LPM_RAM_DQ:dataMem.WE
memRead => mux8x8:outputMuxSel.sel
address[0] => LPM_RAM_DQ:dataMem.ADDRESS[0]
address[1] => LPM_RAM_DQ:dataMem.ADDRESS[1]
address[2] => LPM_RAM_DQ:dataMem.ADDRESS[2]
address[3] => LPM_RAM_DQ:dataMem.ADDRESS[3]
address[4] => LPM_RAM_DQ:dataMem.ADDRESS[4]
address[5] => LPM_RAM_DQ:dataMem.ADDRESS[5]
address[6] => LPM_RAM_DQ:dataMem.ADDRESS[6]
address[7] => LPM_RAM_DQ:dataMem.ADDRESS[7]
writeData[0] => LPM_RAM_DQ:dataMem.DATA[0]
writeData[1] => LPM_RAM_DQ:dataMem.DATA[1]
writeData[2] => LPM_RAM_DQ:dataMem.DATA[2]
writeData[3] => LPM_RAM_DQ:dataMem.DATA[3]
writeData[4] => LPM_RAM_DQ:dataMem.DATA[4]
writeData[5] => LPM_RAM_DQ:dataMem.DATA[5]
writeData[6] => LPM_RAM_DQ:dataMem.DATA[6]
writeData[7] => LPM_RAM_DQ:dataMem.DATA[7]
readData[0] <= mux8x8:outputMuxSel.o_m[0]
readData[1] <= mux8x8:outputMuxSel.o_m[1]
readData[2] <= mux8x8:outputMuxSel.o_m[2]
readData[3] <= mux8x8:outputMuxSel.o_m[3]
readData[4] <= mux8x8:outputMuxSel.o_m[4]
readData[5] <= mux8x8:outputMuxSel.o_m[5]
readData[6] <= mux8x8:outputMuxSel.o_m[6]
readData[7] <= mux8x8:outputMuxSel.o_m[7]


|singleCycleTopLevel|dataMemory:dataMem|LPM_RAM_DQ:dataMem
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|singleCycleTopLevel|dataMemory:dataMem|LPM_RAM_DQ:dataMem|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|singleCycleTopLevel|dataMemory:dataMem|LPM_RAM_DQ:dataMem|altram:sram|altsyncram:ram_block
wren_a => altsyncram_g1e1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_g1e1:auto_generated.data_a[0]
data_a[1] => altsyncram_g1e1:auto_generated.data_a[1]
data_a[2] => altsyncram_g1e1:auto_generated.data_a[2]
data_a[3] => altsyncram_g1e1:auto_generated.data_a[3]
data_a[4] => altsyncram_g1e1:auto_generated.data_a[4]
data_a[5] => altsyncram_g1e1:auto_generated.data_a[5]
data_a[6] => altsyncram_g1e1:auto_generated.data_a[6]
data_a[7] => altsyncram_g1e1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_g1e1:auto_generated.address_a[0]
address_a[1] => altsyncram_g1e1:auto_generated.address_a[1]
address_a[2] => altsyncram_g1e1:auto_generated.address_a[2]
address_a[3] => altsyncram_g1e1:auto_generated.address_a[3]
address_a[4] => altsyncram_g1e1:auto_generated.address_a[4]
address_a[5] => altsyncram_g1e1:auto_generated.address_a[5]
address_a[6] => altsyncram_g1e1:auto_generated.address_a[6]
address_a[7] => altsyncram_g1e1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_g1e1:auto_generated.clock0
clock1 => altsyncram_g1e1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_g1e1:auto_generated.q_a[0]
q_a[1] <= altsyncram_g1e1:auto_generated.q_a[1]
q_a[2] <= altsyncram_g1e1:auto_generated.q_a[2]
q_a[3] <= altsyncram_g1e1:auto_generated.q_a[3]
q_a[4] <= altsyncram_g1e1:auto_generated.q_a[4]
q_a[5] <= altsyncram_g1e1:auto_generated.q_a[5]
q_a[6] <= altsyncram_g1e1:auto_generated.q_a[6]
q_a[7] <= altsyncram_g1e1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleTopLevel|dataMemory:dataMem|LPM_RAM_DQ:dataMem|altram:sram|altsyncram:ram_block|altsyncram_g1e1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel
sel => mux2x1:msb.sel
sel => mux2x1:bit7.sel
sel => mux2x1:bit6.sel
sel => mux2x1:bit5.sel
sel => mux2x1:bit4.sel
sel => mux2x1:bit3.sel
sel => mux2x1:bit2.sel
sel => mux2x1:lsb.sel
a_i[0] => mux2x1:lsb.a_i
a_i[1] => mux2x1:bit2.a_i
a_i[2] => mux2x1:bit3.a_i
a_i[3] => mux2x1:bit4.a_i
a_i[4] => mux2x1:bit5.a_i
a_i[5] => mux2x1:bit6.a_i
a_i[6] => mux2x1:bit7.a_i
a_i[7] => mux2x1:msb.a_i
b_i[0] => mux2x1:lsb.b_i
b_i[1] => mux2x1:bit2.b_i
b_i[2] => mux2x1:bit3.b_i
b_i[3] => mux2x1:bit4.b_i
b_i[4] => mux2x1:bit5.b_i
b_i[5] => mux2x1:bit6.b_i
b_i[6] => mux2x1:bit7.b_i
b_i[7] => mux2x1:msb.b_i
o_m[0] <= mux2x1:lsb.o_m
o_m[1] <= mux2x1:bit2.o_m
o_m[2] <= mux2x1:bit3.o_m
o_m[3] <= mux2x1:bit4.o_m
o_m[4] <= mux2x1:bit5.o_m
o_m[5] <= mux2x1:bit6.o_m
o_m[6] <= mux2x1:bit7.o_m
o_m[7] <= mux2x1:msb.o_m


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:msb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:bit7
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:bit6
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:bit5
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:bit4
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:bit3
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:bit2
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|dataMemory:dataMem|mux8x8:outputMuxSel|mux2x1:lsb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData
sel => mux2x1:msb.sel
sel => mux2x1:bit7.sel
sel => mux2x1:bit6.sel
sel => mux2x1:bit5.sel
sel => mux2x1:bit4.sel
sel => mux2x1:bit3.sel
sel => mux2x1:bit2.sel
sel => mux2x1:lsb.sel
a_i[0] => mux2x1:lsb.a_i
a_i[1] => mux2x1:bit2.a_i
a_i[2] => mux2x1:bit3.a_i
a_i[3] => mux2x1:bit4.a_i
a_i[4] => mux2x1:bit5.a_i
a_i[5] => mux2x1:bit6.a_i
a_i[6] => mux2x1:bit7.a_i
a_i[7] => mux2x1:msb.a_i
b_i[0] => mux2x1:lsb.b_i
b_i[1] => mux2x1:bit2.b_i
b_i[2] => mux2x1:bit3.b_i
b_i[3] => mux2x1:bit4.b_i
b_i[4] => mux2x1:bit5.b_i
b_i[5] => mux2x1:bit6.b_i
b_i[6] => mux2x1:bit7.b_i
b_i[7] => mux2x1:msb.b_i
o_m[0] <= mux2x1:lsb.o_m
o_m[1] <= mux2x1:bit2.o_m
o_m[2] <= mux2x1:bit3.o_m
o_m[3] <= mux2x1:bit4.o_m
o_m[4] <= mux2x1:bit5.o_m
o_m[5] <= mux2x1:bit6.o_m
o_m[6] <= mux2x1:bit7.o_m
o_m[7] <= mux2x1:msb.o_m


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:msb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:bit7
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:bit6
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:bit5
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:bit4
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:bit3
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:bit2
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:mux8BitData|mux2x1:lsb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|controlLogicUnit:controlUnit
op[0] => lw.IN1
op[0] => sw.IN1
op[0] => rFormat.IN1
op[0] => beq.IN1
op[0] => bne.IN1
op[0] => jmp.IN1
op[1] => lw.IN1
op[1] => sw.IN1
op[1] => bne.IN1
op[1] => jmp.IN1
op[1] => rFormat.IN1
op[1] => beq.IN1
op[2] => beq.IN1
op[2] => rFormat.IN1
op[2] => lw.IN1
op[2] => lw.IN1
op[2] => sw.IN1
op[3] => sw.IN1
op[3] => rFormat.IN1
op[4] => rFormat.IN0
op[4] => lw.IN0
op[5] => lw.IN1
op[5] => rFormat.IN1
regDst <= rFormat.DB_MAX_OUTPUT_PORT_TYPE
aluSrc <= int_aluSrc.DB_MAX_OUTPUT_PORT_TYPE
memToReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= int_regWrite.DB_MAX_OUTPUT_PORT_TYPE
memRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
branchNotEqual <= bne.DB_MAX_OUTPUT_PORT_TYPE
jump <= jmp.DB_MAX_OUTPUT_PORT_TYPE
aluOp1 <= rFormat.DB_MAX_OUTPUT_PORT_TYPE
aluOp0 <= int_aluOp0.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder
A_i[0] => oneBitAdder:LSB.i_Ai
A_i[1] => oneBitAdder:Bit2.i_Ai
A_i[2] => oneBitAdder:Bit3.i_Ai
A_i[3] => oneBitAdder:Bit4.i_Ai
A_i[4] => oneBitAdder:Bit5.i_Ai
A_i[5] => oneBitAdder:Bit6.i_Ai
A_i[6] => oneBitAdder:Bit7.i_Ai
A_i[7] => oneBitAdder:MSB.i_Ai
B_i[0] => oneBitAdder:LSB.i_Bi
B_i[1] => oneBitAdder:Bit2.i_Bi
B_i[2] => oneBitAdder:Bit3.i_Bi
B_i[3] => oneBitAdder:Bit4.i_Bi
B_i[4] => oneBitAdder:Bit5.i_Bi
B_i[5] => oneBitAdder:Bit6.i_Bi
B_i[6] => oneBitAdder:Bit7.i_Bi
B_i[7] => oneBitAdder:MSB.i_Bi
C_i => oneBitAdder:LSB.i_CarryIn
C_o <= oneBitAdder:MSB.o_CarryOut
sum[0] <= oneBitAdder:LSB.o_Sum
sum[1] <= oneBitAdder:Bit2.o_Sum
sum[2] <= oneBitAdder:Bit3.o_Sum
sum[3] <= oneBitAdder:Bit4.o_Sum
sum[4] <= oneBitAdder:Bit5.o_Sum
sum[5] <= oneBitAdder:Bit6.o_Sum
sum[6] <= oneBitAdder:Bit7.o_Sum
sum[7] <= oneBitAdder:MSB.o_Sum


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:MSB
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:Bit7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:Bit6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:Bit5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:Bit4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:Bit3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:Bit2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:pcPlus4Adder|oneBitAdder:LSB
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|shiftLeft2Unit:shiftLeftBranch
shift_input[0] => shift_output[2].DATAIN
shift_input[1] => shift_output[3].DATAIN
shift_input[2] => shift_output[4].DATAIN
shift_input[3] => shift_output[5].DATAIN
shift_input[4] => shift_output[6].DATAIN
shift_input[5] => shift_output[7].DATAIN
shift_input[6] => ~NO_FANOUT~
shift_input[7] => ~NO_FANOUT~
shift_output[0] <= <GND>
shift_output[1] <= <GND>
shift_output[2] <= shift_input[0].DB_MAX_OUTPUT_PORT_TYPE
shift_output[3] <= shift_input[1].DB_MAX_OUTPUT_PORT_TYPE
shift_output[4] <= shift_input[2].DB_MAX_OUTPUT_PORT_TYPE
shift_output[5] <= shift_input[3].DB_MAX_OUTPUT_PORT_TYPE
shift_output[6] <= shift_input[4].DB_MAX_OUTPUT_PORT_TYPE
shift_output[7] <= shift_input[5].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder
A_i[0] => oneBitAdder:LSB.i_Ai
A_i[1] => oneBitAdder:Bit2.i_Ai
A_i[2] => oneBitAdder:Bit3.i_Ai
A_i[3] => oneBitAdder:Bit4.i_Ai
A_i[4] => oneBitAdder:Bit5.i_Ai
A_i[5] => oneBitAdder:Bit6.i_Ai
A_i[6] => oneBitAdder:Bit7.i_Ai
A_i[7] => oneBitAdder:MSB.i_Ai
B_i[0] => oneBitAdder:LSB.i_Bi
B_i[1] => oneBitAdder:Bit2.i_Bi
B_i[2] => oneBitAdder:Bit3.i_Bi
B_i[3] => oneBitAdder:Bit4.i_Bi
B_i[4] => oneBitAdder:Bit5.i_Bi
B_i[5] => oneBitAdder:Bit6.i_Bi
B_i[6] => oneBitAdder:Bit7.i_Bi
B_i[7] => oneBitAdder:MSB.i_Bi
C_i => oneBitAdder:LSB.i_CarryIn
C_o <= oneBitAdder:MSB.o_CarryOut
sum[0] <= oneBitAdder:LSB.o_Sum
sum[1] <= oneBitAdder:Bit2.o_Sum
sum[2] <= oneBitAdder:Bit3.o_Sum
sum[3] <= oneBitAdder:Bit4.o_Sum
sum[4] <= oneBitAdder:Bit5.o_Sum
sum[5] <= oneBitAdder:Bit6.o_Sum
sum[6] <= oneBitAdder:Bit7.o_Sum
sum[7] <= oneBitAdder:MSB.o_Sum


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:MSB
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:Bit7
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:Bit6
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:Bit5
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:Bit4
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:Bit3
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:Bit2
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|eightBitAdder:branchAdder|oneBitAdder:LSB
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux
sel => mux2x1:msb.sel
sel => mux2x1:bit7.sel
sel => mux2x1:bit6.sel
sel => mux2x1:bit5.sel
sel => mux2x1:bit4.sel
sel => mux2x1:bit3.sel
sel => mux2x1:bit2.sel
sel => mux2x1:lsb.sel
a_i[0] => mux2x1:lsb.a_i
a_i[1] => mux2x1:bit2.a_i
a_i[2] => mux2x1:bit3.a_i
a_i[3] => mux2x1:bit4.a_i
a_i[4] => mux2x1:bit5.a_i
a_i[5] => mux2x1:bit6.a_i
a_i[6] => mux2x1:bit7.a_i
a_i[7] => mux2x1:msb.a_i
b_i[0] => mux2x1:lsb.b_i
b_i[1] => mux2x1:bit2.b_i
b_i[2] => mux2x1:bit3.b_i
b_i[3] => mux2x1:bit4.b_i
b_i[4] => mux2x1:bit5.b_i
b_i[5] => mux2x1:bit6.b_i
b_i[6] => mux2x1:bit7.b_i
b_i[7] => mux2x1:msb.b_i
o_m[0] <= mux2x1:lsb.o_m
o_m[1] <= mux2x1:bit2.o_m
o_m[2] <= mux2x1:bit3.o_m
o_m[3] <= mux2x1:bit4.o_m
o_m[4] <= mux2x1:bit5.o_m
o_m[5] <= mux2x1:bit6.o_m
o_m[6] <= mux2x1:bit7.o_m
o_m[7] <= mux2x1:msb.o_m


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:msb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:bit7
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:bit6
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:bit5
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:bit4
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:bit3
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:bit2
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:branchMux|mux2x1:lsb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel
sel => mux2x1:msb.sel
sel => mux2x1:bit7.sel
sel => mux2x1:bit6.sel
sel => mux2x1:bit5.sel
sel => mux2x1:bit4.sel
sel => mux2x1:bit3.sel
sel => mux2x1:bit2.sel
sel => mux2x1:lsb.sel
a_i[0] => mux2x1:lsb.a_i
a_i[1] => mux2x1:bit2.a_i
a_i[2] => mux2x1:bit3.a_i
a_i[3] => mux2x1:bit4.a_i
a_i[4] => mux2x1:bit5.a_i
a_i[5] => mux2x1:bit6.a_i
a_i[6] => mux2x1:bit7.a_i
a_i[7] => mux2x1:msb.a_i
b_i[0] => mux2x1:lsb.b_i
b_i[1] => mux2x1:bit2.b_i
b_i[2] => mux2x1:bit3.b_i
b_i[3] => mux2x1:bit4.b_i
b_i[4] => mux2x1:bit5.b_i
b_i[5] => mux2x1:bit6.b_i
b_i[6] => mux2x1:bit7.b_i
b_i[7] => mux2x1:msb.b_i
o_m[0] <= mux2x1:lsb.o_m
o_m[1] <= mux2x1:bit2.o_m
o_m[2] <= mux2x1:bit3.o_m
o_m[3] <= mux2x1:bit4.o_m
o_m[4] <= mux2x1:bit5.o_m
o_m[5] <= mux2x1:bit6.o_m
o_m[6] <= mux2x1:bit7.o_m
o_m[7] <= mux2x1:msb.o_m


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:msb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:bit7
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:bit6
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:bit5
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:bit4
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:bit3
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:bit2
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x8:jumpBranchSel|mux2x1:lsb
a_i => o_m.IN0
b_i => o_m.IN0
sel => o_m.IN1
sel => o_m.IN1
o_m <= o_m.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleTopLevel|mux8x1EightBit:outputVal
a0[0] => o.IN1
a0[1] => o.IN1
a0[2] => o.IN1
a0[3] => o.IN1
a0[4] => o.IN1
a0[5] => o.IN1
a0[6] => o.IN1
a0[7] => o.IN1
a1[0] => o.IN1
a1[1] => o.IN1
a1[2] => o.IN1
a1[3] => o.IN1
a1[4] => o.IN1
a1[5] => o.IN1
a1[6] => o.IN1
a1[7] => o.IN1
a2[0] => o.IN1
a2[1] => o.IN1
a2[2] => o.IN1
a2[3] => o.IN1
a2[4] => o.IN1
a2[5] => o.IN1
a2[6] => o.IN1
a2[7] => o.IN1
a3[0] => o.IN1
a3[1] => o.IN1
a3[2] => o.IN1
a3[3] => o.IN1
a3[4] => o.IN1
a3[5] => o.IN1
a3[6] => o.IN1
a3[7] => o.IN1
a4[0] => o.IN1
a4[1] => o.IN1
a4[2] => o.IN1
a4[3] => o.IN1
a4[4] => o.IN1
a4[5] => o.IN1
a4[6] => o.IN1
a4[7] => o.IN1
a5[0] => o.IN1
a5[1] => o.IN1
a5[2] => o.IN1
a5[3] => o.IN1
a5[4] => o.IN1
a5[5] => o.IN1
a5[6] => o.IN1
a5[7] => o.IN1
a6[0] => o.IN1
a6[1] => o.IN1
a6[2] => o.IN1
a6[3] => o.IN1
a6[4] => o.IN1
a6[5] => o.IN1
a6[6] => o.IN1
a6[7] => o.IN1
a7[0] => o.IN1
a7[1] => o.IN1
a7[2] => o.IN1
a7[3] => o.IN1
a7[4] => o.IN1
a7[5] => o.IN1
a7[6] => o.IN1
a7[7] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[0] => o.IN1
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[1] => o.IN0
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
s[2] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE


