//============================================================================
//  TSConf for MiSTer
//
//  Port to MiSTer
//  Copyright (C) 2017-2019 Sorgelig
//
//  This program is free software; you can redistribute it and/or modify it
//  under the terms of the GNU General Public License as published by the Free
//  Software Foundation; either version 2 of the License, or (at your option)
//  any later version.
//
//  This program is distributed in the hope that it will be useful, but WITHOUT
//  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
//  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
//  more details.
//
//  You should have received a copy of the GNU General Public License along
//  with this program; if not, write to the Free Software Foundation, Inc.,
//  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
//============================================================================

module emu
(
	`include "sys/emu_ports.vh"
);

assign ADC_BUS     = 'Z;
assign USER_OUT    = '1;
assign VGA_F1      = 0;
assign UART_RTS    = 0;
assign UART_DTR    = 0;
assign LED_POWER   = 0;
assign BUTTONS     = 0;
assign VGA_SCALER  = 0;
assign VGA_DISABLE = 0;
assign HDMI_FREEZE = 0;
assign HDMI_BLACKOUT = 0;
assign HDMI_BOB_DEINT = 0;

`ifdef MISTER_FB
assign FB_EN          = 0;
assign FB_FORMAT      = 0;
assign FB_WIDTH       = 0;
assign FB_HEIGHT      = 0;
assign FB_BASE        = 0;
assign FB_STRIDE      = 0;
assign FB_FORCE_BLANK = 0;
`ifdef MISTER_FB_PALETTE
assign FB_PAL_CLK  = 0;
assign FB_PAL_ADDR = 0;
assign FB_PAL_DOUT = 0;
assign FB_PAL_WR   = 0;
`endif
`endif

`ifdef MISTER_DUAL_SDRAM
assign SDRAM2_CLK  = 1'b0;
assign SDRAM2_A    = 'Z;
assign SDRAM2_BA   = 'Z;
assign SDRAM2_DQ   = 'Z;
assign SDRAM2_nCS  = 1'b1;
assign SDRAM2_nCAS = 1'b1;
assign SDRAM2_nRAS = 1'b1;
assign SDRAM2_nWE  = 1'b1;
`endif

`include "build_id.v"
localparam CONF_STR = {
	"TSConf;",
	"UART115200,MIDI;",
	"SC0,VHD,Mount virtual SD;",
	"-;",
	"OFH,Joystick 1,Kempston,Sinclair 1,Sinclair 2,Cursor,QAOPM;",
	"OIK,Joystick 2,Kempston,Sinclair 1,Sinclair 2,Cursor,QAOPM;",
	"OB,Swap mouse buttons,OFF,ON;",
	"-;",
	"P2,Video;",
	"P2o01,Aspect ratio,Original,Full Screen,[ARC1],[ARC2];",
	"P2O12,Scandoubler Fx,None,HQ2x,CRT 25%,CRT 50%;",
	"d0P2o2,Vertical Crop,Disabled,270p(5x);",
	"P2o34,Scale,Normal,V-Integer,Narrower HV-Integer,Wider HV-Integer;",
	"P2-;",
	"P2OC,Vsync,48.8 Hz,60 Hz;",
	"P2OD,VDAC1,ON,OFF;",
	"O34,Stereo mix,None,25%,50%,100%;",
	"OE,CPU Type,CMOS,NMOS;",
	"P1,NVRAM;",
	"P1o56,CPU Speed (MHz),3.5,7,14;",
	"P1o7,CPU Cache,ON,OFF;",
	"P1o89,#7FFD span,128K,128K Auto,1024K,512K;",
	"P1oAC,Reset to,BD boot.$C,BD sys.rom,ROM #00,ROM #04,RAM #F8;",
	"P1oDE,Reset bank,TR-DOS,Basic 48,Basic 128,SYS;",
	"P1oFH,CS Reset to,BD boot.$C,BD sys.rom,ROM #00,ROM #04,RAM #F8;",
	"P1oIJ,CS Reset bank,TR-DOS,Basic 48,Basic 128,SYS;",
	"P1oKM,Boot Device,SD Z-controller,IDE Nemo Master,IDE Nemo Slave,RS-232,IDE Smuc Master,IDE Smuc Slave,SD2 Z-controller;",
	"P1oNP,ZX Palette,Default,B.black,Light,Pale,Dark,Grayscale,Custom;",
	"P1oQ,NGS Reset,OFF,ON;",
	"P1oR,FT8xx Reset,OFF,ON;",
	"P1oSU,INT Offset,1,2,3,4,5,6,7,0;",
	"P1T0,Apply and reset;",
	"-;",
	"T0,Reset;",
	"J,Fire 1,Fire 2,Fire 3,Fire 4;",
	"jn,A,B,X,Y;",
	"jp,B,A,Y,X;",
	"V,v",`BUILD_DATE
};

wire [127:0] status;
wire [1:0] scale = status[2:1];
wire [2:0] cfg_joystick1 = status[17:15];
wire [2:0] cfg_joystick2 = status[20:18];
wire cfg_mouse_swap = status[11];
wire cfg_60hz = ~status[12];
wire cfg_vdac = ~status[13];
wire cfg_out0 = ~status[14];

wire [1:0] ar = status[33:32];
wire vcrop_en = status[34];
reg en270p;
always @(posedge CLK_VIDEO) begin
	en270p <= ((HDMI_WIDTH == 1920) && (HDMI_HEIGHT == 1080) && !forced_scandoubler && !scale);
end

wire vga_de;
video_freak video_freak
(
	.*,
	.VGA_DE_IN(vga_de),
	.ARX((!ar) ? 12'd4 : (ar - 1'd1)),
	.ARY((!ar) ? 12'd3 : 12'd0),
	.CROP_SIZE((en270p & vcrop_en) ? 10'd270 : 10'd0),
	.CROP_OFF(0),
	.SCALE(status[36:35])
);

////////////////////   CLOCKS   ///////////////////
wire clk_sys;
pll pll
(
	.refclk(CLK_50M),
	.rst(1'b0),
	.outclk_0(clk_sys),
	.outclk_1(CLK_VIDEO)
);

reg ce_28m;
always @(negedge clk_sys) begin
	reg [1:0] div;
	div <= div + 1'd1;
	if(div == 2) div <= 0;
	ce_28m <= !div;
end

//////////////////   HPS I/O   ///////////////////
wire [31:0] joy_0;
wire [31:0] joy_1;
wire [1:0] buttons;
wire [7:0] uart_mode;
wire [24:0] ps2_mouse;
wire [15:0] ps2_mouse_ext;
wire [10:0] ps2_key;
wire forced_scandoubler;
wire [21:0] gamma_bus;

wire [31:0] sd_lba;
wire sd_rd;
wire sd_wr;
wire sd_ack;
wire [8:0] sd_buff_addr;
wire [7:0] sd_buff_dout;
wire [7:0] sd_buff_din;
wire sd_buff_wr;
wire img_mounted;
wire img_readonly;
wire [63:0] img_size;
wire [64:0] RTC;

wire ioctl_wr;
wire [26:0] ioctl_addr;
wire [7:0] ioctl_dout;
wire ioctl_download;
wire [15:0] ioctl_index;

hps_io #(.CONF_STR(CONF_STR)) hps_io
(
	.clk_sys(clk_sys),
	.HPS_BUS(HPS_BUS),

	.joystick_0(joy_0),
	.joystick_1(joy_1),
	.buttons(buttons),
	.status(status),
	.uart_mode(uart_mode),
	.status_menumask({15'd0,en270p}),
	.forced_scandoubler(forced_scandoubler),
	.gamma_bus(gamma_bus),

	.RTC(RTC),
	.ps2_mouse(ps2_mouse),
	.ps2_mouse_ext(ps2_mouse_ext),
	.ps2_key(ps2_key),

	.sd_lba('{sd_lba}),
	.sd_rd(sd_rd),
	.sd_wr(sd_wr),
	.sd_ack(sd_ack),
	.sd_buff_addr(sd_buff_addr),
	.sd_buff_dout(sd_buff_dout),
	.sd_buff_din('{sd_buff_din}),
	.sd_buff_wr(sd_buff_wr),
	.img_mounted(img_mounted),
	.img_readonly(img_readonly),
	.img_size(img_size),

	.ioctl_wr(ioctl_wr),
	.ioctl_addr(ioctl_addr),
	.ioctl_dout(ioctl_dout),
	.ioctl_download(ioctl_download),
	.ioctl_index(ioctl_index),
	.ioctl_wait(1'b0)
);

wire mouse_b0 = cfg_mouse_swap ? ps2_mouse[1] : ps2_mouse[0];
wire mouse_b1 = cfg_mouse_swap ? ps2_mouse[0] : ps2_mouse[1];
wire [28:0] core_mouse = {
	ps2_mouse[24], ps2_mouse_ext[3:0], ps2_mouse[23:8],
	ps2_mouse[7:2], mouse_b1, mouse_b0
};

//////////////////    NVRAM    ///////////////////
// NVRAM settings mirror the BIOS table at CMOS addresses B1-BC. The options
// whose BIOS defaults aren't zero are reordered in the OSD and converted back
// to the values expected by ts-bios.asm.
wire [25:0] nvram_cfg = status[62:37];

function automatic [2:0] nvram_boot_target;
	input [2:0] option;
	begin
		case(option)
			3'd0: nvram_boot_target = 3'd3; // BD boot.$C
			3'd1: nvram_boot_target = 3'd4; // BD sys.rom
			3'd2: nvram_boot_target = 3'd0; // ROM #00
			3'd3: nvram_boot_target = 3'd1; // ROM #04
			default: nvram_boot_target = 3'd2; // RAM #F8
		endcase
	end
endfunction

function automatic [7:0] nvram_cfg_value;
	input [7:0] address;
	input [25:0] cfg;
	begin
		case(address)
			8'hB1: nvram_cfg_value = {6'd0, cfg[1:0]};
			8'hB2: nvram_cfg_value = {5'd0, cfg[17:15]};
			8'hB3: nvram_cfg_value = {7'd0, ~cfg[2]};
			8'hB4: nvram_cfg_value = {5'd0, nvram_boot_target(cfg[7:5])};
			8'hB5: nvram_cfg_value = {6'd0, cfg[9:8]};
			8'hB6: nvram_cfg_value = {5'd0, nvram_boot_target(cfg[12:10])};
			8'hB7: nvram_cfg_value = {6'd0, cfg[14:13]};
			8'hB8: nvram_cfg_value = {6'd0, cfg[4:3] + 2'd1};
			8'hB9: nvram_cfg_value = {5'd0, cfg[20:18]};
			8'hBA: nvram_cfg_value = {7'd0, cfg[21]};
			8'hBB: nvram_cfg_value = {7'd0, cfg[22]};
			8'hBC: nvram_cfg_value = {5'd0, cfg[25:23] + 3'd1};
			default: nvram_cfg_value = 8'd0;
		endcase
	end
endfunction

wire [7:0] nvram_data_out;

localparam [2:0] NVRAM_IDLE     = 3'd0;
localparam [2:0] NVRAM_ADDRESS  = 3'd1;
localparam [2:0] NVRAM_DATA     = 3'd2;
localparam [2:0] NVRAM_CRC_BITS = 3'd3;
localparam [2:0] NVRAM_CRC_LOW  = 3'd4;
localparam [2:0] NVRAM_CRC_HIGH = 3'd5;

reg [2:0] nvram_state = NVRAM_IDLE;
reg [7:0] nvram_address = 8'hB1;
reg [15:0] nvram_crc = 16'hFFFF;
reg [2:0] nvram_crc_bit;
reg [25:0] nvram_cfg_latched;
reg nvram_boot_pending = 1'b1;
reg old_status_reset = 1'b0;
reg [23:0] nvram_boot_delay = 24'd0;
reg [25:0] nvram_cfg_seen = 26'd0;

wire nvram_update_active = nvram_state != NVRAM_IDLE;
wire nvram_boot_ready = &nvram_boot_delay;
wire nvram_address_is_cfg = (nvram_address >= 8'hB1) && (nvram_address <= 8'hBC);
wire [7:0] nvram_config_data = nvram_cfg_value(nvram_address, nvram_cfg_latched);
wire [7:0] nvram_crc_data = nvram_address_is_cfg ? nvram_config_data : nvram_data_out;
wire nvram_cmos_wr = ((nvram_state == NVRAM_DATA) && nvram_address_is_cfg) ||
	(nvram_state == NVRAM_CRC_LOW) || (nvram_state == NVRAM_CRC_HIGH);
wire [7:0] nvram_cmos_data = (nvram_state == NVRAM_CRC_LOW) ? nvram_crc[7:0] :
	(nvram_state == NVRAM_CRC_HIGH) ? nvram_crc[15:8] : nvram_config_data;

// BIOS calculates CRC over B1-E5 (B0/FDDVirt is intentionally excluded) and
// stores it little-endian at E6-E7. Keep the core in reset while updating so
// BIOS never observes a partially written configuration.
always @(posedge clk_sys) begin
	old_status_reset <= status[0];

	// hps_io is external code and doesn't expose a status-ready handshake. Wait
	// until HPS downloads are done and the NVRAM status bits have been stable for
	// about 200 ms before allowing the first BIOS start.
	if(nvram_boot_pending && (nvram_state == NVRAM_IDLE)) begin
		if(RESET || ioctl_download || (nvram_cfg_seen != nvram_cfg)) begin
			nvram_cfg_seen <= nvram_cfg;
			nvram_boot_delay <= 24'd0;
		end
		else if(!nvram_boot_ready) nvram_boot_delay <= nvram_boot_delay + 1'd1;
	end

	case(nvram_state)
		NVRAM_IDLE: begin
			if((nvram_boot_pending && nvram_boot_ready && !RESET && !ioctl_download) ||
				(!nvram_boot_pending && !old_status_reset && status[0])) begin
				nvram_cfg_latched <= nvram_cfg;
				nvram_address <= 8'hB1;
				nvram_crc <= 16'hFFFF;
				nvram_state <= NVRAM_ADDRESS;
			end
		end

		NVRAM_ADDRESS: nvram_state <= NVRAM_DATA;

		NVRAM_DATA: begin
			nvram_crc <= nvram_crc ^ {nvram_crc_data, 8'd0};
			nvram_crc_bit <= 3'd0;
			nvram_state <= NVRAM_CRC_BITS;
		end

		NVRAM_CRC_BITS: begin
			nvram_crc <= nvram_crc[15] ?
				({nvram_crc[14:0], 1'b0} ^ 16'h1021) : {nvram_crc[14:0], 1'b0};
			if(nvram_crc_bit == 3'd7) begin
				if(nvram_address == 8'hE5) begin
					nvram_address <= 8'hE6;
					nvram_state <= NVRAM_CRC_LOW;
				end
				else begin
					nvram_address <= nvram_address + 1'd1;
					nvram_state <= NVRAM_ADDRESS;
				end
			end
			else nvram_crc_bit <= nvram_crc_bit + 1'd1;
		end

		NVRAM_CRC_LOW: begin
			nvram_address <= 8'hE7;
			nvram_state <= NVRAM_CRC_HIGH;
		end

		NVRAM_CRC_HIGH: begin
			nvram_boot_pending <= 1'b0;
			nvram_state <= NVRAM_IDLE;
		end

		default: nvram_state <= NVRAM_IDLE;
	endcase
end

////////////////////  MAIN  //////////////////////
wire [7:0] R,G,B;
wire HBlank,VBlank;
wire VS,HS;
wire ce_vid;
wire [15:0] sound_l,sound_r;
wire midi_out,uart_out;

tsconf tsconf
(
	.clk(clk_sys),
	.ce(ce_28m),

	.SDRAM_DQ(SDRAM_DQ),
	.SDRAM_A(SDRAM_A),
	.SDRAM_BA(SDRAM_BA),
	.SDRAM_DQML(SDRAM_DQML),
	.SDRAM_DQMH(SDRAM_DQMH),
	.SDRAM_nWE(SDRAM_nWE),
	.SDRAM_nCAS(SDRAM_nCAS),
	.SDRAM_nRAS(SDRAM_nRAS),
	.SDRAM_CKE(SDRAM_CKE),
	.SDRAM_nCS(SDRAM_nCS),
	.SDRAM_CLK(SDRAM_CLK),

	.VRED(R),
	.VGRN(G),
	.VBLU(B),
	.VHSYNC(HS),
	.VVSYNC(VS),
	.VGA_HBLANK(HBlank),
	.VGA_VBLANK(VBlank),
	.VGA_CEPIX(ce_vid),

	.SD_SO(sdmiso),
	.SD_SI(sdmosi),
	.SD_CLK(sdclk),
	.SD_CS_N(sdss),
	.SD_CS2_N(sdss2),

	.SOUND_L(sound_l),
	.SOUND_R(sound_r),

	.COLD_RESET(RESET | status[0] | reset_img | ioctl_download | nvram_boot_pending | nvram_update_active),
	.WARM_RESET(buttons[1]),
	.RTC(RTC),
	.TAPE_IN(UART_RXD),
	.MIDI_OUT(midi_out),
	.UART_RX(UART_RXD),
	.UART_TX(uart_out),

	.CFG_OUT0(cfg_out0),
	.CFG_60HZ(cfg_60hz),
	.CFG_SCANDOUBLER(1'b0),
	.CFG_VDAC(cfg_vdac),
	.CFG_JOYSTICK1(cfg_joystick1),
	.CFG_JOYSTICK2(cfg_joystick2),

	.PS2_KEY(ps2_key),
	.PS2_MOUSE(core_mouse),
	.JOYSTICK1(joy_0[7:0]),
	.JOYSTICK2(joy_1[7:0]),

	.loader_act(ioctl_download),
	.loader_addr(ioctl_addr[15:0]),
	.loader_do(ioctl_dout),
	.loader_wr(ioctl_wr),
	.loader_cs_rom_main(ioctl_index == 16'h0000),
	.loader_cs_rom_gs(ioctl_index == 16'h0040),

	.cmos_addr(nvram_address),
	.cmos_do(nvram_cmos_data),
	.cmos_di(nvram_data_out),
	.cmos_wr(nvram_cmos_wr)
);

assign AUDIO_L = sound_l;
assign AUDIO_R = sound_r;
assign AUDIO_S = 1'b1;
assign AUDIO_MIX = status[4:3];

assign UART_TXD = (uart_mode == 3) ? midi_out :
	                  (uart_mode == 1 || uart_mode == 2) ? uart_out : 1'b1;

assign DDRAM_CLK      = clk_sys;
assign DDRAM_BURSTCNT = 0;
assign DDRAM_ADDR     = 0;
assign DDRAM_RD       = 0;
assign DDRAM_DIN      = 0;
assign DDRAM_BE       = 0;
assign DDRAM_WE       = 0;

assign LED_USER = (vsd_sel & sd_act) | ioctl_download;
assign LED_DISK = {1'b1, ~vsd_sel & sd_act};

//////////////////   VIDEO   ///////////////////
reg ce_pix;
always @(posedge CLK_VIDEO) begin
	reg old_ce;
	old_ce <= ce_vid;
	ce_pix <= ~old_ce & ce_vid;
end

reg VSync,HSync;
always @(posedge CLK_VIDEO) begin
	HSync <= HS;
	if(~HSync & HS) VSync <= VS;
end

assign VGA_SL = {scale == 3,scale == 2};
video_mixer #(.GAMMA(1)) video_mixer
(
	.CLK_VIDEO(CLK_VIDEO),
	.CE_PIXEL(CE_PIXEL),
	.ce_pix(ce_pix),
	.scandoubler(scale || forced_scandoubler),
	.hq2x(scale == 1),
	.gamma_bus(gamma_bus),
	.R(R),
	.G(G),
	.B(B),
	.HSync(HSync),
	.VSync(VSync),
	.HBlank(HBlank),
	.VBlank(VBlank),
	.HDMI_FREEZE(HDMI_FREEZE),
	.freeze_sync(),
	.VGA_R(VGA_R),
	.VGA_G(VGA_G),
	.VGA_B(VGA_B),
	.VGA_VS(VGA_VS),
	.VGA_HS(VGA_HS),
	.VGA_DE(vga_de)
);

//////////////////   SD   ///////////////////
wire sdclk;
wire sdmosi;
wire sdss, sdss2;

reg reset_img;
reg vsd_sel = 0;
always @(posedge clk_sys) begin
	integer reset_timeout = 0;
	if(reset_timeout) reset_timeout <= reset_timeout - 1;
	else reset_img <= 0;

	if(img_mounted) begin
		vsd_sel <= |img_size;
		reset_img <= 1;
		reset_timeout <= 10000000;
	end
end

wire vsdmiso;
wire sdmiso = !vsd_sel ? SD_MISO :
	!sdss  ? vsdmiso :
	!sdss2 ? SD_MISO : 1'b1;

sd_card sd_card
(
	.*,
	.reset(RESET | status[0]),
	.clk_spi(clk_sys),
	.sdhc(1),
	.sck(sdclk),
	.ss(~vsd_sel | sdss),
	.mosi(sdmosi),
	.miso(vsdmiso)
);

assign SD_CS = vsd_sel ? sdss2 : sdss;
assign SD_SCK = sdclk & ~SD_CS;
assign SD_MOSI = sdmosi & ~SD_CS;

reg sd_act;
always @(posedge clk_sys) begin
	reg old_mosi,old_miso;
	integer activity_timeout = 0;
	old_mosi <= sdmosi;
	old_miso <= sdmiso;

	sd_act <= 0;
	if(activity_timeout < 1000000) begin
		activity_timeout <= activity_timeout + 1;
		sd_act <= 1;
	end
	if((old_mosi ^ sdmosi) || (old_miso ^ sdmiso)) activity_timeout <= 0;
end

endmodule
