Chip-Design
===========
### Basic Information:


Design and Verification of a Complete Application Specific Integrated Circuit  
The College of New Jersey  
Department of Electrical and Computer Engineering  
Senior Project 2015-2016  

**Members:**  
	1. Kevin Cao  
	2. Whitley Forman  
	3. Dhruvit Naik  
	4. Zachary Nelson (Team Leader)   
	5. Juliann Swift   

**Advisors:**  
	1. Dr. Orlando Hernandez  
	2. Dr. Larry Pearlstein  

### File Hierarchy:

* rtl (Register-level Level)
	* chip.v (top level) - Kevin Cao
	* i2c_slave.v - Whitley Forman
	* i2s_in.v - Zachary Nelson
	* i2s_out.v - Zachary Nelson
	* filter.v - Dhruvit Naik
	* register.v - Julie Swift
* reg 
* synth (Synthesis)
* dv (Design Verification)
	* testbenches
	* stimulus
* scripts
* utils (Utilities)
* docs (Documents)
* core (CORE 9 Files)

![Chip Drawing](https://github.com/SeniorProject-2016/Chip-Design/blob/master/proj_asic/docs/Diagrams/Chip%20Drawing.pdf) 

