SDMA_OP_POLL_REGMEM,VAR_0
SDMA_PKT_HEADER_OP,FUNC_0
SDMA_PKT_POLL_REGMEM_DW5_INTERVAL,FUNC_1
SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT,FUNC_2
SDMA_PKT_POLL_REGMEM_HEADER_FUNC,FUNC_3
SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH,FUNC_4
amdgpu_gmc_emit_flush_gpu_tlb,FUNC_5
amdgpu_ring_write,FUNC_6
mmVM_INVALIDATE_REQUEST,VAR_1
sdma_v2_4_ring_emit_vm_flush,FUNC_7
ring,VAR_2
vmid,VAR_3
pd_addr,VAR_4
