Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 22:11:34 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_36/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.072        0.000                      0                 1091        0.006        0.000                      0                 1091        2.175        0.000                       0                  1071  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.450}        4.900           204.082         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.072        0.000                      0                 1091        0.006        0.000                      0                 1091        2.175        0.000                       0                  1071  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 genblk1[53].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.450ns period=4.900ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.450ns period=4.900ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.900ns  (vclock rise@4.900ns - vclock rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 2.011ns (43.359%)  route 2.627ns (56.641%))
  Logic Levels:           19  (CARRY8=10 LUT2=7 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns = ( 6.270 - 4.900 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.811ns (routing 0.001ns, distribution 0.810ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1070, routed)        0.811     1.757    genblk1[53].reg_in/clk_IBUF_BUFG
    SLICE_X134Y518       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y518       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.836 r  genblk1[53].reg_in/reg_out_reg[1]/Q
                         net (fo=5, routed)           0.141     1.977    conv/mul26/O54[1]
    SLICE_X134Y517       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     2.012 r  conv/mul26/reg_out[0]_i_280/O
                         net (fo=2, routed)           0.151     2.163    conv/mul26/reg_out[0]_i_280_n_0
    SLICE_X134Y518       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     2.252 r  conv/mul26/reg_out[0]_i_284/O
                         net (fo=1, routed)           0.011     2.263    conv/mul26/reg_out[0]_i_284_n_0
    SLICE_X134Y518       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.054     2.317 r  conv/mul26/reg_out_reg[0]_i_115/O[5]
                         net (fo=2, routed)           0.353     2.670    conv/add000063/z[5]
    SLICE_X133Y519       CARRY8 (Prop_CARRY8_SLICEM_DI[4]_O[6])
                                                      0.115     2.785 r  conv/add000063/reg_out_reg[0]_i_669/O[6]
                         net (fo=1, routed)           0.284     3.069    conv/add000063/reg_out_reg[0]_i_669_n_9
    SLICE_X131Y524       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.159 r  conv/add000063/reg_out[0]_i_477/O
                         net (fo=1, routed)           0.015     3.174    conv/add000063/reg_out[0]_i_477_n_0
    SLICE_X131Y524       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.291 r  conv/add000063/reg_out_reg[0]_i_254/CO[7]
                         net (fo=1, routed)           0.026     3.317    conv/add000063/reg_out_reg[0]_i_254_n_0
    SLICE_X131Y525       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.373 r  conv/add000063/reg_out_reg[21]_i_147/O[0]
                         net (fo=2, routed)           0.272     3.645    conv/add000063/reg_out_reg[21]_i_147_n_15
    SLICE_X130Y523       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.680 r  conv/add000063/reg_out[21]_i_155/O
                         net (fo=1, routed)           0.009     3.689    conv/add000063/reg_out[21]_i_155_n_0
    SLICE_X130Y523       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     3.927 r  conv/add000063/reg_out_reg[21]_i_94/O[5]
                         net (fo=1, routed)           0.215     4.142    conv/add000063/reg_out_reg[21]_i_94_n_10
    SLICE_X130Y528       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.265 r  conv/add000063/reg_out[16]_i_43/O
                         net (fo=1, routed)           0.008     4.273    conv/add000063/reg_out[16]_i_43_n_0
    SLICE_X130Y528       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.388 r  conv/add000063/reg_out_reg[16]_i_40/CO[7]
                         net (fo=1, routed)           0.026     4.414    conv/add000063/reg_out_reg[16]_i_40_n_0
    SLICE_X130Y529       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.470 r  conv/add000063/reg_out_reg[21]_i_35/O[0]
                         net (fo=1, routed)           0.185     4.655    conv/add000063/reg_out_reg[21]_i_35_n_15
    SLICE_X127Y529       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     4.780 r  conv/add000063/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.013     4.793    conv/add000063/reg_out[21]_i_20_n_0
    SLICE_X127Y529       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     4.889 r  conv/add000063/reg_out_reg[21]_i_9/O[1]
                         net (fo=2, routed)           0.231     5.120    conv/add000063/reg_out_reg[21]_i_9_n_14
    SLICE_X126Y527       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.171 r  conv/add000063/reg_out[21]_i_13/O
                         net (fo=1, routed)           0.009     5.180    conv/add000063/reg_out[21]_i_13_n_0
    SLICE_X126Y527       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     5.380 r  conv/add000063/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.189     5.569    conv/add000063/reg_out_reg[21]_i_3_n_11
    SLICE_X126Y531       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     5.691 r  conv/add000063/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.009     5.700    conv/add000063/reg_out[21]_i_5_n_0
    SLICE_X126Y531       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     5.880 r  conv/add000063/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.194     6.074    reg_out/a[21]
    SLICE_X122Y531       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     6.109 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.286     6.395    reg_out/reg_out[21]_i_1_n_0
    SLICE_X125Y531       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.900     4.900 r  
    AP13                                              0.000     4.900 r  clk (IN)
                         net (fo=0)                   0.000     4.900    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.245 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.245    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.245 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.532    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.556 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1070, routed)        0.714     6.270    reg_out/clk_IBUF_BUFG
    SLICE_X125Y531       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.308     6.577    
                         clock uncertainty           -0.035     6.542    
    SLICE_X125Y531       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     6.468    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.468    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                  0.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[60].z_reg[60][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.450ns period=4.900ns})
  Destination:            genblk1[60].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.450ns period=4.900ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.698ns (routing 0.001ns, distribution 0.697ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.001ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1070, routed)        0.698     1.354    demux/clk_IBUF_BUFG
    SLICE_X132Y515       FDRE                                         r  demux/genblk1[60].z_reg[60][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y515       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.413 r  demux/genblk1[60].z_reg[60][4]/Q
                         net (fo=1, routed)           0.114     1.527    genblk1[60].reg_in/D[4]
    SLICE_X130Y517       FDRE                                         r  genblk1[60].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1070, routed)        0.822     1.768    genblk1[60].reg_in/clk_IBUF_BUFG
    SLICE_X130Y517       FDRE                                         r  genblk1[60].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.308     1.461    
    SLICE_X130Y517       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.521    genblk1[60].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.450 }
Period(ns):         4.900
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.900       3.610      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.450       2.175      SLICE_X129Y518  genblk1[82].reg_in/reg_out_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.450       2.175      SLICE_X129Y519  genblk1[82].reg_in/reg_out_reg[0]/C



