begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_ifndef
ifndef|#
directive|ifndef
name|__DTS_MARVELL_PXA910_CLOCK_H
end_ifndef

begin_define
define|#
directive|define
name|__DTS_MARVELL_PXA910_CLOCK_H
end_define

begin_comment
comment|/* fixed clocks and plls */
end_comment

begin_define
define|#
directive|define
name|PXA910_CLK_CLK32
value|1
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_VCTCXO
value|2
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1
value|3
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_2
value|8
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_4
value|9
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_8
value|10
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_16
value|11
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_6
value|12
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_12
value|13
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_24
value|14
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_48
value|15
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_96
value|16
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_13
value|17
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_13_1_5
value|18
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_2_1_5
value|19
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PLL1_3_16
value|20
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_UART_PLL
value|27
end_define

begin_comment
comment|/* apb periphrals */
end_comment

begin_define
define|#
directive|define
name|PXA910_CLK_TWSI0
value|60
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_TWSI1
value|61
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_TWSI2
value|62
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_TWSI3
value|63
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_GPIO
value|64
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_KPC
value|65
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_RTC
value|66
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PWM0
value|67
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PWM1
value|68
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PWM2
value|69
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_PWM3
value|70
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_UART0
value|71
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_UART1
value|72
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_UART2
value|73
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_SSP0
value|74
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_SSP1
value|75
end_define

begin_comment
comment|/* axi periphrals */
end_comment

begin_define
define|#
directive|define
name|PXA910_CLK_DFC
value|100
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_SDH0
value|101
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_SDH1
value|102
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_SDH2
value|103
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_USB
value|104
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_SPH
value|105
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_DISP0
value|106
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_CCIC0
value|107
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_CCIC0_PHY
value|108
end_define

begin_define
define|#
directive|define
name|PXA910_CLK_CCIC0_SPHY
value|109
end_define

begin_define
define|#
directive|define
name|PXA910_NR_CLKS
value|200
end_define

begin_endif
endif|#
directive|endif
end_endif

end_unit

