*******************************************************************

  Operator    [gopIMDDR]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIMDDR
{
    parameter
    (
        string MIPI_MODE          = "FALSE",
        string MODE               = "IMDDR",
        bit    GRS_EN             = 1'b0,
        bit    LRS_EN             = 1'b1,
        bit    CLK_INV            = 1'b0,
        bit    LRS_INV            = 1'b0
    );
    port
    (
        input   IFIFO_WADDR[2:0],
        input   IFIFO_RADDR[2:0],

        // IDDR
        input   ICLK,
        input   DESCLK /*pragma PAP_ARC_GOP_CTRL_PIN="IOCLK"*/,
        input   SYSCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input   RESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        
        input   PADI,
        output  INCK,
        output  PADT,
        output  OUT,
        output  Q[7:0],
        input   MI,
        output  MO
    );
};

implementation impl of gopIMDDR
{
    
    
    device devIMDES8IOLA gate_imddriol
        parameter map
        (
            CP_IDDR_MODE    =>   MODE,
            CP_ICLK_SEL     =>   2'b01,
            
            CP_INLRS_EN    =>   LRS_EN == 1'b0 ? "DISABLE" : "ENABLE",
            CP_INCLK_POL   =>   CLK_INV == 1'b0 ? "FALSE" : "TRUE",
            CP_LRS_POL     =>   LRS_INV == 1'b0 ? "FALSE" : "TRUE",
            CP_MIPI_EN     =>   MIPI_MODE == "TRUE" ? "ENABLE" : "DISABLE"
        )
        port map 
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>   OUT,

            IFIFO_WADDR  =>   IFIFO_WADDR,
            IFIFO_RADDR  =>   IFIFO_RADDR,

            CLK_IO       =>   DESCLK,
            DQSI_DEL     =>   ICLK,
            CLK_SYS      =>   SYSCLK,
            
            LRS          =>   RESET,
            TO           =>   PADT,
            INCK         =>   INCK,
            DI           =>   PADI,
            
            MIPI_SW_DYN_O =>  MO,
            MIPI_SW_DYN_I =>  MI
        );
};
