#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jan 10 04:57:43 2019
# Process ID: 15838
# Current directory: /home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zain/Desktop/MB_GPIO/Vivado_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_hls_gpio_0_0/design_1_hls_gpio_0_0.dcp' for cell 'design_1_i/hls_gpio'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0.dcp' for cell 'design_1_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/hls_gpio_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 1053 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2116.398 ; gain = 524.578 ; free physical = 2290 ; free virtual = 6780
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc:57]
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2325.500 ; gain = 1098.676 ; free physical = 2329 ; free virtual = 6818
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6813

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6ba75369

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2283 ; free virtual = 6773

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 5aafb414

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6813
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: dd5b851c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2324 ; free virtual = 6813
INFO: [Opt 31-389] Phase Constant propagation created 85 cells and removed 270 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150008ea1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6811
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1177 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 150008ea1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6811
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 107c8c4ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6811
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 107c8c4ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6811
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6811
Ending Logic Optimization Task | Checksum: 107c8c4ea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2325.500 ; gain = 0.000 ; free physical = 2322 ; free virtual = 6811

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.015 | TNS=-12180.508 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 18af38d65

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2287 ; free virtual = 6777
Ending Power Optimization Task | Checksum: 18af38d65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2446.793 ; gain = 121.293 ; free physical = 2299 ; free virtual = 6788

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18af38d65

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2299 ; free virtual = 6788
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2446.793 ; gain = 121.293 ; free physical = 2299 ; free virtual = 6788
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2296 ; free virtual = 6787
INFO: [Common 17-1381] The checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2290 ; free virtual = 6783
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 90c4167d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2290 ; free virtual = 6783
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2291 ; free virtual = 6784

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e4e4e988

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2267 ; free virtual = 6760

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b68cdd1f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2255 ; free virtual = 6749

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b68cdd1f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2255 ; free virtual = 6749
Phase 1 Placer Initialization | Checksum: 1b68cdd1f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2255 ; free virtual = 6749

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1a089c826

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2249 ; free virtual = 6742

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2240 ; free virtual = 6733

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b1e1297e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2240 ; free virtual = 6733
Phase 2 Global Placement | Checksum: 121edcf54

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2241 ; free virtual = 6734

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 121edcf54

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2241 ; free virtual = 6734

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2295feef2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2237 ; free virtual = 6730

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 207c5b240

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2237 ; free virtual = 6730

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 216adaf4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2237 ; free virtual = 6730

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 216adaf4b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2237 ; free virtual = 6730

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 205aea409

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2236 ; free virtual = 6730

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 18714fb9a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2234 ; free virtual = 6727

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1456c1801

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2234 ; free virtual = 6727

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1456c1801

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2234 ; free virtual = 6727

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 17c3c184d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2232 ; free virtual = 6725
Phase 3 Detail Placement | Checksum: 17c3c184d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2232 ; free virtual = 6725

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 236fb1d17

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 236fb1d17

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2226 ; free virtual = 6719
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.428. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 26663e5ac

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6716
Phase 4.1 Post Commit Optimization | Checksum: 26663e5ac

Time (s): cpu = 00:01:05 ; elapsed = 00:00:50 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6716

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26663e5ac

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6716

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 26663e5ac

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6716

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 187f7461a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6716
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 187f7461a

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6716
Ending Placer Task | Checksum: cbdb5c2f

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2236 ; free virtual = 6729
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2236 ; free virtual = 6729
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2205 ; free virtual = 6720
INFO: [Common 17-1381] The checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2214 ; free virtual = 6714
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2223 ; free virtual = 6723
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2222 ; free virtual = 6722
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bdc8961d ConstDB: 0 ShapeSum: e12c612 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16cfec69e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2086 ; free virtual = 6586
Post Restoration Checksum: NetGraph: 7a95c7b8 NumContArr: f268fee6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16cfec69e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2086 ; free virtual = 6586

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16cfec69e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2070 ; free virtual = 6571

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16cfec69e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2070 ; free virtual = 6571
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d6c8f14e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2054 ; free virtual = 6554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.818| TNS=-11804.533| WHS=-0.220 | THS=-59.824|

Phase 2 Router Initialization | Checksum: 1a20216c5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2053 ; free virtual = 6553

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14e207564

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2052 ; free virtual = 6552

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1404
 Number of Nodes with overlaps = 371
 Number of Nodes with overlaps = 210
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.572| TNS=-13143.956| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ad18e69b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:35 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2047 ; free virtual = 6548

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 315
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-15.109| TNS=-13315.031| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 156523c7a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2050 ; free virtual = 6550
Phase 4 Rip-up And Reroute | Checksum: 156523c7a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2050 ; free virtual = 6550

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c9ebfd1a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:42 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2050 ; free virtual = 6550
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.457| TNS=-12965.171| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d7897633

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2047 ; free virtual = 6547

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d7897633

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2047 ; free virtual = 6547
Phase 5 Delay and Skew Optimization | Checksum: 1d7897633

Time (s): cpu = 00:01:10 ; elapsed = 00:00:42 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2047 ; free virtual = 6547

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18ded757d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2047 ; free virtual = 6547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.422| TNS=-12938.680| WHS=-0.013 | THS=-0.013 |

Phase 6.1 Hold Fix Iter | Checksum: 1f167b41c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2046 ; free virtual = 6547
Phase 6 Post Hold Fix | Checksum: 19c9c47bc

Time (s): cpu = 00:01:11 ; elapsed = 00:00:42 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2046 ; free virtual = 6547

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.23263 %
  Global Horizontal Routing Utilization  = 2.73707 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1bd2d2412

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2046 ; free virtual = 6547

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1bd2d2412

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2046 ; free virtual = 6546

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15dd1c668

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2044 ; free virtual = 6544

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 17336221c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2045 ; free virtual = 6545
INFO: [Route 35-57] Estimated Timing Summary | WNS=-14.422| TNS=-12938.680| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17336221c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2045 ; free virtual = 6545
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2073 ; free virtual = 6573

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:46 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2073 ; free virtual = 6573
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2446.793 ; gain = 0.000 ; free physical = 2041 ; free virtual = 6567
INFO: [Common 17-1381] The checkpoint '/home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/zain/Desktop/MB_GPIO/Vivado/hls_gpio/hls_gpio.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2455.801 ; gain = 0.000 ; free physical = 2009 ; free virtual = 6519
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
104 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4 input design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U11/hls_gpio_mul_mul_cud_DSP48_0_U/p input design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U11/hls_gpio_mul_mul_cud_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U13/hls_gpio_mul_mul_cud_DSP48_0_U/p input design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U13/hls_gpio_mul_mul_cud_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p input design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U17/hls_gpio_mul_mul_cud_DSP48_0_U/p input design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U17/hls_gpio_mul_mul_cud_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U7/hls_gpio_mul_mul_cud_DSP48_0_U/p input design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U7/hls_gpio_mul_mul_cud_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U9/hls_gpio_mul_mul_cud_DSP48_0_U/p input design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U9/hls_gpio_mul_mul_cud_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul13_fu_971_p2 input design_1_i/hls_gpio/inst/mul13_fu_971_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul13_fu_971_p2__0 input design_1_i/hls_gpio/inst/mul13_fu_971_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul17_fu_1115_p2 input design_1_i/hls_gpio/inst/mul17_fu_1115_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul17_fu_1115_p2__0 input design_1_i/hls_gpio/inst/mul17_fu_1115_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul21_fu_1259_p2 input design_1_i/hls_gpio/inst/mul21_fu_1259_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul21_fu_1259_p2__0 input design_1_i/hls_gpio/inst/mul21_fu_1259_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul5_fu_683_p2 input design_1_i/hls_gpio/inst/mul5_fu_683_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul5_fu_683_p2__0 input design_1_i/hls_gpio/inst/mul5_fu_683_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul9_fu_827_p2 input design_1_i/hls_gpio/inst/mul9_fu_827_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul9_fu_827_p2__0 input design_1_i/hls_gpio/inst/mul9_fu_827_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul_fu_539_p2 input design_1_i/hls_gpio/inst/mul_fu_539_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/mul_fu_539_p2__0 input design_1_i/hls_gpio/inst/mul_fu_539_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__1 input design_1_i/hls_gpio/inst/p_0_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__11 input design_1_i/hls_gpio/inst/p_0_out__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__12 input design_1_i/hls_gpio/inst/p_0_out__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__14 input design_1_i/hls_gpio/inst/p_0_out__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__15 input design_1_i/hls_gpio/inst/p_0_out__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__17 input design_1_i/hls_gpio/inst/p_0_out__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__18 input design_1_i/hls_gpio/inst/p_0_out__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__2 input design_1_i/hls_gpio/inst/p_0_out__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__5 input design_1_i/hls_gpio/inst/p_0_out__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__6 input design_1_i/hls_gpio/inst/p_0_out__6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__8 input design_1_i/hls_gpio/inst/p_0_out__8/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__9 input design_1_i/hls_gpio/inst/p_0_out__9/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/tmp_20_fu_673_p2 input design_1_i/hls_gpio/inst/tmp_20_fu_673_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/tmp_35_fu_817_p2 input design_1_i/hls_gpio/inst/tmp_35_fu_817_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/tmp_50_fu_961_p2 input design_1_i/hls_gpio/inst/tmp_50_fu_961_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/tmp_5_fu_529_p2 input design_1_i/hls_gpio/inst/tmp_5_fu_529_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2 input design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/hls_gpio/inst/tmp_80_fu_1249_p2 input design_1_i/hls_gpio/inst/tmp_80_fu_1249_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 output design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 output design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 output design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 output design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 output design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 output design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U11/hls_gpio_mul_mul_cud_DSP48_0_U/p output design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U11/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U13/hls_gpio_mul_mul_cud_DSP48_0_U/p output design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U13/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p output design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U17/hls_gpio_mul_mul_cud_DSP48_0_U/p output design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U17/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U7/hls_gpio_mul_mul_cud_DSP48_0_U/p output design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U7/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U9/hls_gpio_mul_mul_cud_DSP48_0_U/p output design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U9/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul13_fu_971_p2 output design_1_i/hls_gpio/inst/mul13_fu_971_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul13_fu_971_p2__0 output design_1_i/hls_gpio/inst/mul13_fu_971_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul17_fu_1115_p2 output design_1_i/hls_gpio/inst/mul17_fu_1115_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul17_fu_1115_p2__0 output design_1_i/hls_gpio/inst/mul17_fu_1115_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul21_fu_1259_p2 output design_1_i/hls_gpio/inst/mul21_fu_1259_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul21_fu_1259_p2__0 output design_1_i/hls_gpio/inst/mul21_fu_1259_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul5_fu_683_p2 output design_1_i/hls_gpio/inst/mul5_fu_683_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul5_fu_683_p2__0 output design_1_i/hls_gpio/inst/mul5_fu_683_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul9_fu_827_p2 output design_1_i/hls_gpio/inst/mul9_fu_827_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul9_fu_827_p2__0 output design_1_i/hls_gpio/inst/mul9_fu_827_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul_fu_539_p2 output design_1_i/hls_gpio/inst/mul_fu_539_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul_fu_539_p2__0 output design_1_i/hls_gpio/inst/mul_fu_539_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_20_fu_673_p2 output design_1_i/hls_gpio/inst/tmp_20_fu_673_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_35_fu_817_p2 output design_1_i/hls_gpio/inst/tmp_35_fu_817_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_50_fu_961_p2 output design_1_i/hls_gpio/inst/tmp_50_fu_961_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_5_fu_529_p2 output design_1_i/hls_gpio/inst/tmp_5_fu_529_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2 output design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_80_fu_1249_p2 output design_1_i/hls_gpio/inst/tmp_80_fu_1249_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/P multiplier stage design_1_i/hls_gpio/inst/P/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/P__0 multiplier stage design_1_i/hls_gpio/inst/P__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/P__1 multiplier stage design_1_i/hls_gpio/inst/P__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/P__2 multiplier stage design_1_i/hls_gpio/inst/P__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/P__3 multiplier stage design_1_i/hls_gpio/inst/P__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/P__4 multiplier stage design_1_i/hls_gpio/inst/P__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U1/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U2/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U3/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U4/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U5/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/p_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0 multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_45nsbkb_U6/hls_gpio_mul_45nsbkb_MulnS_0_U/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U10/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U10/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U11/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U11/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U12/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U12/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U13/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U13/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U14/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U14/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U15/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U16/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U16/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U17/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U17/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U18/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U18/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U7/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U7/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U8/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U8/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U9/hls_gpio_mul_mul_cud_DSP48_0_U/p multiplier stage design_1_i/hls_gpio/inst/hls_gpio_mul_mul_cud_U9/hls_gpio_mul_mul_cud_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul13_fu_971_p2 multiplier stage design_1_i/hls_gpio/inst/mul13_fu_971_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul13_fu_971_p2__0 multiplier stage design_1_i/hls_gpio/inst/mul13_fu_971_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul17_fu_1115_p2 multiplier stage design_1_i/hls_gpio/inst/mul17_fu_1115_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul17_fu_1115_p2__0 multiplier stage design_1_i/hls_gpio/inst/mul17_fu_1115_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul21_fu_1259_p2 multiplier stage design_1_i/hls_gpio/inst/mul21_fu_1259_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul21_fu_1259_p2__0 multiplier stage design_1_i/hls_gpio/inst/mul21_fu_1259_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul5_fu_683_p2 multiplier stage design_1_i/hls_gpio/inst/mul5_fu_683_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul5_fu_683_p2__0 multiplier stage design_1_i/hls_gpio/inst/mul5_fu_683_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul9_fu_827_p2 multiplier stage design_1_i/hls_gpio/inst/mul9_fu_827_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul9_fu_827_p2__0 multiplier stage design_1_i/hls_gpio/inst/mul9_fu_827_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul_fu_539_p2 multiplier stage design_1_i/hls_gpio/inst/mul_fu_539_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/mul_fu_539_p2__0 multiplier stage design_1_i/hls_gpio/inst/mul_fu_539_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__1 multiplier stage design_1_i/hls_gpio/inst/p_0_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__11 multiplier stage design_1_i/hls_gpio/inst/p_0_out__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__12 multiplier stage design_1_i/hls_gpio/inst/p_0_out__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__14 multiplier stage design_1_i/hls_gpio/inst/p_0_out__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__15 multiplier stage design_1_i/hls_gpio/inst/p_0_out__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__17 multiplier stage design_1_i/hls_gpio/inst/p_0_out__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__18 multiplier stage design_1_i/hls_gpio/inst/p_0_out__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__2 multiplier stage design_1_i/hls_gpio/inst/p_0_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__5 multiplier stage design_1_i/hls_gpio/inst/p_0_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__6 multiplier stage design_1_i/hls_gpio/inst/p_0_out__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__8 multiplier stage design_1_i/hls_gpio/inst/p_0_out__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/p_0_out__9 multiplier stage design_1_i/hls_gpio/inst/p_0_out__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_20_fu_673_p2 multiplier stage design_1_i/hls_gpio/inst/tmp_20_fu_673_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_35_fu_817_p2 multiplier stage design_1_i/hls_gpio/inst/tmp_35_fu_817_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_50_fu_961_p2 multiplier stage design_1_i/hls_gpio/inst/tmp_50_fu_961_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_5_fu_529_p2 multiplier stage design_1_i/hls_gpio/inst/tmp_5_fu_529_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2 multiplier stage design_1_i/hls_gpio/inst/tmp_65_fu_1105_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/hls_gpio/inst/tmp_80_fu_1249_p2 multiplier stage design_1_i/hls_gpio/inst/tmp_80_fu_1249_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 199 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 201 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2788.117 ; gain = 332.316 ; free physical = 1945 ; free virtual = 6467
INFO: [Common 17-206] Exiting Vivado at Thu Jan 10 05:01:38 2019...
