<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FIFO_top_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dpsram_basic_top_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dpsram_basic_top_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dpsram_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dpsram_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dpsram_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dpsram_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dpsram_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dpsram_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dpsram_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dpsram_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dpsram_top_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dpsram_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dpsram_top_1_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fifo_top_1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fifo_top_1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="fifo_top_1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fifo_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="fifo_top_1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fifo_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_top_1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fifo_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="fifo_top_1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fifo_top_1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="fifo_top_1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="fifo_top_1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="fifo_top_1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_top_1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="fifo_top_1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fifo_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="fifo_top_1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="fifo_top_1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="fifo_top_1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fifo_top_1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="fifo_top_1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fifo_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_top_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_top_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_top_1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="fifo_top_1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="fifo_top_1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="fifo_top_1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_top_1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_top_1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="fifo_top_1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="fifo_top_1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_top_1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fifo_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="fifo_top_1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="fifo_top_1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fifo_top_1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fifo_top_test_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_top_test_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flag_log_status_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flag_log_status_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flag_log_status_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flag_log_status_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flag_log_status_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flag_log_status_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flag_log_status_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flag_log_status_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flag_log_status_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flag_log_status_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flag_logic_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flag_logic_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flag_logic_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flag_logic_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flag_logic_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flag_logic_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flag_logic_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flag_logic_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flag_logic_top_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flag_logic_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flag_logic_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="gray_to_bin_top_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="gray_to_bin_top_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="gray_to_bin_top_1.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="rd_ptr_sync_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="rd_ptr_sync_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="rd_ptr_sync_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="rd_ptr_sync_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rd_ptr_sync_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="rd_ptr_sync_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="rd_ptr_sync_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="rd_ptr_sync_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="rd_ptr_sync_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="rd_ptr_sync_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="read_control_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="read_control_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_control_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="read_control_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="read_control_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="read_control_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_control_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sync_basic_top_1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sync_basic_top_1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sync_basic_top_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bench3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_bench3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bench3_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_top_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_top_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_top_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_top_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="wr_ptr_sync_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="wr_ptr_sync_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="wr_ptr_sync_top_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="wr_ptr_sync_top_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wr_ptr_sync_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="wr_ptr_sync_top_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="wr_ptr_sync_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="wr_ptr_sync_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="wr_ptr_sync_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="wr_ptr_sync_top_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="write_control_top_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="write_control_top_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="write_control_top_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="write_control_top_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="write_control_top_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="write_control_top_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="write_control_top_1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1570699342" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1570699342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570699342" xil_pn:in_ck="176356241385756893" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1570699342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/flag_logic_top_rd.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_flag_logic.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_logic_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_top_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/wr_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_top_1.v"/>
      <outfile xil_pn:name="bin_to_gray_top_1.v"/>
      <outfile xil_pn:name="binary_up_counter.v"/>
      <outfile xil_pn:name="dpsram_basic_top_1.v"/>
      <outfile xil_pn:name="dpsram_top_1.v"/>
      <outfile xil_pn:name="fifo_top_1.v"/>
      <outfile xil_pn:name="gray_to_bin_top_1.v"/>
      <outfile xil_pn:name="para.h"/>
      <outfile xil_pn:name="rd_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="read_control_top_1.v"/>
      <outfile xil_pn:name="sync_basic_top_1.v"/>
      <outfile xil_pn:name="test_2.v"/>
      <outfile xil_pn:name="test_bench3.v"/>
      <outfile xil_pn:name="wr_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="write_control_top_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1570699739" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7296253669659980151" xil_pn:start_ts="1570699739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570699739" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1462114095059496715" xil_pn:start_ts="1570699739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570699342" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1654340725568905370" xil_pn:start_ts="1570699342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570699342" xil_pn:in_ck="176356241385756893" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1570699342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/flag_logic_top_rd.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_flag_logic.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_7/rd_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_logic_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/flag_top_wr.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_8/wr_ptr_diff.v"/>
      <outfile xil_pn:name="../flag_logic/flag_logic_top_1.v"/>
      <outfile xil_pn:name="bin_to_gray_top_1.v"/>
      <outfile xil_pn:name="binary_up_counter.v"/>
      <outfile xil_pn:name="dpsram_basic_top_1.v"/>
      <outfile xil_pn:name="dpsram_top_1.v"/>
      <outfile xil_pn:name="fifo_top_1.v"/>
      <outfile xil_pn:name="gray_to_bin_top_1.v"/>
      <outfile xil_pn:name="para.h"/>
      <outfile xil_pn:name="rd_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="read_control_top_1.v"/>
      <outfile xil_pn:name="sync_basic_top_1.v"/>
      <outfile xil_pn:name="test_2.v"/>
      <outfile xil_pn:name="test_bench3.v"/>
      <outfile xil_pn:name="wr_ptr_sync_top_1.v"/>
      <outfile xil_pn:name="write_control_top_1.v"/>
    </transform>
    <transform xil_pn:end_ts="1570699750" xil_pn:in_ck="176356241385756893" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8680524486914358387" xil_pn:start_ts="1570699739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench3_beh.prj"/>
      <outfile xil_pn:name="test_bench3_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1570699752" xil_pn:in_ck="8777978380048619648" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1788888912139537238" xil_pn:start_ts="1570699750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_bench3_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1570631051" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1570631051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570631051" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7331429843868587617" xil_pn:start_ts="1570631051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570631051" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1654340725568905370" xil_pn:start_ts="1570631051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570631051" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1570631051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570631051" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="465425976153094621" xil_pn:start_ts="1570631051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570631051" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1570631051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570631051" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6865381883505645840" xil_pn:start_ts="1570631051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570699138" xil_pn:in_ck="-827294359045360430" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6943844189793182130" xil_pn:start_ts="1570699109">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dpsram_top_1.ngr"/>
      <outfile xil_pn:name="fifo_top_1.lso"/>
      <outfile xil_pn:name="fifo_top_1.ngc"/>
      <outfile xil_pn:name="fifo_top_1.ngr"/>
      <outfile xil_pn:name="fifo_top_1.prj"/>
      <outfile xil_pn:name="fifo_top_1.stx"/>
      <outfile xil_pn:name="fifo_top_1.syr"/>
      <outfile xil_pn:name="fifo_top_1.xst"/>
      <outfile xil_pn:name="fifo_top_1_xst.xrpt"/>
      <outfile xil_pn:name="flag_logic_top_1.ngr"/>
      <outfile xil_pn:name="rd_ptr_sync_top_1.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wr_ptr_sync_top_1.ngr"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1570699221" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767331651368815880" xil_pn:start_ts="1570699220">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1570699232" xil_pn:in_ck="-1385932922978751377" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3891875082404272745" xil_pn:start_ts="1570699221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="fifo_top_1.bld"/>
      <outfile xil_pn:name="fifo_top_1.ngd"/>
      <outfile xil_pn:name="fifo_top_1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1570699264" xil_pn:in_ck="2296744502263314701" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1570699232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="fifo_top_1.pcf"/>
      <outfile xil_pn:name="fifo_top_1_map.map"/>
      <outfile xil_pn:name="fifo_top_1_map.mrp"/>
      <outfile xil_pn:name="fifo_top_1_map.ncd"/>
      <outfile xil_pn:name="fifo_top_1_map.ngm"/>
      <outfile xil_pn:name="fifo_top_1_map.xrpt"/>
      <outfile xil_pn:name="fifo_top_1_summary.xml"/>
      <outfile xil_pn:name="fifo_top_1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1570699306" xil_pn:in_ck="3540667115383096998" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1570699264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="fifo_top_1.ncd"/>
      <outfile xil_pn:name="fifo_top_1.pad"/>
      <outfile xil_pn:name="fifo_top_1.par"/>
      <outfile xil_pn:name="fifo_top_1.ptwx"/>
      <outfile xil_pn:name="fifo_top_1.unroutes"/>
      <outfile xil_pn:name="fifo_top_1.xpi"/>
      <outfile xil_pn:name="fifo_top_1_pad.csv"/>
      <outfile xil_pn:name="fifo_top_1_pad.txt"/>
      <outfile xil_pn:name="fifo_top_1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1570699331" xil_pn:in_ck="2296744502263314569" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1570699314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fifo_top_1.bgn"/>
      <outfile xil_pn:name="fifo_top_1.bit"/>
      <outfile xil_pn:name="fifo_top_1.drc"/>
      <outfile xil_pn:name="fifo_top_1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1570699306" xil_pn:in_ck="2296744502263314569" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1570699298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="fifo_top_1.twr"/>
      <outfile xil_pn:name="fifo_top_1.twx"/>
    </transform>
  </transforms>

</generated_project>
