// Seed: 1842490113
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign module_1.id_14 = 0;
  always
    if (1) begin : LABEL_0$display
      ;
      $display(-1, id_2, -1'b0);
    end
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    output wor id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    output uwire id_13,
    input wand id_14,
    input tri1 id_15,
    input wand id_16,
    input tri0 id_17,
    output supply0 id_18,
    input uwire id_19,
    input wire id_20,
    output tri1 id_21,
    output wand id_22
);
  tri id_24;
  assign id_22 = {1{id_24}};
  nor primCall (
      id_18,
      id_8,
      id_17,
      id_14,
      id_4,
      id_12,
      id_24,
      id_26,
      id_20,
      id_5,
      id_19,
      id_16,
      id_0,
      id_11,
      id_9,
      id_15,
      id_25,
      id_3
  );
  assign id_22 = id_5;
  wire id_25;
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_26
  );
  assign id_24 = id_14;
endmodule
