{"vcs1":{"timestamp_begin":1733725740.101601626, "rt":3.52, "ut":3.34, "st":0.10}}
{"vcselab":{"timestamp_begin":1733725743.652917115, "rt":0.15, "ut":0.10, "st":0.03}}
{"link":{"timestamp_begin":1733725743.822505787, "rt":0.20, "ut":0.14, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733725739.977779777}
{"VCS_COMP_START_TIME": 1733725739.977779777}
{"VCS_COMP_END_TIME": 1733725744.071166699}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_access+all -ntb_opts uvm +incdir+/home/synopsys/tools/vcs/W-2024.09/etc/uvm-1.2/src /home/synopsys/tools/vcs/W-2024.09/etc/uvm-1.2/src/uvm.sv +incdir+/home/shirley/CHECKOUT/DV_VLSI/UART_non_pulpino//src +incdir+/home/shirley/CHECKOUT/DV_VLSI/UART_non_pulpino//verif -f /home/shirley/CHECKOUT/DV_VLSI/UART_non_pulpino//sim/file.f"}
{"vcs1": {"peak_mem": 352456}}
{"vcselab": {"peak_mem": 164724}}
