{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640758398703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640758398707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 29 14:12:38 2021 " "Processing started: Wed Dec 29 14:12:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640758398707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758398707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758398707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640758399168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640758399168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab6-Behavior " "Found design unit 1: lab6-Behavior" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640758409513 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640758409513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_shift-Behavior " "Found design unit 1: u_shift-Behavior" {  } { { "u_shift.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/u_shift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640758409521 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_shift " "Found entity 1: u_shift" {  } { { "u_shift.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/u_shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640758409521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6 " "Elaborating entity \"lab6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640758409567 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp lab6.vhd(23) " "VHDL Process Statement warning at lab6.vhd(23): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640758409568 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividend lab6.vhd(39) " "VHDL Process Statement warning at lab6.vhd(39): signal \"dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409569 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor lab6.vhd(40) " "VHDL Process Statement warning at lab6.vhd(40): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409569 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(48) " "VHDL Process Statement warning at lab6.vhd(48): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409569 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div lab6.vhd(48) " "VHDL Process Statement warning at lab6.vhd(48): signal \"div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409569 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(49) " "VHDL Process Statement warning at lab6.vhd(49): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409569 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient lab6.vhd(60) " "VHDL Process Statement warning at lab6.vhd(60): signal \"quotient\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409569 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "remainder lab6.vhd(66) " "VHDL Process Statement warning at lab6.vhd(66): signal \"remainder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409569 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div lab6.vhd(66) " "VHDL Process Statement warning at lab6.vhd(66): signal \"div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409570 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "quotient lab6.vhd(68) " "VHDL Process Statement warning at lab6.vhd(68): signal \"quotient\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409570 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div lab6.vhd(74) " "VHDL Process Statement warning at lab6.vhd(74): signal \"div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409570 "|lab6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "div lab6.vhd(77) " "VHDL Process Statement warning at lab6.vhd(77): signal \"div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640758409570 "|lab6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "remainder lab6.vhd(33) " "VHDL Process Statement warning at lab6.vhd(33): inferring latch(es) for signal or variable \"remainder\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640758409571 "|lab6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "div lab6.vhd(33) " "VHDL Process Statement warning at lab6.vhd(33): inferring latch(es) for signal or variable \"div\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640758409571 "|lab6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "quotient lab6.vhd(33) " "VHDL Process Statement warning at lab6.vhd(33): inferring latch(es) for signal or variable \"quotient\", which holds its previous value in one or more paths through the process" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1640758409571 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[0\] lab6.vhd(33) " "Inferred latch for \"quotient\[0\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409572 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[1\] lab6.vhd(33) " "Inferred latch for \"quotient\[1\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[2\] lab6.vhd(33) " "Inferred latch for \"quotient\[2\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[3\] lab6.vhd(33) " "Inferred latch for \"quotient\[3\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[4\] lab6.vhd(33) " "Inferred latch for \"quotient\[4\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[5\] lab6.vhd(33) " "Inferred latch for \"quotient\[5\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[6\] lab6.vhd(33) " "Inferred latch for \"quotient\[6\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "quotient\[7\] lab6.vhd(33) " "Inferred latch for \"quotient\[7\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[0\] lab6.vhd(33) " "Inferred latch for \"div\[0\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409573 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[1\] lab6.vhd(33) " "Inferred latch for \"div\[1\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[2\] lab6.vhd(33) " "Inferred latch for \"div\[2\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[3\] lab6.vhd(33) " "Inferred latch for \"div\[3\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[4\] lab6.vhd(33) " "Inferred latch for \"div\[4\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[5\] lab6.vhd(33) " "Inferred latch for \"div\[5\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[6\] lab6.vhd(33) " "Inferred latch for \"div\[6\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div\[7\] lab6.vhd(33) " "Inferred latch for \"div\[7\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[0\] lab6.vhd(33) " "Inferred latch for \"remainder\[0\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[1\] lab6.vhd(33) " "Inferred latch for \"remainder\[1\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[2\] lab6.vhd(33) " "Inferred latch for \"remainder\[2\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[3\] lab6.vhd(33) " "Inferred latch for \"remainder\[3\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[4\] lab6.vhd(33) " "Inferred latch for \"remainder\[4\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[5\] lab6.vhd(33) " "Inferred latch for \"remainder\[5\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409574 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[6\] lab6.vhd(33) " "Inferred latch for \"remainder\[6\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "remainder\[7\] lab6.vhd(33) " "Inferred latch for \"remainder\[7\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] lab6.vhd(23) " "Inferred latch for \"temp\[0\]\" at lab6.vhd(23)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] lab6.vhd(23) " "Inferred latch for \"temp\[1\]\" at lab6.vhd(23)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 "|lab6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] lab6.vhd(23) " "Inferred latch for \"temp\[2\]\" at lab6.vhd(23)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 "|lab6"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp\[2\] lab6.vhd(37) " "Can't resolve multiple constant drivers for net \"temp\[2\]\" at lab6.vhd(37)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 37 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "lab6.vhd(23) " "Constant driver at lab6.vhd(23)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 23 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp\[1\] lab6.vhd(33) " "Can't resolve multiple constant drivers for net \"temp\[1\]\" at lab6.vhd(33)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409575 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "temp\[0\] lab6.vhd(37) " "Can't resolve multiple constant drivers for net \"temp\[0\]\" at lab6.vhd(37)" {  } { { "lab6.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab6/lab6.vhd" 37 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409576 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640758409576 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640758409732 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 29 14:13:29 2021 " "Processing ended: Wed Dec 29 14:13:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640758409732 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640758409732 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640758409732 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758409732 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640758413630 ""}
