

================================================================
== Vitis HLS Report for 'conv3_Pipeline_M1'
================================================================
* Date:           Sun Jan 26 21:39:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   14|   14|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- M1      |       18|       18|         7|          1|          1|    13|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add180_12_124791_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_124791_reload"   --->   Operation 11 'read' 'add180_12_124791_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add180_11_124769_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_124769_reload"   --->   Operation 12 'read' 'add180_11_124769_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add180_10_124756_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_124756_reload"   --->   Operation 13 'read' 'add180_10_124756_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add180_9_124743_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_124743_reload"   --->   Operation 14 'read' 'add180_9_124743_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add180_8_124730_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_124730_reload"   --->   Operation 15 'read' 'add180_8_124730_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add180_7_124717_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_124717_reload"   --->   Operation 16 'read' 'add180_7_124717_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add180_6_124704_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_124704_reload"   --->   Operation 17 'read' 'add180_6_124704_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add180_5_124691_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_124691_reload"   --->   Operation 18 'read' 'add180_5_124691_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add180_4_124678_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_124678_reload"   --->   Operation 19 'read' 'add180_4_124678_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add180_3_124665_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_124665_reload"   --->   Operation 20 'read' 'add180_3_124665_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add180_2_124652_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_124652_reload"   --->   Operation 21 'read' 'add180_2_124652_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add180_1_124639_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_124639_reload"   --->   Operation 22 'read' 'add180_1_124639_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add180_1240664626_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1240664626_reload"   --->   Operation 23 'read' 'add180_1240664626_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add180_12_114781_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_114781_reload"   --->   Operation 24 'read' 'add180_12_114781_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add180_11_114768_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_114768_reload"   --->   Operation 25 'read' 'add180_11_114768_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add180_10_114755_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_114755_reload"   --->   Operation 26 'read' 'add180_10_114755_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add180_9_114742_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_114742_reload"   --->   Operation 27 'read' 'add180_9_114742_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add180_8_114729_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_114729_reload"   --->   Operation 28 'read' 'add180_8_114729_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add180_7_114716_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_114716_reload"   --->   Operation 29 'read' 'add180_7_114716_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add180_6_114703_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_114703_reload"   --->   Operation 30 'read' 'add180_6_114703_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add180_5_114690_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_114690_reload"   --->   Operation 31 'read' 'add180_5_114690_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%add180_4_114677_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_114677_reload"   --->   Operation 32 'read' 'add180_4_114677_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add180_3_114664_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_114664_reload"   --->   Operation 33 'read' 'add180_3_114664_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add180_2_114651_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_114651_reload"   --->   Operation 34 'read' 'add180_2_114651_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%add180_1_114638_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_114638_reload"   --->   Operation 35 'read' 'add180_1_114638_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%add180_1140494625_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1140494625_reload"   --->   Operation 36 'read' 'add180_1140494625_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add180_12_104780_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_104780_reload"   --->   Operation 37 'read' 'add180_12_104780_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add180_11_104767_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_104767_reload"   --->   Operation 38 'read' 'add180_11_104767_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add180_10_104754_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_104754_reload"   --->   Operation 39 'read' 'add180_10_104754_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add180_9_104741_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_104741_reload"   --->   Operation 40 'read' 'add180_9_104741_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add180_8_104728_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_104728_reload"   --->   Operation 41 'read' 'add180_8_104728_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add180_7_104715_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_104715_reload"   --->   Operation 42 'read' 'add180_7_104715_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add180_6_104702_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_104702_reload"   --->   Operation 43 'read' 'add180_6_104702_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add180_5_104689_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_104689_reload"   --->   Operation 44 'read' 'add180_5_104689_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add180_4_104676_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_104676_reload"   --->   Operation 45 'read' 'add180_4_104676_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add180_3_104663_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_104663_reload"   --->   Operation 46 'read' 'add180_3_104663_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add180_2_104650_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_104650_reload"   --->   Operation 47 'read' 'add180_2_104650_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add180_1_104637_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_104637_reload"   --->   Operation 48 'read' 'add180_1_104637_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add180_1040324624_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1040324624_reload"   --->   Operation 49 'read' 'add180_1040324624_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add180_12_94779_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_94779_reload"   --->   Operation 50 'read' 'add180_12_94779_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add180_11_94766_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_94766_reload"   --->   Operation 51 'read' 'add180_11_94766_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add180_10_94753_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_94753_reload"   --->   Operation 52 'read' 'add180_10_94753_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add180_9_94740_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_94740_reload"   --->   Operation 53 'read' 'add180_9_94740_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add180_8_94727_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_94727_reload"   --->   Operation 54 'read' 'add180_8_94727_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add180_7_94714_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_94714_reload"   --->   Operation 55 'read' 'add180_7_94714_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add180_6_94701_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_94701_reload"   --->   Operation 56 'read' 'add180_6_94701_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add180_5_94688_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_94688_reload"   --->   Operation 57 'read' 'add180_5_94688_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add180_4_94675_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_94675_reload"   --->   Operation 58 'read' 'add180_4_94675_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add180_3_94662_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_94662_reload"   --->   Operation 59 'read' 'add180_3_94662_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add180_2_94649_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_94649_reload"   --->   Operation 60 'read' 'add180_2_94649_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add180_1_94636_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_94636_reload"   --->   Operation 61 'read' 'add180_1_94636_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add180_940154623_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_940154623_reload"   --->   Operation 62 'read' 'add180_940154623_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add180_12_84778_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_84778_reload"   --->   Operation 63 'read' 'add180_12_84778_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add180_11_84765_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_84765_reload"   --->   Operation 64 'read' 'add180_11_84765_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add180_10_84752_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_84752_reload"   --->   Operation 65 'read' 'add180_10_84752_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add180_9_84739_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_84739_reload"   --->   Operation 66 'read' 'add180_9_84739_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add180_8_84726_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_84726_reload"   --->   Operation 67 'read' 'add180_8_84726_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add180_7_84713_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_84713_reload"   --->   Operation 68 'read' 'add180_7_84713_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add180_6_84700_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_84700_reload"   --->   Operation 69 'read' 'add180_6_84700_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add180_5_84687_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_84687_reload"   --->   Operation 70 'read' 'add180_5_84687_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add180_4_84674_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_84674_reload"   --->   Operation 71 'read' 'add180_4_84674_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add180_3_84661_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_84661_reload"   --->   Operation 72 'read' 'add180_3_84661_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add180_2_84648_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_84648_reload"   --->   Operation 73 'read' 'add180_2_84648_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add180_1_84635_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_84635_reload"   --->   Operation 74 'read' 'add180_1_84635_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add180_839984622_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_839984622_reload"   --->   Operation 75 'read' 'add180_839984622_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add180_12_74777_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_74777_reload"   --->   Operation 76 'read' 'add180_12_74777_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add180_11_74764_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_74764_reload"   --->   Operation 77 'read' 'add180_11_74764_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add180_10_74751_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_74751_reload"   --->   Operation 78 'read' 'add180_10_74751_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add180_9_74738_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_74738_reload"   --->   Operation 79 'read' 'add180_9_74738_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add180_8_74725_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_74725_reload"   --->   Operation 80 'read' 'add180_8_74725_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add180_7_74712_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_74712_reload"   --->   Operation 81 'read' 'add180_7_74712_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add180_6_74699_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_74699_reload"   --->   Operation 82 'read' 'add180_6_74699_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%add180_5_74686_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_74686_reload"   --->   Operation 83 'read' 'add180_5_74686_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%add180_4_74673_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_74673_reload"   --->   Operation 84 'read' 'add180_4_74673_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%add180_3_74660_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_74660_reload"   --->   Operation 85 'read' 'add180_3_74660_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%add180_2_74647_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_74647_reload"   --->   Operation 86 'read' 'add180_2_74647_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%add180_1_74634_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_74634_reload"   --->   Operation 87 'read' 'add180_1_74634_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%add180_739814621_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_739814621_reload"   --->   Operation 88 'read' 'add180_739814621_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%add180_12_64776_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_64776_reload"   --->   Operation 89 'read' 'add180_12_64776_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%add180_11_64763_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_64763_reload"   --->   Operation 90 'read' 'add180_11_64763_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%add180_10_64750_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_64750_reload"   --->   Operation 91 'read' 'add180_10_64750_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%add180_9_64737_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_64737_reload"   --->   Operation 92 'read' 'add180_9_64737_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%add180_8_64724_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_64724_reload"   --->   Operation 93 'read' 'add180_8_64724_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%add180_7_64711_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_64711_reload"   --->   Operation 94 'read' 'add180_7_64711_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%add180_6_64698_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_64698_reload"   --->   Operation 95 'read' 'add180_6_64698_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%add180_5_64685_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_64685_reload"   --->   Operation 96 'read' 'add180_5_64685_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%add180_4_64672_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_64672_reload"   --->   Operation 97 'read' 'add180_4_64672_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%add180_3_64659_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_64659_reload"   --->   Operation 98 'read' 'add180_3_64659_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%add180_2_64646_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_64646_reload"   --->   Operation 99 'read' 'add180_2_64646_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%add180_1_64633_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_64633_reload"   --->   Operation 100 'read' 'add180_1_64633_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%add180_639644620_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_639644620_reload"   --->   Operation 101 'read' 'add180_639644620_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%add180_12_54775_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_54775_reload"   --->   Operation 102 'read' 'add180_12_54775_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%add180_11_54762_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_54762_reload"   --->   Operation 103 'read' 'add180_11_54762_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%add180_10_54749_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_54749_reload"   --->   Operation 104 'read' 'add180_10_54749_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%add180_9_54736_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_54736_reload"   --->   Operation 105 'read' 'add180_9_54736_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%add180_8_54723_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_54723_reload"   --->   Operation 106 'read' 'add180_8_54723_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%add180_7_54710_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_54710_reload"   --->   Operation 107 'read' 'add180_7_54710_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%add180_6_54697_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_54697_reload"   --->   Operation 108 'read' 'add180_6_54697_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%add180_5_54684_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_54684_reload"   --->   Operation 109 'read' 'add180_5_54684_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%add180_4_54671_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_54671_reload"   --->   Operation 110 'read' 'add180_4_54671_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%add180_3_54658_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_54658_reload"   --->   Operation 111 'read' 'add180_3_54658_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%add180_2_54645_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_54645_reload"   --->   Operation 112 'read' 'add180_2_54645_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%add180_1_54632_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_54632_reload"   --->   Operation 113 'read' 'add180_1_54632_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%add180_539474619_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_539474619_reload"   --->   Operation 114 'read' 'add180_539474619_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%add180_12_44774_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_44774_reload"   --->   Operation 115 'read' 'add180_12_44774_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%add180_11_44761_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_44761_reload"   --->   Operation 116 'read' 'add180_11_44761_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%add180_10_44748_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_44748_reload"   --->   Operation 117 'read' 'add180_10_44748_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%add180_9_44735_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_44735_reload"   --->   Operation 118 'read' 'add180_9_44735_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%add180_8_44722_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_44722_reload"   --->   Operation 119 'read' 'add180_8_44722_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%add180_7_44709_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_44709_reload"   --->   Operation 120 'read' 'add180_7_44709_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%add180_6_44696_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_44696_reload"   --->   Operation 121 'read' 'add180_6_44696_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%add180_5_44683_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_44683_reload"   --->   Operation 122 'read' 'add180_5_44683_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%add180_4_44670_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_44670_reload"   --->   Operation 123 'read' 'add180_4_44670_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%add180_3_44657_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_44657_reload"   --->   Operation 124 'read' 'add180_3_44657_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%add180_2_44644_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_44644_reload"   --->   Operation 125 'read' 'add180_2_44644_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%add180_1_44631_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_44631_reload"   --->   Operation 126 'read' 'add180_1_44631_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%add180_439304618_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_439304618_reload"   --->   Operation 127 'read' 'add180_439304618_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%add180_12_34773_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_34773_reload"   --->   Operation 128 'read' 'add180_12_34773_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%add180_11_34760_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_34760_reload"   --->   Operation 129 'read' 'add180_11_34760_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%add180_10_34747_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_34747_reload"   --->   Operation 130 'read' 'add180_10_34747_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%add180_9_34734_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_34734_reload"   --->   Operation 131 'read' 'add180_9_34734_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%add180_8_34721_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_34721_reload"   --->   Operation 132 'read' 'add180_8_34721_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%add180_7_34708_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_34708_reload"   --->   Operation 133 'read' 'add180_7_34708_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%add180_6_34695_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_34695_reload"   --->   Operation 134 'read' 'add180_6_34695_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%add180_5_34682_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_34682_reload"   --->   Operation 135 'read' 'add180_5_34682_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%add180_4_34669_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_34669_reload"   --->   Operation 136 'read' 'add180_4_34669_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%add180_3_34656_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_34656_reload"   --->   Operation 137 'read' 'add180_3_34656_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%add180_2_34643_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_34643_reload"   --->   Operation 138 'read' 'add180_2_34643_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%add180_1_34630_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_34630_reload"   --->   Operation 139 'read' 'add180_1_34630_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%add180_339134617_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_339134617_reload"   --->   Operation 140 'read' 'add180_339134617_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%add180_12_24772_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_24772_reload"   --->   Operation 141 'read' 'add180_12_24772_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%add180_11_24759_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_24759_reload"   --->   Operation 142 'read' 'add180_11_24759_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%add180_10_24746_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_24746_reload"   --->   Operation 143 'read' 'add180_10_24746_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%add180_9_24733_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_24733_reload"   --->   Operation 144 'read' 'add180_9_24733_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%add180_8_24720_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_24720_reload"   --->   Operation 145 'read' 'add180_8_24720_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%add180_7_24707_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_24707_reload"   --->   Operation 146 'read' 'add180_7_24707_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%add180_6_24694_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_24694_reload"   --->   Operation 147 'read' 'add180_6_24694_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%add180_5_24681_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_24681_reload"   --->   Operation 148 'read' 'add180_5_24681_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%add180_4_24668_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_24668_reload"   --->   Operation 149 'read' 'add180_4_24668_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%add180_3_24655_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_24655_reload"   --->   Operation 150 'read' 'add180_3_24655_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%add180_2_24642_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_24642_reload"   --->   Operation 151 'read' 'add180_2_24642_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%add180_1_24629_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_24629_reload"   --->   Operation 152 'read' 'add180_1_24629_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%add180_238964616_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_238964616_reload"   --->   Operation 153 'read' 'add180_238964616_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%add180_12_14771_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_12_14771_reload"   --->   Operation 154 'read' 'add180_12_14771_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%add180_11_14758_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_11_14758_reload"   --->   Operation 155 'read' 'add180_11_14758_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%add180_10_14745_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_10_14745_reload"   --->   Operation 156 'read' 'add180_10_14745_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%add180_9_14732_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_9_14732_reload"   --->   Operation 157 'read' 'add180_9_14732_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%add180_8_14719_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_8_14719_reload"   --->   Operation 158 'read' 'add180_8_14719_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%add180_7_14706_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_7_14706_reload"   --->   Operation 159 'read' 'add180_7_14706_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%add180_6_14693_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_6_14693_reload"   --->   Operation 160 'read' 'add180_6_14693_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%add180_5_14680_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_5_14680_reload"   --->   Operation 161 'read' 'add180_5_14680_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%add180_4_14667_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_4_14667_reload"   --->   Operation 162 'read' 'add180_4_14667_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%add180_3_14654_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_3_14654_reload"   --->   Operation 163 'read' 'add180_3_14654_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%add180_2_14641_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_2_14641_reload"   --->   Operation 164 'read' 'add180_2_14641_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%add180_1_14628_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_1_14628_reload"   --->   Operation 165 'read' 'add180_1_14628_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%add180_138794615_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_138794615_reload"   --->   Operation 166 'read' 'add180_138794615_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%bias_conv3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bias_conv3_load"   --->   Operation 167 'read' 'bias_conv3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%add180_124770_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_124770_reload"   --->   Operation 168 'read' 'add180_124770_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%add180_114757_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_114757_reload"   --->   Operation 169 'read' 'add180_114757_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%add180_104744_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_104744_reload"   --->   Operation 170 'read' 'add180_104744_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%add180_94731_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_94731_reload"   --->   Operation 171 'read' 'add180_94731_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%add180_84718_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_84718_reload"   --->   Operation 172 'read' 'add180_84718_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%add180_74705_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_74705_reload"   --->   Operation 173 'read' 'add180_74705_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%add180_64692_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_64692_reload"   --->   Operation 174 'read' 'add180_64692_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%add180_54679_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_54679_reload"   --->   Operation 175 'read' 'add180_54679_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%add180_44666_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_44666_reload"   --->   Operation 176 'read' 'add180_44666_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%add180_34653_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_34653_reload"   --->   Operation 177 'read' 'add180_34653_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%add180_24640_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_24640_reload"   --->   Operation 178 'read' 'add180_24640_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%add180_14627_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add180_14627_reload"   --->   Operation 179 'read' 'add180_14627_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%add1804614_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1804614_reload"   --->   Operation 180 'read' 'add1804614_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%phi_mul9_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %phi_mul9"   --->   Operation 181 'read' 'phi_mul9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln144 = store i4 0, i4 %i" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 182 'store' 'store_ln144' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_146_6"   --->   Operation 183 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%i_9 = load i4 %i" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 184 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.79ns)   --->   "%icmp_ln144 = icmp_eq  i4 %i_9, i4 13" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 185 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.79ns)   --->   "%add_ln144 = add i4 %i_9, i4 1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 186 'add' 'add_ln144' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %VITIS_LOOP_146_6.split, void %for.inc228.exitStub" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 187 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.66ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add1804614_reload_read, i4 1, i32 %add180_14627_reload_read, i4 2, i32 %add180_24640_reload_read, i4 3, i32 %add180_34653_reload_read, i4 4, i32 %add180_44666_reload_read, i4 5, i32 %add180_54679_reload_read, i4 6, i32 %add180_64692_reload_read, i4 7, i32 %add180_74705_reload_read, i4 8, i32 %add180_84718_reload_read, i4 9, i32 %add180_94731_reload_read, i4 10, i32 %add180_104744_reload_read, i4 11, i32 %add180_114757_reload_read, i4 12, i32 %add180_124770_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 188 'sparsemux' 'tmp' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.66ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_138794615_reload_read, i4 1, i32 %add180_1_14628_reload_read, i4 2, i32 %add180_2_14641_reload_read, i4 3, i32 %add180_3_14654_reload_read, i4 4, i32 %add180_4_14667_reload_read, i4 5, i32 %add180_5_14680_reload_read, i4 6, i32 %add180_6_14693_reload_read, i4 7, i32 %add180_7_14706_reload_read, i4 8, i32 %add180_8_14719_reload_read, i4 9, i32 %add180_9_14732_reload_read, i4 10, i32 %add180_10_14745_reload_read, i4 11, i32 %add180_11_14758_reload_read, i4 12, i32 %add180_12_14771_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 189 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.66ns)   --->   "%tmp_103 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_238964616_reload_read, i4 1, i32 %add180_1_24629_reload_read, i4 2, i32 %add180_2_24642_reload_read, i4 3, i32 %add180_3_24655_reload_read, i4 4, i32 %add180_4_24668_reload_read, i4 5, i32 %add180_5_24681_reload_read, i4 6, i32 %add180_6_24694_reload_read, i4 7, i32 %add180_7_24707_reload_read, i4 8, i32 %add180_8_24720_reload_read, i4 9, i32 %add180_9_24733_reload_read, i4 10, i32 %add180_10_24746_reload_read, i4 11, i32 %add180_11_24759_reload_read, i4 12, i32 %add180_12_24772_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 190 'sparsemux' 'tmp_103' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.66ns)   --->   "%tmp_104 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_339134617_reload_read, i4 1, i32 %add180_1_34630_reload_read, i4 2, i32 %add180_2_34643_reload_read, i4 3, i32 %add180_3_34656_reload_read, i4 4, i32 %add180_4_34669_reload_read, i4 5, i32 %add180_5_34682_reload_read, i4 6, i32 %add180_6_34695_reload_read, i4 7, i32 %add180_7_34708_reload_read, i4 8, i32 %add180_8_34721_reload_read, i4 9, i32 %add180_9_34734_reload_read, i4 10, i32 %add180_10_34747_reload_read, i4 11, i32 %add180_11_34760_reload_read, i4 12, i32 %add180_12_34773_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 191 'sparsemux' 'tmp_104' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.66ns)   --->   "%tmp_105 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_439304618_reload_read, i4 1, i32 %add180_1_44631_reload_read, i4 2, i32 %add180_2_44644_reload_read, i4 3, i32 %add180_3_44657_reload_read, i4 4, i32 %add180_4_44670_reload_read, i4 5, i32 %add180_5_44683_reload_read, i4 6, i32 %add180_6_44696_reload_read, i4 7, i32 %add180_7_44709_reload_read, i4 8, i32 %add180_8_44722_reload_read, i4 9, i32 %add180_9_44735_reload_read, i4 10, i32 %add180_10_44748_reload_read, i4 11, i32 %add180_11_44761_reload_read, i4 12, i32 %add180_12_44774_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 192 'sparsemux' 'tmp_105' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.66ns)   --->   "%tmp_106 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_539474619_reload_read, i4 1, i32 %add180_1_54632_reload_read, i4 2, i32 %add180_2_54645_reload_read, i4 3, i32 %add180_3_54658_reload_read, i4 4, i32 %add180_4_54671_reload_read, i4 5, i32 %add180_5_54684_reload_read, i4 6, i32 %add180_6_54697_reload_read, i4 7, i32 %add180_7_54710_reload_read, i4 8, i32 %add180_8_54723_reload_read, i4 9, i32 %add180_9_54736_reload_read, i4 10, i32 %add180_10_54749_reload_read, i4 11, i32 %add180_11_54762_reload_read, i4 12, i32 %add180_12_54775_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 193 'sparsemux' 'tmp_106' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.66ns)   --->   "%tmp_107 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_639644620_reload_read, i4 1, i32 %add180_1_64633_reload_read, i4 2, i32 %add180_2_64646_reload_read, i4 3, i32 %add180_3_64659_reload_read, i4 4, i32 %add180_4_64672_reload_read, i4 5, i32 %add180_5_64685_reload_read, i4 6, i32 %add180_6_64698_reload_read, i4 7, i32 %add180_7_64711_reload_read, i4 8, i32 %add180_8_64724_reload_read, i4 9, i32 %add180_9_64737_reload_read, i4 10, i32 %add180_10_64750_reload_read, i4 11, i32 %add180_11_64763_reload_read, i4 12, i32 %add180_12_64776_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 194 'sparsemux' 'tmp_107' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.66ns)   --->   "%tmp_108 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_739814621_reload_read, i4 1, i32 %add180_1_74634_reload_read, i4 2, i32 %add180_2_74647_reload_read, i4 3, i32 %add180_3_74660_reload_read, i4 4, i32 %add180_4_74673_reload_read, i4 5, i32 %add180_5_74686_reload_read, i4 6, i32 %add180_6_74699_reload_read, i4 7, i32 %add180_7_74712_reload_read, i4 8, i32 %add180_8_74725_reload_read, i4 9, i32 %add180_9_74738_reload_read, i4 10, i32 %add180_10_74751_reload_read, i4 11, i32 %add180_11_74764_reload_read, i4 12, i32 %add180_12_74777_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 195 'sparsemux' 'tmp_108' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.66ns)   --->   "%tmp_109 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_839984622_reload_read, i4 1, i32 %add180_1_84635_reload_read, i4 2, i32 %add180_2_84648_reload_read, i4 3, i32 %add180_3_84661_reload_read, i4 4, i32 %add180_4_84674_reload_read, i4 5, i32 %add180_5_84687_reload_read, i4 6, i32 %add180_6_84700_reload_read, i4 7, i32 %add180_7_84713_reload_read, i4 8, i32 %add180_8_84726_reload_read, i4 9, i32 %add180_9_84739_reload_read, i4 10, i32 %add180_10_84752_reload_read, i4 11, i32 %add180_11_84765_reload_read, i4 12, i32 %add180_12_84778_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 196 'sparsemux' 'tmp_109' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.66ns)   --->   "%tmp_110 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_940154623_reload_read, i4 1, i32 %add180_1_94636_reload_read, i4 2, i32 %add180_2_94649_reload_read, i4 3, i32 %add180_3_94662_reload_read, i4 4, i32 %add180_4_94675_reload_read, i4 5, i32 %add180_5_94688_reload_read, i4 6, i32 %add180_6_94701_reload_read, i4 7, i32 %add180_7_94714_reload_read, i4 8, i32 %add180_8_94727_reload_read, i4 9, i32 %add180_9_94740_reload_read, i4 10, i32 %add180_10_94753_reload_read, i4 11, i32 %add180_11_94766_reload_read, i4 12, i32 %add180_12_94779_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 197 'sparsemux' 'tmp_110' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.66ns)   --->   "%tmp_111 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1040324624_reload_read, i4 1, i32 %add180_1_104637_reload_read, i4 2, i32 %add180_2_104650_reload_read, i4 3, i32 %add180_3_104663_reload_read, i4 4, i32 %add180_4_104676_reload_read, i4 5, i32 %add180_5_104689_reload_read, i4 6, i32 %add180_6_104702_reload_read, i4 7, i32 %add180_7_104715_reload_read, i4 8, i32 %add180_8_104728_reload_read, i4 9, i32 %add180_9_104741_reload_read, i4 10, i32 %add180_10_104754_reload_read, i4 11, i32 %add180_11_104767_reload_read, i4 12, i32 %add180_12_104780_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 198 'sparsemux' 'tmp_111' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.66ns)   --->   "%tmp_112 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1140494625_reload_read, i4 1, i32 %add180_1_114638_reload_read, i4 2, i32 %add180_2_114651_reload_read, i4 3, i32 %add180_3_114664_reload_read, i4 4, i32 %add180_4_114677_reload_read, i4 5, i32 %add180_5_114690_reload_read, i4 6, i32 %add180_6_114703_reload_read, i4 7, i32 %add180_7_114716_reload_read, i4 8, i32 %add180_8_114729_reload_read, i4 9, i32 %add180_9_114742_reload_read, i4 10, i32 %add180_10_114755_reload_read, i4 11, i32 %add180_11_114768_reload_read, i4 12, i32 %add180_12_114781_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 199 'sparsemux' 'tmp_112' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.66ns)   --->   "%tmp_113 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13float.float.i4, i4 0, i32 %add180_1240664626_reload_read, i4 1, i32 %add180_1_124639_reload_read, i4 2, i32 %add180_2_124652_reload_read, i4 3, i32 %add180_3_124665_reload_read, i4 4, i32 %add180_4_124678_reload_read, i4 5, i32 %add180_5_124691_reload_read, i4 6, i32 %add180_6_124704_reload_read, i4 7, i32 %add180_7_124717_reload_read, i4 8, i32 %add180_8_124730_reload_read, i4 9, i32 %add180_9_124743_reload_read, i4 10, i32 %add180_10_124756_reload_read, i4 11, i32 %add180_11_124769_reload_read, i4 12, i32 %add180_12_124791_reload_read, i32 <undef>, i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 200 'sparsemux' 'tmp_113' <Predicate = (!icmp_ln144)> <Delay = 0.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.42ns)   --->   "%store_ln144 = store i4 %add_ln144, i4 %i" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 201 'store' 'store_ln144' <Predicate = (!icmp_ln144)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 202 [4/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 202 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [4/4] (6.43ns)   --->   "%out_50 = fadd i32 %tmp_s, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 203 'fadd' 'out_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [4/4] (6.43ns)   --->   "%out_51 = fadd i32 %tmp_103, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 204 'fadd' 'out_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [4/4] (6.43ns)   --->   "%out_52 = fadd i32 %tmp_104, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 205 'fadd' 'out_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [4/4] (6.43ns)   --->   "%out_53 = fadd i32 %tmp_105, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 206 'fadd' 'out_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [4/4] (6.43ns)   --->   "%out_54 = fadd i32 %tmp_106, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 207 'fadd' 'out_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [4/4] (6.43ns)   --->   "%out_55 = fadd i32 %tmp_107, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 208 'fadd' 'out_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [4/4] (6.43ns)   --->   "%out_56 = fadd i32 %tmp_108, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 209 'fadd' 'out_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 210 [4/4] (6.43ns)   --->   "%out_57 = fadd i32 %tmp_109, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 210 'fadd' 'out_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [4/4] (6.43ns)   --->   "%out_58 = fadd i32 %tmp_110, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 211 'fadd' 'out_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [4/4] (6.43ns)   --->   "%out_59 = fadd i32 %tmp_111, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 212 'fadd' 'out_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [4/4] (6.43ns)   --->   "%out_60 = fadd i32 %tmp_112, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 213 'fadd' 'out_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [4/4] (6.43ns)   --->   "%out_61 = fadd i32 %tmp_113, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 214 'fadd' 'out_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 215 [3/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 215 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [3/4] (6.43ns)   --->   "%out_50 = fadd i32 %tmp_s, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 216 'fadd' 'out_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [3/4] (6.43ns)   --->   "%out_51 = fadd i32 %tmp_103, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 217 'fadd' 'out_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [3/4] (6.43ns)   --->   "%out_52 = fadd i32 %tmp_104, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 218 'fadd' 'out_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [3/4] (6.43ns)   --->   "%out_53 = fadd i32 %tmp_105, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 219 'fadd' 'out_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [3/4] (6.43ns)   --->   "%out_54 = fadd i32 %tmp_106, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 220 'fadd' 'out_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [3/4] (6.43ns)   --->   "%out_55 = fadd i32 %tmp_107, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 221 'fadd' 'out_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [3/4] (6.43ns)   --->   "%out_56 = fadd i32 %tmp_108, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 222 'fadd' 'out_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [3/4] (6.43ns)   --->   "%out_57 = fadd i32 %tmp_109, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 223 'fadd' 'out_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [3/4] (6.43ns)   --->   "%out_58 = fadd i32 %tmp_110, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 224 'fadd' 'out_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [3/4] (6.43ns)   --->   "%out_59 = fadd i32 %tmp_111, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 225 'fadd' 'out_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [3/4] (6.43ns)   --->   "%out_60 = fadd i32 %tmp_112, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 226 'fadd' 'out_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [3/4] (6.43ns)   --->   "%out_61 = fadd i32 %tmp_113, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 227 'fadd' 'out_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 228 [2/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 228 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [2/4] (6.43ns)   --->   "%out_50 = fadd i32 %tmp_s, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 229 'fadd' 'out_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [2/4] (6.43ns)   --->   "%out_51 = fadd i32 %tmp_103, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 230 'fadd' 'out_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [2/4] (6.43ns)   --->   "%out_52 = fadd i32 %tmp_104, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 231 'fadd' 'out_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [2/4] (6.43ns)   --->   "%out_53 = fadd i32 %tmp_105, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 232 'fadd' 'out_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [2/4] (6.43ns)   --->   "%out_54 = fadd i32 %tmp_106, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 233 'fadd' 'out_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [2/4] (6.43ns)   --->   "%out_55 = fadd i32 %tmp_107, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 234 'fadd' 'out_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [2/4] (6.43ns)   --->   "%out_56 = fadd i32 %tmp_108, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 235 'fadd' 'out_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [2/4] (6.43ns)   --->   "%out_57 = fadd i32 %tmp_109, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 236 'fadd' 'out_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [2/4] (6.43ns)   --->   "%out_58 = fadd i32 %tmp_110, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 237 'fadd' 'out_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [2/4] (6.43ns)   --->   "%out_59 = fadd i32 %tmp_111, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 238 'fadd' 'out_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [2/4] (6.43ns)   --->   "%out_60 = fadd i32 %tmp_112, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 239 'fadd' 'out_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [2/4] (6.43ns)   --->   "%out_61 = fadd i32 %tmp_113, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 240 'fadd' 'out_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 241 [1/4] (6.43ns)   --->   "%out = fadd i32 %tmp, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 241 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/4] (6.43ns)   --->   "%out_50 = fadd i32 %tmp_s, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 242 'fadd' 'out_50' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/4] (6.43ns)   --->   "%out_51 = fadd i32 %tmp_103, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 243 'fadd' 'out_51' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/4] (6.43ns)   --->   "%out_52 = fadd i32 %tmp_104, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 244 'fadd' 'out_52' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/4] (6.43ns)   --->   "%out_53 = fadd i32 %tmp_105, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 245 'fadd' 'out_53' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/4] (6.43ns)   --->   "%out_54 = fadd i32 %tmp_106, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 246 'fadd' 'out_54' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/4] (6.43ns)   --->   "%out_55 = fadd i32 %tmp_107, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 247 'fadd' 'out_55' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/4] (6.43ns)   --->   "%out_56 = fadd i32 %tmp_108, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 248 'fadd' 'out_56' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [1/4] (6.43ns)   --->   "%out_57 = fadd i32 %tmp_109, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 249 'fadd' 'out_57' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/4] (6.43ns)   --->   "%out_58 = fadd i32 %tmp_110, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 250 'fadd' 'out_58' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/4] (6.43ns)   --->   "%out_59 = fadd i32 %tmp_111, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 251 'fadd' 'out_59' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/4] (6.43ns)   --->   "%out_60 = fadd i32 %tmp_112, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 252 'fadd' 'out_60' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/4] (6.43ns)   --->   "%out_61 = fadd i32 %tmp_113, i32 %bias_conv3_load_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 253 'fadd' 'out_61' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 254 [2/2] (2.78ns)   --->   "%tmp_169 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 254 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 255 [2/2] (2.78ns)   --->   "%tmp_171 = fcmp_ogt  i32 %out_50, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 255 'fcmp' 'tmp_171' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [2/2] (2.78ns)   --->   "%tmp_173 = fcmp_ogt  i32 %out_51, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 256 'fcmp' 'tmp_173' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 257 [2/2] (2.78ns)   --->   "%tmp_175 = fcmp_ogt  i32 %out_52, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 257 'fcmp' 'tmp_175' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 258 [2/2] (2.78ns)   --->   "%tmp_177 = fcmp_ogt  i32 %out_53, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 258 'fcmp' 'tmp_177' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [2/2] (2.78ns)   --->   "%tmp_179 = fcmp_ogt  i32 %out_54, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 259 'fcmp' 'tmp_179' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 260 [2/2] (2.78ns)   --->   "%tmp_181 = fcmp_ogt  i32 %out_55, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 260 'fcmp' 'tmp_181' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 261 [2/2] (2.78ns)   --->   "%tmp_183 = fcmp_ogt  i32 %out_56, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 261 'fcmp' 'tmp_183' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 262 [2/2] (2.78ns)   --->   "%tmp_185 = fcmp_ogt  i32 %out_57, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 262 'fcmp' 'tmp_185' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [2/2] (2.78ns)   --->   "%tmp_187 = fcmp_ogt  i32 %out_58, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 263 'fcmp' 'tmp_187' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [2/2] (2.78ns)   --->   "%tmp_189 = fcmp_ogt  i32 %out_59, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 264 'fcmp' 'tmp_189' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [2/2] (2.78ns)   --->   "%tmp_191 = fcmp_ogt  i32 %out_60, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 265 'fcmp' 'tmp_191' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [2/2] (2.78ns)   --->   "%tmp_193 = fcmp_ogt  i32 %out_61, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 266 'fcmp' 'tmp_193' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 417 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 4.46>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i4 %i_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 267 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln145 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:145]   --->   Operation 268 'specpipeline' 'specpipeline_ln145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%speclooptripcount_ln144 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 269 'speclooptripcount' 'speclooptripcount_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 270 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.82ns)   --->   "%add_ln148 = add i13 %zext_ln144, i13 %phi_mul9_read" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 271 'add' 'add_ln148' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i13 %add_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148]   --->   Operation 272 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln151 = bitcast i32 %out" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 273 'bitcast' 'bitcast_ln151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_168 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 274 'partselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i32 %bitcast_ln151" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 275 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.76ns)   --->   "%icmp_ln151 = icmp_ne  i8 %tmp_168, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 276 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.92ns)   --->   "%icmp_ln151_1 = icmp_eq  i23 %trunc_ln151, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 277 'icmp' 'icmp_ln151_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln151)   --->   "%or_ln151 = or i1 %icmp_ln151_1, i1 %icmp_ln151" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 278 'or' 'or_ln151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/2] (2.78ns)   --->   "%tmp_169 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 279 'fcmp' 'tmp_169' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln151)   --->   "%and_ln151 = and i1 %or_ln151, i1 %tmp_169" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 280 'and' 'and_ln151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%out_img_0_addr = getelementptr i32 %out_img_0, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 281 'getelementptr' 'out_img_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151 = select i1 %and_ln151, i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 282 'select' 'select_ln151' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln151_1 = bitcast i32 %out_50" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 283 'bitcast' 'bitcast_ln151_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_170 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_1, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 284 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln151_1 = trunc i32 %bitcast_ln151_1" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 285 'trunc' 'trunc_ln151_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.76ns)   --->   "%icmp_ln151_2 = icmp_ne  i8 %tmp_170, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 286 'icmp' 'icmp_ln151_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.92ns)   --->   "%icmp_ln151_3 = icmp_eq  i23 %trunc_ln151_1, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 287 'icmp' 'icmp_ln151_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_1)   --->   "%or_ln151_1 = or i1 %icmp_ln151_3, i1 %icmp_ln151_2" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 288 'or' 'or_ln151_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/2] (2.78ns)   --->   "%tmp_171 = fcmp_ogt  i32 %out_50, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 289 'fcmp' 'tmp_171' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_1)   --->   "%and_ln151_1 = and i1 %or_ln151_1, i1 %tmp_171" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 290 'and' 'and_ln151_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%out_img_1_addr = getelementptr i32 %out_img_1, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 291 'getelementptr' 'out_img_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_1 = select i1 %and_ln151_1, i32 %out_50, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 292 'select' 'select_ln151_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln151_2 = bitcast i32 %out_51" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 293 'bitcast' 'bitcast_ln151_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_172 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_2, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 294 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln151_2 = trunc i32 %bitcast_ln151_2" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 295 'trunc' 'trunc_ln151_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.76ns)   --->   "%icmp_ln151_4 = icmp_ne  i8 %tmp_172, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 296 'icmp' 'icmp_ln151_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.92ns)   --->   "%icmp_ln151_5 = icmp_eq  i23 %trunc_ln151_2, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 297 'icmp' 'icmp_ln151_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_2)   --->   "%or_ln151_2 = or i1 %icmp_ln151_5, i1 %icmp_ln151_4" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 298 'or' 'or_ln151_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/2] (2.78ns)   --->   "%tmp_173 = fcmp_ogt  i32 %out_51, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 299 'fcmp' 'tmp_173' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_2)   --->   "%and_ln151_2 = and i1 %or_ln151_2, i1 %tmp_173" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 300 'and' 'and_ln151_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%out_img_2_addr = getelementptr i32 %out_img_2, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 301 'getelementptr' 'out_img_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_2 = select i1 %and_ln151_2, i32 %out_51, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 302 'select' 'select_ln151_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln151_3 = bitcast i32 %out_52" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 303 'bitcast' 'bitcast_ln151_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_3, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 304 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln151_3 = trunc i32 %bitcast_ln151_3" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 305 'trunc' 'trunc_ln151_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.76ns)   --->   "%icmp_ln151_6 = icmp_ne  i8 %tmp_174, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 306 'icmp' 'icmp_ln151_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.92ns)   --->   "%icmp_ln151_7 = icmp_eq  i23 %trunc_ln151_3, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 307 'icmp' 'icmp_ln151_7' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_3)   --->   "%or_ln151_3 = or i1 %icmp_ln151_7, i1 %icmp_ln151_6" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 308 'or' 'or_ln151_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/2] (2.78ns)   --->   "%tmp_175 = fcmp_ogt  i32 %out_52, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 309 'fcmp' 'tmp_175' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_3)   --->   "%and_ln151_3 = and i1 %or_ln151_3, i1 %tmp_175" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 310 'and' 'and_ln151_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%out_img_3_addr = getelementptr i32 %out_img_3, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 311 'getelementptr' 'out_img_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_3 = select i1 %and_ln151_3, i32 %out_52, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 312 'select' 'select_ln151_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln151_4 = bitcast i32 %out_53" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 313 'bitcast' 'bitcast_ln151_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_4, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 314 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln151_4 = trunc i32 %bitcast_ln151_4" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 315 'trunc' 'trunc_ln151_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.76ns)   --->   "%icmp_ln151_8 = icmp_ne  i8 %tmp_176, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 316 'icmp' 'icmp_ln151_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.92ns)   --->   "%icmp_ln151_9 = icmp_eq  i23 %trunc_ln151_4, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 317 'icmp' 'icmp_ln151_9' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_4)   --->   "%or_ln151_4 = or i1 %icmp_ln151_9, i1 %icmp_ln151_8" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 318 'or' 'or_ln151_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/2] (2.78ns)   --->   "%tmp_177 = fcmp_ogt  i32 %out_53, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 319 'fcmp' 'tmp_177' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_4)   --->   "%and_ln151_4 = and i1 %or_ln151_4, i1 %tmp_177" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 320 'and' 'and_ln151_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%out_img_4_addr = getelementptr i32 %out_img_4, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 321 'getelementptr' 'out_img_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_4 = select i1 %and_ln151_4, i32 %out_53, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 322 'select' 'select_ln151_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln151_5 = bitcast i32 %out_54" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 323 'bitcast' 'bitcast_ln151_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_178 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_5, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 324 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln151_5 = trunc i32 %bitcast_ln151_5" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 325 'trunc' 'trunc_ln151_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.76ns)   --->   "%icmp_ln151_10 = icmp_ne  i8 %tmp_178, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 326 'icmp' 'icmp_ln151_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.92ns)   --->   "%icmp_ln151_11 = icmp_eq  i23 %trunc_ln151_5, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 327 'icmp' 'icmp_ln151_11' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_5)   --->   "%or_ln151_5 = or i1 %icmp_ln151_11, i1 %icmp_ln151_10" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 328 'or' 'or_ln151_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/2] (2.78ns)   --->   "%tmp_179 = fcmp_ogt  i32 %out_54, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 329 'fcmp' 'tmp_179' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_5)   --->   "%and_ln151_5 = and i1 %or_ln151_5, i1 %tmp_179" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 330 'and' 'and_ln151_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%out_img_5_addr = getelementptr i32 %out_img_5, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 331 'getelementptr' 'out_img_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_5 = select i1 %and_ln151_5, i32 %out_54, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 332 'select' 'select_ln151_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln151_6 = bitcast i32 %out_55" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 333 'bitcast' 'bitcast_ln151_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_6, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 334 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln151_6 = trunc i32 %bitcast_ln151_6" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 335 'trunc' 'trunc_ln151_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.76ns)   --->   "%icmp_ln151_12 = icmp_ne  i8 %tmp_180, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 336 'icmp' 'icmp_ln151_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.92ns)   --->   "%icmp_ln151_13 = icmp_eq  i23 %trunc_ln151_6, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 337 'icmp' 'icmp_ln151_13' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_6)   --->   "%or_ln151_6 = or i1 %icmp_ln151_13, i1 %icmp_ln151_12" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 338 'or' 'or_ln151_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/2] (2.78ns)   --->   "%tmp_181 = fcmp_ogt  i32 %out_55, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 339 'fcmp' 'tmp_181' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_6)   --->   "%and_ln151_6 = and i1 %or_ln151_6, i1 %tmp_181" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 340 'and' 'and_ln151_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%out_img_6_addr = getelementptr i32 %out_img_6, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 341 'getelementptr' 'out_img_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_6 = select i1 %and_ln151_6, i32 %out_55, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 342 'select' 'select_ln151_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln151_7 = bitcast i32 %out_56" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 343 'bitcast' 'bitcast_ln151_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_7, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 344 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln151_7 = trunc i32 %bitcast_ln151_7" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 345 'trunc' 'trunc_ln151_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.76ns)   --->   "%icmp_ln151_14 = icmp_ne  i8 %tmp_182, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 346 'icmp' 'icmp_ln151_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.92ns)   --->   "%icmp_ln151_15 = icmp_eq  i23 %trunc_ln151_7, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 347 'icmp' 'icmp_ln151_15' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_7)   --->   "%or_ln151_7 = or i1 %icmp_ln151_15, i1 %icmp_ln151_14" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 348 'or' 'or_ln151_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] (2.78ns)   --->   "%tmp_183 = fcmp_ogt  i32 %out_56, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 349 'fcmp' 'tmp_183' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_7)   --->   "%and_ln151_7 = and i1 %or_ln151_7, i1 %tmp_183" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 350 'and' 'and_ln151_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%out_img_7_addr = getelementptr i32 %out_img_7, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 351 'getelementptr' 'out_img_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_7 = select i1 %and_ln151_7, i32 %out_56, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 352 'select' 'select_ln151_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln151_8 = bitcast i32 %out_57" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 353 'bitcast' 'bitcast_ln151_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_184 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_8, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 354 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln151_8 = trunc i32 %bitcast_ln151_8" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 355 'trunc' 'trunc_ln151_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.76ns)   --->   "%icmp_ln151_16 = icmp_ne  i8 %tmp_184, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 356 'icmp' 'icmp_ln151_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.92ns)   --->   "%icmp_ln151_17 = icmp_eq  i23 %trunc_ln151_8, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 357 'icmp' 'icmp_ln151_17' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_8)   --->   "%or_ln151_8 = or i1 %icmp_ln151_17, i1 %icmp_ln151_16" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 358 'or' 'or_ln151_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/2] (2.78ns)   --->   "%tmp_185 = fcmp_ogt  i32 %out_57, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 359 'fcmp' 'tmp_185' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_8)   --->   "%and_ln151_8 = and i1 %or_ln151_8, i1 %tmp_185" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 360 'and' 'and_ln151_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%out_img_8_addr = getelementptr i32 %out_img_8, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 361 'getelementptr' 'out_img_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_8 = select i1 %and_ln151_8, i32 %out_57, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 362 'select' 'select_ln151_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln151_9 = bitcast i32 %out_58" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 363 'bitcast' 'bitcast_ln151_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_9, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 364 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln151_9 = trunc i32 %bitcast_ln151_9" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 365 'trunc' 'trunc_ln151_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.76ns)   --->   "%icmp_ln151_18 = icmp_ne  i8 %tmp_186, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 366 'icmp' 'icmp_ln151_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.92ns)   --->   "%icmp_ln151_19 = icmp_eq  i23 %trunc_ln151_9, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 367 'icmp' 'icmp_ln151_19' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_9)   --->   "%or_ln151_9 = or i1 %icmp_ln151_19, i1 %icmp_ln151_18" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 368 'or' 'or_ln151_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/2] (2.78ns)   --->   "%tmp_187 = fcmp_ogt  i32 %out_58, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 369 'fcmp' 'tmp_187' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_9)   --->   "%and_ln151_9 = and i1 %or_ln151_9, i1 %tmp_187" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 370 'and' 'and_ln151_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%out_img_9_addr = getelementptr i32 %out_img_9, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 371 'getelementptr' 'out_img_9_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_9 = select i1 %and_ln151_9, i32 %out_58, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 372 'select' 'select_ln151_9' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln151_10 = bitcast i32 %out_59" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 373 'bitcast' 'bitcast_ln151_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_188 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_10, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 374 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln151_10 = trunc i32 %bitcast_ln151_10" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 375 'trunc' 'trunc_ln151_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.76ns)   --->   "%icmp_ln151_20 = icmp_ne  i8 %tmp_188, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 376 'icmp' 'icmp_ln151_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.92ns)   --->   "%icmp_ln151_21 = icmp_eq  i23 %trunc_ln151_10, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 377 'icmp' 'icmp_ln151_21' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_10)   --->   "%or_ln151_10 = or i1 %icmp_ln151_21, i1 %icmp_ln151_20" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 378 'or' 'or_ln151_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/2] (2.78ns)   --->   "%tmp_189 = fcmp_ogt  i32 %out_59, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 379 'fcmp' 'tmp_189' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_10)   --->   "%and_ln151_10 = and i1 %or_ln151_10, i1 %tmp_189" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 380 'and' 'and_ln151_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%out_img_10_addr = getelementptr i32 %out_img_10, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 381 'getelementptr' 'out_img_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_10 = select i1 %and_ln151_10, i32 %out_59, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 382 'select' 'select_ln151_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln151_11 = bitcast i32 %out_60" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 383 'bitcast' 'bitcast_ln151_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_11, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 384 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln151_11 = trunc i32 %bitcast_ln151_11" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 385 'trunc' 'trunc_ln151_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.76ns)   --->   "%icmp_ln151_22 = icmp_ne  i8 %tmp_190, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 386 'icmp' 'icmp_ln151_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/1] (0.92ns)   --->   "%icmp_ln151_23 = icmp_eq  i23 %trunc_ln151_11, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 387 'icmp' 'icmp_ln151_23' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_11)   --->   "%or_ln151_11 = or i1 %icmp_ln151_23, i1 %icmp_ln151_22" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 388 'or' 'or_ln151_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/2] (2.78ns)   --->   "%tmp_191 = fcmp_ogt  i32 %out_60, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 389 'fcmp' 'tmp_191' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_11)   --->   "%and_ln151_11 = and i1 %or_ln151_11, i1 %tmp_191" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 390 'and' 'and_ln151_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%out_img_11_addr = getelementptr i32 %out_img_11, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 391 'getelementptr' 'out_img_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_11 = select i1 %and_ln151_11, i32 %out_60, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 392 'select' 'select_ln151_11' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln151_12 = bitcast i32 %out_61" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 393 'bitcast' 'bitcast_ln151_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_192 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln151_12, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 394 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln151_12 = trunc i32 %bitcast_ln151_12" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 395 'trunc' 'trunc_ln151_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.76ns)   --->   "%icmp_ln151_24 = icmp_ne  i8 %tmp_192, i8 255" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 396 'icmp' 'icmp_ln151_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.92ns)   --->   "%icmp_ln151_25 = icmp_eq  i23 %trunc_ln151_12, i23 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 397 'icmp' 'icmp_ln151_25' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_12)   --->   "%or_ln151_12 = or i1 %icmp_ln151_25, i1 %icmp_ln151_24" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 398 'or' 'or_ln151_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/2] (2.78ns)   --->   "%tmp_193 = fcmp_ogt  i32 %out_61, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 399 'fcmp' 'tmp_193' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln151_12)   --->   "%and_ln151_12 = and i1 %or_ln151_12, i1 %tmp_193" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 400 'and' 'and_ln151_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%out_img_12_addr = getelementptr i32 %out_img_12, i64 0, i64 %zext_ln148" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:155]   --->   Operation 401 'getelementptr' 'out_img_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln151_12 = select i1 %and_ln151_12, i32 %out_61, i32 0" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 402 'select' 'select_ln151_12' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 403 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151, i13 %out_img_0_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 403 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 404 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_1, i13 %out_img_1_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 404 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 405 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_2, i13 %out_img_2_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 405 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 406 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_3, i13 %out_img_3_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 406 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 407 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_4, i13 %out_img_4_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 407 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 408 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_5, i13 %out_img_5_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 408 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 409 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_6, i13 %out_img_6_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 409 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 410 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_7, i13 %out_img_7_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 410 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 411 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_8, i13 %out_img_8_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 411 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 412 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_9, i13 %out_img_9_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 412 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 413 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_10, i13 %out_img_10_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 413 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 414 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_11, i13 %out_img_11_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 414 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 415 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln151 = store i32 %select_ln151_12, i13 %out_img_12_addr" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151]   --->   Operation 415 'store' 'store_ln151' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4992> <RAM>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln144 = br void %VITIS_LOOP_146_6" [../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144]   --->   Operation 416 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.651ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln144', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) of constant 0 on local variable 'i', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 [357]  (0.427 ns)
	'load' operation 4 bit ('i', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) on local variable 'i', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 [360]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln144', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) [361]  (0.797 ns)
	'store' operation 0 bit ('store_ln144', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144) of variable 'add_ln144', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 on local variable 'i', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:144 [540]  (0.427 ns)

 <State 2>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148) [372]  (6.437 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148) [372]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148) [372]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:148) [372]  (6.437 ns)

 <State 6>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_169', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151) [379]  (2.782 ns)

 <State 7>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_169', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151) [379]  (2.782 ns)
	'and' operation 1 bit ('and_ln151', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151) [380]  (0.000 ns)
	'select' operation 32 bit ('select_ln151', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151) [382]  (0.449 ns)
	'store' operation 0 bit ('store_ln151', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151) of variable 'select_ln151', ../AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:151 on array 'out_img_0' [527]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
