$date
	Sun Oct 23 08:07:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#384590
b10100 &
b10100 %
1$
b10100 !
1"
#384591
0"
#384594
b1010 &
b1010 %
#384598
b101 &
b101 %
#384602
b10000 &
b10000 %
#384606
b1000 &
b1000 %
#384610
b100 &
b100 %
#384614
b10 &
b10 %
#384618
b1 &
b1 %
1#
#384622
b0 &
0#
b0 %
0$
#1411183
b1101 !
1"
#1411186
b1101 &
b1101 %
1$
#1411187
0"
#1411190
b101000 &
b101000 %
#1411194
b10100 &
b10100 %
#1411198
b1010 &
b1010 %
#1411202
b101 &
b101 %
#1411206
b10000 &
b10000 %
#1411210
b1000 &
b1000 %
#1411214
b100 &
b100 %
#1411218
b10 &
b10 %
#1411222
b1 &
1#
b1 %
#1411226
b0 &
b0 %
0#
0$
#2387470
b10000 &
b10000 %
1$
b10000 !
1"
#2387471
0"
#2387474
b1000 &
b1000 %
#2387478
b100 &
b100 %
#2387482
b10 &
b10 %
#2387486
b1 &
1#
b1 %
#2387490
b0 &
b0 %
0#
0$
#4500012
