/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in topographical mode
// Version   : P-2019.03
// Date      : Wed Nov 25 11:53:21 2020
/////////////////////////////////////////////////////////////



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_43 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_0 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_1 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_2 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_3 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_4 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_5 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_6 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_7 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_8 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_9 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_10 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_11 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_12 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_13 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_14 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_15 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_16 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_17 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_18 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_19 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_20 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_21 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_22 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_23 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_24 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_25 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_26 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_27 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_28 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_29 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_30 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_31 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_32 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_33 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_34 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_35 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_36 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_37 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_38 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_40 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_41 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_42 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  LSGCPHDLLX0 latch ( .CLK(CLK), .E(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1 ( 
        clk, rst_n_async, power_async, pause_n_async, lm_out, uid_variable, 
        sens_config, sens_enable, sens_read, adc_enable, adc_read, 
        adc_conversion_complete, adc_value );
  input [1:0] power_async;
  input [2:0] uid_variable;
  output [2:0] sens_config;
  input [15:0] adc_value;
  input clk, rst_n_async, pause_n_async, adc_conversion_complete;
  output lm_out, sens_enable, sens_read, adc_enable, adc_read;
  wire   n3959, n3960, n3961, n3962, n3963, n3964, n3965, n3966, rst_n,
         pause_n_synchronised, \power[1] , app_resend_last, \app_tx_iface.req ,
         \app_tx_iface.data_valid , \app_rx_iface.error ,
         \app_rx_iface.data_valid , \app_rx_iface.eoc , \app_rx_iface.soc ,
         \iso14443a_inst/part2_to_part3_rx_iface.data[0] ,
         \iso14443a_inst/part2_to_part3_rx_iface.data_valid ,
         \iso14443a_inst/part2_to_part3_rx_iface.error ,
         \iso14443a_inst/part3_to_part2_tx_iface.data_valid ,
         \iso14443a_inst/part3_to_part2_tx_iface.req ,
         \iso14443a_inst/part4_to_part3_tx_iface.data_valid ,
         \iso14443a_inst/part4_deselect ,
         \iso14443a_inst/part2/sd_inst/in_frame ,
         \iso14443a_inst/part2/sd_inst/detected_soc ,
         \iso14443a_inst/part2/sd_inst/seq_valid ,
         \iso14443a_inst/part2/sd_inst/idle ,
         \iso14443a_inst/part2/tx_inst/encoded_data ,
         \iso14443a_inst/part2/tx_inst/subcarrier ,
         \iso14443a_inst/part3/tx_append_crc_init ,
         \iso14443a_inst/part3/tx_iface_from_init.data_valid ,
         \iso14443a_inst/part3/tx_iface_from_routing.req ,
         \iso14443a_inst/part3/rx_iface_bits_to_init.error ,
         \iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ,
         \iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ,
         \iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ,
         \iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ,
         \iso14443a_inst/part3/framing_inst/tx_iface_bits.req ,
         \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ,
         \iso14443a_inst/part3/framing_inst/fdt_trigger ,
         \iso14443a_inst/part3/framing_inst/last_rx_bit ,
         \iso14443a_inst/part3/framing_inst/fd_inst/N50 ,
         \iso14443a_inst/part3/framing_inst/fd_inst/data_received ,
         \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity ,
         \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity ,
         \iso14443a_inst/part3/framing_inst/ds_inst/seen_error ,
         \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ,
         \iso14443a_inst/part3/framing_inst/s_inst/cache_data ,
         \iso14443a_inst/part3/framing_inst/s_inst/idle ,
         \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ,
         \iso14443a_inst/part3/framing_inst/fe_inst/parity ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_type ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_data ,
         \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][0] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][1] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][2] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][3] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][5] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][0] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][1] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][3] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][4] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][5] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][0] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][1] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][2] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][3] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][4] ,
         \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][5] ,
         \iso14443a_inst/part3/initialisation_inst/state_star ,
         \iso14443a_inst/part3/initialisation_inst/N61 ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][5] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][5] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][3] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][0] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][2] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][1] ,
         \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0] ,
         \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][3] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ,
         \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ,
         \iso14443a_inst/part3/initialisation_inst/pkt_received ,
         \iso14443a_inst/part3/initialisation_inst/rx_error_flag ,
         \iso14443a_inst/part4/N211 , \iso14443a_inst/part4/forward_from_app ,
         \iso14443a_inst/part4/tx_buffer[1][6] ,
         \iso14443a_inst/part4/our_block_num ,
         \iso14443a_inst/part4/send_reply , \iso14443a_inst/part4/allow_pps ,
         \iso14443a_inst/part4/rx_buffer[1][0] ,
         \iso14443a_inst/part4/rx_buffer[1][1] ,
         \iso14443a_inst/part4/rx_buffer[1][2] ,
         \iso14443a_inst/part4/rx_buffer[1][3] ,
         \iso14443a_inst/part4/rx_buffer[0][0] ,
         \iso14443a_inst/part4/rx_buffer[0][1] ,
         \iso14443a_inst/part4/rx_buffer[0][2] ,
         \iso14443a_inst/part4/rx_buffer[0][3] ,
         \iso14443a_inst/part4/rx_buffer[0][4] ,
         \iso14443a_inst/part4/rx_buffer[0][5] ,
         \iso14443a_inst/part4/rx_buffer[0][6] ,
         \iso14443a_inst/part4/rx_buffer[0][7] ,
         \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte ,
         \iso14443a_inst/part4/check_need_to_forward_to_app ,
         \iso14443a_inst/part4/forward_to_app ,
         \iso14443a_inst/part4/pkt_received ,
         \iso14443a_inst/part4/rx_error_flag ,
         \adapter_inst/last_rx_had_invalid_magic , \adapter_inst/send_reply ,
         \adapter_inst/rx_error_flag ,
         \adapter_inst/signal_control_conversion_complete ,
         \adapter_inst/signal_control_unexpected_pause ,
         \adapter_inst/signal_control_result_read ,
         \adapter_inst/signal_control_abort ,
         \adapter_inst/signal_control_start ,
         \adapter_inst/get_result_reply_args[adc_value][0] ,
         \adapter_inst/get_result_reply_args[adc_value][1] ,
         \adapter_inst/get_result_reply_args[adc_value][2] ,
         \adapter_inst/get_result_reply_args[adc_value][3] ,
         \adapter_inst/get_result_reply_args[adc_value][4] ,
         \adapter_inst/get_result_reply_args[adc_value][5] ,
         \adapter_inst/get_result_reply_args[adc_value][6] ,
         \adapter_inst/get_result_reply_args[adc_value][7] ,
         \adapter_inst/get_result_reply_args[adc_value][8] ,
         \adapter_inst/get_result_reply_args[adc_value][9] ,
         \adapter_inst/get_result_reply_args[adc_value][10] ,
         \adapter_inst/get_result_reply_args[adc_value][11] ,
         \adapter_inst/get_result_reply_args[adc_value][12] ,
         \adapter_inst/get_result_reply_args[adc_value][13] ,
         \adapter_inst/get_result_reply_args[adc_value][14] ,
         \adapter_inst/get_result_reply_args[adc_value][15] ,
         \adapter_inst/status_reply_args[flags][error] ,
         \adapter_inst/status_reply_args[flags][unexpected_pause] ,
         \adapter_inst/status_reply_args[flags][already_busy] ,
         \adapter_inst/status_reply_args[flags][conv_complete] ,
         \adapter_inst/tx_msg[cmd][0] , \adapter_inst/tx_msg[cmd][1] ,
         \adapter_inst/tx_msg[cmd][4] , \adapter_inst/tx_msg[cmd][5] ,
         \adapter_inst/set_signals_mask[sens_config][2] ,
         \adapter_inst/set_signals_mask[sens_config][1] ,
         \adapter_inst/set_signals_mask[sens_config][0] ,
         \adapter_inst/set_signals_mask[sens_enable] ,
         \adapter_inst/set_signals_mask[sens_read] ,
         \adapter_inst/set_signals_mask[adc_enable] ,
         \adapter_inst/set_signals_mask[adc_read] ,
         \adapter_inst/set_signal_req_args[sync][1] ,
         \adapter_inst/set_signal_req_args[sync][3] ,
         \adapter_inst/set_signal_req_args[sync][4] ,
         \adapter_inst/set_signal_req_args[sync][9] ,
         \adapter_inst/set_signal_req_args[sync][11] ,
         \adapter_inst/set_signal_req_args[sync][12] ,
         \adapter_inst/set_signal_req_args[sync][14] ,
         \adapter_inst/set_signal_req_args[sync][15] ,
         \adapter_inst/signal_control_inst/starts_adc_read ,
         \adapter_inst/signal_control_inst/new_signals[sens_enable] ,
         \adapter_inst/signal_control_inst/new_signals[sens_read] ,
         \adapter_inst/signal_control_inst/new_signals[adc_enable] ,
         \adapter_inst/signal_control_inst/new_signals[adc_read] ,
         \adapter_inst/signal_control_inst/cached_auto_read_timing2[24] ,
         \adapter_inst/signal_control_inst/cached_auto_read_timing1[24] ,
         n1308, n1780, n1784, n1797, n1801, n1802, n1803, n1804, n1805, n1808,
         n1809, n1810, n1811, n1812, n1813, n1814, n1815, n1816, n1817, n1818,
         n1819, n1820, n1821, n1822, n1823, n1824, n1825, n1826, n1827, n1828,
         n1829, n1830, n1831, n1832, n1833, n1834, n1835, n1838, n1839, n1840,
         n1841, n1842, n1843, n1844, n1845, n1846, n1847, n1848, n1849, n1850,
         n1851, n1855, n1856, n1857, n1858, n1859, n1860, n1861, n1862, n1863,
         n1864, n1865, n1866, n1867, n1868, n1869, n1870, n1871, n1872, n1873,
         n1874, n1875, n1876, n1877, n1878, n1879, n1880, n1881, n1882, n1883,
         n1884, n1885, n1886, n1887, n1888, n1893, n1894, n1895, n1896, n1898,
         n1899, n1900, n1901, n1903, n1904, n1905, n1906, n1907, n1908, n1909,
         n1910, n1911, n1913, n1914, n1915, n1916, n1917, n1918, n1919, n1920,
         n1921, n1922, n1923, n1924, n1925, n1926, n1927, n1928, n1929, n1930,
         n1931, n1932, n1933, n1934, n1935, n1936, n1937, n1938, n1939, n1940,
         n1941, n1942, n1943, n1944, n1945, n1946, n1947, n1948, n1949, n1950,
         n1951, n1952, n1953, n1954, n1955, n1956, n1957, n1958, n1959, n1960,
         n1961, n1962, n1963, n1964, n1965, n1966, n1967, n1968, n1969, n1970,
         n1971, n1972, n1973, n1974, n1975, n1976, n1977, n1978, n1979, n1980,
         n1981, n1982, n1983, n1984, n1985, n1986, n1987, n1988, n1989, n1990,
         n1991, n1992, n1993, n1994, n1995, n1996, n1997, n1998, n1999, n2000,
         n2001, n2002, n2003, n2004, n2005, n2006, n2007, n2008, n2009, n2010,
         n2011, n2012, n2013, n2014, n2015, n2016, n2017, n2018, n2019, n2020,
         n2023, n2024, n2025, n2026, n2027, n2028, n2029, n2030, n2031, n2033,
         n2035, n2037, n2039, n2040, n2041, n2044, n2045, n2046, n2047, n2048,
         n2049, n2050, n2053, n2054, n2055, n2056, n2057, n2059, n2062, n2064,
         n2067, n2068, n2069, n2070, n2071, n2078, n2079, n2080, n2081, n2082,
         n2083, n2084, n2085, n2087, n2088, n2089, n2090, n2091, n2092, n2093,
         n2094, n2095, n2096, n2097, n2098, n2099, n2100, n2101, n2102, n2103,
         n2104, n2105, n2106, n2107, n2108, n2109, n2110, n2111, n2112, n2113,
         n2114, n2115, n2116, n2117, n2118, n2119, n2120, n2121, n2122, n2123,
         n2124, n2125, n2126, n2127, n2128, n2129, n2130, n2131, n2132, n2133,
         n2134, n2135, n2136, n2137, n2138, n2139, n2140, n2141, n2142, n2143,
         n2144, n2145, n2146, n2147, n2148, n2149, n2150, n2151, n2152, n2153,
         n2154, n2155, n2156, n2157, n2158, n2159, n2160, n2161, n2162, n2163,
         n2164, n2165, n2166, n2167, n2168, n2169, n2170, n2171, n2172, n2173,
         n2174, n2175, n2176, n2177, n2178, n2179, n2180, n2181, n2182, n2183,
         n2184, n2185, n2186, n2187, n2188, n2189, n2190, n2191, n2192, n2193,
         n2194, n2195, n2196, n2197, n2198, n2199, n2200, n2201, n2202, n2203,
         n2204, n2205, n2206, n2207, n2208, n2209, n2210, n2211, n2212, n2213,
         n2216, n2217, n2219, n2221, n2223, n2224, n2225, n2226, n2228, n2229,
         n2230, n2231, n2232, n2233, n2234, n2236, n2237, n2238, n2239, n2240,
         n2241, n2242, n2243, n2244, n2245, n2246, n2247, n2248, n2249, n2250,
         n2251, n2252, n2253, n2254, n2255, n2256, n2257, n2258, n2259, n2260,
         n2261, n2262, n2263, n2264, n2265, n2268, n2269, n2271, n2272, n2273,
         n2274, n2275, n2276, n2277, n2278, n2279, n2280, n2281, n2282, n2283,
         n2284, n2285, n2286, n2287, n2288, n2290, n2292, n2293, n2295, n2296,
         n2297, n2299, n2300, n2302, n2304, n2305, n2307, n2308, n2310, n2311,
         n2312, n2313, n2315, n2316, n2317, n2319, n2320, n2321, n2322, n2323,
         n2324, n2326, n2327, n2329, n2330, n2331, n2332, n2333, n2335, n2336,
         n2337, n2338, n2339, n2340, n2341, n2342, n2343, n2344, n2345, n2346,
         n2347, n2348, n2349, n2350, n2351, n2352, n2353, n2354, n2355, n2356,
         n2357, n2358, n2359, n2360, n2361, n2362, n2363, n2364, n2365, n2366,
         n2367, n2368, n2369, n2370, n2371, n2372, n2373, n2374, n2375, n2376,
         n2377, n2378, n2379, n2380, n2381, n2382, n2383, n2384, n2385, n2386,
         n2387, n2388, n2390, n2391, n2392, n2393, n2394, n2395, n2396, n2397,
         n2398, n2399, n2400, n2401, n2402, n2403, n2404, n2405, n2406, n2407,
         n2408, n2409, n2410, n2411, n2412, n2413, n2414, n2415, n2416, n2417,
         n2418, n2419, n2420, n2421, n2422, n2423, n2424, n2425, n2426, n2427,
         n2428, n2429, n2430, n2431, n2432, n2433, n2434, n2435, n2436, n2437,
         n2440, n2441, n2442, n2443, n2444, n2445, n2448, n2449, n2450, n2451,
         n2452, n2453, n2455, n2456, n2457, n2458, n2460, n2461, n2462, n2463,
         n2464, n2465, n2466, n2467, n2468, n2469, n2470, n2471, n2472, n2473,
         n2474, n2475, n2482, n2484, n2485, n2487, n2488, n2489, n2491, n2492,
         n2493, n2494, n2495, n2496, n2497, n2501, n2503, n2504, n2506, n2508,
         n2509, n2510, n2511, n2512, n2513, n2514, n2516, n2518, n2519, n2520,
         n2522, n2523, n2524, n2525, n2526, n2527, n2528, n2529, n2530, n2531,
         n2532, n2533, n2534, n2535, n2536, n2537, n2538, n2543, n2544, n2546,
         n2548, n2549, n2550, n2551, n2552, n2553, n2554, n2556, n2557, n2558,
         n2559, n2560, n2561, n2562, n2563, n2564, n2565, n2566, n2567, n2568,
         n2569, n2570, n2571, n2572, n2573, n2574, n2575, n2576, n2577, n2578,
         n2579, n2580, n2581, n2582, n2583, n2585, n2586, n2587, n2588, n2589,
         n2590, n2591, n2592, n2593, n2594, n2595, n2596, n2599, n2600, n2601,
         n2602, n2603, n2604, n2605, n2606, n2608, n2610, n2611, n2612, n2613,
         n2615, n2616, n2617, n2619, n2620, n2621, n2622, n2623, n2624, n2625,
         n2626, n2627, n2628, n2630, n2631, n2634, n2635, n2636, n2637, n2638,
         n2639, n2640, n2641, n2642, n2643, n2644, n2645, n2646, n2647, n2648,
         n2649, n2650, n2651, n2652, n2653, n2654, n2655, n2656, n2657, n2658,
         n2659, n2660, n2661, n2662, n2663, n2664, n2665, n2666, n2667, n2668,
         n2669, n2670, n2671, n2672, n2673, n2674, n2675, n2676, n2677, n2678,
         n2679, n2680, n2681, n2682, n2683, n2684, n2685, n2686, n2687, n2688,
         n2689, n2690, n2691, n2692, n2693, n2694, n2695, n2696, n2697, n2698,
         n2699, n2700, n2701, n2702, n2703, n2704, n2705, n2706, n2707, n2708,
         n2709, n2710, n2711, n2712, n2713, n2714, n2715, n2716, n2717, n2718,
         n2719, n2720, n2721, n2722, n2723, n2724, n2725, n2727, n2728, n2729,
         n2730, n2731, n2732, n2733, n2734, n2735, n2736, n2737, n2738, n2739,
         n2740, n2741, n2742, n2743, n2744, n2745, n2746, n2747, n2748, n2749,
         n2750, n2751, n2752, n2753, n2754, n2755, n2756, n2757, n2759, n2760,
         n2761, n2763, n2764, n2765, n2767, n2768, n2769, n2770, n2771, n2772,
         n2773, n2774, n2775, n2776, n2777, n2778, n2779, n2780, n2781, n2782,
         n2783, n2785, n2786, n2787, n2788, n2789, n2790, n2791, n2792, n2793,
         n2794, n2795, n2796, n2797, n2798, n2799, n2800, n2801, n2802, n2803,
         n2804, n2806, n2808, n2810, n2811, n2812, n2813, n2814, n2815, n2816,
         n2817, n2821, n2822, n2823, n2824, n2825, n2826, n2828, n2829, n2830,
         n2831, n2832, n2833, n2834, n2835, n2836, n2837, n2839, n2840, n2842,
         n2845, n2848, n2849, n2850, n2851, n2852, n2853, n2854, n2857, n2858,
         n2859, n2860, n2862, n2863, n2864, n2865, n2866, n2867, n2868, n2869,
         n2870, n2871, n2873, n2874, n2876, n2877, n2878, n2879, n2880, n2881,
         n2882, n2883, n2884, n2885, n2886, n2887, n2888, n2889, n2890, n2891,
         n2892, n2893, n2894, n2895, n2896, n2897, n2898, n2899, n2900, n2901,
         n2902, n2903, n2904, n2905, n2906, n2907, n2908, n2909, n2910, n2911,
         n2912, n2913, n2914, n2915, n2916, n2917, n2918, n2919, n2920, n2921,
         n2922, n2923, n2924, n2925, n2926, n2927, n2928, n2944, n2947, n2949,
         n2950, n2953, n2955, n2956, n2957, n2959, n2960, n2961, n2962, n2963,
         n2964, n2965, n2966, n2977, n2985, n2992, n2993, n2994, n2996, n2997,
         n2998, n2999, n3000, n3001, n3002, n3003, n3005, n3006, n3007, n3008,
         n3009, n3010, n3011, n3012, n3013, n3014, n3015, n3016, n3017, n3018,
         n3019, n3020, n3021, n3022, n3023, n3024, n3025, n3026, n3027, n3028,
         n3029, n3030, n3031, n3032, n3033, n3034, n3035, n3036, n3037, n3038,
         n3039, n3040, n3041, n3042, n3043, n3044, n3045, n3046, n3047, n3048,
         n3049, n3050, n3051, n3052, n3053, n3054, n3055, n3056, n3057, n3058,
         n3059, n3060, n3061, n3062, n3063, n3064, n3065, n3066, n3068,
         net34671, n3070, n3071, n3073, n3074, n3076, n3077, n3079, n3082,
         n3084, n3085, n3087, n3088, n3090, n3093, n3095, n3101, n3109, n3111,
         n3120, n3129, n3138, n3140, n3145, n3147, n3149, n3151, n3153, n3159,
         n3163, n3169, n3176, n3181, n3190, n3192, n3194, n3201, n3206, n3214,
         n3215, n3217, n3218, n3227, n3229, n3230, n3231, n3236, n3238, n3239,
         n3240, n3241, n3253, n3255, n3256, n3262, n3264, n3274, n3278, n3295,
         n3297, n3298, n3300, n3308, n3318, n3320, n3338, n3356, n3358, n3359,
         n3360, n3361, n3362, n3363, n3364, n3365, n3366, n3367, n3368, n3369,
         n3370, n3371, n3372, n3373, n3374, n3375, n3376, n3377, n3378, n3379,
         n3380, n3381, n3382, n3383, n3384, n3385, n3386, n3387, n3388, n3389,
         n3390, n3391, n3392, n3393, n3394, n3395, n3396, n3397, n3398, n3399,
         n3400, n3401, n3402, n3403, n3404, n3405, n3406, n3407, n3408, n3409,
         n3410, n3411, n3412, n3413, n3414, n3415, n3416, n3417, n3418, n3419,
         n3420, n3421, n3422, n3423, n3424, n3425, n3426, n3427, n3428, n3429,
         n3430, n3431, n3432, n3433, n3434, n3435, n3436, n3437, n3438, n3439,
         n3440, n3441, n3442, n3443, n3444, n3445, n3446, n3447, n3448, n3449,
         n3450, n3451, n3452, n3453, n3454, n3455, n3456, n3457, n3458, n3459,
         n3460, n3461, n3462, n3463, n3464, n3465, n3466, n3467, n3468, n3469,
         n3470, n3471, n3472, n3473, n3474, n3475, n3476, n3477, n3478, n3479,
         n3480, n3481, n3482, n3483, n3484, n3485, n3486, n3487, n3488, n3489,
         n3490, n3491, n3492, n3493, n3494, n3495, n3496, n3497, n3498, n3499,
         n3500, n3501, n3502, n3503, n3504, n3505, n3506, n3507, n3508, n3509,
         n3510, n3511, n3512, n3513, n3514, n3515, n3516, n3517, n3518, n3519,
         n3520, n3521, n3522, n3523, n3524, n3525, n3526, n3527, n3528, n3529,
         n3530, n3531, n3532, n3533, n3534, n3535, n3536, n3537, n3538, n3539,
         n3540, n3541, n3542, n3543, n3544, n3545, n3546, n3547, n3548, n3549,
         n3550, n3551, n3552, n3553, n3554, n3555, n3556, n3557, n3558, n3559,
         n3560, n3561, n3562, n3563, n3564, n3565, n3566, n3567, n3568, n3569,
         n3570, n3571, n3572, n3575, n3576, n3577, n3578, n3579, n3580, n3581,
         n3582, n3583, n3584, n3585, n3586, n3587, n3588, n3589, n3590, n3591,
         n3592, n3593, n3594, n3595, n3596, n3597, n3598, n3599, n3600, n3601,
         n3602, n3603, n3604, n3605, n3606, n3607, n3608, n3609, n3610, n3611,
         n3612, n3613, n3614, n3615, n3616, n3617, n3618, n3619, n3620, n3621,
         n3622, n3623, n3624, n3626, n3628, n3629, n3630, n3631, n3632, n3633,
         n3634, n3635, n3636, n3637, n3638, n3639, n3640, n3641, n3642, n3643,
         n3644, n3645, n3646, n3647, n3648, n3649, n3650, n3651, n3652, n3653,
         n3654, n3655, n3656, n3657, n3658, n3659, n3660, n3661, n3662, n3663,
         n3664, n3665, n3666, n3667, n3668, n3669, n3670, n3671, n3672, n3673,
         n3674, n3675, n3676, n3677, n3678, n3679, n3680, n3681, n3682, n3683,
         n3685, n3686, n3687, n3688, n3689, n3690, n3691, n3692, n3693, n3694,
         n3695, n3696, n3697, n3698, n3699, n3700, n3701, n3702, n3703, n3704,
         n3705, n3706, n3707, n3708, n3709, n3710, n3711, n3712, n3713, n3714,
         n3715, n3716, n3717, n3718, n3719, n3720, n3721, n3722, n3723, n3724,
         n3725, n3726, n3727, n3728, n3729, n3730, n3731, n3732, n3733, n3734,
         n3735, n3736, n3737, n3738, n3739, n3740, n3741, n3742, n3743, n3744,
         n3745, n3746, n3747, n3748, n3749, n3750, n3751, n3752, n3753, n3754,
         n3755, n3756, n3757, n3758, n3759, n3760, n3761, n3762, n3763, n3764,
         n3765, n3766, n3767, n3768, n3769, n3770, n3771, n3773, n3775, n3777,
         n3778, n3779, n3780, n3781, n3782, n3783, n3784, n3785, n3786, n3787,
         n3788, n3789, n3790, n3791, n3792, n3793, n3794, n3795, n3796, n3797,
         n3798, n3799, n3800, n3801, n3802, n3803, n3804, n3805, n3806, n3807,
         n3808, n3809, n3810, n3811, n3812, n3813, n3814, n3815, n3816, n3817,
         n3818, n3819, n3820, n3821, n3822, n3823, n3824, n3825, n3826, n3827,
         n3828, n3829, n3830, n3831, n3832, n3833, n3834, n3835, n3836, n3837,
         n3838, n3839, n3840, n3841, n3842, n3843, n3844, n3845, n3846, n3847,
         n3848, n3849, n3850, n3851, n3852, n3853, n3854, n3855, n3856, n3857,
         n3858, n3859, n3860, n3861, n3862, n3863, n3864, n3865, n3866, n3867,
         n3868, n3869, n3870, n3871, n3872, n3873, n3874, n3875, n3876, n3877,
         n3878, n3879, n3880, n3881, n3882, n3883, n3884, n3885, n3886, n3887,
         n3888, n3889, n3890, n3891, n3892, n3893, n3894, n3895, n3896, n3897,
         n3898, n3899, n3900, n3901, n3902, n3903, n3904, n3905, n3906, n3907,
         n3908, n3909, n3910, n3911, n3912, n3913, n3914, n3915, n3916, n3917,
         n3918, n3919, n3920, n3921, n3922, n3923, n3924, n3925, n3926, n3927,
         n3928, n3929, n3930, n3931, n3932, n3933, n3934, n3935, n3936, n3937,
         n3938, n3939, n3940, n3941, n3942, n3943, n3944, n3945, n3946, n3947,
         n3948, n3949, n3950, n3951, n3952, n3953, n3954, n3955, n3956, n3957,
         n3967, n3968, n3969, n3970, n3971, n3972, n3973, n3974, n3975;
  wire   [7:0] \app_rx_iface.data ;
  wire   [7:0] \iso14443a_inst/part4_to_part3_tx_iface.data ;
  wire   [8:0] \iso14443a_inst/part2/sd_inst/counter ;
  wire   [1:0] \iso14443a_inst/part2/sd_inst/seq ;
  wire   [1:0] \iso14443a_inst/part2/tx_inst/state ;
  wire   [2:0] \iso14443a_inst/part2/tx_inst/sc_inst/count ;
  wire   [6:0] \iso14443a_inst/part2/tx_inst/bc_inst/count ;
  wire   [2:0] \iso14443a_inst/part3/tx_iface_from_init.data_bits ;
  wire   [7:0] \iso14443a_inst/part3/tx_iface_from_init.data ;
  wire   [2:0] \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits ;
  wire   [7:0] \iso14443a_inst/part3/rx_iface_bytes_to_init.data ;
  wire   [15:0] \iso14443a_inst/part3/framing_inst/crc ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/fd_inst/bit_count ;
  wire   [10:0] \iso14443a_inst/part3/framing_inst/fdt_inst/count ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/s_inst/bit_count ;
  wire   [7:1] \iso14443a_inst/part3/framing_inst/s_inst/cached_data ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining ;
  wire   [15:0] \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc ;
  wire   [2:0] \iso14443a_inst/part3/framing_inst/fe_inst/state ;
  wire   [2:0] \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 ;
  wire   [1:0] \iso14443a_inst/part3/initialisation_inst/state ;
  wire   [2:0] \iso14443a_inst/part3/initialisation_inst/rx_count ;
  wire   [1:0] \iso14443a_inst/part4/replyStdBlock ;
  wire   [1:0] \iso14443a_inst/part4/reply ;
  wire   [3:0] \iso14443a_inst/part4/our_cid ;
  wire   [2:0] \iso14443a_inst/part4/rx_count ;
  wire   [3:0] \adapter_inst/tx_idx ;
  wire   [4:0] \adapter_inst/rx_count ;
  wire   [7:0] \adapter_inst/rx_cmd ;
  wire   [31:0] \adapter_inst/rx_magic ;
  wire   [15:0] \adapter_inst/signal_control_inst/cached_sync_timing ;
  wire   [24:0] \adapter_inst/signal_control_inst/counter ;
  wire   [2:0] \adapter_inst/signal_control_inst/state ;
  assign \power[1]  = power_async[1];
  assign \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0]  = uid_variable[0];
  assign \iso14443a_inst/part4/tx_buffer[1][6]  = power_async[0];
  assign \adapter_inst/get_result_reply_args[adc_value][0]  = adc_value[8];
  assign \adapter_inst/get_result_reply_args[adc_value][1]  = adc_value[9];
  assign \adapter_inst/get_result_reply_args[adc_value][2]  = adc_value[10];
  assign \adapter_inst/get_result_reply_args[adc_value][3]  = adc_value[11];
  assign \adapter_inst/get_result_reply_args[adc_value][4]  = adc_value[12];
  assign \adapter_inst/get_result_reply_args[adc_value][5]  = adc_value[13];
  assign \adapter_inst/get_result_reply_args[adc_value][6]  = adc_value[14];
  assign \adapter_inst/get_result_reply_args[adc_value][7]  = adc_value[15];
  assign \adapter_inst/get_result_reply_args[adc_value][8]  = adc_value[0];
  assign \adapter_inst/get_result_reply_args[adc_value][9]  = adc_value[1];
  assign \adapter_inst/get_result_reply_args[adc_value][10]  = adc_value[2];
  assign \adapter_inst/get_result_reply_args[adc_value][11]  = adc_value[3];
  assign \adapter_inst/get_result_reply_args[adc_value][12]  = adc_value[4];
  assign \adapter_inst/get_result_reply_args[adc_value][13]  = adc_value[5];
  assign \adapter_inst/get_result_reply_args[adc_value][14]  = adc_value[6];
  assign \adapter_inst/get_result_reply_args[adc_value][15]  = adc_value[7];

  INHDLLX1 U1825 ( .A(n3542), .Q(n1797) );
  NA2HDLLX1 U1826 ( .A(n3540), .B(n3576), .Q(n2308) );
  INHDLLX1 U1827 ( .A(n3539), .Q(n2319) );
  INHDLLX1 U1828 ( .A(n3541), .Q(n2277) );
  NO2HDLLX1 U1829 ( .A(n2319), .B(n2277), .Q(n2529) );
  INHDLLX1 U1830 ( .A(n2529), .Q(n2295) );
  ON31HDLLX1 U1831 ( .A(n1797), .B(n2308), .C(n2295), .D(n3730), .Q(n2281) );
  NA2I1HDLLX1 U1832 ( .AN(n3637), .B(n2281), .Q(n2279) );
  INHDLLX1 U1833 ( .A(n3730), .Q(n2285) );
  INHDLLX1 U1834 ( .A(n3576), .Q(n2286) );
  AN22HDLLX1 U1835 ( .A(n3576), .B(n2279), .C(n2285), .D(n2286), .Q(
        \adapter_inst/rx_count [0]) );
  NA2HDLLX1 U1860 ( .A(n3733), .B(n3752), .Q(n2159) );
  NO2HDLLX1 U1861 ( .A(n3557), .B(n2159), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/N50 ) );
  NO3HDLLX1 U1862 ( .A(n3411), .B(n3364), .C(n3575), .Q(n2702) );
  INHDLLX1 U1863 ( .A(n2702), .Q(n2695) );
  INHDLLX1 U1864 ( .A(\iso14443a_inst/part3/framing_inst/tx_iface_bits.req ), 
        .Q(n1901) );
  NO2HDLLX1 U1865 ( .A(n3918), .B(n3720), .Q(n2834) );
  INHDLLX1 U1866 ( .A(n2834), .Q(n2840) );
  NO2HDLLX1 U1867 ( .A(n2695), .B(n2840), .Q(
        \iso14443a_inst/part3/tx_iface_from_routing.req ) );
  INHDLLX1 U1869 ( .A(n3550), .Q(n2206) );
  INHDLLX1 U1870 ( .A(n3549), .Q(n2209) );
  NO2HDLLX1 U1871 ( .A(n2206), .B(n2209), .Q(n2821) );
  AN22HDLLX1 U1873 ( .A(n2821), .B(n3397), .C(n3721), .D(n2966), .Q(n2868) );
  INHDLLX1 U1874 ( .A(n3720), .Q(n2652) );
  NO2HDLLX1 U1875 ( .A(n2868), .B(n2652), .Q(n1900) );
  NA2HDLLX1 U1876 ( .A(n2953), .B(n1900), .Q(n2836) );
  ON21HDLLX1 U1877 ( .A(n3714), .B(n3405), .C(n2966), .Q(n2831) );
  INHDLLX1 U1878 ( .A(\iso14443a_inst/part3/tx_iface_from_init.data_bits [2]), 
        .Q(n2789) );
  NO2HDLLX1 U1879 ( .A(n2821), .B(n3917), .Q(n1801) );
  EN2HDLLX0 U1880 ( .A(n2831), .B(n1801), .Q(n1803) );
  NA2HDLLX1 U1881 ( .A(n2953), .B(
        \iso14443a_inst/part3/tx_iface_from_routing.req ), .Q(n2826) );
  OR2HDLLX1 U1882 ( .A(n3411), .B(n3364), .Q(n2839) );
  ON21HDLLX1 U1884 ( .A(n2834), .B(n1900), .C(n2953), .Q(n2833) );
  AN32HDLLX1 U1885 ( .A(n2834), .B(n3575), .C(n2839), .D(n2833), .E(n3575), 
        .Q(n1802) );
  ON211HDLLX0 U1886 ( .A(n2836), .B(n1803), .C(n2826), .D(n1802), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [2]) );
  INHDLLX1 U1887 ( .A(n3816), .Q(n2524) );
  INHDLLX1 U1888 ( .A(n3817), .Q(n2548) );
  NO2HDLLX1 U1889 ( .A(n3571), .B(n3666), .Q(n2527) );
  NO3HDLLX1 U1890 ( .A(\adapter_inst/rx_cmd [4]), .B(n3495), .C(n3427), .Q(
        n1804) );
  INHDLLX1 U1891 ( .A(\adapter_inst/tx_msg[cmd][5] ), .Q(n2312) );
  NA2HDLLX1 U1892 ( .A(n1804), .B(n2312), .Q(n2538) );
  NO3HDLLX1 U1893 ( .A(n3467), .B(n3870), .C(n3740), .Q(n2534) );
  INHDLLX1 U1894 ( .A(n3667), .Q(n2526) );
  NA4HDLLX1 U1895 ( .A(n2527), .B(n3718), .C(n2534), .D(n2526), .Q(n1805) );
  AN221HDLLX1 U1896 ( .A(n3816), .B(n3817), .C(n2524), .D(n2548), .E(n1805), 
        .Q(n2518) );
  NA3HDLLX1 U1897 ( .A(n2518), .B(n2956), .C(n2927), .Q(n2514) );
  NA2HDLLX1 U1905 ( .A(n3663), .B(n2966), .Q(n1882) );
  INHDLLX1 U1906 ( .A(n1882), .Q(
        \iso14443a_inst/part3/initialisation_inst/pkt_received ) );
  NO3HDLLX1 U1907 ( .A(n3571), .B(n3666), .C(n2526), .Q(n2370) );
  INHDLLX1 U1908 ( .A(n3534), .Q(n1977) );
  INHDLLX1 U1909 ( .A(n3529), .Q(n2381) );
  INHDLLX1 U1910 ( .A(n3531), .Q(n2382) );
  INHDLLX1 U1911 ( .A(n3532), .Q(n1967) );
  NA4HDLLX1 U1912 ( .A(n1977), .B(n2381), .C(n2382), .D(n1967), .Q(n1835) );
  INHDLLX1 U1913 ( .A(n3528), .Q(n1966) );
  NA2HDLLX1 U1914 ( .A(n3482), .B(n1966), .Q(n1809) );
  INHDLLX1 U1915 ( .A(n3527), .Q(n2380) );
  ON22HDLLX0 U1916 ( .A(n3482), .B(n1966), .C(n3464), .D(n2380), .Q(n1808) );
  AN211HDLLX1 U1917 ( .A(n1809), .B(n1808), .C(n3628), .D(n3533), .Q(n1833) );
  INHDLLX1 U1918 ( .A(n3520), .Q(n2377) );
  INHDLLX1 U1919 ( .A(n3761), .Q(n2470) );
  NO2HDLLX1 U1920 ( .A(n3521), .B(n2470), .Q(n1822) );
  INHDLLX1 U1921 ( .A(n3763), .Q(n2466) );
  INHDLLX1 U1922 ( .A(\adapter_inst/signal_control_inst/cached_sync_timing [7]), .Q(n2468) );
  NO2HDLLX1 U1923 ( .A(n3914), .B(n3519), .Q(n1818) );
  INHDLLX1 U1924 ( .A(n1818), .Q(n1820) );
  INHDLLX1 U1925 ( .A(n3518), .Q(n2376) );
  INHDLLX1 U1926 ( .A(n3759), .Q(n2464) );
  INHDLLX1 U1927 ( .A(n3516), .Q(n2451) );
  INHDLLX1 U1928 ( .A(n3398), .Q(n2448) );
  AN22HDLLX1 U1929 ( .A(n3757), .B(n2451), .C(n3759), .D(n2448), .Q(n1815) );
  INHDLLX1 U1930 ( .A(n3755), .Q(n2460) );
  INHDLLX1 U1931 ( .A(n3526), .Q(n2415) );
  ON21HDLLX1 U1932 ( .A(n3755), .B(n2415), .C(n3836), .Q(n1810) );
  INHDLLX1 U1934 ( .A(n3757), .Q(n2462) );
  NA2HDLLX1 U1935 ( .A(n3516), .B(n2462), .Q(n1812) );
  NA22HDLLX1 U1936 ( .A(n1813), .B(n3867), .C(n3515), .Q(n1811) );
  ON211HDLLX0 U1937 ( .A(n1813), .B(n3867), .C(n1812), .D(n1811), .Q(n1814) );
  AN22HDLLX1 U1938 ( .A(n3398), .B(n2464), .C(n1815), .D(n1814), .Q(n1816) );
  INHDLLX1 U1939 ( .A(n3517), .Q(n1991) );
  CAGHDLLX0 U1940 ( .A(n3448), .B(n1816), .CI(n1991), .CO(n1817) );
  AN211HDLLX1 U1941 ( .A(n3763), .B(n2376), .C(n1818), .D(n1817), .Q(n1819) );
  AN211HDLLX1 U1943 ( .A(n3834), .B(n2377), .C(n1822), .D(n1821), .Q(n1826) );
  INHDLLX1 U1944 ( .A(n3521), .Q(n1987) );
  AN211HDLLX1 U1945 ( .A(n3761), .B(n1987), .C(n3834), .D(n2377), .Q(n1825) );
  INHDLLX1 U1946 ( .A(n3522), .Q(n2378) );
  ON22HDLLX0 U1947 ( .A(n3761), .B(n1987), .C(n3865), .D(n2378), .Q(n1824) );
  INHDLLX1 U1948 ( .A(n3523), .Q(n1984) );
  AN22HDLLX1 U1949 ( .A(n3865), .B(n2378), .C(n3767), .D(n1984), .Q(n1823) );
  ON31HDLLX1 U1950 ( .A(n1826), .B(n1825), .C(n1824), .D(n1823), .Q(n1828) );
  INHDLLX1 U1951 ( .A(n3767), .Q(n2472) );
  INHDLLX1 U1952 ( .A(n3765), .Q(n2474) );
  AN22HDLLX1 U1953 ( .A(n3523), .B(n2472), .C(n3524), .D(n2474), .Q(n1827) );
  INHDLLX1 U1954 ( .A(n3524), .Q(n2379) );
  AN22HDLLX1 U1955 ( .A(n1828), .B(n1827), .C(n3765), .D(n2379), .Q(n1831) );
  AN22HDLLX1 U1956 ( .A(n3464), .B(n2380), .C(n3482), .D(n1966), .Q(n1830) );
  NA22HDLLX1 U1957 ( .A(n3525), .B(n1831), .C(n3446), .Q(n1829) );
  ON211HDLLX0 U1958 ( .A(n3525), .B(n1831), .C(n1830), .D(n1829), .Q(n1832) );
  INHDLLX1 U1959 ( .A(n3530), .Q(n1969) );
  INHDLLX1 U1960 ( .A(n3536), .Q(n2384) );
  NA4HDLLX1 U1961 ( .A(n1833), .B(n1832), .C(n1969), .D(n2384), .Q(n1834) );
  ON31HDLLX1 U1963 ( .A(n3535), .B(n1835), .C(n1834), .D(n2748), .Q(n2371) );
  INHDLLX1 U1964 ( .A(n2371), .Q(n2004) );
  INHDLLX1 U1967 ( .A(n3816), .Q(n1838) );
  NA2HDLLX1 U1970 ( .A(n1838), .B(n3817), .Q(n2493) );
  INHDLLX1 U1971 ( .A(n3739), .Q(n2386) );
  ON211HDLLX0 U1972 ( .A(n2386), .B(n3769), .C(n2494), .D(n2927), .Q(n1839) );
  ON31HDLLX1 U1973 ( .A(n3717), .B(n2494), .C(n2959), .D(n1839), .Q(n3963) );
  ON211HDLLX0 U1975 ( .A(n2386), .B(n3770), .C(n2494), .D(n2927), .Q(n1840) );
  ON31HDLLX1 U1976 ( .A(n3717), .B(n2494), .C(n2961), .D(n1840), .Q(n3965) );
  INHDLLX1 U1977 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .Q(
        n1907) );
  NO2HDLLX1 U1978 ( .A(n3724), .B(n3913), .Q(n1855) );
  INHDLLX1 U1979 ( .A(n1855), .Q(n2161) );
  NO2HDLLX1 U1980 ( .A(n2888), .B(n2887), .Q(n1856) );
  NA2HDLLX1 U1981 ( .A(n1856), .B(n3678), .Q(n1928) );
  NO3HDLLX1 U1982 ( .A(n3553), .B(n3367), .C(n3678), .Q(n2196) );
  NA4I3HDLLX1 U1983 ( .AN(n2196), .BN(n3724), .CN(n3559), .D(n3664), .Q(n1841)
         );
  ON21HDLLX1 U1984 ( .A(n2161), .B(n1928), .C(n1841), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ) );
  INHDLLX1 U1985 ( .A(n3662), .Q(n2655) );
  NO2HDLLX1 U1986 ( .A(n2206), .B(n2655), .Q(n2255) );
  INHDLLX1 U1987 ( .A(n3682), .Q(n2252) );
  NA3HDLLX1 U1988 ( .A(n3550), .B(n3558), .C(n2252), .Q(n2095) );
  ON21HDLLX1 U1989 ( .A(n2255), .B(n2252), .C(n2095), .Q(
        \iso14443a_inst/part4/rx_error_flag ) );
  INHDLLX1 U1990 ( .A(n3620), .Q(n2653) );
  AN22HDLLX1 U1991 ( .A(n3620), .B(n3918), .C(n3913), .D(n2653), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ) );
  INHDLLX1 U1992 ( .A(n3821), .Q(n1904) );
  AN22HDLLX1 U1993 ( .A(n3620), .B(n1904), .C(n2926), .D(n2653), .Q(n1843) );
  NA2HDLLX1 U1994 ( .A(n2955), .B(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ), .Q(n1842) );
  MU2HDLLX1 U1995 ( .IN0(n1843), .IN1(n3681), .S(n1842), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_data ) );
  INHDLLX1 U1996 ( .A(n3566), .Q(n2688) );
  AN32HDLLX1 U1997 ( .A(n3366), .B(n2688), .C(n3753), .D(n3566), .E(n3680), 
        .Q(n1846) );
  NO2HDLLX1 U1998 ( .A(n3392), .B(n3366), .Q(n2132) );
  NO3HDLLX1 U1999 ( .A(n3564), .B(n3719), .C(n3731), .Q(n1844) );
  NA4I3HDLLX1 U2000 ( .AN(n3567), .BN(n3568), .CN(n3563), .D(n1844), .Q(n2687)
         );
  NO2HDLLX1 U2001 ( .A(n2132), .B(n2687), .Q(n1845) );
  MU2HDLLX1 U2002 ( .IN0(n3680), .IN1(n1846), .S(n1845), .Q(
        \iso14443a_inst/part2/tx_inst/encoded_data ) );
  NO2HDLLX1 U2003 ( .A(n3365), .B(n3501), .Q(n2724) );
  INHDLLX1 U2004 ( .A(n3500), .Q(n2735) );
  INHDLLX1 U2005 ( .A(n3499), .Q(n2741) );
  NO2HDLLX1 U2006 ( .A(n3387), .B(n2741), .Q(n1849) );
  INHDLLX1 U2007 ( .A(n3388), .Q(n2736) );
  ON211HDLLX0 U2008 ( .A(n2736), .B(n3554), .C(n3389), .D(n3386), .Q(n1847) );
  AN21HDLLX1 U2009 ( .A(n2736), .B(n3554), .C(n1847), .Q(n1848) );
  INHDLLX1 U2010 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [9]), 
        .Q(n2752) );
  INHDLLX1 U2011 ( .A(\iso14443a_inst/part3/framing_inst/fdt_inst/count [3]), 
        .Q(n2733) );
  NA4HDLLX1 U2012 ( .A(n1849), .B(n1848), .C(n3912), .D(n3911), .Q(n1850) );
  INHDLLX1 U2014 ( .A(n3679), .Q(n2749) );
  ON21HDLLX1 U2015 ( .A(n2047), .B(n2749), .C(n2748), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ) );
  INHDLLX1 U2016 ( .A(n3579), .Q(n2763) );
  NO2HDLLX1 U2018 ( .A(n3722), .B(n2964), .Q(n2761) );
  INHDLLX1 U2019 ( .A(n3705), .Q(n2873) );
  MU2IHDLLX1 U2020 ( .IN0(n3705), .IN1(n2873), .S(n3681), .Q(n1851) );
  INHDLLX1 U2023 ( .A(n2761), .Q(n2764) );
  NO2HDLLX1 U2024 ( .A(n2764), .B(n1851), .Q(
        \iso14443a_inst/part3/framing_inst/crc [15]) );
  INHDLLX1 U2027 ( .A(n3580), .Q(n2759) );
  INHDLLX1 U2030 ( .A(n1856), .Q(n2166) );
  NO2HDLLX1 U2032 ( .A(n2947), .B(n2655), .Q(n2157) );
  NO2HDLLX1 U2033 ( .A(n2947), .B(n2161), .Q(n2180) );
  NO2HDLLX1 U2034 ( .A(n2157), .B(n2180), .Q(n2160) );
  AN21HDLLX1 U2035 ( .A(n1855), .B(n2166), .C(n2160), .Q(n1857) );
  INHDLLX1 U2036 ( .A(n2180), .Q(n2163) );
  NO2HDLLX1 U2037 ( .A(n3678), .B(n2163), .Q(n2178) );
  NA2HDLLX1 U2038 ( .A(n1856), .B(n2178), .Q(n2173) );
  ON21HDLLX1 U2039 ( .A(n1857), .B(n2886), .C(n2173), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [2]) );
  AND2HDLLX0 U2040 ( .A(n3550), .B(n3663), .Q(
        \iso14443a_inst/part4/pkt_received ) );
  INHDLLX1 U2041 ( .A(n3537), .Q(n2359) );
  NO2HDLLX1 U2042 ( .A(n3631), .B(n2359), .Q(n2586) );
  INHDLLX1 U2043 ( .A(\iso14443a_inst/part4/replyStdBlock [0]), .Q(n2587) );
  NA3HDLLX1 U2044 ( .A(n3630), .B(n2586), .C(n3910), .Q(n2114) );
  INHDLLX1 U2045 ( .A(n3612), .Q(n2012) );
  NA2HDLLX1 U2046 ( .A(n2821), .B(n3741), .Q(n2582) );
  ON31HDLLX1 U2047 ( .A(n3622), .B(n3513), .C(n2582), .D(n3677), .Q(n1858) );
  ON21HDLLX1 U2048 ( .A(n2114), .B(n2012), .C(n1858), .Q(
        \iso14443a_inst/part4/forward_from_app ) );
  INHDLLX1 U2049 ( .A(n3503), .Q(n2714) );
  NO3HDLLX1 U2050 ( .A(n3619), .B(n3391), .C(n2714), .Q(n2782) );
  INHDLLX1 U2051 ( .A(n3391), .Q(n2711) );
  NO2HDLLX1 U2052 ( .A(n2711), .B(n3503), .Q(n2772) );
  INHDLLX1 U2053 ( .A(n3619), .Q(n2700) );
  NA2HDLLX1 U2054 ( .A(n2772), .B(n2700), .Q(n1894) );
  NA2I1HDLLX1 U2055 ( .AN(n2782), .B(n1894), .Q(n2769) );
  NO2HDLLX1 U2056 ( .A(n3503), .B(n3391), .Q(n2768) );
  INHDLLX1 U2057 ( .A(n2768), .Q(n2696) );
  NO2HDLLX1 U2058 ( .A(n2700), .B(n2696), .Q(n1862) );
  AN22HDLLX1 U2059 ( .A(n2772), .B(n3582), .C(n3821), .D(n1862), .Q(n1859) );
  ON22HDLLX0 U2060 ( .A(n3619), .B(n3821), .C(n3676), .D(n1859), .Q(n1860) );
  NO2HDLLX1 U2061 ( .A(n2769), .B(n1860), .Q(n1867) );
  NA2HDLLX1 U2062 ( .A(n2956), .B(n3410), .Q(n1895) );
  INHDLLX1 U2063 ( .A(n1895), .Q(n2771) );
  NO3HDLLX1 U2064 ( .A(n2821), .B(n3616), .C(n2652), .Q(n2706) );
  NA2I1HDLLX1 U2065 ( .AN(n3498), .B(n2782), .Q(n2703) );
  ON21HDLLX1 U2066 ( .A(n2706), .B(n1894), .C(n2703), .Q(n1861) );
  NA4HDLLX1 U2067 ( .A(n2768), .B(n3734), .C(n2700), .D(n2652), .Q(n2716) );
  NA2HDLLX1 U2068 ( .A(n3619), .B(n3410), .Q(n2713) );
  AN211HDLLX1 U2069 ( .A(n2716), .B(n2713), .C(n3503), .D(n2878), .Q(n2770) );
  AN21HDLLX1 U2070 ( .A(n2771), .B(n1861), .C(n2770), .Q(n1866) );
  INHDLLX1 U2071 ( .A(n1862), .Q(n1863) );
  INHDLLX1 U2072 ( .A(n2772), .Q(n1893) );
  ON22HDLLX0 U2073 ( .A(n3821), .B(n1863), .C(n3582), .D(n1893), .Q(n1864) );
  ON21HDLLX1 U2074 ( .A(n1866), .B(n1864), .C(n3676), .Q(n1865) );
  ON21HDLLX1 U2075 ( .A(n1867), .B(n1866), .C(n1865), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/parity ) );
  NA2HDLLX1 U2076 ( .A(n2888), .B(n2887), .Q(n1870) );
  NO2HDLLX1 U2077 ( .A(n2886), .B(n2163), .Q(n1868) );
  NA2HDLLX1 U2078 ( .A(n3655), .B(n1868), .Q(n2171) );
  INHDLLX1 U2079 ( .A(n1868), .Q(n2169) );
  ON21HDLLX1 U2080 ( .A(n1870), .B(n2169), .C(n3675), .Q(n1869) );
  ON21HDLLX1 U2081 ( .A(n1870), .B(n2171), .C(n1869), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [4]) );
  INHDLLX1 U2082 ( .A(n3725), .Q(n2658) );
  NO2HDLLX1 U2083 ( .A(n2748), .B(n2658), .Q(
        \iso14443a_inst/part2/sd_inst/detected_soc ) );
  INHDLLX1 U2084 ( .A(n3396), .Q(n2660) );
  INHDLLX1 U2085 ( .A(n3395), .Q(n2667) );
  NO3HDLLX1 U2086 ( .A(n3506), .B(n3505), .C(n3394), .Q(n2025) );
  INHDLLX1 U2087 ( .A(n3393), .Q(n2681) );
  NA4HDLLX1 U2088 ( .A(n3507), .B(n2025), .C(n2667), .D(n2681), .Q(n1876) );
  ON21HDLLX1 U2089 ( .A(n3507), .B(n2667), .C(n1876), .Q(n1871) );
  INHDLLX1 U2090 ( .A(n3673), .Q(n1873) );
  NO2HDLLX1 U2091 ( .A(n3570), .B(n1873), .Q(n2134) );
  AN31HDLLX1 U2092 ( .A(n3673), .B(n2660), .C(n1871), .D(n2134), .Q(n1881) );
  NO3HDLLX1 U2093 ( .A(n3395), .B(n3396), .C(n3507), .Q(n2024) );
  INHDLLX1 U2094 ( .A(n2025), .Q(n1872) );
  AN21HDLLX1 U2095 ( .A(n2024), .B(n1872), .C(n3570), .Q(n1880) );
  INHDLLX1 U2097 ( .A(n3507), .Q(n2664) );
  NO2HDLLX1 U2098 ( .A(n3396), .B(n2664), .Q(n2659) );
  AN321HDLLX0 U2099 ( .A(n3570), .B(n3673), .C(n2667), .D(n3395), .E(n1873), 
        .F(n1872), .Q(n1875) );
  INHDLLX1 U2100 ( .A(n3570), .Q(n2029) );
  ON21HDLLX1 U2101 ( .A(n3395), .B(n1873), .C(n2029), .Q(n1874) );
  NA4HDLLX1 U2102 ( .A(n3393), .B(n2659), .C(n1875), .D(n1874), .Q(n1878) );
  NO2HDLLX1 U2103 ( .A(n3673), .B(n3570), .Q(n2080) );
  INHDLLX1 U2104 ( .A(n2080), .Q(n2027) );
  AN211HDLLX1 U2106 ( .A(n1878), .B(n1877), .C(n3508), .D(n3504), .Q(n2135) );
  NO2HDLLX1 U2107 ( .A(n2965), .B(n2135), .Q(n2657) );
  NA2I1HDLLX1 U2108 ( .AN(n2657), .B(n2658), .Q(n2078) );
  INHDLLX1 U2109 ( .A(\iso14443a_inst/part2/sd_inst/detected_soc ), .Q(n2079)
         );
  AN21HDLLX1 U2110 ( .A(n2078), .B(n2079), .C(n2878), .Q(n2031) );
  NA2HDLLX1 U2111 ( .A(n2955), .B(n2658), .Q(n2656) );
  ON22HDLLX0 U2112 ( .A(n3673), .B(n2031), .C(n2748), .D(n2656), .Q(n1879) );
  ON21HDLLX1 U2113 ( .A(n1881), .B(n1880), .C(n1879), .Q(
        \iso14443a_inst/part2/sd_inst/seq [1]) );
  NA2HDLLX1 U2114 ( .A(n3683), .B(n2966), .Q(n2224) );
  AN31HDLLX1 U2115 ( .A(n3638), .B(n3400), .C(n3671), .D(n2224), .Q(n1906) );
  NA2HDLLX1 U2116 ( .A(n1906), .B(n1882), .Q(n2236) );
  INHDLLX1 U2117 ( .A(n2236), .Q(n1883) );
  NA2HDLLX1 U2118 ( .A(n3638), .B(n1883), .Q(n2239) );
  INHDLLX1 U2119 ( .A(n3400), .Q(n2238) );
  NO2HDLLX1 U2120 ( .A(n2821), .B(n2655), .Q(n2244) );
  INHDLLX1 U2121 ( .A(n2244), .Q(n2251) );
  ON21HDLLX1 U2122 ( .A(n1883), .B(n2251), .C(n3671), .Q(n1884) );
  ON21HDLLX1 U2123 ( .A(n2239), .B(n2238), .C(n1884), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_count [2]) );
  NO3HDLLX1 U2124 ( .A(n3511), .B(n3512), .C(n3509), .Q(n2637) );
  INHDLLX1 U2125 ( .A(n3778), .Q(n2559) );
  INHDLLX1 U2126 ( .A(n3779), .Q(n2560) );
  OR6HDLLX0 U2127 ( .A(n3477), .B(n3495), .C(\adapter_inst/tx_msg[cmd][5] ), 
        .D(n3427), .E(n3879), .F(\adapter_inst/tx_msg[cmd][4] ), .Q(n2558) );
  NO3HDLLX1 U2128 ( .A(n2559), .B(n2560), .C(n3368), .Q(n2567) );
  NA3HDLLX1 U2129 ( .A(n3512), .B(n3509), .C(n3510), .Q(n2562) );
  NO2HDLLX1 U2130 ( .A(n3511), .B(n2562), .Q(n2561) );
  NA2HDLLX1 U2131 ( .A(n2567), .B(n2561), .Q(n2602) );
  INHDLLX1 U2132 ( .A(n2602), .Q(n2636) );
  INHDLLX1 U2133 ( .A(n3511), .Q(n2590) );
  INHDLLX1 U2134 ( .A(n3512), .Q(n2569) );
  NA3HDLLX1 U2135 ( .A(n3509), .B(n2590), .C(n2569), .Q(n1885) );
  NO2I1HDLLX1 U2136 ( .AN(n2567), .B(n1885), .Q(n2635) );
  AN222HDLLX1 U2137 ( .A(n3778), .B(n2637), .C(n2636), .D(n3935), .E(n2635), 
        .F(n3921), .Q(n1887) );
  AN21HDLLX1 U2138 ( .A(n3509), .B(n3512), .C(n3510), .Q(n2557) );
  NA2HDLLX1 U2139 ( .A(n3677), .B(n2907), .Q(n2116) );
  AN21HDLLX1 U2140 ( .A(n2557), .B(n2590), .C(n2116), .Q(n2625) );
  INHDLLX1 U2141 ( .A(n2625), .Q(n2640) );
  NO3HDLLX1 U2142 ( .A(n3511), .B(n3510), .C(n2569), .Q(n2612) );
  INHDLLX1 U2143 ( .A(n2612), .Q(n2620) );
  NO3HDLLX1 U2144 ( .A(n3509), .B(n2116), .C(n2620), .Q(n2638) );
  AN21HDLLX1 U2145 ( .A(n3622), .B(n3886), .C(n2638), .Q(n1886) );
  ON21HDLLX1 U2146 ( .A(n1887), .B(n2640), .C(n1886), .Q(n1888) );
  INHDLLX1 U2147 ( .A(n3631), .Q(n2588) );
  NO2HDLLX1 U2148 ( .A(n3537), .B(n2588), .Q(n2646) );
  INHDLLX1 U2149 ( .A(n3630), .Q(n2615) );
  NO2HDLLX1 U2150 ( .A(n3910), .B(n2615), .Q(n2628) );
  INHDLLX1 U2151 ( .A(n2628), .Q(n2604) );
  AN21HDLLX1 U2153 ( .A(n3513), .B(n3677), .C(n3622), .Q(n2581) );
  NO2HDLLX1 U2154 ( .A(n2581), .B(n2582), .Q(n2648) );
  AN221HDLLX1 U2155 ( .A(n3631), .B(n3537), .C(n2628), .D(n3537), .E(n2012), 
        .Q(n1899) );
  ON21HDLLX1 U2156 ( .A(n2648), .B(n1899), .C(n2957), .Q(n2634) );
  NO2HDLLX1 U2157 ( .A(n2012), .B(n2634), .Q(n2627) );
  NO2HDLLX1 U2162 ( .A(n2700), .B(n1893), .Q(n2777) );
  INHDLLX1 U2163 ( .A(n2777), .Q(n2708) );
  INHDLLX1 U2165 ( .A(n3616), .Q(n2815) );
  AN211HDLLX1 U2166 ( .A(n2966), .B(n2815), .C(n2652), .D(n1894), .Q(n2701) );
  NA2HDLLX1 U2167 ( .A(n2771), .B(n2701), .Q(n2842) );
  ON21HDLLX1 U2168 ( .A(n1895), .B(n2703), .C(n2842), .Q(n2783) );
  NO2HDLLX1 U2169 ( .A(n2050), .B(n2783), .Q(n2776) );
  AN21HDLLX1 U2170 ( .A(n2777), .B(n3617), .C(n2776), .Q(n2781) );
  INHDLLX1 U2171 ( .A(n3670), .Q(n2693) );
  NO3HDLLX1 U2172 ( .A(n3617), .B(n1895), .C(n2708), .Q(n2775) );
  NA2HDLLX1 U2173 ( .A(n2775), .B(n2693), .Q(n2779) );
  ON21HDLLX1 U2174 ( .A(n2781), .B(n2693), .C(n2779), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [1]) );
  AO222HDLLX0 U2175 ( .A(n3869), .B(n2637), .C(n2635), .D(n3923), .E(n3937), 
        .F(n2636), .Q(n1896) );
  AN22HDLLX1 U2176 ( .A(n3622), .B(n3884), .C(n2625), .D(n1896), .Q(n1898) );
  AN31HDLLX1 U2180 ( .A(n3614), .B(n2652), .C(n3918), .D(n1900), .Q(n2822) );
  AN221HDLLX1 U2181 ( .A(n2702), .B(n2822), .C(n2840), .D(n2822), .E(n2878), 
        .Q(n2045) );
  AN21HDLLX1 U2182 ( .A(n3614), .B(n3918), .C(n3720), .Q(n2867) );
  NO2HDLLX1 U2183 ( .A(n2821), .B(n2867), .Q(n2041) );
  NO2HDLLX1 U2184 ( .A(n2867), .B(n2966), .Q(n2040) );
  AN222HDLLX1 U2185 ( .A(n3598), .B(n2041), .C(n3606), .D(n2040), .E(n2834), 
        .F(n3827), .Q(n1903) );
  AN222HDLLX1 U2189 ( .A(n3608), .B(n2040), .C(n3599), .D(n2041), .E(n2834), 
        .F(n3822), .Q(n1905) );
  INHDLLX1 U2191 ( .A(n3548), .Q(n1908) );
  NO2HDLLX1 U2192 ( .A(\iso14443a_inst/part3/initialisation_inst/pkt_received ), .B(n1908), .Q(n1909) );
  INHDLLX1 U2194 ( .A(n3798), .Q(n2231) );
  INHDLLX1 U2195 ( .A(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ), .Q(n2232)
         );
  NO3HDLLX1 U2196 ( .A(n3647), .B(n3650), .C(n2232), .Q(n2198) );
  INHDLLX1 U2197 ( .A(n3796), .Q(n2233) );
  AND6HDLLX1 U2198 ( .A(n3799), .B(n2231), .C(n3797), .D(n3653), .E(n3669), 
        .F(n2233), .Q(n1922) );
  NO2HDLLX1 U2199 ( .A(n3400), .B(n3671), .Q(n2223) );
  NA3HDLLX1 U2200 ( .A(n1922), .B(n3638), .C(n2223), .Q(n2213) );
  NA2HDLLX1 U2201 ( .A(n2949), .B(n1906), .Q(n2212) );
  AN21HDLLX1 U2202 ( .A(n2992), .B(n2213), .C(n2212), .Q(n2219) );
  NO2HDLLX1 U2203 ( .A(n1908), .B(n3913), .Q(n2062) );
  INHDLLX1 U2204 ( .A(n2062), .Q(n2242) );
  NO2HDLLX1 U2205 ( .A(n2947), .B(n2242), .Q(n2070) );
  NO2HDLLX1 U2206 ( .A(n2219), .B(n2070), .Q(n2069) );
  INHDLLX1 U2207 ( .A(n3820), .Q(n2804) );
  NO2HDLLX1 U2208 ( .A(n2062), .B(n2992), .Q(n1914) );
  NO2HDLLX1 U2209 ( .A(n1909), .B(n2062), .Q(n1913) );
  AN222HDLLX1 U2210 ( .A(n3687), .B(n1914), .C(n3408), .D(n2062), .E(n1913), 
        .F(uid_variable[2]), .Q(n1910) );
  INHDLLX1 U2211 ( .A(n2069), .Q(n1915) );
  AN222HDLLX1 U2214 ( .A(n3686), .B(n1914), .C(n3820), .D(n2062), .E(n1913), 
        .F(uid_variable[1]), .Q(n1911) );
  INHDLLX1 U2216 ( .A(n3819), .Q(n2243) );
  AN222HDLLX1 U2217 ( .A(n3685), .B(n1914), .C(n3818), .D(n2062), .E(n1913), 
        .F(\iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0] ), 
        .Q(n1916) );
  INHDLLX1 U2219 ( .A(n3792), .Q(n2225) );
  INHDLLX1 U2220 ( .A(n3707), .Q(n2874) );
  NO3HDLLX1 U2221 ( .A(n3708), .B(n3700), .C(n3703), .Q(n1918) );
  NO3HDLLX1 U2222 ( .A(n3701), .B(n3702), .C(n3738), .Q(n1917) );
  INHDLLX1 U2223 ( .A(n3704), .Q(n2870) );
  NO4I3HDLLX0 U2224 ( .AN(n1918), .BN(n1917), .CN(n2870), .D(n3581), .Q(n1921)
         );
  NO3HDLLX1 U2225 ( .A(n3705), .B(n3577), .C(n3706), .Q(n1920) );
  INHDLLX1 U2226 ( .A(n3578), .Q(n2765) );
  INHDLLX1 U2227 ( .A(n3709), .Q(n2760) );
  NA4HDLLX1 U2228 ( .A(n2765), .B(n2763), .C(n2760), .D(n2759), .Q(n1919) );
  INHDLLX1 U2230 ( .A(n2096), .Q(n2201) );
  NA2HDLLX1 U2231 ( .A(n1922), .B(n3547), .Q(n1923) );
  NO2HDLLX1 U2232 ( .A(n2201), .B(n1923), .Q(n1924) );
  INHDLLX1 U2233 ( .A(n1924), .Q(n2191) );
  NO2HDLLX1 U2234 ( .A(n3644), .B(n3641), .Q(n2787) );
  INHDLLX1 U2235 ( .A(n2787), .Q(n2786) );
  NA3HDLLX1 U2236 ( .A(n3792), .B(n3648), .C(n3793), .Q(n2800) );
  NO3HDLLX1 U2237 ( .A(n3794), .B(n2786), .C(n2800), .Q(n1925) );
  OR2HDLLX1 U2238 ( .A(n1923), .B(n1925), .Q(n2185) );
  INHDLLX1 U2239 ( .A(n3916), .Q(n2183) );
  NO2HDLLX1 U2240 ( .A(n3546), .B(n2183), .Q(n2205) );
  NA3HDLLX1 U2241 ( .A(n3549), .B(n2205), .C(n2206), .Q(n2190) );
  AN21HDLLX1 U2242 ( .A(n2191), .B(n2185), .C(n2190), .Q(n2053) );
  INHDLLX1 U2243 ( .A(n2053), .Q(n2810) );
  AN21HDLLX1 U2244 ( .A(n1925), .B(n1924), .C(n2209), .Q(n1932) );
  NO2HDLLX1 U2245 ( .A(n3798), .B(n3638), .Q(n2194) );
  INHDLLX1 U2246 ( .A(n3669), .Q(n1927) );
  NA4I2HDLLX1 U2247 ( .AN(n3795), .BN(n3639), .C(n3646), .D(n3649), .Q(n1926)
         );
  AN22HDLLX1 U2248 ( .A(n3796), .B(n1927), .C(n1926), .D(n2233), .Q(n1929) );
  INHDLLX1 U2249 ( .A(n3799), .Q(n2229) );
  AN31HDLLX1 U2251 ( .A(n2194), .B(n2223), .C(n1930), .D(n3549), .Q(n2182) );
  NA2HDLLX1 U2252 ( .A(n2205), .B(n2206), .Q(n1931) );
  NO3HDLLX1 U2253 ( .A(n1932), .B(n2182), .C(n1931), .Q(n2806) );
  INHDLLX1 U2255 ( .A(n2068), .Q(n2054) );
  NO2HDLLX1 U2258 ( .A(n2806), .B(n2053), .Q(n2812) );
  NA3HDLLX1 U2260 ( .A(n3741), .B(n2966), .C(n2720), .Q(n2055) );
  AN21HDLLX1 U2261 ( .A(n2812), .B(n2055), .C(n2947), .Q(n2801) );
  INHDLLX1 U2262 ( .A(n3668), .Q(n2790) );
  NA3HDLLX1 U2264 ( .A(n2810), .B(n2806), .C(n2953), .Q(n2802) );
  INHDLLX1 U2265 ( .A(n2802), .Q(n2056) );
  ON21HDLLX1 U2267 ( .A(n2225), .B(n2998), .C(n1934), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [0]) );
  ON22HDLLX0 U2268 ( .A(n1966), .B(n3480), .C(n2380), .D(n3462), .Q(n1935) );
  AN221HDLLX1 U2269 ( .A(n1966), .B(n3480), .C(n3462), .D(n2380), .E(n1935), 
        .Q(n1962) );
  INHDLLX1 U2270 ( .A(n3515), .Q(n2457) );
  ON22HDLLX0 U2271 ( .A(n2448), .B(n3806), .C(n2457), .D(n3810), .Q(n1936) );
  AN221HDLLX1 U2272 ( .A(n2448), .B(n3806), .C(n3810), .D(n2457), .E(n1936), 
        .Q(n1961) );
  INHDLLX1 U2273 ( .A(n3519), .Q(n1989) );
  ON22HDLLX0 U2274 ( .A(n2377), .B(n3830), .C(n1989), .D(n3800), .Q(n1937) );
  AN221HDLLX1 U2275 ( .A(n2377), .B(n3830), .C(n3800), .D(n1989), .E(n1937), 
        .Q(n1958) );
  ON22HDLLX0 U2276 ( .A(n1984), .B(n3414), .C(n2376), .D(n3802), .Q(n1938) );
  AN221HDLLX1 U2277 ( .A(n1984), .B(n3414), .C(n3802), .D(n2376), .E(n1938), 
        .Q(n1957) );
  ON22HDLLX0 U2278 ( .A(n1987), .B(n3849), .C(n2451), .D(n3808), .Q(n1939) );
  AN221HDLLX1 U2279 ( .A(n1987), .B(n3849), .C(n3808), .D(n2451), .E(n1939), 
        .Q(n1946) );
  ON22HDLLX0 U2280 ( .A(n2381), .B(n3828), .C(n2382), .D(n3861), .Q(n1940) );
  AN221HDLLX1 U2281 ( .A(n2381), .B(n3828), .C(n3861), .D(n2382), .E(n1940), 
        .Q(n1945) );
  ON22HDLLX0 U2282 ( .A(n1969), .B(n3847), .C(n1991), .D(n3804), .Q(n1941) );
  AN221HDLLX1 U2283 ( .A(n1969), .B(n3847), .C(n3804), .D(n1991), .E(n1941), 
        .Q(n1944) );
  INHDLLX1 U2284 ( .A(n3525), .Q(n1985) );
  ON22HDLLX0 U2285 ( .A(n1985), .B(n3444), .C(n2379), .D(n3430), .Q(n1942) );
  AN221HDLLX1 U2286 ( .A(n1985), .B(n3444), .C(n3430), .D(n2379), .E(n1942), 
        .Q(n1943) );
  NA4HDLLX1 U2287 ( .A(n1946), .B(n1945), .C(n1944), .D(n1943), .Q(n1956) );
  ON22HDLLX0 U2288 ( .A(n2384), .B(n3478), .C(n2415), .D(n3812), .Q(n1947) );
  AN221HDLLX1 U2289 ( .A(n2384), .B(n3478), .C(n3812), .D(n2415), .E(n1947), 
        .Q(n1954) );
  INHDLLX1 U2290 ( .A(n3628), .Q(n1982) );
  INHDLLX1 U2291 ( .A(n3533), .Q(n2383) );
  ON22HDLLX0 U2292 ( .A(n1982), .B(n3632), .C(n2383), .D(n3428), .Q(n1948) );
  AN221HDLLX1 U2293 ( .A(n1982), .B(n3632), .C(n3428), .D(n2383), .E(n1948), 
        .Q(n1953) );
  INHDLLX1 U2294 ( .A(n3535), .Q(n1980) );
  ON22HDLLX0 U2295 ( .A(n1980), .B(n3460), .C(n1977), .D(n3442), .Q(n1949) );
  AN221HDLLX1 U2296 ( .A(n1980), .B(n3460), .C(n3442), .D(n1977), .E(n1949), 
        .Q(n1952) );
  ON22HDLLX0 U2297 ( .A(n2378), .B(n3863), .C(n1967), .D(n3412), .Q(n1950) );
  AN221HDLLX1 U2298 ( .A(n2378), .B(n3863), .C(n3412), .D(n1967), .E(n1950), 
        .Q(n1951) );
  NA4HDLLX1 U2299 ( .A(n1954), .B(n1953), .C(n1952), .D(n1951), .Q(n1955) );
  INHDLLX1 U2301 ( .A(n3629), .Q(n2414) );
  MU2IHDLLX1 U2302 ( .IN0(n3629), .IN1(n2414), .S(n3832), .Q(n1959) );
  NA4HDLLX1 U2303 ( .A(n1962), .B(n1961), .C(n1960), .D(n1959), .Q(n2385) );
  INHDLLX1 U2304 ( .A(n3666), .Q(n2369) );
  NO2HDLLX1 U2305 ( .A(n3717), .B(n2518), .Q(n2049) );
  AN22HDLLX1 U2306 ( .A(n2451), .B(n3425), .C(n2414), .D(n3844), .Q(n1963) );
  ON221HDLLX1 U2307 ( .A(n2451), .B(n3425), .C(n2414), .D(n3844), .E(n1963), 
        .Q(n2002) );
  AN22HDLLX1 U2308 ( .A(n2457), .B(n3876), .C(n2448), .D(n3439), .Q(n1964) );
  ON221HDLLX1 U2309 ( .A(n2457), .B(n3876), .C(n2448), .D(n3439), .E(n1964), 
        .Q(n2001) );
  AN22HDLLX1 U2310 ( .A(n1967), .B(n3421), .C(n1966), .D(n3491), .Q(n1965) );
  ON221HDLLX1 U2311 ( .A(n1967), .B(n3421), .C(n1966), .D(n3491), .E(n1965), 
        .Q(n1975) );
  AN22HDLLX1 U2312 ( .A(n1969), .B(n3853), .C(n2381), .D(n3840), .Q(n1968) );
  ON221HDLLX1 U2313 ( .A(n1969), .B(n3853), .C(n2381), .D(n3840), .E(n1968), 
        .Q(n1974) );
  AN22HDLLX1 U2314 ( .A(n2379), .B(n3437), .C(n2380), .D(n3472), .Q(n1970) );
  ON221HDLLX1 U2315 ( .A(n2379), .B(n3437), .C(n2380), .D(n3472), .E(n1970), 
        .Q(n1973) );
  ON22HDLLX0 U2316 ( .A(n2382), .B(n3872), .C(n2383), .D(n3435), .Q(n1971) );
  AN221HDLLX1 U2317 ( .A(n2382), .B(n3872), .C(n3435), .D(n2383), .E(n1971), 
        .Q(n1972) );
  NA4I3HDLLX1 U2318 ( .AN(n1975), .BN(n1974), .CN(n1973), .D(n1972), .Q(n2000)
         );
  ON22HDLLX0 U2319 ( .A(n1977), .B(n3452), .C(n2384), .D(n3489), .Q(n1976) );
  AN221HDLLX1 U2320 ( .A(n1977), .B(n3452), .C(n3489), .D(n2384), .E(n1976), 
        .Q(n1979) );
  NA2HDLLX1 U2321 ( .A(n3666), .B(n3667), .Q(n2372) );
  AN21HDLLX1 U2322 ( .A(n1980), .B(n3470), .C(n2372), .Q(n1978) );
  ON211HDLLX0 U2323 ( .A(n1980), .B(n3470), .C(n1979), .D(n1978), .Q(n1998) );
  AN22HDLLX1 U2324 ( .A(n1982), .B(n3634), .C(n2415), .D(n3857), .Q(n1981) );
  ON221HDLLX1 U2325 ( .A(n1982), .B(n3634), .C(n2415), .D(n3857), .E(n1981), 
        .Q(n1997) );
  AN22HDLLX1 U2326 ( .A(n1985), .B(n3454), .C(n1984), .D(n3423), .Q(n1983) );
  ON221HDLLX1 U2327 ( .A(n1985), .B(n3454), .C(n1984), .D(n3423), .E(n1983), 
        .Q(n1995) );
  AN22HDLLX1 U2328 ( .A(n2378), .B(n3874), .C(n1987), .D(n3855), .Q(n1986) );
  ON221HDLLX1 U2329 ( .A(n2378), .B(n3874), .C(n1987), .D(n3855), .E(n1986), 
        .Q(n1994) );
  AN22HDLLX1 U2330 ( .A(n1989), .B(n3493), .C(n2376), .D(n3474), .Q(n1988) );
  ON221HDLLX1 U2331 ( .A(n1989), .B(n3493), .C(n2376), .D(n3474), .E(n1988), 
        .Q(n1993) );
  ON22HDLLX0 U2332 ( .A(n2377), .B(n3842), .C(n1991), .D(n3456), .Q(n1990) );
  AN221HDLLX1 U2333 ( .A(n2377), .B(n3842), .C(n3456), .D(n1991), .E(n1990), 
        .Q(n1992) );
  NA4I3HDLLX1 U2334 ( .AN(n1995), .BN(n1994), .CN(n1993), .D(n1992), .Q(n1996)
         );
  NO3HDLLX1 U2335 ( .A(n1998), .B(n1997), .C(n1996), .Q(n1999) );
  NA4I3HDLLX1 U2336 ( .AN(n2002), .BN(n2001), .CN(n2000), .D(n1999), .Q(n2495)
         );
  NA2HDLLX1 U2337 ( .A(n2369), .B(n2526), .Q(n2520) );
  ON21HDLLX1 U2338 ( .A(adc_conversion_complete), .B(n2520), .C(n3571), .Q(
        n2003) );
  NA3HDLLX1 U2339 ( .A(n2049), .B(n2495), .C(n2003), .Q(n2011) );
  AN31HDLLX1 U2340 ( .A(n3667), .B(n2004), .C(n2369), .D(n2011), .Q(n2005) );
  ON31HDLLX1 U2341 ( .A(n3667), .B(n2385), .C(n2369), .D(n2005), .Q(n2009) );
  INHDLLX1 U2342 ( .A(n2009), .Q(n2007) );
  INHDLLX1 U2343 ( .A(n3571), .Q(n2522) );
  NO3HDLLX1 U2344 ( .A(n3717), .B(n3571), .C(n2526), .Q(n2492) );
  AN32HDLLX1 U2345 ( .A(\adapter_inst/signal_control_inst/starts_adc_read ), 
        .B(n2492), .C(n3739), .D(n3666), .E(n2492), .Q(n2006) );
  AN22HDLLX1 U2346 ( .A(n2007), .B(n2522), .C(n2006), .D(n2009), .Q(
        \adapter_inst/signal_control_inst/state [2]) );
  NA4HDLLX1 U2347 ( .A(n2009), .B(n2526), .C(n2522), .D(n2927), .Q(n2008) );
  ON21HDLLX1 U2348 ( .A(n2009), .B(n2526), .C(n2008), .Q(
        \adapter_inst/signal_control_inst/state [0]) );
  NA4HDLLX1 U2349 ( .A(n2370), .B(n2386), .C(n2927), .D(n2009), .Q(n2010) );
  ON21HDLLX1 U2350 ( .A(n2011), .B(n2369), .C(n2010), .Q(
        \adapter_inst/signal_control_inst/state [1]) );
  INHDLLX1 U2352 ( .A(\adapter_inst/get_result_reply_args[adc_value][0] ), .Q(
        n2017) );
  AN21HDLLX1 U2353 ( .A(n3779), .B(n2637), .C(n2612), .Q(n2016) );
  NO3HDLLX1 U2354 ( .A(n3778), .B(n3779), .C(n3368), .Q(n2592) );
  NO2HDLLX1 U2355 ( .A(n3509), .B(n3512), .Q(n2013) );
  ON22HDLLX0 U2356 ( .A(n3511), .B(n2013), .C(n3510), .D(n3509), .Q(n2014) );
  AN22HDLLX1 U2357 ( .A(n2592), .B(n2014), .C(n2635), .D(n3919), .Q(n2015) );
  AN22HDLLX1 U2359 ( .A(n3622), .B(n3882), .C(n2625), .D(n2018), .Q(n2023) );
  INHDLLX1 U2360 ( .A(n3883), .Q(n2345) );
  NA2HDLLX1 U2361 ( .A(n3910), .B(n2615), .Q(n2606) );
  INHDLLX1 U2362 ( .A(n2023), .Q(n2019) );
  AN32HDLLX1 U2363 ( .A(n3399), .B(n2604), .C(n2606), .D(n2628), .E(n2019), 
        .Q(n2020) );
  ON21HDLLX1 U2367 ( .A(n2696), .B(n2713), .C(n2716), .Q(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.req ) );
  ON21HDLLX1 U2368 ( .A(n3570), .B(n2025), .C(n2024), .Q(n2026) );
  AN31HDLLX1 U2369 ( .A(n2965), .B(n2027), .C(n2026), .D(n3725), .Q(n2030) );
  INHDLLX1 U2370 ( .A(n2031), .Q(n2028) );
  AN22HDLLX1 U2371 ( .A(n2031), .B(n2030), .C(n2029), .D(n2028), .Q(
        \iso14443a_inst/part2/sd_inst/seq [0]) );
  AN222HDLLX1 U2372 ( .A(n3601), .B(n2041), .C(n3383), .D(n2040), .E(n2834), 
        .F(n3826), .Q(n2033) );
  AN222HDLLX1 U2375 ( .A(n3600), .B(n2041), .C(n3609), .D(n2040), .E(n2834), 
        .F(n3615), .Q(n2035) );
  AN222HDLLX1 U2378 ( .A(n3602), .B(n2041), .C(n3621), .D(n2040), .E(n2834), 
        .F(n3825), .Q(n2037) );
  AN222HDLLX1 U2381 ( .A(n3496), .B(n2041), .C(n3605), .D(n2040), .E(n2834), 
        .F(n3824), .Q(n2039) );
  AN222HDLLX1 U2384 ( .A(n3603), .B(n2041), .C(n3607), .D(n2040), .E(n2834), 
        .F(n3823), .Q(n2044) );
  INHDLLX1 U2388 ( .A(n3564), .Q(n2090) );
  NA3HDLLX1 U2389 ( .A(n3567), .B(n3719), .C(n3731), .Q(n2089) );
  NO2HDLLX1 U2390 ( .A(n2090), .B(n2089), .Q(n2088) );
  INHDLLX1 U2391 ( .A(n2132), .Q(n2046) );
  NA2HDLLX1 U2392 ( .A(n3568), .B(n2088), .Q(n2092) );
  OA211HDLLX0 U2393 ( .A(n3568), .B(n2088), .C(n2046), .D(n2092), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [4]) );
  AND2HDLLX0 U2394 ( .A(n3719), .B(n3731), .Q(n2087) );
  OA211HDLLX0 U2395 ( .A(n3567), .B(n2087), .C(n2046), .D(n2089), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [2]) );
  INHDLLX1 U2396 ( .A(n3563), .Q(n2093) );
  NO2HDLLX1 U2397 ( .A(n2093), .B(n2092), .Q(n2091) );
  NA2HDLLX1 U2398 ( .A(n3566), .B(n2091), .Q(n2689) );
  OA211HDLLX0 U2399 ( .A(n3566), .B(n2091), .C(n2046), .D(n2689), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [6]) );
  NO2HDLLX1 U2400 ( .A(n2965), .B(n2749), .Q(n2750) );
  AND2HDLLX0 U2401 ( .A(n2750), .B(n2047), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_trigger ) );
  INHDLLX1 U2402 ( .A(n2527), .Q(n2048) );
  AO32HDLLX0 U2403 ( .A(n2965), .B(n2049), .C(n2048), .D(n3403), .E(n2049), 
        .Q(\adapter_inst/signal_control_unexpected_pause ) );
  INHDLLX1 U2421 ( .A(n2812), .Q(n2791) );
  NA2HDLLX1 U2422 ( .A(n2806), .B(n2053), .Q(n2814) );
  AN21HDLLX1 U2423 ( .A(n2055), .B(n2054), .C(n2947), .Q(n2057) );
  AN21HDLLX1 U2425 ( .A(n2791), .B(n2814), .C(n2997), .Q(n2067) );
  NO2HDLLX1 U2434 ( .A(n2791), .B(n2996), .Q(n2808) );
  NO2HDLLX1 U2442 ( .A(n2212), .B(n2992), .Q(n2221) );
  INHDLLX1 U2443 ( .A(n2221), .Q(n2217) );
  NO2HDLLX1 U2444 ( .A(n2062), .B(n2217), .Q(n2071) );
  INHDLLX1 U2445 ( .A(n2071), .Q(n2064) );
  AN32HDLLX1 U2477 ( .A(n2080), .B(n2079), .C(n2965), .D(n2078), .E(n2079), 
        .Q(\iso14443a_inst/part2/sd_inst/seq_valid ) );
  NO3I1HDLLX1 U2478 ( .AN(n3658), .B(n3736), .C(n3735), .Q(n2082) );
  NA2HDLLX1 U2480 ( .A(n2134), .B(n3672), .Q(n2081) );
  INHDLLX1 U2481 ( .A(n3402), .Q(n2138) );
  NO3I1HDLLX1 U2483 ( .AN(n3658), .B(n3735), .C(n2137), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ) );
  NO3I2HDLLX1 U2484 ( .AN(n3402), .BN(n3735), .C(n3736), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ) );
  ON211HDLLX0 U2485 ( .A(n3672), .B(n3569), .C(n2082), .D(n2081), .Q(n2139) );
  NO2HDLLX1 U2486 ( .A(n2138), .B(n2139), .Q(
        \iso14443a_inst/part2_to_part3_rx_iface.data_valid ) );
  NO2HDLLX1 U2487 ( .A(n3732), .B(n3661), .Q(n2083) );
  NO3HDLLX1 U2489 ( .A(n2132), .B(n2083), .C(n2085), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [1]) );
  NO2HDLLX1 U2490 ( .A(n3565), .B(n2085), .Q(n2084) );
  AN211HDLLX1 U2491 ( .A(n3565), .B(n2085), .C(n2132), .D(n2084), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [2]) );
  NO2HDLLX1 U2492 ( .A(n2132), .B(n3732), .Q(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [0]) );
  NO2HDLLX1 U2493 ( .A(n2132), .B(n3731), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]) );
  AN211HDLLX1 U2496 ( .A(n2090), .B(n2089), .C(n2132), .D(n2088), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [3]) );
  AN211HDLLX1 U2497 ( .A(n2093), .B(n2092), .C(n2132), .D(n2091), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [5]) );
  INHDLLX1 U2498 ( .A(n3545), .Q(n2094) );
  NA3HDLLX1 U2499 ( .A(n3550), .B(n3683), .C(n2252), .Q(n2258) );
  NO2HDLLX1 U2500 ( .A(n2094), .B(n2258), .Q(\app_rx_iface.data_valid ) );
  NA2HDLLX1 U2501 ( .A(n3545), .B(\iso14443a_inst/part4/pkt_received ), .Q(
        n2256) );
  INHDLLX1 U2502 ( .A(n2256), .Q(\app_rx_iface.eoc ) );
  ON22HDLLX0 U2503 ( .A(n2096), .B(n2256), .C(n2095), .D(n2094), .Q(
        \app_rx_iface.error ) );
  NA3HDLLX1 U2504 ( .A(n2252), .B(n2096), .C(n3737), .Q(n2349) );
  NO2HDLLX1 U2505 ( .A(n2206), .B(n3549), .Q(n2350) );
  INHDLLX1 U2506 ( .A(n2350), .Q(n2363) );
  INHDLLX1 U2507 ( .A(n3543), .Q(n2263) );
  NO2HDLLX1 U2508 ( .A(n3544), .B(n2263), .Q(n2257) );
  INHDLLX1 U2509 ( .A(n3636), .Q(n2338) );
  ON211HDLLX0 U2510 ( .A(n3674), .B(n2338), .C(n3790), .D(n3791), .Q(n2097) );
  NO4I3HDLLX0 U2511 ( .AN(n2257), .BN(n3788), .CN(n2899), .D(n2097), .Q(n2108)
         );
  INHDLLX1 U2512 ( .A(n3887), .Q(n2348) );
  ON22HDLLX0 U2513 ( .A(n2345), .B(n3784), .C(n2348), .D(n3785), .Q(n2098) );
  AN221HDLLX1 U2514 ( .A(n2345), .B(n3784), .C(n3785), .D(n2348), .E(n2098), 
        .Q(n2107) );
  ON22HDLLX0 U2515 ( .A(n3881), .B(n2898), .C(n2897), .D(n3885), .Q(n2099) );
  AN221HDLLX1 U2516 ( .A(n2898), .B(n3881), .C(n2897), .D(n3885), .E(n2099), 
        .Q(n2106) );
  NA4HDLLX1 U2517 ( .A(n3745), .B(n3747), .C(n3746), .D(n3636), .Q(n2101) );
  NO3HDLLX1 U2518 ( .A(n3651), .B(n3647), .C(n3675), .Q(n2100) );
  NA4I3HDLLX1 U2519 ( .AN(n3640), .BN(n2101), .CN(n3643), .D(n3660), .Q(n2104)
         );
  NA4HDLLX1 U2520 ( .A(n2894), .B(n2893), .C(n2892), .D(n2904), .Q(n2103) );
  NA4HDLLX1 U2521 ( .A(n2903), .B(n2905), .C(n3780), .D(n3618), .Q(n2102) );
  AN211HDLLX1 U2522 ( .A(n3674), .B(n2104), .C(n3561), .D(n2102), .Q(n2105) );
  NA4HDLLX1 U2523 ( .A(n2108), .B(n2107), .C(n2106), .D(n2105), .Q(n2356) );
  INHDLLX1 U2524 ( .A(n3881), .Q(n2346) );
  INHDLLX1 U2525 ( .A(n3885), .Q(n2347) );
  NA4HDLLX1 U2526 ( .A(n2348), .B(n2346), .C(n2347), .D(n2898), .Q(n2113) );
  ON22HDLLX0 U2527 ( .A(n2345), .B(n3780), .C(n2346), .D(n3783), .Q(n2109) );
  AN221HDLLX1 U2528 ( .A(n2345), .B(n3780), .C(n3783), .D(n2346), .E(n2109), 
        .Q(n2110) );
  AN33HDLLX1 U2529 ( .A(n2110), .B(n3782), .C(n3885), .D(n2110), .E(n2347), 
        .F(n3748), .Q(n2112) );
  AN33HDLLX1 U2530 ( .A(n3787), .B(n3887), .C(n3781), .D(n3787), .E(n2905), 
        .F(n2348), .Q(n2111) );
  NA4HDLLX1 U2532 ( .A(n2363), .B(n2897), .C(n2356), .D(n2254), .Q(n2358) );
  NA4HDLLX1 U2533 ( .A(n3791), .B(n3785), .C(n3789), .D(n2900), .Q(n2858) );
  INHDLLX1 U2534 ( .A(n3399), .Q(n2362) );
  AN22HDLLX1 U2535 ( .A(n3399), .B(n2895), .C(n3784), .D(n2362), .Q(n2857) );
  NA4I3HDLLX1 U2536 ( .AN(n2358), .BN(n2858), .CN(n2114), .D(n2857), .Q(n2115)
         );
  NO2HDLLX1 U2537 ( .A(n2349), .B(n2115), .Q(app_resend_last) );
  INHDLLX1 U2538 ( .A(n2582), .Q(n2580) );
  NO3I2HDLLX1 U2539 ( .AN(n2580), .BN(n3513), .C(n2116), .Q(\app_tx_iface.req ) );
  NA4I2HDLLX1 U2540 ( .AN(n3622), .BN(n3677), .C(n2580), .D(n2586), .Q(n2117)
         );
  NO2HDLLX1 U2541 ( .A(n2606), .B(n2117), .Q(\iso14443a_inst/part4_deselect )
         );
  INHDLLX1 U2542 ( .A(n3723), .Q(n2519) );
  INHDLLX1 U2543 ( .A(\adapter_inst/rx_magic [4]), .Q(n2333) );
  INHDLLX1 U2544 ( .A(\adapter_inst/rx_magic [21]), .Q(n2322) );
  INHDLLX1 U2545 ( .A(\adapter_inst/rx_magic [22]), .Q(n2323) );
  INHDLLX1 U2546 ( .A(\adapter_inst/rx_magic [7]), .Q(n2335) );
  INHDLLX1 U2547 ( .A(\adapter_inst/rx_magic [3]), .Q(n2332) );
  INHDLLX1 U2548 ( .A(\adapter_inst/rx_error_flag ), .Q(n2552) );
  NA4HDLLX1 U2549 ( .A(n3904), .B(n3903), .C(n3902), .D(n3901), .Q(n2118) );
  NO3HDLLX1 U2550 ( .A(n3458), .B(n3476), .C(n2118), .Q(n2129) );
  NA4HDLLX1 U2551 ( .A(n3451), .B(n3852), .C(n3468), .D(n3486), .Q(n2124) );
  NA4HDLLX1 U2552 ( .A(n3420), .B(n3434), .C(n3488), .D(n3907), .Q(n2123) );
  NA2I1HDLLX1 U2553 ( .AN(n3623), .B(n3729), .Q(n2130) );
  NA4HDLLX1 U2554 ( .A(n3450), .B(n3432), .C(n3838), .D(n2130), .Q(n2122) );
  NO3HDLLX1 U2555 ( .A(n3871), .B(n3469), .C(n3859), .Q(n2120) );
  NO3HDLLX1 U2556 ( .A(n3433), .B(n3418), .C(n3562), .Q(n2119) );
  INHDLLX1 U2557 ( .A(\adapter_inst/rx_magic [0]), .Q(n2331) );
  NA4I3HDLLX1 U2559 ( .AN(n2124), .BN(n2123), .CN(n2122), .D(n2121), .Q(n2127)
         );
  INHDLLX1 U2560 ( .A(\adapter_inst/rx_magic [18]), .Q(n2321) );
  INHDLLX1 U2561 ( .A(\adapter_inst/rx_magic [16]), .Q(n2320) );
  INHDLLX1 U2562 ( .A(\adapter_inst/rx_magic [26]), .Q(n2316) );
  INHDLLX1 U2563 ( .A(\adapter_inst/rx_magic [25]), .Q(n2315) );
  NA4HDLLX1 U2564 ( .A(n3899), .B(n3898), .C(n3897), .D(n3896), .Q(n2125) );
  NO3HDLLX1 U2565 ( .A(n3851), .B(n3487), .C(n2125), .Q(n2126) );
  NA4I3HDLLX1 U2566 ( .AN(n3878), .BN(n2127), .CN(n3839), .D(n2126), .Q(n2128)
         );
  NO2HDLLX1 U2569 ( .A(n2319), .B(n2308), .Q(n2276) );
  NA2HDLLX1 U2570 ( .A(n2276), .B(n2277), .Q(n2302) );
  NO2HDLLX1 U2571 ( .A(n3542), .B(n2302), .Q(n2525) );
  NA4HDLLX1 U2572 ( .A(n2534), .B(n3816), .C(n3817), .D(n2525), .Q(n2536) );
  NO2HDLLX1 U2575 ( .A(n2519), .B(n2994), .Q(
        \adapter_inst/signal_control_result_read ) );
  NA2HDLLX1 U2576 ( .A(n2130), .B(n2977), .Q(\adapter_inst/send_reply ) );
  NO3HDLLX1 U2577 ( .A(n3565), .B(n3732), .C(n3661), .Q(n2133) );
  NO2HDLLX1 U2578 ( .A(n3560), .B(n2133), .Q(n2131) );
  AN211HDLLX1 U2579 ( .A(n3560), .B(n2133), .C(n2132), .D(n2131), .Q(
        \iso14443a_inst/part2/tx_inst/subcarrier ) );
  AN21HDLLX1 U2580 ( .A(n2135), .B(n2134), .C(n3725), .Q(n2136) );
  NO2HDLLX1 U2581 ( .A(n2965), .B(n2136), .Q(
        \iso14443a_inst/part2/sd_inst/idle ) );
  AO21HDLLX1 U2582 ( .A(n3658), .B(n2137), .C(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ), .Q(
        \iso14443a_inst/part2/sd_inst/in_frame ) );
  NO2HDLLX1 U2583 ( .A(n2878), .B(n2138), .Q(n2816) );
  INHDLLX1 U2584 ( .A(n2816), .Q(n2817) );
  NO2HDLLX1 U2585 ( .A(n2817), .B(n2139), .Q(n2140) );
  MU2IHDLLX1 U2586 ( .IN0(n2885), .IN1(n3672), .S(n2140), .Q(
        \iso14443a_inst/part2_to_part3_rx_iface.data[0] ) );
  AN21HDLLX1 U2587 ( .A(n2655), .B(n2159), .C(n2947), .Q(n2142) );
  MU2IHDLLX1 U2588 ( .IN0(n3657), .IN1(n2885), .S(n3401), .Q(n2146) );
  INHDLLX1 U2589 ( .A(n2142), .Q(n2141) );
  AN32HDLLX1 U2590 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        n2142), .C(n2146), .D(n2879), .E(n2141), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity ) );
  AN21HDLLX1 U2591 ( .A(n3559), .B(n2949), .C(n3724), .Q(n2143) );
  NO2HDLLX1 U2592 ( .A(n2157), .B(n2143), .Q(
        \iso14443a_inst/part3/framing_inst/ds_inst/seen_error ) );
  INHDLLX1 U2593 ( .A(n3557), .Q(n2149) );
  NA2HDLLX1 U2594 ( .A(n3555), .B(n2149), .Q(n2144) );
  AN32HDLLX1 U2595 ( .A(n3665), .B(n3752), .C(n2144), .D(n3404), .E(n3752), 
        .Q(n2145) );
  ON31HDLLX1 U2596 ( .A(n2159), .B(n2149), .C(n2146), .D(n2145), .Q(
        \iso14443a_inst/part3/rx_iface_bits_to_init.error ) );
  INHDLLX1 U2597 ( .A(\iso14443a_inst/part3/rx_iface_bits_to_init.error ), .Q(
        n2147) );
  ON22HDLLX0 U2598 ( .A(n2157), .B(n3752), .C(n2147), .D(n2947), .Q(n1784) );
  INHDLLX1 U2599 ( .A(n2159), .Q(n2158) );
  NA4HDLLX1 U2600 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        n2881), .C(n2882), .D(n3751), .Q(n2148) );
  ON31HDLLX1 U2601 ( .A(n3662), .B(n2158), .C(n2149), .D(n2148), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity ) );
  ON21HDLLX1 U2602 ( .A(n3662), .B(
        \iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .C(n2949), .Q(n2156)
         );
  NA3HDLLX1 U2603 ( .A(n2949), .B(
        \iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .C(n3656), .Q(n2152)
         );
  INHDLLX1 U2604 ( .A(n2152), .Q(n2150) );
  AN21HDLLX1 U2605 ( .A(n2881), .B(n2156), .C(n2150), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [0]) );
  NA3HDLLX1 U2606 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        n3556), .C(n3656), .Q(n2151) );
  INHDLLX1 U2607 ( .A(n2151), .Q(n2153) );
  AN21HDLLX1 U2608 ( .A(\iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .B(
        n2151), .C(n2156), .Q(n2154) );
  ON22HDLLX0 U2609 ( .A(n2153), .B(n2152), .C(n2154), .D(n2882), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [1]) );
  NA2HDLLX1 U2610 ( .A(n3751), .B(n2153), .Q(n2155) );
  ON22HDLLX0 U2611 ( .A(n2156), .B(n2155), .C(n2154), .D(n3751), .Q(n1780) );
  ON22HDLLX0 U2612 ( .A(n2157), .B(n2884), .C(n2947), .D(n2159), .Q(
        \iso14443a_inst/part3/framing_inst/fd_inst/data_received ) );
  OA22HDLLX0 U2613 ( .A(n2159), .B(n3657), .C(n3554), .D(n2158), .Q(
        \iso14443a_inst/part3/framing_inst/last_rx_bit ) );
  INHDLLX1 U2614 ( .A(n2160), .Q(n2162) );
  AN22HDLLX1 U2615 ( .A(n3553), .B(n2162), .C(n2163), .D(n2888), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [0]) );
  NO2HDLLX1 U2616 ( .A(n2888), .B(n3367), .Q(n2177) );
  INHDLLX1 U2617 ( .A(n2177), .Q(n2172) );
  NO2HDLLX1 U2618 ( .A(n2887), .B(n3553), .Q(n2175) );
  INHDLLX1 U2619 ( .A(n2175), .Q(n2168) );
  ON222HDLLX0 U2620 ( .A(n2172), .B(n2163), .C(n2162), .D(n2887), .E(n2168), 
        .F(n2161), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [1]) );
  NA2HDLLX1 U2621 ( .A(n2949), .B(
        \iso14443a_inst/part3/framing_inst/fd_inst/N50 ), .Q(n2164) );
  MU2IHDLLX1 U2622 ( .IN0(n2885), .IN1(n2926), .S(n2164), .Q(
        \iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ) );
  ON21HDLLX1 U2623 ( .A(n2166), .B(n2169), .C(n3654), .Q(n2165) );
  ON21HDLLX1 U2624 ( .A(n2166), .B(n2171), .C(n2165), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [7]) );
  ON21HDLLX1 U2625 ( .A(n2168), .B(n2169), .C(n3651), .Q(n2167) );
  ON21HDLLX1 U2626 ( .A(n2168), .B(n2171), .C(n2167), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [6]) );
  ON21HDLLX1 U2627 ( .A(n2172), .B(n2169), .C(n3650), .Q(n2170) );
  ON21HDLLX1 U2628 ( .A(n2172), .B(n2171), .C(n2170), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [5]) );
  INHDLLX1 U2629 ( .A(n2173), .Q(n2174) );
  AN22HDLLX1 U2630 ( .A(n2174), .B(n2926), .C(n2919), .D(n2173), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [3]) );
  NA2HDLLX1 U2631 ( .A(n2178), .B(n2175), .Q(n2176) );
  MU2IHDLLX1 U2632 ( .IN0(n2926), .IN1(n2921), .S(n2176), .Q(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [2]) );
  NA2HDLLX1 U2633 ( .A(n2178), .B(n2177), .Q(n2179) );
  MU2IHDLLX1 U2634 ( .IN0(n2926), .IN1(n2923), .S(n2179), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ) );
  NA2HDLLX1 U2635 ( .A(n2196), .B(n2180), .Q(n2181) );
  MU2IHDLLX1 U2636 ( .IN0(n2926), .IN1(n2925), .S(n2181), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ) );
  AN22HDLLX1 U2637 ( .A(n2206), .B(n2182), .C(n3916), .D(n2821), .Q(n2184) );
  NA22HDLLX1 U2638 ( .A(n2821), .B(n3728), .C(n2183), .Q(n2203) );
  NO4I3HDLLX0 U2641 ( .AN(n2898), .BN(n2338), .CN(n2928), .D(n3682), .Q(n2188)
         );
  NO4I3HDLLX0 U2642 ( .AN(n3789), .BN(n2257), .CN(n2896), .D(n2201), .Q(n2187)
         );
  NA4HDLLX1 U2643 ( .A(n3780), .B(n3781), .C(n3783), .D(n3782), .Q(n2186) );
  NA4HDLLX1 U2644 ( .A(n2352), .B(n2188), .C(n2187), .D(n2186), .Q(n2204) );
  NO2HDLLX1 U2645 ( .A(n2363), .B(n2204), .Q(n2767) );
  AN22HDLLX1 U2646 ( .A(n3550), .B(n2208), .C(n2205), .D(n2767), .Q(n2189) );
  ON31HDLLX1 U2647 ( .A(n2191), .B(n2190), .C(n2208), .D(n2189), .Q(
        \iso14443a_inst/part3/initialisation_inst/state [1]) );
  NO2HDLLX1 U2648 ( .A(n3792), .B(n3648), .Q(n2193) );
  INHDLLX1 U2649 ( .A(n3797), .Q(n2230) );
  INHDLLX1 U2651 ( .A(n3794), .Q(n2785) );
  INHDLLX1 U2652 ( .A(n3793), .Q(n2796) );
  NA4HDLLX1 U2653 ( .A(n2193), .B(n2192), .C(n2785), .D(n2796), .Q(n2200) );
  NA4HDLLX1 U2656 ( .A(n3669), .B(n2197), .C(n2196), .D(n2195), .Q(n2199) );
  ON31HDLLX1 U2657 ( .A(n2201), .B(n2200), .C(n2199), .D(n3916), .Q(n2202) );
  AO21HDLLX1 U2658 ( .A(n2203), .B(n2202), .C(n3639), .Q(
        \iso14443a_inst/part3/initialisation_inst/state_star ) );
  INHDLLX1 U2659 ( .A(n2208), .Q(n2211) );
  INHDLLX1 U2660 ( .A(n2204), .Q(n2207) );
  ON211HDLLX0 U2661 ( .A(n2207), .B(n2206), .C(n2205), .D(n2209), .Q(n2210) );
  AN22HDLLX1 U2662 ( .A(n2211), .B(n2210), .C(n2209), .D(n2208), .Q(
        \iso14443a_inst/part3/initialisation_inst/state [0]) );
  NO2HDLLX1 U2663 ( .A(n2213), .B(n2212), .Q(n2216) );
  INHDLLX1 U2664 ( .A(n2216), .Q(n2248) );
  INHDLLX1 U2689 ( .A(n3638), .Q(n2237) );
  NA3I1HDLLX1 U2690 ( .AN(n2224), .B(n2949), .C(n2223), .Q(n2228) );
  NO2HDLLX1 U2691 ( .A(n2237), .B(n2228), .Q(n2226) );
  NO2HDLLX1 U2701 ( .A(n3638), .B(n2228), .Q(n2234) );
  NA2HDLLX1 U2711 ( .A(n2251), .B(n2236), .Q(n2240) );
  NO2HDLLX1 U2712 ( .A(n3638), .B(n2236), .Q(n2245) );
  INHDLLX1 U2713 ( .A(n2245), .Q(n2241) );
  ON21HDLLX1 U2714 ( .A(n2237), .B(n2240), .C(n2241), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_count [0]) );
  AN32HDLLX1 U2715 ( .A(n2241), .B(n3400), .C(n2240), .D(n2239), .E(n2238), 
        .Q(\iso14443a_inst/part3/initialisation_inst/rx_count [1]) );
  AN221HDLLX1 U2716 ( .A(n3819), .B(n3655), .C(n2243), .D(n2926), .E(n2242), 
        .Q(n2250) );
  AN31HDLLX1 U2717 ( .A(n3671), .B(n3400), .C(n2245), .D(n2244), .Q(n2246) );
  ON21HDLLX1 U2718 ( .A(n2246), .B(n2947), .C(n3548), .Q(n2247) );
  AN22HDLLX1 U2719 ( .A(n2949), .B(n2250), .C(n2248), .D(n2247), .Q(
        \iso14443a_inst/part3/initialisation_inst/N61 ) );
  INHDLLX1 U2720 ( .A(n3547), .Q(n2249) );
  AN22HDLLX1 U2721 ( .A(n2949), .B(n2250), .C(n2249), .D(n2248), .Q(
        \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us ) );
  AO22HDLLX1 U2722 ( .A(n3546), .B(n2251), .C(n3558), .D(n2966), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_error_flag ) );
  NO2HDLLX1 U2723 ( .A(n3544), .B(n3543), .Q(n2339) );
  NA3HDLLX1 U2724 ( .A(n3787), .B(n3636), .C(n2339), .Q(n2343) );
  NO2HDLLX1 U2725 ( .A(n2350), .B(n3786), .Q(n2253) );
  NO3HDLLX1 U2726 ( .A(n3789), .B(n3788), .C(n2896), .Q(n2351) );
  NO3I2HDLLX1 U2727 ( .AN(n2901), .BN(n2351), .C(n3790), .Q(n2366) );
  NA4HDLLX1 U2728 ( .A(n2253), .B(n2366), .C(n3611), .D(n2252), .Q(n2344) );
  NO3I2HDLLX1 U2729 ( .AN(n2254), .BN(n2343), .C(n2344), .Q(\app_rx_iface.soc ) );
  INHDLLX1 U2730 ( .A(n2255), .Q(n2337) );
  AO31HDLLX1 U2731 ( .A(n3545), .B(n2337), .C(n2256), .D(\app_rx_iface.soc ), 
        .Q(\iso14443a_inst/part4/forward_to_app ) );
  AN21HDLLX1 U2732 ( .A(n2257), .B(n3636), .C(n2258), .Q(n2845) );
  INHDLLX1 U2733 ( .A(n2845), .Q(n2260) );
  NA2HDLLX1 U2734 ( .A(n2337), .B(n2260), .Q(n2340) );
  INHDLLX1 U2735 ( .A(n2258), .Q(n2262) );
  NA2HDLLX1 U2736 ( .A(n2262), .B(n2338), .Q(n2272) );
  ON21HDLLX1 U2737 ( .A(n2338), .B(n2340), .C(n2272), .Q(
        \iso14443a_inst/part4/rx_count [0]) );
  NA2HDLLX1 U2738 ( .A(n2272), .B(n2340), .Q(n2261) );
  NA2HDLLX1 U2739 ( .A(n3544), .B(n2261), .Q(n2259) );
  ON31HDLLX1 U2740 ( .A(n2338), .B(n3544), .C(n2260), .D(n2259), .Q(
        \iso14443a_inst/part4/rx_count [1]) );
  INHDLLX1 U2741 ( .A(n2261), .Q(n2264) );
  NA2HDLLX1 U2742 ( .A(n3636), .B(n2262), .Q(n2269) );
  NA2HDLLX1 U2743 ( .A(n3544), .B(n2263), .Q(n2265) );
  ON22HDLLX0 U2744 ( .A(n2264), .B(n2263), .C(n2269), .D(n2265), .Q(
        \iso14443a_inst/part4/rx_count [2]) );
  NO3HDLLX1 U2745 ( .A(n2950), .B(n2272), .C(n2265), .Q(n2268) );
  NO3I2HDLLX1 U2755 ( .AN(n2949), .BN(n2339), .C(n2269), .Q(n2271) );
  NO3I2HDLLX1 U2765 ( .AN(n2949), .BN(n2339), .C(n2272), .Q(n2273) );
  INHDLLX1 U2775 ( .A(n2276), .Q(n2275) );
  NA22HDLLX1 U2776 ( .A(n2281), .B(n3637), .C(n3542), .Q(n2274) );
  ON31HDLLX1 U2777 ( .A(n2275), .B(n2277), .C(n2281), .D(n2274), .Q(
        \adapter_inst/rx_count [4]) );
  OA21HDLLX0 U2778 ( .A(n2276), .B(n2281), .C(n2279), .Q(n2278) );
  ON22HDLLX0 U2779 ( .A(n2278), .B(n2277), .C(n2302), .D(n2281), .Q(
        \adapter_inst/rx_count [3]) );
  NO2HDLLX1 U2780 ( .A(n2286), .B(n3540), .Q(n2533) );
  INHDLLX1 U2781 ( .A(n2533), .Q(n2531) );
  ON21HDLLX1 U2782 ( .A(n3576), .B(n2285), .C(n2279), .Q(n2282) );
  AN32HDLLX1 U2783 ( .A(n3730), .B(n3540), .C(n2319), .D(n2282), .E(n3540), 
        .Q(n2280) );
  ON31HDLLX1 U2784 ( .A(n2319), .B(n2531), .C(n2281), .D(n2280), .Q(
        \adapter_inst/rx_count [2]) );
  INHDLLX1 U2785 ( .A(n2282), .Q(n2284) );
  NA2HDLLX1 U2786 ( .A(n3730), .B(n2319), .Q(n2283) );
  ON22HDLLX0 U2787 ( .A(n2284), .B(n2319), .C(n2286), .D(n2283), .Q(
        \adapter_inst/rx_count [1]) );
  NO3HDLLX1 U2788 ( .A(n3542), .B(n2878), .C(n2285), .Q(n2292) );
  NA3HDLLX1 U2789 ( .A(n3540), .B(n2292), .C(n2286), .Q(n2311) );
  NO2HDLLX1 U2790 ( .A(n2295), .B(n2311), .Q(n2287) );
  MU2HDLLX1 U2791 ( .IN0(n3635), .IN1(n3846), .S(n2287), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2[24] ) );
  INHDLLX1 U2792 ( .A(n2292), .Q(n2307) );
  NA2HDLLX1 U2793 ( .A(n3541), .B(n2319), .Q(n2299) );
  NO3HDLLX1 U2794 ( .A(n2308), .B(n2307), .C(n2299), .Q(n2288) );
  NO2HDLLX1 U2804 ( .A(n2311), .B(n2299), .Q(n2290) );
  NA2HDLLX1 U2814 ( .A(n2533), .B(n2292), .Q(n2326) );
  NO2HDLLX1 U2815 ( .A(n2295), .B(n2326), .Q(n2293) );
  NO2HDLLX1 U2826 ( .A(n2295), .B(n2329), .Q(n2296) );
  MU2HDLLX1 U2827 ( .IN0(n3633), .IN1(n3846), .S(n2296), .Q(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1[24] ) );
  NO2HDLLX1 U2828 ( .A(n2299), .B(n2326), .Q(n2297) );
  NO2HDLLX1 U2838 ( .A(n2299), .B(n2329), .Q(n2300) );
  NO2HDLLX1 U2848 ( .A(n2302), .B(n2307), .Q(n2304) );
  INHDLLX1 U2853 ( .A(n3811), .Q(n2501) );
  INHDLLX1 U2855 ( .A(n3809), .Q(n2513) );
  INHDLLX1 U2857 ( .A(n3807), .Q(n2504) );
  INHDLLX1 U2859 ( .A(n3805), .Q(n2482) );
  INHDLLX1 U2861 ( .A(n3803), .Q(n2485) );
  INHDLLX1 U2863 ( .A(n3801), .Q(n2489) );
  NO3HDLLX1 U2865 ( .A(n3541), .B(n2319), .C(n2311), .Q(n2305) );
  INHDLLX1 U2868 ( .A(\adapter_inst/set_signal_req_args[sync][1] ), .Q(n2471)
         );
  INHDLLX1 U2871 ( .A(\adapter_inst/set_signal_req_args[sync][3] ), .Q(n2473)
         );
  INHDLLX1 U2873 ( .A(\adapter_inst/set_signal_req_args[sync][4] ), .Q(n2475)
         );
  NO2HDLLX1 U2878 ( .A(n3539), .B(n3541), .Q(n2532) );
  INHDLLX1 U2879 ( .A(n2532), .Q(n2330) );
  NO3HDLLX1 U2880 ( .A(n2330), .B(n2308), .C(n2307), .Q(n2310) );
  INHDLLX1 U2883 ( .A(\adapter_inst/set_signal_req_args[sync][9] ), .Q(n2461)
         );
  INHDLLX1 U2886 ( .A(\adapter_inst/set_signal_req_args[sync][11] ), .Q(n2463)
         );
  INHDLLX1 U2888 ( .A(\adapter_inst/set_signal_req_args[sync][12] ), .Q(n2465)
         );
  INHDLLX1 U2891 ( .A(\adapter_inst/set_signal_req_args[sync][14] ), .Q(n2467)
         );
  INHDLLX1 U2893 ( .A(\adapter_inst/set_signal_req_args[sync][15] ), .Q(n2469)
         );
  NO2HDLLX1 U2895 ( .A(n2330), .B(n2311), .Q(n2313) );
  INHDLLX1 U2901 ( .A(\adapter_inst/rx_cmd [4]), .Q(n2546) );
  NO3HDLLX1 U2906 ( .A(n3541), .B(n2319), .C(n2326), .Q(n2317) );
  NO3HDLLX1 U2916 ( .A(n3541), .B(n2319), .C(n2329), .Q(n2324) );
  NO2HDLLX1 U2926 ( .A(n2330), .B(n2326), .Q(n2327) );
  NO2HDLLX1 U2936 ( .A(n2330), .B(n2329), .Q(n2336) );
  AN31HDLLX1 U2946 ( .A(n2339), .B(n2338), .C(n2337), .D(n2947), .Q(n2341) );
  NA22HDLLX1 U2947 ( .A(n2341), .B(n2340), .C(n3538), .Q(n2342) );
  ON31HDLLX1 U2948 ( .A(n2344), .B(n2947), .C(n2343), .D(n2342), .Q(
        \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte )
         );
  NA3HDLLX1 U2949 ( .A(n2949), .B(n2767), .C(n3737), .Q(n2355) );
  INHDLLX1 U2950 ( .A(n2355), .Q(n2361) );
  NO2HDLLX1 U2955 ( .A(n2947), .B(n2349), .Q(n2353) );
  NA3I2HDLLX1 U2956 ( .AN(n2356), .BN(n2350), .C(n2353), .Q(n2864) );
  NA2HDLLX1 U2957 ( .A(n2352), .B(n2351), .Q(n2859) );
  ON31HDLLX1 U2958 ( .A(n2928), .B(n2857), .C(n2858), .D(n2859), .Q(n2354) );
  NO2I1HDLLX1 U2959 ( .AN(n2353), .B(n2358), .Q(n2863) );
  ON21HDLLX1 U2960 ( .A(n2366), .B(n2354), .C(n2863), .Q(n2365) );
  NA3HDLLX1 U2961 ( .A(n2355), .B(n2864), .C(n2365), .Q(n2357) );
  MU2IHDLLX1 U2962 ( .IN0(n2588), .IN1(n2356), .S(n2357), .Q(
        \iso14443a_inst/part4/reply [0]) );
  INHDLLX1 U2963 ( .A(n2357), .Q(n2360) );
  AN22HDLLX1 U2964 ( .A(n2360), .B(n2359), .C(n2358), .D(n2357), .Q(
        \iso14443a_inst/part4/reply [1]) );
  AN21HDLLX1 U2965 ( .A(n2863), .B(n2366), .C(n2361), .Q(n2866) );
  INHDLLX1 U2966 ( .A(n2866), .Q(n2364) );
  AN32HDLLX1 U2967 ( .A(n3399), .B(n2364), .C(n2363), .D(n2362), .E(n2866), 
        .Q(\iso14443a_inst/part4/our_block_num ) );
  INHDLLX1 U2968 ( .A(n2365), .Q(n2368) );
  AN22HDLLX1 U2969 ( .A(n2368), .B(n2858), .C(n3910), .D(n2365), .Q(
        \iso14443a_inst/part4/replyStdBlock [0]) );
  NA2HDLLX1 U2970 ( .A(n2863), .B(n2366), .Q(n2367) );
  ON21HDLLX1 U2971 ( .A(n2368), .B(n2615), .C(n2367), .Q(
        \iso14443a_inst/part4/replyStdBlock [1]) );
  INHDLLX1 U2972 ( .A(n3562), .Q(n2551) );
  ON21HDLLX1 U2973 ( .A(n3637), .B(n3901), .C(n2551), .Q(
        \adapter_inst/rx_error_flag ) );
  NO3HDLLX1 U2974 ( .A(n3571), .B(n3667), .C(n2369), .Q(n2508) );
  AN211HDLLX1 U2975 ( .A(n2508), .B(n2385), .C(n3717), .D(n3571), .Q(n2374) );
  ON21HDLLX1 U2976 ( .A(n2371), .B(n3739), .C(n2370), .Q(n2373) );
  NA4HDLLX1 U2977 ( .A(n2374), .B(n2373), .C(n2520), .D(n2372), .Q(n2416) );
  NA2HDLLX1 U2978 ( .A(n2527), .B(n2965), .Q(n2419) );
  NA3HDLLX1 U2983 ( .A(n3629), .B(n3515), .C(n3526), .Q(n2453) );
  NO3HDLLX1 U2984 ( .A(n2448), .B(n2451), .C(n2453), .Q(n2443) );
  NA2HDLLX1 U2985 ( .A(n3517), .B(n2443), .Q(n2441) );
  NO2HDLLX1 U2986 ( .A(n2376), .B(n2441), .Q(n2436) );
  NA2HDLLX1 U2987 ( .A(n3519), .B(n2436), .Q(n2434) );
  NO2HDLLX1 U2988 ( .A(n2377), .B(n2434), .Q(n2431) );
  NA2HDLLX1 U2989 ( .A(n3521), .B(n2431), .Q(n2429) );
  NO2HDLLX1 U2990 ( .A(n2378), .B(n2429), .Q(n2426) );
  NA2HDLLX1 U2991 ( .A(n3523), .B(n2426), .Q(n2424) );
  NO2HDLLX1 U2992 ( .A(n2379), .B(n2424), .Q(n2421) );
  NA2HDLLX1 U2993 ( .A(n3525), .B(n2421), .Q(n2413) );
  NO2HDLLX1 U2994 ( .A(n2380), .B(n2413), .Q(n2410) );
  NA2HDLLX1 U2995 ( .A(n3528), .B(n2410), .Q(n2408) );
  NO2HDLLX1 U2996 ( .A(n2381), .B(n2408), .Q(n2405) );
  NA2HDLLX1 U2997 ( .A(n3530), .B(n2405), .Q(n2403) );
  NO2HDLLX1 U2998 ( .A(n2382), .B(n2403), .Q(n2400) );
  NA2HDLLX1 U2999 ( .A(n3532), .B(n2400), .Q(n2398) );
  NO2HDLLX1 U3000 ( .A(n2383), .B(n2398), .Q(n2394) );
  NA3HDLLX1 U3001 ( .A(n3535), .B(n3534), .C(n2394), .Q(n2391) );
  NO2HDLLX1 U3002 ( .A(n2384), .B(n2391), .Q(n2388) );
  NO2I1HDLLX1 U3003 ( .AN(n2508), .B(n2385), .Q(n2509) );
  AN32HDLLX1 U3004 ( .A(n2386), .B(n2927), .C(n2494), .D(n2509), .E(n2927), 
        .Q(n2387) );
  NA4HDLLX1 U3005 ( .A(n3628), .B(n2388), .C(n2419), .D(n2387), .Q(n2456) );
  ON21HDLLX1 U3006 ( .A(n3629), .B(n2375), .C(n2456), .Q(
        \adapter_inst/signal_control_inst/counter [0]) );
  NO22HDLLX0 U3008 ( .A(n3628), .B(n2388), .C(n2375), .Q(
        \adapter_inst/signal_control_inst/counter [24]) );
  INHDLLX1 U3010 ( .A(n2456), .Q(n2445) );
  AN31HDLLX1 U3011 ( .A(n2999), .B(n2391), .C(n3536), .D(n2445), .Q(n2390) );
  ON31HDLLX1 U3012 ( .A(n3536), .B(n2375), .C(n2391), .D(n2390), .Q(
        \adapter_inst/signal_control_inst/counter [23]) );
  NA2HDLLX1 U3013 ( .A(n3534), .B(n2394), .Q(n2393) );
  NO2HDLLX1 U3015 ( .A(n3534), .B(n2375), .Q(n2395) );
  ON21HDLLX1 U3016 ( .A(n2394), .B(n2375), .C(n2456), .Q(n2396) );
  ON21HDLLX1 U3017 ( .A(n2395), .B(n2396), .C(n3535), .Q(n2392) );
  ON31HDLLX1 U3018 ( .A(n3535), .B(n2375), .C(n2393), .D(n2392), .Q(
        \adapter_inst/signal_control_inst/counter [22]) );
  AO22HDLLX1 U3019 ( .A(n3534), .B(n2396), .C(n2395), .D(n2394), .Q(
        \adapter_inst/signal_control_inst/counter [21]) );
  NO2HDLLX1 U3020 ( .A(n3532), .B(n2375), .Q(n2399) );
  ON21HDLLX1 U3021 ( .A(n2400), .B(n2375), .C(n2456), .Q(n2401) );
  ON21HDLLX1 U3022 ( .A(n2399), .B(n2401), .C(n3533), .Q(n2397) );
  ON31HDLLX1 U3023 ( .A(n3533), .B(n2375), .C(n2398), .D(n2397), .Q(
        \adapter_inst/signal_control_inst/counter [20]) );
  AO22HDLLX1 U3024 ( .A(n3532), .B(n2401), .C(n2400), .D(n2399), .Q(
        \adapter_inst/signal_control_inst/counter [19]) );
  NO2HDLLX1 U3025 ( .A(n3530), .B(n2375), .Q(n2404) );
  ON21HDLLX1 U3026 ( .A(n2405), .B(n2375), .C(n2456), .Q(n2406) );
  ON21HDLLX1 U3027 ( .A(n2404), .B(n2406), .C(n3531), .Q(n2402) );
  ON31HDLLX1 U3028 ( .A(n3531), .B(n2375), .C(n2403), .D(n2402), .Q(
        \adapter_inst/signal_control_inst/counter [18]) );
  AO22HDLLX1 U3029 ( .A(n3530), .B(n2406), .C(n2405), .D(n2404), .Q(
        \adapter_inst/signal_control_inst/counter [17]) );
  NO2HDLLX1 U3030 ( .A(n3528), .B(n2375), .Q(n2409) );
  ON21HDLLX1 U3031 ( .A(n2410), .B(n2375), .C(n2456), .Q(n2411) );
  ON21HDLLX1 U3032 ( .A(n2409), .B(n2411), .C(n3529), .Q(n2407) );
  ON31HDLLX1 U3033 ( .A(n3529), .B(n2375), .C(n2408), .D(n2407), .Q(
        \adapter_inst/signal_control_inst/counter [16]) );
  AO22HDLLX1 U3034 ( .A(n3528), .B(n2411), .C(n2410), .D(n2409), .Q(
        \adapter_inst/signal_control_inst/counter [15]) );
  NO2HDLLX1 U3035 ( .A(n3525), .B(n2375), .Q(n2420) );
  ON21HDLLX1 U3036 ( .A(n2421), .B(n2375), .C(n2456), .Q(n2422) );
  ON21HDLLX1 U3037 ( .A(n2420), .B(n2422), .C(n3527), .Q(n2412) );
  ON31HDLLX1 U3038 ( .A(n3527), .B(n2375), .C(n2413), .D(n2412), .Q(
        \adapter_inst/signal_control_inst/counter [14]) );
  AN22HDLLX1 U3039 ( .A(n3629), .B(n2415), .C(n3526), .D(n2414), .Q(n2418) );
  INHDLLX1 U3040 ( .A(n2416), .Q(n2417) );
  AN31HDLLX1 U3041 ( .A(n2419), .B(n2418), .C(n2456), .D(n2417), .Q(
        \adapter_inst/signal_control_inst/counter [1]) );
  AO22HDLLX1 U3042 ( .A(n3525), .B(n2422), .C(n2421), .D(n2420), .Q(
        \adapter_inst/signal_control_inst/counter [13]) );
  NO2HDLLX1 U3043 ( .A(n3523), .B(n2375), .Q(n2425) );
  ON21HDLLX1 U3044 ( .A(n2426), .B(n2375), .C(n2456), .Q(n2427) );
  ON21HDLLX1 U3045 ( .A(n2425), .B(n2427), .C(n3524), .Q(n2423) );
  ON31HDLLX1 U3046 ( .A(n3524), .B(n2375), .C(n2424), .D(n2423), .Q(
        \adapter_inst/signal_control_inst/counter [12]) );
  AO22HDLLX1 U3047 ( .A(n3523), .B(n2427), .C(n2426), .D(n2425), .Q(
        \adapter_inst/signal_control_inst/counter [11]) );
  NO2HDLLX1 U3048 ( .A(n3521), .B(n2375), .Q(n2430) );
  ON21HDLLX1 U3049 ( .A(n2431), .B(n2375), .C(n2456), .Q(n2432) );
  ON21HDLLX1 U3050 ( .A(n2430), .B(n2432), .C(n3522), .Q(n2428) );
  ON31HDLLX1 U3051 ( .A(n3522), .B(n2375), .C(n2429), .D(n2428), .Q(
        \adapter_inst/signal_control_inst/counter [10]) );
  AO22HDLLX1 U3052 ( .A(n3521), .B(n2432), .C(n2431), .D(n2430), .Q(
        \adapter_inst/signal_control_inst/counter [9]) );
  NO2HDLLX1 U3053 ( .A(n3519), .B(n2375), .Q(n2435) );
  ON21HDLLX1 U3054 ( .A(n2436), .B(n2375), .C(n2456), .Q(n2437) );
  ON21HDLLX1 U3055 ( .A(n2435), .B(n2437), .C(n3520), .Q(n2433) );
  ON31HDLLX1 U3056 ( .A(n3520), .B(n2375), .C(n2434), .D(n2433), .Q(
        \adapter_inst/signal_control_inst/counter [8]) );
  AO22HDLLX1 U3057 ( .A(n3519), .B(n2437), .C(n2436), .D(n2435), .Q(
        \adapter_inst/signal_control_inst/counter [7]) );
  NO2HDLLX1 U3058 ( .A(n3517), .B(n2375), .Q(n2442) );
  ON21HDLLX1 U3059 ( .A(n2443), .B(n2375), .C(n2456), .Q(n2444) );
  ON21HDLLX1 U3060 ( .A(n2442), .B(n2444), .C(n3518), .Q(n2440) );
  ON31HDLLX1 U3061 ( .A(n3518), .B(n2375), .C(n2441), .D(n2440), .Q(
        \adapter_inst/signal_control_inst/counter [6]) );
  AO22HDLLX1 U3062 ( .A(n3517), .B(n2444), .C(n2443), .D(n2442), .Q(
        \adapter_inst/signal_control_inst/counter [5]) );
  AN21HDLLX1 U3063 ( .A(n2999), .B(n2453), .C(n2445), .Q(n2452) );
  NA2HDLLX1 U3064 ( .A(n2999), .B(n2451), .Q(n2450) );
  AN32HDLLX1 U3066 ( .A(n2452), .B(n3398), .C(n2450), .D(n2449), .E(n2448), 
        .Q(\adapter_inst/signal_control_inst/counter [4]) );
  ON22HDLLX0 U3067 ( .A(n2452), .B(n2451), .C(n2453), .D(n2450), .Q(
        \adapter_inst/signal_control_inst/counter [3]) );
  NA2HDLLX1 U3068 ( .A(n3629), .B(n3526), .Q(n2458) );
  NA2HDLLX1 U3069 ( .A(n2999), .B(n2453), .Q(n2455) );
  AN22HDLLX1 U3070 ( .A(n2458), .B(n2457), .C(n2456), .D(n2455), .Q(
        \adapter_inst/signal_control_inst/counter [2]) );
  NA3HDLLX1 U3145 ( .A(n2494), .B(n2927), .C(n3739), .Q(n2488) );
  AN22HDLLX1 U3147 ( .A(n3805), .B(n3445), .C(sens_config[0]), .D(n2482), .Q(
        n2484) );
  AN22HDLLX1 U3151 ( .A(n3803), .B(n3463), .C(sens_config[1]), .D(n2485), .Q(
        n2487) );
  AN22HDLLX1 U3155 ( .A(n3801), .B(n3481), .C(sens_config[2]), .D(n2489), .Q(
        n2491) );
  ON21HDLLX1 U3159 ( .A(n3666), .B(
        \adapter_inst/signal_control_inst/new_signals[adc_read] ), .C(n2492), 
        .Q(n2497) );
  NA2HDLLX1 U3160 ( .A(n2494), .B(n3739), .Q(n2510) );
  ON211HDLLX0 U3161 ( .A(n3571), .B(n2495), .C(n2927), .D(n2510), .Q(n2496) );
  MU2IHDLLX1 U3162 ( .IN0(n2962), .IN1(n2497), .S(n2496), .Q(n3966) );
  AN22HDLLX1 U3165 ( .A(n3811), .B(n3864), .C(adc_enable), .D(n2501), .Q(n2503) );
  AN22HDLLX1 U3168 ( .A(n3807), .B(n3431), .C(sens_enable), .D(n2504), .Q(
        n2506) );
  ON21HDLLX1 U3171 ( .A(n2508), .B(n3771), .C(n2927), .Q(n2512) );
  NO3I2HDLLX1 U3173 ( .AN(n2927), .BN(n2510), .C(n2509), .Q(n2511) );
  MU2IHDLLX1 U3174 ( .IN0(n2512), .IN1(n2960), .S(n2511), .Q(n3964) );
  AN22HDLLX1 U3175 ( .A(n3809), .B(n3415), .C(sens_read), .D(n2513), .Q(n2516)
         );
  OA33HDLLX1 U3179 ( .A(n2522), .B(n2944), .C(n2520), .D(n2519), .E(n2518), 
        .F(n3727), .Q(n2523) );
  NO2HDLLX1 U3180 ( .A(n3717), .B(n2523), .Q(
        \adapter_inst/signal_control_conversion_complete ) );
  NA3HDLLX1 U3182 ( .A(n2525), .B(n2524), .C(n2548), .Q(n2537) );
  NA4I3HDLLX1 U3183 ( .AN(n3740), .BN(n3467), .CN(n2537), .D(n3870), .Q(n2848)
         );
  AND2HDLLX0 U3184 ( .A(n2848), .B(n2553), .Q(n2549) );
  NA2HDLLX1 U3186 ( .A(n2527), .B(n2526), .Q(n2528) );
  NA4HDLLX1 U3188 ( .A(n3816), .B(n2534), .C(n2529), .D(n2548), .Q(n2530) );
  NO3HDLLX1 U3189 ( .A(n3542), .B(n2531), .C(n2530), .Q(n2850) );
  NA4HDLLX1 U3190 ( .A(n2534), .B(n2533), .C(n2532), .D(n3542), .Q(n2535) );
  NO3HDLLX1 U3191 ( .A(n3816), .B(n2548), .C(n2535), .Q(n2852) );
  ON31HDLLX1 U3192 ( .A(n3467), .B(n3740), .C(n2537), .D(n2536), .Q(n2544) );
  NA4HDLLX1 U3193 ( .A(n2962), .B(n2961), .C(n2959), .D(n2960), .Q(n2849) );
  NA2HDLLX1 U3194 ( .A(n2852), .B(n2849), .Q(n2543) );
  ON31HDLLX1 U3195 ( .A(n2850), .B(n2852), .C(n2544), .D(n2543), .Q(
        \adapter_inst/status_reply_args[flags][error] ) );
  INHDLLX1 U3200 ( .A(\adapter_inst/tx_msg[cmd][4] ), .Q(n2623) );
  NA2HDLLX1 U3205 ( .A(n2956), .B(n2553), .Q(n2853) );
  NA3HDLLX1 U3206 ( .A(n2956), .B(n2549), .C(n3403), .Q(n2550) );
  NA22HDLLX1 U3207 ( .A(n3624), .B(n2853), .C(n2550), .Q(
        \adapter_inst/status_reply_args[flags][unexpected_pause] ) );
  NO22HDLLX0 U3209 ( .A(n3623), .B(n2554), .C(n2553), .Q(
        \adapter_inst/last_rx_had_invalid_magic ) );
  INHDLLX1 U3226 ( .A(n3659), .Q(n2570) );
  INHDLLX1 U3227 ( .A(n3509), .Q(n2589) );
  AN22HDLLX1 U3228 ( .A(n3512), .B(n3509), .C(n2589), .D(n2569), .Q(n2575) );
  NO2I1HDLLX1 U3229 ( .AN(n2562), .B(n2557), .Q(n2572) );
  AN221HDLLX1 U3230 ( .A(n3778), .B(n2560), .C(n2559), .D(n3779), .E(n3368), 
        .Q(n2564) );
  AN21HDLLX1 U3231 ( .A(n3511), .B(n2562), .C(n2561), .Q(n2571) );
  MU2IHDLLX1 U3232 ( .IN0(n2572), .IN1(n2564), .S(n2571), .Q(n2563) );
  ON211HDLLX0 U3233 ( .A(n2572), .B(n2564), .C(n3512), .D(n2563), .Q(n2565) );
  AN21HDLLX1 U3234 ( .A(n2567), .B(n2575), .C(n2565), .Q(n2566) );
  ON21HDLLX1 U3235 ( .A(n2567), .B(n2575), .C(n2566), .Q(n2568) );
  OA22HDLLX0 U3236 ( .A(n3513), .B(n3726), .C(n2570), .D(n2568), .Q(
        \app_tx_iface.data_valid ) );
  NA2HDLLX1 U3237 ( .A(n3659), .B(n2568), .Q(n2577) );
  NA2I1HDLLX1 U3238 ( .AN(n3726), .B(n2577), .Q(n2576) );
  AN22HDLLX1 U3239 ( .A(n3512), .B(n2576), .C(n2570), .D(n2569), .Q(
        \adapter_inst/tx_idx [0]) );
  ON22HDLLX0 U3240 ( .A(n2571), .B(n2577), .C(n2590), .D(n2576), .Q(
        \adapter_inst/tx_idx [3]) );
  INHDLLX1 U3241 ( .A(n3510), .Q(n2574) );
  INHDLLX1 U3242 ( .A(n2572), .Q(n2573) );
  ON22HDLLX0 U3243 ( .A(n2574), .B(n2576), .C(n2573), .D(n2577), .Q(
        \adapter_inst/tx_idx [2]) );
  INHDLLX1 U3244 ( .A(n2575), .Q(n2578) );
  ON22HDLLX0 U3245 ( .A(n2578), .B(n2577), .C(n2589), .D(n2576), .Q(
        \adapter_inst/tx_idx [1]) );
  INHDLLX1 U3246 ( .A(n2647), .Q(n2644) );
  INHDLLX1 U3247 ( .A(n3397), .Q(n2579) );
  AN32HDLLX1 U3248 ( .A(n2581), .B(n2644), .C(n2580), .D(n2579), .E(n2644), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data_valid ) );
  NA3HDLLX1 U3249 ( .A(n3612), .B(n2586), .C(n3787), .Q(n2642) );
  AN21HDLLX1 U3250 ( .A(n2582), .B(n2644), .C(n2947), .Q(n2583) );
  MU2IHDLLX1 U3251 ( .IN0(n2907), .IN1(n2642), .S(n2583), .Q(
        \iso14443a_inst/part4/N211 ) );
  NO2HDLLX1 U3252 ( .A(n2947), .B(n2642), .Q(n2585) );
  NA2HDLLX1 U3260 ( .A(n2627), .B(n2586), .Q(n2605) );
  NO2HDLLX1 U3262 ( .A(n3910), .B(n2605), .Q(n2617) );
  AN21HDLLX1 U3263 ( .A(n3612), .B(n2588), .C(n2634), .Q(n2626) );
  NA3HDLLX1 U3264 ( .A(n3512), .B(n2590), .C(n2589), .Q(n2591) );
  NO2HDLLX1 U3265 ( .A(n2592), .B(n2591), .Q(n2619) );
  AN22HDLLX1 U3266 ( .A(n2636), .B(n3945), .C(n2635), .D(n3933), .Q(n2593) );
  NA22HDLLX1 U3267 ( .A(n2619), .B(n3713), .C(n2593), .Q(n2594) );
  AN211HDLLX1 U3268 ( .A(n3484), .B(n2637), .C(n2612), .D(n2594), .Q(n2595) );
  ON22HDLLX0 U3269 ( .A(n2595), .B(n2640), .C(n2907), .D(n3749), .Q(n2596) );
  INHDLLX1 U3272 ( .A(\adapter_inst/get_result_reply_args[adc_value][6] ), .Q(
        n2601) );
  AN21HDLLX1 U3273 ( .A(n3466), .B(n2637), .C(n2612), .Q(n2600) );
  AN22HDLLX1 U3274 ( .A(n2635), .B(n3931), .C(n2619), .D(n3712), .Q(n2599) );
  AN22HDLLX1 U3276 ( .A(n3622), .B(n3949), .C(n2625), .D(n2603), .Q(n2608) );
  AN22HDLLX1 U3280 ( .A(n2636), .B(n3943), .C(n2635), .D(n3929), .Q(n2610) );
  NA22HDLLX1 U3281 ( .A(n2619), .B(n3624), .C(n2610), .Q(n2611) );
  AN211HDLLX1 U3282 ( .A(n3814), .B(n2637), .C(n2612), .D(n2611), .Q(n2613) );
  INHDLLX1 U3283 ( .A(n2638), .Q(n2631) );
  ON21HDLLX1 U3284 ( .A(n2613), .B(n2640), .C(n2631), .Q(n2616) );
  INHDLLX1 U3288 ( .A(n2637), .Q(n2622) );
  AN22HDLLX1 U3289 ( .A(n2635), .B(n3927), .C(n2619), .D(n3514), .Q(n2621) );
  ON211HDLLX0 U3290 ( .A(n3894), .B(n2622), .C(n2621), .D(n2620), .Q(n2624) );
  AN32HDLLX1 U3291 ( .A(n2636), .B(n2625), .C(n3941), .D(n2624), .E(n2625), 
        .Q(n2630) );
  AN222HDLLX1 U3295 ( .A(n3416), .B(n2637), .C(n2636), .D(n3939), .E(n2635), 
        .F(n3925), .Q(n2641) );
  AN21HDLLX1 U3296 ( .A(n3622), .B(n3880), .C(n2638), .Q(n2639) );
  ON21HDLLX1 U3297 ( .A(n2641), .B(n2640), .C(n2639), .Q(n2645) );
  INHDLLX1 U3298 ( .A(n2642), .Q(n2643) );
  AN321HDLLX0 U3299 ( .A(n3612), .B(n2646), .C(n3881), .D(n2645), .E(n2644), 
        .F(n2643), .Q(n2651) );
  INHDLLX1 U3300 ( .A(n3621), .Q(n2650) );
  ON21HDLLX1 U3301 ( .A(n2648), .B(n2647), .C(n2957), .Q(n2649) );
  MU2IHDLLX1 U3302 ( .IN0(n2651), .IN1(n2650), .S(n2649), .Q(
        \iso14443a_inst/part4_to_part3_tx_iface.data [3]) );
  ON211HDLLX0 U3303 ( .A(n2821), .B(n3616), .C(n3734), .D(n2652), .Q(n2654) );
  ON21HDLLX1 U3304 ( .A(n3662), .B(n2653), .C(n2654), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_type ) );
  NA2HDLLX1 U3305 ( .A(n2655), .B(n2654), .Q(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ) );
  ON21HDLLX1 U3307 ( .A(n2965), .B(n2658), .C(n2955), .Q(n2679) );
  INHDLLX1 U3308 ( .A(n3508), .Q(n2684) );
  AN22HDLLX1 U3309 ( .A(n3508), .B(n2680), .C(n2679), .D(n2684), .Q(
        \iso14443a_inst/part2/sd_inst/counter [0]) );
  INHDLLX1 U3310 ( .A(n3505), .Q(n2677) );
  INHDLLX1 U3311 ( .A(n3394), .Q(n2673) );
  NA3HDLLX1 U3312 ( .A(n3508), .B(n3504), .C(n3393), .Q(n2676) );
  NO3HDLLX1 U3313 ( .A(n2677), .B(n2673), .C(n2676), .Q(n2666) );
  NA3HDLLX1 U3314 ( .A(n3395), .B(n3506), .C(n2666), .Q(n2663) );
  AN21HDLLX1 U3315 ( .A(n2680), .B(n2663), .C(n2679), .Q(n2665) );
  NA3I1HDLLX1 U3316 ( .AN(n2663), .B(n2659), .C(n2680), .Q(n2661) );
  NA2HDLLX1 U3317 ( .A(n2680), .B(n2664), .Q(n2662) );
  AN32HDLLX1 U3318 ( .A(n2665), .B(n2661), .C(n2662), .D(n2660), .E(n2661), 
        .Q(\iso14443a_inst/part2/sd_inst/counter [8]) );
  ON22HDLLX0 U3319 ( .A(n2665), .B(n2664), .C(n2663), .D(n2662), .Q(
        \iso14443a_inst/part2/sd_inst/counter [7]) );
  INHDLLX1 U3320 ( .A(n2666), .Q(n2670) );
  AN21HDLLX1 U3321 ( .A(n2680), .B(n2670), .C(n2679), .Q(n2672) );
  INHDLLX1 U3322 ( .A(n3506), .Q(n2671) );
  NA2HDLLX1 U3323 ( .A(n2680), .B(n2671), .Q(n2669) );
  NA3HDLLX1 U3324 ( .A(n3506), .B(n2680), .C(n2666), .Q(n2668) );
  AN32HDLLX1 U3325 ( .A(n2672), .B(n3395), .C(n2669), .D(n2668), .E(n2667), 
        .Q(\iso14443a_inst/part2/sd_inst/counter [6]) );
  ON22HDLLX0 U3326 ( .A(n2672), .B(n2671), .C(n2670), .D(n2669), .Q(
        \iso14443a_inst/part2/sd_inst/counter [5]) );
  AN21HDLLX1 U3327 ( .A(n2680), .B(n2676), .C(n2679), .Q(n2678) );
  NA2HDLLX1 U3328 ( .A(n2680), .B(n2677), .Q(n2675) );
  NA3I1HDLLX1 U3329 ( .AN(n2676), .B(n3505), .C(n2680), .Q(n2674) );
  AN32HDLLX1 U3330 ( .A(n2678), .B(n3394), .C(n2675), .D(n2674), .E(n2673), 
        .Q(\iso14443a_inst/part2/sd_inst/counter [4]) );
  ON22HDLLX0 U3331 ( .A(n2678), .B(n2677), .C(n2676), .D(n2675), .Q(
        \iso14443a_inst/part2/sd_inst/counter [3]) );
  AN21HDLLX1 U3332 ( .A(n2680), .B(n2684), .C(n2679), .Q(n2686) );
  INHDLLX1 U3333 ( .A(n3504), .Q(n2685) );
  NA2HDLLX1 U3334 ( .A(n2680), .B(n2685), .Q(n2683) );
  NA3HDLLX1 U3335 ( .A(n3508), .B(n3504), .C(n2680), .Q(n2682) );
  AN32HDLLX1 U3336 ( .A(n2686), .B(n3393), .C(n2683), .D(n2682), .E(n2681), 
        .Q(\iso14443a_inst/part2/sd_inst/counter [2]) );
  ON22HDLLX0 U3337 ( .A(n2686), .B(n2685), .C(n2684), .D(n2683), .Q(
        \iso14443a_inst/part2/sd_inst/counter [1]) );
  NO2HDLLX1 U3338 ( .A(n2688), .B(n2687), .Q(n2877) );
  INHDLLX1 U3339 ( .A(n3392), .Q(n2876) );
  INHDLLX1 U3340 ( .A(n3502), .Q(n2715) );
  AN221HDLLX1 U3341 ( .A(n3392), .B(n2877), .C(n2876), .D(n2715), .E(n3366), 
        .Q(\iso14443a_inst/part2/tx_inst/state [0]) );
  INHDLLX1 U3342 ( .A(n2877), .Q(n2692) );
  INHDLLX1 U3343 ( .A(n3366), .Q(n2691) );
  NO2HDLLX1 U3344 ( .A(n3502), .B(n2689), .Q(n2690) );
  ON33HDLLX1 U3345 ( .A(n3366), .B(n2692), .C(n2876), .D(n2691), .E(n2690), 
        .F(n3392), .Q(\iso14443a_inst/part2/tx_inst/state [1]) );
  AN31HDLLX1 U3346 ( .A(n2700), .B(n2714), .C(n2695), .D(n2769), .Q(n2699) );
  INHDLLX1 U3347 ( .A(n3385), .Q(n2778) );
  AO31HDLLX1 U3348 ( .A(n2693), .B(n2778), .C(n3617), .D(n2700), .Q(n2694) );
  AN21HDLLX1 U3349 ( .A(n3410), .B(n2694), .C(n3503), .Q(n2698) );
  ON31HDLLX1 U3350 ( .A(n2696), .B(n2713), .C(n2695), .D(n2716), .Q(n2697) );
  AN21HDLLX1 U3351 ( .A(n3503), .B(n3410), .C(n2697), .Q(n2712) );
  ON21HDLLX1 U3352 ( .A(n2698), .B(n2711), .C(n2712), .Q(n2704) );
  MU2IHDLLX1 U3353 ( .IN0(n2700), .IN1(n2699), .S(n2704), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [0]) );
  AN21HDLLX1 U3354 ( .A(n2768), .B(n2702), .C(n2701), .Q(n2705) );
  INHDLLX1 U3355 ( .A(n2704), .Q(n2707) );
  AN32HDLLX1 U3356 ( .A(n2705), .B(n2704), .C(n2703), .D(n2707), .E(n2711), 
        .Q(\iso14443a_inst/part3/framing_inst/fe_inst/state [1]) );
  AN22HDLLX1 U3357 ( .A(n2772), .B(n2706), .C(n3498), .D(n2782), .Q(n2709) );
  AN21HDLLX1 U3358 ( .A(n2709), .B(n2708), .C(n2707), .Q(n2710) );
  AO31HDLLX1 U3359 ( .A(n3503), .B(n2712), .C(n2711), .D(n2710), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [2]) );
  INHDLLX1 U3360 ( .A(n2713), .Q(n2718) );
  NO2HDLLX1 U3361 ( .A(n3391), .B(n2714), .Q(n2717) );
  AN22HDLLX1 U3362 ( .A(n2718), .B(n2717), .C(n2716), .D(n2715), .Q(
        \iso14443a_inst/part3_to_part2_tx_iface.data_valid ) );
  NA2HDLLX1 U3363 ( .A(n3741), .B(n2966), .Q(n2719) );
  ON21HDLLX1 U3364 ( .A(n2720), .B(n2719), .C(n3721), .Q(n2721) );
  NA2HDLLX1 U3365 ( .A(n2812), .B(n2721), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_valid ) );
  NA2HDLLX1 U3382 ( .A(n2748), .B(n2749), .Q(n2723) );
  INHDLLX1 U3383 ( .A(n2750), .Q(n2753) );
  AN22HDLLX1 U3384 ( .A(n3501), .B(n2723), .C(n2753), .D(n2908), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [0]) );
  INHDLLX1 U3385 ( .A(n3365), .Q(n2722) );
  NO2HDLLX1 U3386 ( .A(n2722), .B(n2908), .Q(n2727) );
  ON321HDLLX0 U3387 ( .A(n2724), .B(n2749), .C(n2727), .D(n2723), .E(n2722), 
        .F(n2748), .Q(\iso14443a_inst/part3/framing_inst/fdt_inst/count [1])
         );
  AN21HDLLX1 U3388 ( .A(n2727), .B(n3679), .C(n3390), .Q(n2725) );
  AN311HDLLX0 U3389 ( .A(n3390), .B(n3679), .C(n2727), .D(n2965), .E(n2725), 
        .Q(\iso14443a_inst/part3/framing_inst/fdt_inst/count [2]) );
  NA3HDLLX1 U3390 ( .A(n3390), .B(n3365), .C(n3501), .Q(n2731) );
  ON21HDLLX1 U3391 ( .A(n2749), .B(n2731), .C(n2748), .Q(n2730) );
  NA2HDLLX1 U3392 ( .A(n2750), .B(n3911), .Q(n2729) );
  ON22HDLLX0 U3393 ( .A(n2730), .B(n3911), .C(n2731), .D(n2729), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [3]) );
  INHDLLX1 U3395 ( .A(n3389), .Q(n2732) );
  AN32HDLLX1 U3396 ( .A(n2730), .B(n3389), .C(n2729), .D(n2728), .E(n2732), 
        .Q(\iso14443a_inst/part3/framing_inst/fdt_inst/count [4]) );
  NO3HDLLX1 U3397 ( .A(n3911), .B(n2732), .C(n2731), .Q(n2740) );
  INHDLLX1 U3398 ( .A(n2740), .Q(n2734) );
  ON21HDLLX1 U3399 ( .A(n2749), .B(n2734), .C(n2748), .Q(n2739) );
  NA2HDLLX1 U3400 ( .A(n2750), .B(n2735), .Q(n2738) );
  ON22HDLLX0 U3401 ( .A(n2739), .B(n2735), .C(n2734), .D(n2738), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [5]) );
  NA3HDLLX1 U3402 ( .A(n2750), .B(n3500), .C(n2740), .Q(n2737) );
  AN32HDLLX1 U3403 ( .A(n2739), .B(n3388), .C(n2738), .D(n2737), .E(n2736), 
        .Q(\iso14443a_inst/part3/framing_inst/fdt_inst/count [6]) );
  NA3HDLLX1 U3404 ( .A(n3500), .B(n3388), .C(n2740), .Q(n2742) );
  ON21HDLLX1 U3405 ( .A(n2749), .B(n2742), .C(n2748), .Q(n2746) );
  NA2HDLLX1 U3406 ( .A(n2750), .B(n2741), .Q(n2745) );
  ON22HDLLX0 U3407 ( .A(n2746), .B(n2741), .C(n2742), .D(n2745), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [7]) );
  INHDLLX1 U3408 ( .A(n2742), .Q(n2747) );
  NA3HDLLX1 U3409 ( .A(n2750), .B(n3499), .C(n2747), .Q(n2744) );
  INHDLLX1 U3410 ( .A(n3387), .Q(n2743) );
  AN32HDLLX1 U3411 ( .A(n2746), .B(n3387), .C(n2745), .D(n2744), .E(n2743), 
        .Q(\iso14443a_inst/part3/framing_inst/fdt_inst/count [8]) );
  NA3HDLLX1 U3412 ( .A(n3387), .B(n3499), .C(n2747), .Q(n2751) );
  ON21HDLLX1 U3413 ( .A(n2749), .B(n2751), .C(n2748), .Q(n2757) );
  NA2HDLLX1 U3414 ( .A(n2750), .B(n3912), .Q(n2756) );
  ON22HDLLX0 U3415 ( .A(n2757), .B(n3912), .C(n2756), .D(n2751), .Q(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [9]) );
  INHDLLX1 U3417 ( .A(n3386), .Q(n2754) );
  AN32HDLLX1 U3418 ( .A(n2757), .B(n3386), .C(n2756), .D(n2755), .E(n2754), 
        .Q(\iso14443a_inst/part3/framing_inst/fdt_inst/count [10]) );
  INHDLLX1 U3424 ( .A(n3706), .Q(n2869) );
  INHDLLX1 U3426 ( .A(n3577), .Q(n2871) );
  MU2HDLLX1 U3428 ( .IN0(n3618), .IN1(n2767), .S(n3737), .Q(
        \iso14443a_inst/part4/allow_pps ) );
  AN222HDLLX1 U3429 ( .A(n2769), .B(n3676), .C(n2768), .D(n3821), .E(n2777), 
        .F(n3582), .Q(n2774) );
  AN221HDLLX1 U3430 ( .A(n2772), .B(n2771), .C(n2782), .D(n2771), .E(n2770), 
        .Q(n2773) );
  MU2IHDLLX1 U3431 ( .IN0(n2774), .IN1(n3753), .S(n2773), .Q(n1308) );
  AO21HDLLX1 U3432 ( .A(n3617), .B(n2776), .C(n2775), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [0]) );
  NA2HDLLX1 U3433 ( .A(n2777), .B(n3670), .Q(n2780) );
  AN32HDLLX1 U3434 ( .A(n2781), .B(n3385), .C(n2780), .D(n2779), .E(n2778), 
        .Q(\iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [2]) );
  AO22HDLLX1 U3435 ( .A(n2842), .B(n3498), .C(n2783), .D(n2782), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ) );
  AN22HDLLX1 U3439 ( .A(n3794), .B(n2787), .C(n2786), .D(n2785), .Q(n2788) );
  INHDLLX1 U3441 ( .A(n2808), .Q(n2794) );
  ON21HDLLX1 U3442 ( .A(n2791), .B(n2790), .C(n2801), .Q(n2795) );
  NA2HDLLX1 U3443 ( .A(n3792), .B(n3648), .Q(n2797) );
  ON21HDLLX1 U3444 ( .A(n3792), .B(n3648), .C(n2797), .Q(n2792) );
  AN22HDLLX1 U3445 ( .A(n3497), .B(n2795), .C(n1933), .D(n2792), .Q(n2793) );
  ON31HDLLX1 U3446 ( .A(n3497), .B(n3668), .C(n2794), .D(n2793), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [1]) );
  AN32HDLLX1 U3447 ( .A(n2812), .B(n3384), .C(n3497), .D(n2795), .E(n3384), 
        .Q(n2799) );
  NA2HDLLX1 U3448 ( .A(n2797), .B(n2796), .Q(n2798) );
  AN32HDLLX1 U3449 ( .A(n2800), .B(n2799), .C(n2798), .D(n2998), .E(n2799), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [2]) );
  AN32HDLLX1 U3450 ( .A(n3379), .B(n2801), .C(n2810), .D(n3496), .E(n2996), 
        .Q(n2803) );
  ON211HDLLX0 U3451 ( .A(n2998), .B(n2804), .C(n2803), .D(n2802), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [2]) );
  NO2HDLLX1 U3452 ( .A(n2806), .B(n3407), .Q(n2811) );
  NO2HDLLX1 U3455 ( .A(n2812), .B(n2947), .Q(n2813) );
  MU2IHDLLX1 U3456 ( .IN0(n2815), .IN1(n2814), .S(n2813), .Q(
        \iso14443a_inst/part3/tx_append_crc_init ) );
  AN22HDLLX1 U3460 ( .A(n2953), .B(n2911), .C(n2910), .D(n2947), .Q(
        \app_rx_iface.data [7]) );
  AN22HDLLX1 U3461 ( .A(n2949), .B(n2913), .C(n2912), .D(n2947), .Q(
        \app_rx_iface.data [6]) );
  AN22HDLLX1 U3462 ( .A(n2953), .B(n2915), .C(n2914), .D(n2947), .Q(
        \app_rx_iface.data [5]) );
  AN22HDLLX1 U3463 ( .A(n2953), .B(n2917), .C(n3358), .D(n2947), .Q(
        \app_rx_iface.data [4]) );
  AN22HDLLX1 U3464 ( .A(n2953), .B(n2919), .C(n2918), .D(n2947), .Q(
        \app_rx_iface.data [3]) );
  INHDLLX1 U3468 ( .A(n3615), .Q(n2825) );
  AN22HDLLX1 U3469 ( .A(n2821), .B(n3363), .C(n3715), .D(n2966), .Q(n2824) );
  NO2HDLLX1 U3470 ( .A(n2822), .B(n2878), .Q(n2823) );
  MU2IHDLLX1 U3471 ( .IN0(n2825), .IN1(n2824), .S(n2823), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [7]) );
  NA22HDLLX1 U3472 ( .A(n3614), .B(n2833), .C(n2826), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cache_data ) );
  INHDLLX1 U3473 ( .A(n2836), .Q(n2828) );
  NA2HDLLX1 U3474 ( .A(n3714), .B(n2966), .Q(n2830) );
  AN22HDLLX1 U3475 ( .A(n3411), .B(n2833), .C(n2828), .D(n2830), .Q(n2829) );
  ON31HDLLX1 U3476 ( .A(n3411), .B(n2878), .C(n2840), .D(n2829), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]) );
  INHDLLX1 U3477 ( .A(n2830), .Q(n2832) );
  AN21HDLLX1 U3478 ( .A(n2832), .B(n3405), .C(n2831), .Q(n2837) );
  AN32HDLLX1 U3479 ( .A(n3411), .B(n3364), .C(n2834), .D(n2833), .E(n3364), 
        .Q(n2835) );
  ON321HDLLX0 U3480 ( .A(n2840), .B(n2839), .C(n2878), .D(n2837), .E(n2836), 
        .F(n2835), .Q(\iso14443a_inst/part3/framing_inst/s_inst/bit_count [1])
         );
  MU2HDLLX1 U3484 ( .IN0(n3738), .IN1(n3613), .S(n2842), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [15]) );
  INHDLLX1 U3489 ( .A(n2849), .Q(n2851) );
  AN21HDLLX1 U3490 ( .A(n2852), .B(n2851), .C(n2850), .Q(n2854) );
  INHDLLX1 U3492 ( .A(n2857), .Q(n2860) );
  AN32HDLLX1 U3493 ( .A(n2860), .B(n2859), .C(n2928), .D(n2858), .E(n2859), 
        .Q(n2862) );
  AN22HDLLX1 U3494 ( .A(n2863), .B(n2862), .C(n3612), .D(n2947), .Q(n2865) );
  NA3HDLLX1 U3495 ( .A(n2866), .B(n2865), .C(n2864), .Q(
        \iso14443a_inst/part4/send_reply ) );
  NO2I1HDLLX1 U3496 ( .AN(n2868), .B(n2867), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/idle ) );
  AND4HDLLX1 U3506 ( .A(n3502), .B(n3366), .C(n2877), .D(n2876), .Q(
        \iso14443a_inst/part3_to_part2_tx_iface.req ) );
  NO2HDLLX1 U2573 ( .A(n2977), .B(n2536), .Q(n2556) );
  INHDLLX1 U1836 ( .A(adc_conversion_complete), .Q(n2944) );
  INHDLLX1 U1842 ( .A(n2949), .Q(n2950) );
  BUHDLLX1 U1847 ( .A(rst_n), .Q(n2955) );
  BUHDLLX1 U1848 ( .A(rst_n), .Q(n2956) );
  BUHDLLX1 U1849 ( .A(rst_n), .Q(n2957) );
  INHDLLX1 U1851 ( .A(sens_enable), .Q(n2959) );
  INHDLLX1 U1852 ( .A(sens_read), .Q(n2960) );
  INHDLLX1 U1853 ( .A(adc_enable), .Q(n2961) );
  INHDLLX1 U1854 ( .A(adc_read), .Q(n2962) );
  INHDLLX1 U1855 ( .A(n3722), .Q(n2963) );
  INHDLLX1 U1856 ( .A(n3572), .Q(n2964) );
  INHDLLX1 U1857 ( .A(n2748), .Q(n2965) );
  INHDLLX1 U1858 ( .A(n2821), .Q(n2966) );
  INHDLLX1 U2017 ( .A(n2553), .Q(n2977) );
  INHDLLX1 U2766 ( .A(n2842), .Q(n2993) );
  INHDLLX1 U2795 ( .A(n2556), .Q(n2994) );
  INHDLLX1 U2816 ( .A(n2801), .Q(n2996) );
  INHDLLX1 U2829 ( .A(n2057), .Q(n2997) );
  INHDLLX1 U2839 ( .A(n1933), .Q(n2998) );
  INHDLLX1 U2849 ( .A(n2375), .Q(n2999) );
  INHDLLX1 U2433 ( .A(n2514), .Q(n2985) );
  OR3HDLLX1 U3065 ( .A(n2451), .B(n2375), .C(n2453), .Q(n2449) );
  NO2HDLLX1 U2256 ( .A(n2947), .B(n2054), .Q(n1933) );
  NO4I3HDLLX0 U2567 ( .AN(n3906), .BN(n3905), .CN(n2129), .D(n2128), .Q(n2553)
         );
  NO4I3HDLLX0 U2640 ( .AN(n3790), .BN(n3791), .CN(n2897), .D(n3784), .Q(n2352)
         );
  NO4I3HDLLX0 U2229 ( .AN(n2874), .BN(n1921), .CN(n1920), .D(n1919), .Q(n2096)
         );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_0 \clk_gate_adapter_inst/signal_control_inst/cached_sync_timing_reg  ( 
        .CLK(clk), .EN(n2985), .ENCLK(n3356), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_1 \clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2219), .ENCLK(n3338), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_2 \clk_gate_iso14443a_inst/part3/framing_inst/crc_inst/crc_a_inst/lfsr_reg  ( 
        .CLK(clk), .EN(n3320), .ENCLK(n3318), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_3 \clk_gate_adapter_inst/signal_control_inst/cached_adc_value_reg  ( 
        .CLK(clk), .EN(adc_conversion_complete), .ENCLK(n3300), .TE(net34671)
         );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_4 \clk_gate_adapter_inst/cached_adc_value_reg  ( 
        .CLK(clk), .EN(n2556), .ENCLK(n3298), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_5 \clk_gate_iso14443a_inst/part3/framing_inst/fe_inst/cached_crc_reg  ( 
        .CLK(clk), .EN(n3297), .ENCLK(n3295), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_6 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[3]  ( 
        .CLK(clk), .EN(n2057), .ENCLK(n3278), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_7 \clk_gate_adapter_inst/status_flags_reg[error]  ( 
        .CLK(clk), .EN(n3264), .ENCLK(n3262), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_8 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_iface.data_bits_reg  ( 
        .CLK(clk), .EN(n3255), .ENCLK(n3253), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_9 \clk_gate_iso14443a_inst/part4/rx_buffer_reg[2]  ( 
        .CLK(clk), .EN(n2268), .ENCLK(n3241), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_10 \clk_gate_iso14443a_inst/part4/rx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2271), .ENCLK(n3236), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_11 \clk_gate_iso14443a_inst/part4/rx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2273), .ENCLK(n3227), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_12 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n3217), .ENCLK(n3215), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_13 \clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2226), .ENCLK(n3206), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_14 \clk_gate_iso14443a_inst/part3/initialisation_inst/rx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2234), .ENCLK(n3201), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_15 \clk_gate_adapter_inst/rx_buffer_reg[9]  ( 
        .CLK(clk), .EN(n2297), .ENCLK(n3194), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_16 \clk_gate_adapter_inst/rx_buffer_reg[8]  ( 
        .CLK(clk), .EN(n2300), .ENCLK(n3192), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_17 \clk_gate_adapter_inst/rx_buffer_reg[7]  ( 
        .CLK(clk), .EN(n2304), .ENCLK(n3190), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_18 \clk_gate_adapter_inst/rx_buffer_reg[6]  ( 
        .CLK(clk), .EN(n2305), .ENCLK(n3181), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_19 \clk_gate_adapter_inst/rx_buffer_reg[5]  ( 
        .CLK(clk), .EN(n2310), .ENCLK(n3176), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_20 \clk_gate_adapter_inst/rx_buffer_reg[4]  ( 
        .CLK(clk), .EN(n2313), .ENCLK(n3169), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_21 \clk_gate_adapter_inst/rx_buffer_reg[3]  ( 
        .CLK(clk), .EN(n2317), .ENCLK(n3163), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_22 \clk_gate_adapter_inst/rx_buffer_reg[2]  ( 
        .CLK(clk), .EN(n2324), .ENCLK(n3159), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_23 \clk_gate_adapter_inst/rx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2327), .ENCLK(n3153), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_24 \clk_gate_adapter_inst/rx_buffer_reg[13]  ( 
        .CLK(clk), .EN(n2288), .ENCLK(n3151), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_25 \clk_gate_adapter_inst/rx_buffer_reg[12]  ( 
        .CLK(clk), .EN(n2290), .ENCLK(n3149), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_26 \clk_gate_adapter_inst/rx_buffer_reg[11]  ( 
        .CLK(clk), .EN(n2293), .ENCLK(n3147), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_27 \clk_gate_adapter_inst/rx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n2336), .ENCLK(n3145), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_28 \clk_gate_iso14443a_inst/part4/tx_buffer_reg[0]  ( 
        .CLK(clk), .EN(n3140), .ENCLK(n3138), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_29 \clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[0]_0  ( 
        .CLK(clk), .EN(n1915), .ENCLK(n3129), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_30 \clk_gate_iso14443a_inst/part3/framing_inst/s_inst/cached_data_reg  ( 
        .CLK(clk), .EN(n2045), .ENCLK(n3120), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_31 \clk_gate_iso14443a_inst/part4/tx_buffer_reg[1]  ( 
        .CLK(clk), .EN(n2585), .ENCLK(n3111), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_32 \clk_gate_iso14443a_inst/part4/check_need_to_forward_to_app_reg  ( 
        .CLK(clk), .EN(n2949), .ENCLK(n3109), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_33 \clk_gate_iso14443a_inst/part4/our_cid_reg  ( 
        .CLK(clk), .EN(n2361), .ENCLK(n3101), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_34 \clk_gate_iso14443a_inst/part3/initialisation_inst/tx_buffer_reg[4]  ( 
        .CLK(clk), .EN(n1933), .ENCLK(n3095), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_35 \clk_gate_iso14443a_inst/part3/initialisation_inst/ac_reply_buffer_reg[4]  ( 
        .CLK(clk), .EN(n2216), .ENCLK(n3093), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_36 \clk_gate_iso14443a_inst/part2/sd_inst/prev_is_soc_reg  ( 
        .CLK(clk), .EN(n3090), .ENCLK(n3088), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_37 \clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_config]  ( 
        .CLK(clk), .EN(n3087), .ENCLK(n3085), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_38 \clk_gate_adapter_inst/signal_control_inst/signals_reg[sens_read]  ( 
        .CLK(clk), .EN(n3084), .ENCLK(n3082), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_40 \clk_gate_iso14443a_inst/part4/app_rx_iface.data_reg  ( 
        .CLK(clk), .EN(n3079), .ENCLK(n3077), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_41 \clk_gate_iso14443a_inst/part4/reply_reg  ( 
        .CLK(clk), .EN(n3076), .ENCLK(n3074), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_42 \clk_gate_iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause_reg  ( 
        .CLK(clk), .EN(n3073), .ENCLK(n3071), .TE(net34671) );
  SNPS_CLOCK_GATE_HIGH_radiation_sensor_digital_top_FDT_TIMING_ADJUST0_SENSOR_VERSION1_ADC_VERSION1_43 \clk_gate_iso14443a_inst/part2/tx_inst/bc_inst/count_reg  ( 
        .CLK(clk), .EN(n3070), .ENCLK(n3068), .TE(net34671) );
  NO2HDLLX1 U1823 ( .A(n3719), .B(n2132), .Q(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [1]) );
  OR2HDLLX1 U1824 ( .A(n2132), .B(n3731), .Q(n3070) );
  ON311HDLLX0 U1837 ( .A(n3390), .B(n3365), .C(n3501), .D(n2748), .E(n3000), 
        .Q(n3073) );
  NA3HDLLX1 U1850 ( .A(n3390), .B(n3365), .C(n3501), .Q(n3000) );
  NA2I1HDLLX1 U1904 ( .AN(n2209), .B(n2947), .Q(n3076) );
  OR2HDLLX1 U1968 ( .A(n3274), .B(n2957), .Q(n3079) );
  ON211HDLLX0 U1969 ( .A(n3571), .B(n3001), .C(n2927), .D(n3002), .Q(n3084) );
  NA3HDLLX1 U2026 ( .A(n3515), .B(n3526), .C(n3629), .Q(n3002) );
  NO3I1HDLLX1 U2029 ( .AN(n2748), .B(n3667), .C(n3666), .Q(n3001) );
  NO2I1HDLLX1 U2161 ( .AN(n2553), .B(n2854), .Q(
        \adapter_inst/signal_control_start ) );
  NO2I1HDLLX1 U2179 ( .AN(n2553), .B(n2848), .Q(
        \adapter_inst/signal_control_abort ) );
  NA22HDLLX1 U2188 ( .A(n3538), .B(n2845), .C(n3003), .Q(
        \iso14443a_inst/part4/check_need_to_forward_to_app ) );
  NA2I1HDLLX1 U2190 ( .AN(n2272), .B(n2339), .Q(n3003) );
  AO22HDLLX1 U2212 ( .A(n3407), .B(n2070), .C(n3690), .D(n2071), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4] ) );
  AO22HDLLX1 U2215 ( .A(n3409), .B(n2070), .C(n3689), .D(n2071), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3] ) );
  AO22HDLLX1 U2218 ( .A(n3610), .B(n2070), .C(n3688), .D(n2071), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5] ) );
  NA22HDLLX1 U2366 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ), .B(
        n2070), .C(n2064), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6] ) );
  ON321HDLLX0 U2374 ( .A(n3005), .B(n2588), .C(n3537), .D(n3630), .E(n2605), 
        .F(n3006), .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [7]) );
  ON21HDLLX1 U2377 ( .A(n2638), .B(n2596), .C(n3007), .Q(n3006) );
  ON211HDLLX0 U2380 ( .A(n2605), .B(n3910), .C(n2588), .D(n3612), .Q(n3007) );
  INHDLLX1 U2383 ( .A(n3612), .Q(n3005) );
  ON21HDLLX1 U2386 ( .A(n2608), .B(n3008), .C(n3009), .Q(
        \iso14443a_inst/part4_to_part3_tx_iface.data [6]) );
  ON21HDLLX1 U2406 ( .A(n2646), .B(n3010), .C(n2627), .Q(n3009) );
  AN21HDLLX1 U2407 ( .A(n2604), .B(n2606), .C(n3011), .Q(n3010) );
  NA22HDLLX1 U2408 ( .A(n2608), .B(n2606), .C(n2586), .Q(n3011) );
  INHDLLX1 U2409 ( .A(n2626), .Q(n3008) );
  AN32HDLLX1 U2410 ( .A(n2631), .B(n3012), .C(n2630), .D(n3013), .E(n3012), 
        .Q(\iso14443a_inst/part4_to_part3_tx_iface.data [4]) );
  AN31HDLLX1 U2411 ( .A(n3537), .B(n2628), .C(n3014), .D(n2626), .Q(n3013) );
  NA3I2HDLLX1 U2412 ( .AN(n3537), .BN(n2588), .C(n3014), .Q(n3012) );
  INHDLLX1 U2413 ( .A(n2012), .Q(n3014) );
  MU2HDLLX1 U2414 ( .IN0(n3015), .IN1(n3016), .S(n3537), .Q(
        \iso14443a_inst/part4_to_part3_tx_iface.data [0]) );
  MU2IHDLLX1 U2415 ( .IN0(n2023), .IN1(n2020), .S(n3017), .Q(n3016) );
  NO2HDLLX1 U2416 ( .A(n3631), .B(n2012), .Q(n3017) );
  AN32HDLLX1 U2417 ( .A(n3631), .B(n3018), .C(n2345), .D(n2012), .E(n2023), 
        .Q(n3015) );
  INHDLLX1 U2418 ( .A(n2012), .Q(n3018) );
  ON21HDLLX1 U2419 ( .A(n3019), .B(n2012), .C(n3020), .Q(
        \iso14443a_inst/part4_to_part3_tx_iface.data [1]) );
  ON21HDLLX1 U2420 ( .A(n2012), .B(n3537), .C(n1888), .Q(n3020) );
  OA33HDLLX1 U2424 ( .A(n3021), .B(n3537), .C(n2588), .D(n3631), .E(n2628), 
        .F(n2359), .Q(n3019) );
  INHDLLX1 U2426 ( .A(n3887), .Q(n3021) );
  ON21HDLLX1 U2429 ( .A(n2647), .B(n3022), .C(n3023), .Q(
        \iso14443a_inst/part4_to_part3_tx_iface.data [5]) );
  ON21HDLLX1 U2430 ( .A(n2616), .B(n2615), .C(n2617), .Q(n3023) );
  INHDLLX1 U2432 ( .A(n2616), .Q(n3022) );
  ON21HDLLX1 U2435 ( .A(n1898), .B(n3024), .C(n3025), .Q(
        \iso14443a_inst/part4_to_part3_tx_iface.data [2]) );
  NA4I3HDLLX1 U2436 ( .AN(n2012), .BN(n3537), .CN(n2588), .D(n3885), .Q(n3025)
         );
  AN221HDLLX1 U2437 ( .A(n3631), .B(n3537), .C(n2628), .D(n3537), .E(n2012), 
        .Q(n3024) );
  AO32HDLLX0 U2438 ( .A(n3374), .B(n2057), .C(n3026), .D(n1933), .E(n3686), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[1][1] ) );
  NA2HDLLX1 U2439 ( .A(n2814), .B(n2791), .Q(n3026) );
  AO32HDLLX0 U2440 ( .A(n3372), .B(n2057), .C(n3027), .D(n1933), .E(n3689), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[1][3] ) );
  NA2HDLLX1 U2447 ( .A(n2814), .B(n2791), .Q(n3027) );
  AO32HDLLX0 U2448 ( .A(n3371), .B(n2057), .C(n3028), .D(n1933), .E(n3690), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[1][4] ) );
  NA2HDLLX1 U2449 ( .A(n2814), .B(n2791), .Q(n3028) );
  NO2HDLLX1 U2450 ( .A(n2947), .B(n3029), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][0] ) );
  AN22HDLLX1 U2451 ( .A(n3030), .B(n3375), .C(n3685), .D(n3031), .Q(n3029) );
  INHDLLX1 U2452 ( .A(n2054), .Q(n3031) );
  AN22HDLLX1 U2453 ( .A(n2055), .B(n2054), .C(n2791), .D(n2814), .Q(n3030) );
  AO32HDLLX0 U2455 ( .A(n3373), .B(n2057), .C(n3032), .D(n1933), .E(n3687), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[1][2] ) );
  NA2HDLLX1 U2456 ( .A(n2814), .B(n2791), .Q(n3032) );
  AO31HDLLX1 U2457 ( .A(n2057), .B(n3370), .C(n3033), .D(n3218), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][5] ) );
  NA2HDLLX1 U2461 ( .A(n2791), .B(n2814), .Q(n3033) );
  ON21HDLLX1 U2462 ( .A(n2947), .B(n2054), .C(n2059), .Q(n3214) );
  AND2HDLLX0 U2465 ( .A(n1933), .B(n3688), .Q(n3218) );
  NO2HDLLX1 U2466 ( .A(n2054), .B(n2788), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [2]) );
  NA22HDLLX1 U2467 ( .A(n3818), .B(n1933), .C(n3034), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [1]) );
  NA2I1HDLLX1 U2468 ( .AN(n2791), .B(n3382), .Q(n3034) );
  NA22HDLLX1 U2469 ( .A(n3408), .B(n1933), .C(n3035), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [3]) );
  NA2I1HDLLX1 U2470 ( .AN(n2791), .B(n3381), .Q(n3035) );
  NA22HDLLX1 U2471 ( .A(n3409), .B(n1933), .C(n3036), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [4]) );
  NA2I1HDLLX1 U2472 ( .AN(n2791), .B(n3380), .Q(n3036) );
  NA22HDLLX1 U2473 ( .A(n3610), .B(n1933), .C(n3037), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [6]) );
  NA2I1HDLLX1 U2474 ( .AN(n2791), .B(n3604), .Q(n3037) );
  NA22HDLLX1 U2475 ( .A(n3819), .B(n1933), .C(n3038), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [0]) );
  NA2I1HDLLX1 U2476 ( .AN(n2791), .B(n3716), .Q(n3038) );
  NA2I1HDLLX1 U2495 ( .AN(n3256), .B(n3039), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [7]) );
  NA2I1HDLLX1 U2574 ( .AN(n2791), .B(n3604), .Q(n3039) );
  ON21HDLLX1 U2665 ( .A(n2810), .B(n2811), .C(n3040), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data [5]) );
  NA2HDLLX1 U2667 ( .A(n3406), .B(n2812), .Q(n3040) );
  AN211HDLLX1 U2669 ( .A(n3641), .B(n3644), .C(n2998), .D(n3041), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [1]) );
  NO2HDLLX1 U2670 ( .A(n3641), .B(n3644), .Q(n3041) );
  NO2I1HDLLX1 U2671 ( .AN(n3641), .B(n2054), .Q(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [0]) );
  NA2I1HDLLX1 U2672 ( .AN(n3256), .B(n2996), .Q(n3255) );
  AND2HDLLX0 U2674 ( .A(n1933), .B(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ), .Q(
        n3256) );
  AND2HDLLX0 U2675 ( .A(n2848), .B(n3723), .Q(
        \adapter_inst/status_reply_args[flags][conv_complete] ) );
  AND2HDLLX0 U2676 ( .A(n2848), .B(n2528), .Q(
        \adapter_inst/status_reply_args[flags][already_busy] ) );
  AO32HDLLX0 U2677 ( .A(n3274), .B(n2068), .C(n3691), .D(n3947), .E(n3042), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[3][0] ) );
  INHDLLX1 U2678 ( .A(n2068), .Q(n3042) );
  AO32HDLLX0 U2679 ( .A(n3274), .B(n2068), .C(n3697), .D(n3890), .E(n3043), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[3][1] ) );
  INHDLLX1 U2680 ( .A(n2068), .Q(n3043) );
  AO32HDLLX0 U2681 ( .A(n3274), .B(n2068), .C(n3699), .D(n3888), .E(n3044), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[3][2] ) );
  INHDLLX1 U2682 ( .A(n2068), .Q(n3044) );
  AO32HDLLX0 U2683 ( .A(n3274), .B(n2068), .C(n3695), .D(n3378), .E(n3045), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[2][0] ) );
  INHDLLX1 U2684 ( .A(n2068), .Q(n3045) );
  AO32HDLLX0 U2685 ( .A(n3274), .B(n2068), .C(n3696), .D(n3377), .E(n3046), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[2][1] ) );
  INHDLLX1 U2686 ( .A(n2068), .Q(n3046) );
  AO32HDLLX0 U2687 ( .A(n3274), .B(n2068), .C(n3698), .D(n3376), .E(n3047), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2] ) );
  INHDLLX1 U2688 ( .A(n2068), .Q(n3047) );
  AO32HDLLX0 U2693 ( .A(n3274), .B(n2068), .C(n3693), .D(n3711), .E(n3048), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[2][3] ) );
  INHDLLX1 U2694 ( .A(n2068), .Q(n3048) );
  AO32HDLLX0 U2695 ( .A(n3274), .B(n2068), .C(n3694), .D(n3597), .E(n3049), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[2][4] ) );
  INHDLLX1 U2696 ( .A(n2068), .Q(n3049) );
  AO32HDLLX0 U2697 ( .A(n3692), .B(n2068), .C(n3274), .D(n3710), .E(n3050), 
        .Q(\iso14443a_inst/part3/initialisation_inst/tx_buffer[2][5] ) );
  INHDLLX1 U2698 ( .A(n2068), .Q(n3050) );
  INHDLLX1 U2699 ( .A(n2947), .Q(n3274) );
  NO2I1HDLLX1 U2700 ( .AN(n3754), .B(n2054), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][3] ) );
  NO2I1HDLLX1 U2703 ( .AN(n3754), .B(n2054), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][5] ) );
  ON21HDLLX1 U2704 ( .A(n2054), .B(n3051), .C(n2068), .Q(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4] ) );
  INHDLLX1 U2705 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ), .Q(
        n3051) );
  NA22HDLLX1 U2706 ( .A(n3613), .B(n2050), .C(n3052), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [14]) );
  NA2I1HDLLX1 U2707 ( .AN(n2842), .B(n3702), .Q(n3052) );
  NA22HDLLX1 U2708 ( .A(n3596), .B(n2050), .C(n3053), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [13]) );
  NA2I1HDLLX1 U2709 ( .AN(n2842), .B(n3701), .Q(n3053) );
  NA22HDLLX1 U2710 ( .A(n3595), .B(n2050), .C(n3054), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [12]) );
  NA2I1HDLLX1 U2747 ( .AN(n2842), .B(n3709), .Q(n3054) );
  NA22HDLLX1 U2748 ( .A(n3594), .B(n2050), .C(n3055), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [11]) );
  NA2I1HDLLX1 U2749 ( .AN(n2842), .B(n3580), .Q(n3055) );
  NA22HDLLX1 U2750 ( .A(n3593), .B(n2050), .C(n3056), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [10]) );
  NA2I1HDLLX1 U2751 ( .AN(n2842), .B(n3581), .Q(n3056) );
  NA22HDLLX1 U2752 ( .A(n3592), .B(n2050), .C(n3057), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [9]) );
  NA2I1HDLLX1 U2753 ( .AN(n2842), .B(n3703), .Q(n3057) );
  NA22HDLLX1 U2754 ( .A(n3591), .B(n2050), .C(n3058), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [8]) );
  NA2I1HDLLX1 U2757 ( .AN(n2842), .B(n3700), .Q(n3058) );
  NA22HDLLX1 U2758 ( .A(n3590), .B(n2050), .C(n3059), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [7]) );
  NA2I1HDLLX1 U2759 ( .AN(n2842), .B(n3708), .Q(n3059) );
  NA22HDLLX1 U2760 ( .A(n3589), .B(n2050), .C(n3060), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [6]) );
  NA2I1HDLLX1 U2761 ( .AN(n2842), .B(n3704), .Q(n3060) );
  NA22HDLLX1 U2762 ( .A(n3588), .B(n2050), .C(n3061), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [5]) );
  NA2I1HDLLX1 U2763 ( .AN(n2842), .B(n3706), .Q(n3061) );
  NA22HDLLX1 U2764 ( .A(n3587), .B(n2050), .C(n3062), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [4]) );
  NA2I1HDLLX1 U2767 ( .AN(n2842), .B(n3579), .Q(n3062) );
  NA22HDLLX1 U2768 ( .A(n3586), .B(n2050), .C(n3063), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [3]) );
  NA2I1HDLLX1 U2769 ( .AN(n2842), .B(n3578), .Q(n3063) );
  NA22HDLLX1 U2770 ( .A(n3585), .B(n2050), .C(n3064), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [2]) );
  NA2I1HDLLX1 U2771 ( .AN(n2842), .B(n3577), .Q(n3064) );
  NA22HDLLX1 U2772 ( .A(n3584), .B(n2050), .C(n3065), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [1]) );
  NA2I1HDLLX1 U2773 ( .AN(n2842), .B(n3707), .Q(n3065) );
  NA22HDLLX1 U2774 ( .A(n3583), .B(n2050), .C(n3066), .Q(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [0]) );
  NA2I1HDLLX1 U2796 ( .AN(n2842), .B(n3705), .Q(n3066) );
  OR2HDLLX1 U2797 ( .A(n2993), .B(n2050), .Q(n3297) );
  MU2HDLLX1 U2798 ( .IN0(n3308), .IN1(
        \iso14443a_inst/part3/framing_inst/crc [15]), .S(n2759), .Q(
        \iso14443a_inst/part3/framing_inst/crc [10]) );
  NO2I1HDLLX1 U2799 ( .AN(n3701), .B(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [12]) );
  NO3HDLLX1 U2800 ( .A(n2760), .B(n3722), .C(n2964), .Q(
        \iso14443a_inst/part3/framing_inst/crc [11]) );
  NO2I1HDLLX1 U2801 ( .AN(n3700), .B(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [7]) );
  NO3HDLLX1 U2802 ( .A(n2869), .B(n3722), .C(n2964), .Q(
        \iso14443a_inst/part3/framing_inst/crc [4]) );
  MU2HDLLX1 U2803 ( .IN0(n3308), .IN1(
        \iso14443a_inst/part3/framing_inst/crc [15]), .S(n2763), .Q(
        \iso14443a_inst/part3/framing_inst/crc [3]) );
  AND2HDLLX0 U2805 ( .A(n2761), .B(n1851), .Q(n3308) );
  NO3HDLLX1 U2807 ( .A(n2765), .B(n2964), .C(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [2]) );
  NA2HDLLX1 U2808 ( .A(n2871), .B(n2963), .Q(
        \iso14443a_inst/part3/framing_inst/crc [1]) );
  NA2HDLLX1 U2809 ( .A(n2870), .B(n2963), .Q(
        \iso14443a_inst/part3/framing_inst/crc [5]) );
  NA2HDLLX1 U2810 ( .A(n2874), .B(n2963), .Q(
        \iso14443a_inst/part3/framing_inst/crc [0]) );
  OR2HDLLX1 U2811 ( .A(n3708), .B(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [6]) );
  OR2HDLLX1 U2812 ( .A(n3581), .B(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [9]) );
  OR2HDLLX1 U2813 ( .A(n3738), .B(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [14]) );
  OR2HDLLX1 U2817 ( .A(n3702), .B(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [13]) );
  OR2HDLLX1 U2818 ( .A(n3703), .B(n3722), .Q(
        \iso14443a_inst/part3/framing_inst/crc [8]) );
  OR2HDLLX1 U2819 ( .A(n3722), .B(n3572), .Q(n3320) );
  OR2HDLLX1 U2820 ( .A(n3889), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2] ) );
  OR2HDLLX1 U2821 ( .A(n3699), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][2] ) );
  OR2HDLLX1 U2822 ( .A(n3891), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1] ) );
  OR2HDLLX1 U2823 ( .A(n3697), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][1] ) );
  NO2I1HDLLX1 U2824 ( .AN(n3691), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][0] ) );
  OR2HDLLX1 U2830 ( .A(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ), .B(
        n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][4] ) );
  OR2HDLLX1 U2831 ( .A(n3754), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][3] ) );
  OR2HDLLX1 U2832 ( .A(n3754), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][5] ) );
  OR2HDLLX1 U2833 ( .A(n3948), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][0] ) );
  NO2I1HDLLX1 U2834 ( .AN(n3694), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4] ) );
  NO2I1HDLLX1 U2835 ( .AN(n3693), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3] ) );
  NO2I1HDLLX1 U2836 ( .AN(n3692), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][5] ) );
  OR2HDLLX1 U2837 ( .A(n3698), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2] ) );
  OR2HDLLX1 U2840 ( .A(n3696), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][1] ) );
  OR2HDLLX1 U2841 ( .A(n3695), .B(n2992), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][0] ) );
  NO3I2HDLLX1 U2842 ( .AN(n3849), .BN(n3812), .C(n3626), .Q(
        \adapter_inst/signal_control_inst/starts_adc_read ) );
  MU2HDLLX1 U2843 ( .IN0(n3626), .IN1(n3849), .S(n3812), .Q(
        \adapter_inst/signal_control_inst/new_signals[adc_read] ) );
  INHDLLX1 U2858 ( .A(n2488), .Q(n3087) );
  INHDLLX1 U2862 ( .A(n2817), .Q(n3090) );
  INHDLLX1 U2864 ( .A(uid_variable[1]), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][1] ) );
  INHDLLX1 U2866 ( .A(uid_variable[2]), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][2] ) );
  INHDLLX1 U2870 ( .A(n2905), .Q(\iso14443a_inst/part4/our_cid [1]) );
  INHDLLX1 U2872 ( .A(n3748), .Q(\iso14443a_inst/part4/our_cid [2]) );
  INHDLLX1 U2874 ( .A(n2902), .Q(\iso14443a_inst/part4/our_cid [0]) );
  INHDLLX1 U2875 ( .A(n2903), .Q(\iso14443a_inst/part4/our_cid [3]) );
  INHDLLX1 U2877 ( .A(n2921), .Q(\app_rx_iface.data [2]) );
  INHDLLX1 U2881 ( .A(n2923), .Q(\app_rx_iface.data [1]) );
  INHDLLX1 U2882 ( .A(n2925), .Q(\app_rx_iface.data [0]) );
  INHDLLX1 U2887 ( .A(n2035), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [6]) );
  INHDLLX1 U2889 ( .A(n1903), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [5]) );
  INHDLLX1 U2890 ( .A(n2033), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [4]) );
  INHDLLX1 U2892 ( .A(n2037), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [3]) );
  INHDLLX1 U2894 ( .A(n2039), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [2]) );
  INHDLLX1 U2896 ( .A(n2044), .Q(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [1]) );
  INHDLLX1 U2897 ( .A(n1905), .Q(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ) );
  INHDLLX1 U2899 ( .A(n1910), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][2] ) );
  INHDLLX1 U2900 ( .A(n1916), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ) );
  INHDLLX1 U2902 ( .A(n1911), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][1] ) );
  INHDLLX1 U2905 ( .A(n2634), .Q(n3140) );
  INHDLLX1 U2907 ( .A(n3358), .Q(\adapter_inst/rx_magic [4]) );
  INHDLLX1 U2908 ( .A(n2918), .Q(\adapter_inst/rx_magic [3]) );
  INHDLLX1 U2909 ( .A(n2910), .Q(\adapter_inst/rx_magic [7]) );
  INHDLLX1 U2910 ( .A(n2924), .Q(\adapter_inst/rx_magic [0]) );
  INHDLLX1 U2917 ( .A(n2914), .Q(\adapter_inst/rx_magic [21]) );
  INHDLLX1 U2918 ( .A(n2924), .Q(\adapter_inst/rx_magic [16]) );
  INHDLLX1 U2919 ( .A(n2920), .Q(\adapter_inst/rx_magic [18]) );
  INHDLLX1 U2920 ( .A(n2912), .Q(\adapter_inst/rx_magic [22]) );
  INHDLLX1 U2922 ( .A(n3359), .Q(\adapter_inst/rx_magic [25]) );
  INHDLLX1 U2923 ( .A(n2920), .Q(\adapter_inst/rx_magic [26]) );
  INHDLLX1 U2925 ( .A(n3359), .Q(\adapter_inst/rx_cmd [1]) );
  INHDLLX1 U2927 ( .A(n2924), .Q(\adapter_inst/rx_cmd [0]) );
  INHDLLX1 U2928 ( .A(n2914), .Q(\adapter_inst/tx_msg[cmd][5] ) );
  INHDLLX1 U2929 ( .A(n3358), .Q(\adapter_inst/rx_cmd [4]) );
  INHDLLX1 U2931 ( .A(n2922), .Q(\adapter_inst/set_signal_req_args[sync][9] )
         );
  INHDLLX1 U2932 ( .A(n2918), .Q(\adapter_inst/set_signal_req_args[sync][11] )
         );
  INHDLLX1 U2933 ( .A(n2916), .Q(\adapter_inst/set_signal_req_args[sync][12] )
         );
  INHDLLX1 U2934 ( .A(n2912), .Q(\adapter_inst/set_signal_req_args[sync][14] )
         );
  INHDLLX1 U2935 ( .A(n2910), .Q(\adapter_inst/set_signal_req_args[sync][15] )
         );
  INHDLLX1 U2938 ( .A(n2922), .Q(\adapter_inst/set_signal_req_args[sync][1] )
         );
  INHDLLX1 U2939 ( .A(n2918), .Q(\adapter_inst/set_signal_req_args[sync][3] )
         );
  INHDLLX1 U2940 ( .A(n2916), .Q(\adapter_inst/set_signal_req_args[sync][4] )
         );
  INHDLLX1 U2942 ( .A(n3359), .Q(\adapter_inst/set_signals_mask[adc_read] ) );
  INHDLLX1 U2943 ( .A(n2920), .Q(\adapter_inst/set_signals_mask[adc_enable] )
         );
  INHDLLX1 U2944 ( .A(n2918), .Q(\adapter_inst/set_signals_mask[sens_read] )
         );
  INHDLLX1 U2945 ( .A(n3358), .Q(\adapter_inst/set_signals_mask[sens_enable] )
         );
  INHDLLX1 U2951 ( .A(n2914), .Q(
        \adapter_inst/set_signals_mask[sens_config][0] ) );
  INHDLLX1 U2952 ( .A(n2912), .Q(
        \adapter_inst/set_signals_mask[sens_config][1] ) );
  INHDLLX1 U2953 ( .A(n2910), .Q(
        \adapter_inst/set_signals_mask[sens_config][2] ) );
  INHDLLX1 U2982 ( .A(n2925), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0] ) );
  INHDLLX1 U3007 ( .A(n2919), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][3] ) );
  INHDLLX1 U3009 ( .A(n2923), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ) );
  INHDLLX1 U3014 ( .A(n2913), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ) );
  INHDLLX1 U3071 ( .A(n2917), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ) );
  INHDLLX1 U3073 ( .A(n2921), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ) );
  INHDLLX1 U3074 ( .A(n2913), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6] ) );
  INHDLLX1 U3075 ( .A(n2917), .Q(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ) );
  INHDLLX1 U3078 ( .A(n2911), .Q(\iso14443a_inst/part4/rx_buffer[0][7] ) );
  INHDLLX1 U3079 ( .A(n2913), .Q(\iso14443a_inst/part4/rx_buffer[0][6] ) );
  INHDLLX1 U3080 ( .A(n2915), .Q(\iso14443a_inst/part4/rx_buffer[0][5] ) );
  INHDLLX1 U3081 ( .A(n2917), .Q(\iso14443a_inst/part4/rx_buffer[0][4] ) );
  INHDLLX1 U3082 ( .A(n2919), .Q(\iso14443a_inst/part4/rx_buffer[0][3] ) );
  INHDLLX1 U3083 ( .A(n2921), .Q(\iso14443a_inst/part4/rx_buffer[0][2] ) );
  INHDLLX1 U3084 ( .A(n2923), .Q(\iso14443a_inst/part4/rx_buffer[0][1] ) );
  INHDLLX1 U3085 ( .A(n2925), .Q(\iso14443a_inst/part4/rx_buffer[0][0] ) );
  INHDLLX1 U3087 ( .A(n2911), .Q(n3229) );
  INHDLLX1 U3088 ( .A(n2913), .Q(n3230) );
  INHDLLX1 U3089 ( .A(n2915), .Q(n3231) );
  INHDLLX1 U3090 ( .A(n2919), .Q(\iso14443a_inst/part4/rx_buffer[1][3] ) );
  INHDLLX1 U3091 ( .A(n2921), .Q(\iso14443a_inst/part4/rx_buffer[1][2] ) );
  INHDLLX1 U3092 ( .A(n2923), .Q(\iso14443a_inst/part4/rx_buffer[1][1] ) );
  INHDLLX1 U3093 ( .A(n2925), .Q(\iso14443a_inst/part4/rx_buffer[1][0] ) );
  INHDLLX1 U3095 ( .A(n2911), .Q(n3238) );
  INHDLLX1 U3096 ( .A(n2915), .Q(n3239) );
  INHDLLX1 U3097 ( .A(n2919), .Q(n3240) );
  INHDLLX1 U3100 ( .A(n2524), .Q(\adapter_inst/tx_msg[cmd][0] ) );
  INHDLLX1 U3101 ( .A(n2548), .Q(\adapter_inst/tx_msg[cmd][1] ) );
  INHDLLX1 U3102 ( .A(n2546), .Q(\adapter_inst/tx_msg[cmd][4] ) );
  INHDLLX1 U3104 ( .A(n2977), .Q(n3264) );
  INHDLLX1 U3111 ( .A(n3754), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][7] ) );
  INHDLLX1 U3113 ( .A(n2484), .Q(n3962) );
  INHDLLX1 U3114 ( .A(n2487), .Q(n3961) );
  INHDLLX1 U3115 ( .A(n2491), .Q(n3960) );
  INHDLLX1 U3116 ( .A(n2516), .Q(
        \adapter_inst/signal_control_inst/new_signals[sens_read] ) );
  INHDLLX1 U3117 ( .A(n2503), .Q(
        \adapter_inst/signal_control_inst/new_signals[adc_enable] ) );
  INHDLLX1 U3118 ( .A(n2506), .Q(
        \adapter_inst/signal_control_inst/new_signals[sens_enable] ) );
  INHDLLX1 U3119 ( .A(n2473), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [11]) );
  INHDLLX1 U3120 ( .A(n2475), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [12]) );
  INHDLLX1 U3121 ( .A(n2467), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [6]) );
  INHDLLX1 U3122 ( .A(n2471), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [9]) );
  INHDLLX1 U3123 ( .A(n2469), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [7]) );
  INHDLLX1 U3124 ( .A(n2465), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [4]) );
  INHDLLX1 U3125 ( .A(n2463), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [3]) );
  INHDLLX1 U3126 ( .A(n2461), .Q(
        \adapter_inst/signal_control_inst/cached_sync_timing [1]) );
  INHDLLX1 U3129 ( .A(n2067), .Q(n2059) );
  BUHDLLX1 U1845 ( .A(rst_n), .Q(n2953) );
  BUHDLLX1 U1841 ( .A(rst_n), .Q(n2949) );
  INHDLLX1 U2756 ( .A(n1909), .Q(n2992) );
  NO4I3HDLLX0 U2654 ( .AN(n2194), .BN(n2787), .CN(n2350), .D(n3652), .Q(n2197)
         );
  AND2HDLLX0 U1965 ( .A(n2370), .B(n2004), .Q(n2494) );
  NO4I2HDLLX0 U2479 ( .AN(n3402), .BN(n2082), .C(n3569), .D(n3672), .Q(
        \iso14443a_inst/part2_to_part3_rx_iface.error ) );
  AND2HDLLX0 U2387 ( .A(n3680), .B(n3560), .Q(n3959) );
  BUHDLLX1 U2441 ( .A(n2916), .Q(n3358) );
  BUHDLLX1 U2446 ( .A(n2922), .Q(n3359) );
  DFRSQHDX0 clk_r_REG286_S1 ( .D(n3955), .C(clk), .SN(n3974), .Q(n3954) );
  DFRSQHDX0 clk_r_REG76_S19 ( .D(n1901), .C(clk), .SN(n3974), .Q(n3918) );
  DFRRQHDX1 clk_r_REG227_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/pkt_received ), .C(clk), 
        .RN(n3967), .Q(n3916) );
  DFRSQHDX0 clk_r_REG289_S1 ( .D(n1907), .C(clk), .SN(n3967), .Q(n3913) );
  DFRSQHDX0 clk_r_REG186_S16 ( .D(n2552), .C(clk), .SN(n3974), .Q(n3901) );
  DFRSQHDX0 clk_r_REG1_S2 ( .D(n2906), .C(clk), .SN(n3973), .Q(n3750) );
  DFRSQHDX0 clk_r_REG430_S1 ( .D(net34671), .C(clk), .SN(n3360), .Q(n3744) );
  DFRSQHDX0 clk_r_REG431_S1 ( .D(n3744), .C(clk), .SN(n3360), .Q(n3742) );
  DFRRQHDX1 clk_r_REG434_S1 ( .D(\iso14443a_inst/part2/sd_inst/detected_soc ), 
        .C(clk), .RN(n3970), .Q(n3736) );
  DFRRQHDX1 clk_r_REG239_S22 ( .D(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [0]), .C(clk), .RN(n3972), 
        .Q(n3732) );
  DFRRQHDX1 clk_r_REG237_S22 ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [0]), .C(clk), .RN(n3972), 
        .Q(n3731) );
  DFRRQHDX1 clk_r_REG187_S20 ( .D(\app_rx_iface.data_valid ), .C(clk), .RN(
        n3973), .Q(n3730) );
  DFRRQHDX1 clk_r_REG132_S15 ( .D(app_resend_last), .C(clk), .RN(n3967), .Q(
        n3729) );
  DFRSQHDX0 clk_r_REG438_S1 ( .D(\iso14443a_inst/part2/sd_inst/idle ), .C(clk), 
        .SN(n3974), .Q(n3725) );
  DFRRQHDX1 clk_r_REG51_S19 ( .D(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_start ), .C(clk), .RN(
        n3970), .Q(n3722) );
  DFRSQHDX0 clk_r_REG50_S18 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/idle ), .C(clk), .SN(n3973), 
        .Q(n3720) );
  DFRRQHDX1 clk_r_REG29_S15 ( .D(n3959), .C(clk), .RN(n3967), .Q(lm_out) );
  DFRRQHDX1 clk_r_REG28_S14 ( .D(\iso14443a_inst/part2/tx_inst/encoded_data ), 
        .C(clk), .RN(n3972), .Q(n3680) );
  DFRRQHDX1 clk_r_REG225_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_count [2]), .C(clk), .RN(
        n3967), .Q(n3671) );
  DFRRQHDX1 clk_r_REG148_S17 ( .D(\adapter_inst/signal_control_inst/state [0]), 
        .C(clk), .RN(n3975), .Q(n3667) );
  DFRRQHDX1 clk_r_REG451_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.soc ), .C(clk), .RN(
        n3970), .Q(n3662) );
  DFRRQHDX1 clk_r_REG226_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_count [0]), .C(clk), .RN(
        n3967), .Q(n3638) );
  DFRRQHDX1 clk_r_REG204_S19 ( .D(\iso14443a_inst/part4/rx_count [0]), .C(clk), 
        .RN(n3967), .Q(n3636) );
  DFRRQHDX1 clk_r_REG177_S17 ( .D(
        \adapter_inst/signal_control_inst/counter [0]), .C(clk), .RN(n3971), 
        .Q(n3629) );
  DFRRQHDX1 clk_r_REG66_S19 ( .D(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_type ), .C(clk), .RN(
        n3970), .Q(n3620) );
  DFRRQHDX1 clk_r_REG75_S20 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [0]), .C(clk), .RN(
        n3974), .Q(n3619) );
  DFRRQHDX1 clk_r_REG196_S21 ( .D(\adapter_inst/rx_count [0]), .C(clk), .RN(
        n3973), .Q(n3576) );
  DFRRQHDX1 clk_r_REG241_S22 ( .D(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [2]), .C(clk), .RN(n3972), 
        .Q(n3565) );
  DFRRQHDX1 clk_r_REG480_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/last_rx_bit ), .C(clk), .RN(n3967), 
        .Q(n3554) );
  DFRRQHDX1 clk_r_REG130_S18 ( .D(
        \iso14443a_inst/part3/initialisation_inst/state [1]), .C(clk), .RN(
        n3967), .Q(n3550) );
  DFRRQHDX1 clk_r_REG84_S18 ( .D(
        \iso14443a_inst/part3/initialisation_inst/state [0]), .C(clk), .RN(
        n3967), .Q(n3549) );
  DFRRQHDX1 clk_r_REG203_S20 ( .D(\iso14443a_inst/part4/rx_count [1]), .C(clk), 
        .RN(n3967), .Q(n3544) );
  DFRRQHDX1 clk_r_REG150_S17 ( .D(
        \adapter_inst/signal_control_inst/counter [1]), .C(clk), .RN(n3971), 
        .Q(n3526) );
  DFRRQHDX1 clk_r_REG144_S17 ( .D(
        \adapter_inst/signal_control_inst/counter [2]), .C(clk), .RN(n3971), 
        .Q(n3515) );
  DFRRQHDX1 clk_r_REG48_S18 ( .D(\app_tx_iface.data_valid ), .C(clk), .RN(
        n3971), .Q(n3513) );
  DFRRQHDX1 clk_r_REG40_S18 ( .D(\adapter_inst/tx_idx [0]), .C(clk), .RN(n3971), .Q(n3512) );
  DFRRQHDX1 clk_r_REG46_S19 ( .D(\adapter_inst/tx_idx [3]), .C(clk), .RN(n3969), .Q(n3511) );
  DFRRQHDX1 clk_r_REG47_S18 ( .D(\adapter_inst/tx_idx [2]), .C(clk), .RN(n3969), .Q(n3510) );
  DFRRQHDX1 clk_r_REG41_S19 ( .D(\adapter_inst/tx_idx [1]), .C(clk), .RN(n3971), .Q(n3509) );
  DFRRQHDX1 clk_r_REG69_S20 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [2]), .C(clk), .RN(
        n3974), .Q(n3503) );
  DFRRQHDX1 clk_r_REG489_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [0]), .C(clk), .RN(
        n3973), .Q(n3501) );
  DFRRQHDX1 clk_r_REG72_S21 ( .D(\iso14443a_inst/part3_to_part2_tx_iface.req ), 
        .C(clk), .RN(n3974), .Q(n3410) );
  DFRRQHDX1 clk_r_REG577_S1 ( .D(\iso14443a_inst/part2/sd_inst/seq_valid ), 
        .C(clk), .RN(n3970), .Q(n3402) );
  DFRRQHDX1 clk_r_REG224_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_count [1]), .C(clk), .RN(
        n3967), .Q(n3400) );
  DFRRQHDX1 clk_r_REG71_S21 ( .D(\iso14443a_inst/part2/tx_inst/state [0]), .C(
        clk), .RN(n3972), .Q(n3392) );
  DFRRQHDX1 clk_r_REG68_S19 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/state [1]), .C(clk), .RN(
        n3974), .Q(n3391) );
  DFRRQHDX1 clk_r_REG583_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [2]), .C(clk), .RN(
        n3973), .Q(n3390) );
  DFRRQHDX1 clk_r_REG231_S22 ( .D(\iso14443a_inst/part2/tx_inst/state [1]), 
        .C(clk), .RN(n3972), .Q(n3366) );
  DFRRQHDX1 clk_r_REG591_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [1]), .C(clk), .RN(
        n3973), .Q(n3365) );
  INHDLLX1 U1844 ( .A(pause_n_async), .Q(n3956) );
  INHDLLX1 U2454 ( .A(rst_n_async), .Q(n3743) );
  INHDLLX1 U3107 ( .A(n3754), .Q(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][4] ) );
  LOGIC1HDLL U1846 ( .Q(pause_n_synchronised) );
  LOGIC0HDLL U1859 ( .Q(net34671) );
  INHDLLX1 U1840 ( .A(n3953), .Q(n3361) );
  BUHDLLX1 U1872 ( .A(n3361), .Q(n3968) );
  BUHDLLX1 U1899 ( .A(n3361), .Q(n3971) );
  BUHDLLX1 U1900 ( .A(n3361), .Q(n3972) );
  INHDLLX1 U2458 ( .A(rst_n), .Q(n3953) );
  INHDLLX1 U1843 ( .A(n3956), .Q(n3362) );
  INHDLLX1 U1838 ( .A(n3743), .Q(n3360) );
  INHDLLX1 U2568 ( .A(n3238), .Q(n2891) );
  INHDLLX1 U2463 ( .A(n3240), .Q(n2889) );
  INHDLLX1 U3103 ( .A(n3555), .Q(n2884) );
  INHDLLX1 U3099 ( .A(n3401), .Q(n2879) );
  INHDLLX1 U2666 ( .A(n3780), .Q(n2902) );
  INHDLLX1 U2856 ( .A(n3952), .Q(n2906) );
  DFRRQHDLLX0 clk_r_REG268_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][15] ), .C(n3300), .RN(
        n3969), .Q(n3934) );
  DFRRQHDLLX0 clk_r_REG272_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][13] ), .C(n3300), .RN(
        n3969), .Q(n3930) );
  DFRRQHDLLX0 clk_r_REG264_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][1] ), .C(n3300), .RN(
        n3975), .Q(n3936) );
  DFRRQHDLLX0 clk_r_REG274_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][12] ), .C(n3300), .RN(
        n3969), .Q(n3928) );
  DFRRQHDLLX0 clk_r_REG262_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][2] ), .C(n3300), .RN(
        n3969), .Q(n3938) );
  DFRQHDLLX0 clk_r_REG532_S1 ( .D(n3459), .C(n3149), .Q(n3455) );
  DFRQHDLLX0 clk_r_REG316_S1 ( .D(n3879), .C(n3149), .Q(n3875) );
  DFRQHDLLX0 clk_r_REG335_S1 ( .D(n3860), .C(n3149), .Q(n3856) );
  DFRQHDLLX0 clk_r_REG350_S1 ( .D(n3846), .C(n3151), .Q(n3841) );
  DFRQHDLLX0 clk_r_REG512_S1 ( .D(n3477), .C(n3147), .Q(n3475) );
  DFRQHDLLX0 clk_r_REG354_S1 ( .D(n3846), .C(n3176), .Q(n3837) );
  DFRQHDLLX0 clk_r_REG544_S1 ( .D(n3459), .C(n3194), .Q(n3443) );
  DFRQHDLLX0 clk_r_REG360_S1 ( .D(n3846), .C(n3192), .Q(n3831) );
  DFRQHDLLX0 clk_r_REG561_S1 ( .D(n3427), .C(n3147), .Q(n3426) );
  DFRQHDLLX0 clk_r_REG343_S1 ( .D(n3860), .C(n3194), .Q(n3848) );
  DFRQHDLLX0 clk_r_REG574_S1 ( .D(n3427), .C(n3194), .Q(n3413) );
  DFRQHDLLX0 clk_r_REG530_S1 ( .D(n3459), .C(n3147), .Q(n3457) );
  DFRQHDLLX0 clk_r_REG337_S1 ( .D(n3860), .C(n3151), .Q(n3854) );
  DFRQHDLLX0 clk_r_REG323_S1 ( .D(n3879), .C(n3176), .Q(n3868) );
  DFRQHDLLX0 clk_r_REG495_S1 ( .D(n3495), .C(n3149), .Q(n3492) );
  DFRRQHDLLX0 clk_r_REG270_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][14] ), .C(n3300), .RN(
        n3975), .Q(n3932) );
  DFRQHDLLX0 clk_r_REG563_S1 ( .D(n3427), .C(n3149), .Q(n3424) );
  DFRRQHDLLX0 clk_r_REG282_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][8] ), .C(n3300), .RN(
        n3969), .Q(n3920) );
  DFRQHDLLX0 clk_r_REG526_S1 ( .D(n3477), .C(n3194), .Q(n3461) );
  DFRQHDLLX0 clk_r_REG508_S1 ( .D(n3495), .C(n3194), .Q(n3479) );
  DFRQHDLLX0 clk_r_REG333_S1 ( .D(n3860), .C(n3147), .Q(n3858) );
  DFRQHDLLX0 clk_r_REG549_S1 ( .D(n3441), .C(n3149), .Q(n3438) );
  DFRQHDLLX0 clk_r_REG346_S1 ( .D(n3846), .C(n3147), .Q(n3845) );
  DFRRQHDLLX0 clk_r_REG258_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][4] ), .C(n3300), .RN(
        n3975), .Q(n3942) );
  DFRRQHDLLX0 clk_r_REG278_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][10] ), .C(n3300), .RN(
        n3969), .Q(n3924) );
  DFRQHDLLX0 clk_r_REG318_S1 ( .D(n3879), .C(n3151), .Q(n3873) );
  DFRQHDLLX0 clk_r_REG565_S1 ( .D(n3427), .C(n3151), .Q(n3422) );
  DFRQHDLLX0 clk_r_REG368_S1 ( .D(\adapter_inst/set_signals_mask[adc_read] ), 
        .C(n3190), .Q(n3813) );
  DFRQHDLLX0 clk_r_REG504_S1 ( .D(n3495), .C(n3181), .Q(n3483) );
  DFRQHDLLX0 clk_r_REG538_S1 ( .D(n3459), .C(n3176), .Q(n3449) );
  DFRQHDLLX0 clk_r_REG558_S1 ( .D(n3441), .C(n3194), .Q(n3429) );
  DFRQHDLLX0 clk_r_REG493_S1 ( .D(n3495), .C(n3147), .Q(n3494) );
  DFRQHDLLX0 clk_r_REG420_S1 ( .D(
        \adapter_inst/signal_control_inst/cached_sync_timing [3]), .C(n3176), 
        .Q(n3758) );
  DFRQHDLLX0 clk_r_REG341_S1 ( .D(n3860), .C(n3192), .Q(n3850) );
  DFRQHDLLX0 clk_r_REG418_S1 ( .D(
        \adapter_inst/signal_control_inst/cached_sync_timing [4]), .C(n3176), 
        .Q(n3760) );
  DFRQHDLLX0 clk_r_REG514_S1 ( .D(n3477), .C(n3149), .Q(n3473) );
  DFRQHDLLX0 clk_r_REG422_S1 ( .D(
        \adapter_inst/signal_control_inst/cached_sync_timing [1]), .C(n3176), 
        .Q(n3756) );
  DFRQHDLLX0 clk_r_REG516_S1 ( .D(n3477), .C(n3151), .Q(n3471) );
  DFRQHDLLX0 clk_r_REG502_S1 ( .D(n3495), .C(n3169), .Q(n3485) );
  DFRQHDLLX0 clk_r_REG287_S1 ( .D(n2468), .C(n3176), .Q(n3915) );
  DFRQHDLLX0 clk_r_REG414_S1 ( .D(
        \adapter_inst/signal_control_inst/cached_sync_timing [6]), .C(n3176), 
        .Q(n3764) );
  DFRQHDLLX0 clk_r_REG534_S1 ( .D(n3459), .C(n3151), .Q(n3453) );
  DFRQHDLLX0 clk_r_REG522_S1 ( .D(n3477), .C(n3181), .Q(n3465) );
  DFRQHDLLX0 clk_r_REG540_S1 ( .D(n3459), .C(n3181), .Q(n3447) );
  DFRQHDLLX0 clk_r_REG497_S1 ( .D(n3495), .C(n3151), .Q(n3490) );
  DFRQHDLLX0 clk_r_REG410_S1 ( .D(
        \adapter_inst/signal_control_inst/cached_sync_timing [11]), .C(n3181), 
        .Q(n3768) );
  DFRQHDLLX0 clk_r_REG325_S1 ( .D(n3879), .C(n3181), .Q(n3866) );
  DFRQHDLLX0 clk_r_REG329_S1 ( .D(n3879), .C(n3194), .Q(n3862) );
  DFRQHDLLX0 clk_r_REG551_S1 ( .D(n3441), .C(n3151), .Q(n3436) );
  DFRRQHDLLX0 clk_r_REG260_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][3] ), .C(n3300), .RN(
        n3969), .Q(n3940) );
  DFRQHDLLX0 clk_r_REG302_S1 ( .D(n2623), .C(n3169), .Q(n3895) );
  DFRQHDLLX0 clk_r_REG314_S1 ( .D(n3879), .C(n3147), .Q(n3877) );
  DFRQHDLLX0 clk_r_REG356_S1 ( .D(n3846), .C(n3181), .Q(n3835) );
  DFRQHDLLX0 clk_r_REG412_S1 ( .D(
        \adapter_inst/signal_control_inst/cached_sync_timing [12]), .C(n3181), 
        .Q(n3766) );
  DFRQHDLLX0 clk_r_REG416_S1 ( .D(
        \adapter_inst/signal_control_inst/cached_sync_timing [9]), .C(n3181), 
        .Q(n3762) );
  DFRQHDLLX0 clk_r_REG366_S1 ( .D(\adapter_inst/tx_msg[cmd][5] ), .C(n3169), 
        .Q(n3815) );
  DFRQHDLLX0 clk_r_REG570_S1 ( .D(n3427), .C(n3169), .Q(n3417) );
  DFRQHDLLX0 clk_r_REG358_S1 ( .D(n3846), .C(n3190), .Q(n3833) );
  DFRQHDLLX0 clk_r_REG362_S1 ( .D(n3846), .C(n3194), .Q(n3829) );
  DFRQHDLLX0 clk_r_REG547_S1 ( .D(n3441), .C(n3147), .Q(n3440) );
  DFRQHDLLX0 clk_r_REG93_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][0] ), .C(n3215), 
        .Q(n3716) );
  DFRQHDLLX0 clk_r_REG97_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][3] ), .C(n3215), 
        .Q(n3381) );
  DFRRQHDLLX0 clk_r_REG276_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][11] ), .C(n3300), .RN(
        n3969), .Q(n3926) );
  DFRRQHDLLX0 clk_r_REG280_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][9] ), .C(n3300), .RN(
        n3969), .Q(n3922) );
  DFRQHDLLX0 clk_r_REG348_S1 ( .D(n3846), .C(n3149), .Q(n3843) );
  DFRRQHDLLX0 clk_r_REG256_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][5] ), .C(n3300), .RN(
        n3975), .Q(n3944) );
  DFRQHDLLX0 clk_r_REG95_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][4] ), .C(n3215), 
        .Q(n3380) );
  DFRQHDLLX0 clk_r_REG588_S1 ( .D(n2558), .C(n3169), .Q(n3369) );
  DFRRQHDLLX0 clk_r_REG252_S1 ( .D(
        \adapter_inst/get_result_reply_args[adc_value][7] ), .C(n3300), .RN(
        n3975), .Q(n3946) );
  DFRQHDLLX0 clk_r_REG90_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][5] ), .C(n3215), 
        .Q(n3406) );
  DFRQHDLLX0 clk_r_REG404_S1 ( .D(n3962), .C(n3356), .Q(n3777) );
  DFRQHDLLX0 clk_r_REG99_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][1] ), .C(n3215), 
        .Q(n3382) );
  DFRSQHDLLX0 clk_r_REG266_S1 ( .D(n2017), .C(n3300), .SN(n3969), .Q(n3909) );
  DFRQHDLLX0 clk_r_REG408_S1 ( .D(n3960), .C(n3356), .Q(n3773) );
  DFRQHDLLX0 clk_r_REG24_S24 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [1]), .C(n3295), 
        .Q(n3583) );
  DFRQHDLLX0 clk_r_REG18_S18 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [7]), .C(n3295), 
        .Q(n3589) );
  DFRQHDLLX0 clk_r_REG89_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [7]), .C(n3253), .Q(
        n3715) );
  DFRQHDLLX0 clk_r_REG406_S1 ( .D(n3961), .C(n3356), .Q(n3775) );
  DFRQHDLLX0 clk_r_REG21_S21 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [4]), .C(n3295), 
        .Q(n3586) );
  DFRQHDLLX0 clk_r_REG23_S23 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [2]), .C(n3295), 
        .Q(n3584) );
  DFRQHDLLX0 clk_r_REG22_S22 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [3]), .C(n3295), 
        .Q(n3585) );
  DFRQHDLLX0 clk_r_REG19_S19 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [6]), .C(n3295), 
        .Q(n3588) );
  DFRQHDLLX0 clk_r_REG63_S21 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [14]), .C(n3295), 
        .Q(n3596) );
  DFRQHDLLX0 clk_r_REG64_S22 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [13]), .C(n3295), 
        .Q(n3595) );
  DFRQHDLLX0 clk_r_REG16_S16 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [9]), .C(n3295), 
        .Q(n3591) );
  DFRQHDLLX0 clk_r_REG61_S21 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [12]), .C(n3295), 
        .Q(n3594) );
  DFRQHDLLX0 clk_r_REG20_S20 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [5]), .C(n3295), 
        .Q(n3587) );
  DFRQHDLLX0 clk_r_REG17_S17 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [8]), .C(n3295), 
        .Q(n3590) );
  DFRQHDLLX0 clk_r_REG60_S21 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [11]), .C(n3295), 
        .Q(n3593) );
  DFRQHDLLX0 clk_r_REG246_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][2] ), .C(
        n3093), .Q(n3889) );
  DFRQHDLLX0 clk_r_REG250_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][0] ), .C(
        n3093), .Q(n3948) );
  INHDLLX1 U2914 ( .A(n3645), .Q(n2923) );
  DFRQHDLLX0 clk_r_REG15_S15 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [10]), .C(n3295), 
        .Q(n3592) );
  DFRSQHDLLX0 clk_r_REG254_S1 ( .D(n2601), .C(n3300), .SN(n3975), .Q(n3893) );
  DFRQHDLLX0 clk_r_REG87_S19 ( .D(n3214), .C(n3215), .Q(n3604) );
  DFRQHDLLX0 clk_r_REG248_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[4][1] ), .C(
        n3093), .Q(n3891) );
  DFRQHDLLX0 clk_r_REG181_S19 ( .D(
        \iso14443a_inst/part4/check_need_to_forward_to_app_after_next_byte ), 
        .C(n3074), .Q(n3538) );
  DFRQHDLLX0 clk_r_REG466_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][1] ), .C(n3109), 
        .Q(n3645) );
  INHDLLX1 U2494 ( .A(n3239), .Q(n2890) );
  INHDLLX1 U2806 ( .A(n3229), .Q(n2894) );
  INHDLLX1 U2746 ( .A(n3230), .Q(n2893) );
  INHDLLX1 U2702 ( .A(n3231), .Q(n2892) );
  INHDLLX1 U2673 ( .A(\iso14443a_inst/part4/rx_buffer[1][2] ), .Q(n2904) );
  INHDLLX1 U2898 ( .A(n3556), .Q(n2882) );
  INHDLLX1 U2903 ( .A(n3656), .Q(n2881) );
  DFRQHDLLX0 clk_r_REG2_S3 ( .D(n3750), .C(n3111), .Q(n3749) );
  DFRQHDLLX0 clk_r_REG154_S18 ( .D(
        \adapter_inst/signal_control_inst/new_signals[sens_enable] ), .C(n3356), .Q(n3769) );
  DFRQHDLLX0 clk_r_REG109_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][5] ), .C(n3278), 
        .Q(n3370) );
  DFRQHDLLX0 clk_r_REG119_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][1] ), .C(n3278), 
        .Q(n3377) );
  DFRQHDLLX0 clk_r_REG107_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][4] ), .C(n3278), 
        .Q(n3371) );
  DFRQHDLLX0 clk_r_REG110_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][3] ), .C(n3278), 
        .Q(n3711) );
  DFRQHDLLX0 clk_r_REG118_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][2] ), .C(n3278), 
        .Q(n3376) );
  DFRQHDLLX0 clk_r_REG106_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][4] ), .C(n3278), 
        .Q(n3597) );
  DFRQHDLLX0 clk_r_REG108_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][5] ), .C(n3278), 
        .Q(n3710) );
  DFRQHDLLX0 clk_r_REG247_S2 ( .D(n3889), .C(n3095), .Q(n3888) );
  DFRQHDLLX0 clk_r_REG251_S2 ( .D(n3948), .C(n3095), .Q(n3947) );
  DFRQHDLLX0 clk_r_REG111_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][3] ), .C(n3278), 
        .Q(n3372) );
  DFRQHDLLX0 clk_r_REG249_S2 ( .D(n3891), .C(n3095), .Q(n3890) );
  DFRQHDLLX0 clk_r_REG120_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[3][0] ), .C(n3278), 
        .Q(n3378) );
  DFRQHDLLX0 clk_r_REG182_S20 ( .D(
        \iso14443a_inst/part4/check_need_to_forward_to_app ), .C(n3109), .Q(
        n3611) );
  DFRQHDLLX0 clk_r_REG88_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [6]), .C(n3253), .Q(
        n3600) );
  DFRQHDLLX0 clk_r_REG117_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][0] ), .C(n3278), 
        .Q(n3375) );
  DFRQHDLLX0 clk_r_REG152_S18 ( .D(
        \adapter_inst/signal_control_inst/new_signals[adc_enable] ), .C(n3356), 
        .Q(n3770) );
  DFRQHDLLX0 clk_r_REG85_S19 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [5]), .C(n3253), .Q(
        n3598) );
  DFRQHDLLX0 clk_r_REG116_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][1] ), .C(n3278), 
        .Q(n3374) );
  DFRQHDLLX0 clk_r_REG115_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[2][2] ), .C(n3278), 
        .Q(n3373) );
  DFRQHDLLX0 clk_r_REG7_S8 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [4]), .C(n3120), 
        .Q(n3825) );
  DFRQHDLLX0 clk_r_REG5_S6 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [6]), .C(n3120), 
        .Q(n3827) );
  DFRQHDLLX0 clk_r_REG8_S9 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [3]), .C(n3120), 
        .Q(n3824) );
  DFRQHDLLX0 clk_r_REG307_S1 ( .D(n3885), .C(n3111), .Q(n3884) );
  DFRQHDLLX0 clk_r_REG179_S18 ( .D(
        \adapter_inst/signal_control_inst/new_signals[sens_read] ), .C(n3356), 
        .Q(n3771) );
  DFRQHDLLX0 clk_r_REG114_S19 ( .D(n2789), .C(n3253), .Q(n3917) );
  DFRQHDLLX0 clk_r_REG10_S11 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [1]), .C(n3120), 
        .Q(n3822) );
  DFRQHDLLX0 clk_r_REG9_S10 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [2]), .C(n3120), 
        .Q(n3823) );
  DFRQHDLLX0 clk_r_REG94_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [0]), .C(n3253), .Q(
        n3599) );
  INHDLLX1 U2869 ( .A(n3860), .Q(n2922) );
  DFRQHDLLX0 clk_r_REG35_S16 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [5]), .C(n3138), .Q(n3606) );
  DFRQHDLLX0 clk_r_REG188_S21 ( .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing1[24] ), .C(
        n3109), .Q(n3633) );
  DFRQHDLLX0 clk_r_REG36_S16 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [6]), .C(n3138), .Q(n3609) );
  DFRQHDLLX0 clk_r_REG305_S1 ( .D(n3887), .C(n3111), .Q(n3886) );
  DFRQHDLLX0 clk_r_REG215_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][0] ), .C(
        n3338), .Q(n3695) );
  DFRQHDLLX0 clk_r_REG45_S16 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [1]), .C(n3138), .Q(n3607) );
  DFRQHDLLX0 clk_r_REG6_S7 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [5]), .C(n3120), 
        .Q(n3826) );
  DFRQHDLLX0 clk_r_REG221_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][2] ), .C(
        n3338), .Q(n3698) );
  DFRQHDLLX0 clk_r_REG91_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_buffer[1][2] ), .C(n3215), 
        .Q(n3379) );
  DFRQHDLLX0 clk_r_REG98_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [3]), .C(n3253), .Q(
        n3602) );
  DFRQHDLLX0 clk_r_REG218_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][4] ), .C(
        n3338), .Q(n3694) );
  DFRQHDLLX0 clk_r_REG219_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][1] ), .C(
        n3338), .Q(n3696) );
  DFRQHDLLX0 clk_r_REG96_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [4]), .C(n3253), .Q(
        n3601) );
  DFRQHDLLX0 clk_r_REG222_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][2] ), .C(
        n3338), .Q(n3699) );
  DFRQHDLLX0 clk_r_REG42_S20 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [0]), .C(n3138), .Q(n3608) );
  DFRQHDLLX0 clk_r_REG214_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][0] ), .C(
        n3338), .Q(n3691) );
  DFRQHDLLX0 clk_r_REG220_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[3][1] ), .C(
        n3338), .Q(n3697) );
  DFRQHDLLX0 clk_r_REG190_S21 ( .D(
        \adapter_inst/signal_control_inst/cached_auto_read_timing2[24] ), .C(
        n3109), .Q(n3635) );
  DFRQHDLLX0 clk_r_REG216_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][5] ), .C(
        n3338), .Q(n3692) );
  DFRQHDLLX0 clk_r_REG217_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[2][3] ), .C(
        n3338), .Q(n3693) );
  DFRQHDLLX0 clk_r_REG44_S19 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [2]), .C(n3138), .Q(n3605) );
  DFRQHDLLX0 clk_r_REG3_S4 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [7]), .C(n3138), .Q(n3363) );
  INHDLLX1 U2924 ( .A(n3675), .Q(n2917) );
  DFRRQHDLLX0 clk_r_REG259_S2 ( .D(n3942), .C(n3298), .RN(n3975), .Q(n3941) );
  DFRQHDLLX0 clk_r_REG37_S16 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [4]), .C(n3138), .Q(n3383) );
  INHDLLX1 U2867 ( .A(n3846), .Q(n2924) );
  INHDLLX1 U2941 ( .A(n3654), .Q(n2911) );
  INHDLLX1 U2913 ( .A(n3642), .Q(n2925) );
  DFRQHDLLX0 clk_r_REG100_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [1]), .C(n3253), .Q(
        n3603) );
  DFRQHDLLX0 clk_r_REG146_S18 ( .D(adc_read), .C(n3356), .Q(n3626) );
  INHDLLX1 U2915 ( .A(n3647), .Q(n2921) );
  DFRQHDLLX0 clk_r_REG126_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][2] ), .C(
        n3129), .Q(n3820) );
  DFRQHDLLX0 clk_r_REG123_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][5] ), .C(
        n3129), .Q(n3407) );
  INHDLLX1 U2937 ( .A(n3651), .Q(n2913) );
  DFRQHDLLX0 clk_r_REG230_S19 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [15]), .C(n3295), 
        .Q(n3613) );
  DFRQHDLLX0 clk_r_REG4_S5 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cached_data [7]), .C(n3120), 
        .Q(n3615) );
  DFRQHDLLX0 clk_r_REG212_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][3] ), .C(
        n3338), .Q(n3689) );
  DFRQHDLLX0 clk_r_REG210_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][2] ), .C(
        n3338), .Q(n3687) );
  INHDLLX1 U2876 ( .A(n3879), .Q(n2920) );
  INHDLLX1 U2930 ( .A(n3650), .Q(n2915) );
  DFRQHDLLX0 clk_r_REG208_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][0] ), .C(
        n3338), .Q(n3685) );
  DFRQHDLLX0 clk_r_REG213_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][4] ), .C(
        n3338), .Q(n3690) );
  DFRQHDLLX0 clk_r_REG122_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][6] ), .C(
        n3129), .Q(n3610) );
  DFRQHDLLX0 clk_r_REG43_S16 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data [3]), .C(n3109), .Q(n3621) );
  DFRQHDLLX0 clk_r_REG124_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][4] ), .C(
        n3129), .Q(n3409) );
  DFRQHDLLX0 clk_r_REG425_S1 ( .D(n2883), .C(n3109), .Q(n3751) );
  DFRQHDLLX0 clk_r_REG209_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][1] ), .C(
        n3338), .Q(n3686) );
  INHDLLX1 U2921 ( .A(n3552), .Q(n2919) );
  DFRQHDLLX0 clk_r_REG26_S13 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/parity ), .C(n3077), .Q(
        n3676) );
  DFRQHDLLX0 clk_r_REG92_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data [2]), .C(n3074), .Q(
        n3496) );
  DFRQHDLLX0 clk_r_REG125_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][3] ), .C(
        n3129), .Q(n3408) );
  INHDLLX1 U2981 ( .A(n3495), .Q(n2910) );
  DFRQHDLLX0 clk_r_REG127_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][1] ), .C(
        n3129), .Q(n3818) );
  INHDLLX1 U3072 ( .A(n3477), .Q(n2912) );
  INHDLLX1 U2884 ( .A(n3655), .Q(n2926) );
  DFRQHDLLX0 clk_r_REG482_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [3]), .C(n3109), .Q(
        n3552) );
  DFRQHDLLX0 clk_r_REG572_S1 ( .D(n3427), .C(n3192), .Q(n3415) );
  DFRQHDLLX0 clk_r_REG327_S1 ( .D(n3879), .C(n3192), .Q(n3864) );
  DFRQHDLLX0 clk_r_REG556_S1 ( .D(n3441), .C(n3192), .Q(n3431) );
  DFRQHDLLX0 clk_r_REG370_S1 ( .D(\adapter_inst/set_signals_mask[adc_enable] ), 
        .C(n3190), .Q(n3811) );
  INHDLLX1 U3086 ( .A(n3427), .Q(n2918) );
  DFRQHDLLX0 clk_r_REG506_S1 ( .D(n3495), .C(n3192), .Q(n3481) );
  DFRQHDLLX0 clk_r_REG542_S1 ( .D(n3459), .C(n3192), .Q(n3445) );
  DFRQHDLLX0 clk_r_REG372_S1 ( .D(\adapter_inst/set_signals_mask[sens_read] ), 
        .C(n3190), .Q(n3809) );
  DFRQHDLLX0 clk_r_REG524_S1 ( .D(n3477), .C(n3192), .Q(n3463) );
  DFRQHDLLX0 clk_r_REG469_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][0] ), .C(n3109), 
        .Q(n3642) );
  DFRQHDLLX0 clk_r_REG27_S13 ( .D(n2909), .C(n3077), .Q(n3753) );
  DFRQHDLLX0 clk_r_REG374_S1 ( .D(\adapter_inst/set_signals_mask[sens_enable] ), .C(n3190), .Q(n3807) );
  DFRQHDLLX0 clk_r_REG457_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [7]), .C(n3109), .Q(
        n3654) );
  DFRQHDLLX0 clk_r_REG378_S1 ( .D(
        \adapter_inst/set_signals_mask[sens_config][1] ), .C(n3190), .Q(n3803)
         );
  DFRQHDLLX0 clk_r_REG460_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [6]), .C(n3109), .Q(
        n3651) );
  DFRQHDLLX0 clk_r_REG376_S1 ( .D(
        \adapter_inst/set_signals_mask[sens_config][0] ), .C(n3190), .Q(n3805)
         );
  DFRQHDLLX0 clk_r_REG380_S1 ( .D(
        \adapter_inst/set_signals_mask[sens_config][2] ), .C(n3190), .Q(n3801)
         );
  DFRQHDLLX0 clk_r_REG464_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [2]), .C(n3109), .Q(
        n3647) );
  DFRQHDLLX0 clk_r_REG443_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [4]), .C(n3109), .Q(
        n3675) );
  DFRQHDLLX0 clk_r_REG461_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data [5]), .C(n3109), .Q(
        n3650) );
  DFRQHDLLX0 clk_r_REG331_S1 ( .D(\app_rx_iface.data [1]), .C(n3109), .Q(n3860) );
  DFRQHDLLX0 clk_r_REG510_S1 ( .D(\app_rx_iface.data [6]), .C(n3077), .Q(n3477) );
  DFRQHDLLX0 clk_r_REG560_S1 ( .D(\app_rx_iface.data [3]), .C(n3077), .Q(n3427) );
  DFRQHDLLX0 clk_r_REG345_S1 ( .D(\app_rx_iface.data [0]), .C(n3109), .Q(n3846) );
  DFRQHDLLX0 clk_r_REG492_S1 ( .D(\app_rx_iface.data [7]), .C(n3077), .Q(n3495) );
  DFRQHDLLX0 clk_r_REG312_S1 ( .D(\app_rx_iface.data [2]), .C(n3109), .Q(n3879) );
  INHDLLX1 U2912 ( .A(n3678), .Q(n2886) );
  INHDLLX1 U3105 ( .A(n3501), .Q(n2908) );
  DFRRQHDLLX0 clk_r_REG279_S2 ( .D(n3924), .C(n3298), .RN(n3969), .Q(n3923) );
  DFRRQHDLLX0 clk_r_REG367_S1 ( .D(n3815), .C(n3262), .RN(n3975), .Q(n3814) );
  DFRRQHDLLX0 clk_r_REG322_S1 ( .D(n3870), .C(n3262), .RN(n3975), .Q(n3869) );
  DFRRQHDLLX0 clk_r_REG503_S1 ( .D(n3485), .C(n3262), .RN(n3975), .Q(n3484) );
  DFRRQHDLLX0 clk_r_REG263_S2 ( .D(n3938), .C(n3298), .RN(n3969), .Q(n3937) );
  DFRQHDLLX0 clk_r_REG483_S1 ( .D(n3552), .C(n3206), .Q(n3551) );
  DFRRQHDLLX0 clk_r_REG275_S2 ( .D(n3928), .C(n3298), .RN(n3969), .Q(n3927) );
  DFRQHDLLX0 clk_r_REG459_S1 ( .D(n3654), .C(n3206), .Q(n3652) );
  DFRRQHDLLX0 clk_r_REG281_S2 ( .D(n3922), .C(n3298), .RN(n3969), .Q(n3921) );
  DFRSQHDLLX0 clk_r_REG303_S1 ( .D(n3895), .C(n3262), .SN(n3971), .Q(n3894) );
  DFRRQHDLLX0 clk_r_REG265_S2 ( .D(n3936), .C(n3298), .RN(n3969), .Q(n3935) );
  DFRQHDLLX0 clk_r_REG245_S3 ( .D(n3950), .C(n3111), .Q(n3949) );
  DFRRQHDLLX0 clk_r_REG178_S18 ( .D(
        \adapter_inst/status_reply_args[flags][error] ), .C(n3262), .RN(n3975), 
        .Q(n3514) );
  DFRQHDLLX0 clk_r_REG309_S1 ( .D(n3883), .C(n3111), .Q(n3882) );
  DFRQHDLLX0 clk_r_REG473_S1 ( .D(n3570), .C(n3088), .Q(n3569) );
  DFRQHDLLX0 clk_r_REG211_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[1][5] ), .C(
        n3338), .Q(n3688) );
  DFRQHDLLX0 clk_r_REG112_S19 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [0]), .C(n3253), 
        .Q(n3714) );
  DFRQHDLLX0 clk_r_REG105_S19 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data_bits [1]), .C(n3253), 
        .Q(n3405) );
  INHDLLX1 U3076 ( .A(n3459), .Q(n2914) );
  DFRQHDLLX0 clk_r_REG12_S13 ( .D(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_data ), .C(n3109), .Q(
        n3681) );
  DFRQHDLLX0 clk_r_REG435_S1 ( .D(n3736), .C(n3088), .Q(n3735) );
  DFRRQHDLLX0 clk_r_REG491_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [7]), .C(n3071), 
        .RN(n3973), .Q(n3499) );
  DFRQHDLLX0 clk_r_REG25_S25 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/cached_crc [0]), .C(n3295), 
        .Q(n3582) );
  DFRRQHDLLX0 clk_r_REG490_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [5]), .C(n3071), 
        .RN(n3973), .Q(n3500) );
  DFRQHDLLX0 clk_r_REG446_S1 ( .D(n3673), .C(n3088), .Q(n3672) );
  DFRQHDLLX0 clk_r_REG478_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [1]), .C(n3109), 
        .Q(n3556) );
  DFRQHDLLX0 clk_r_REG128_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/ac_reply_buffer[0][0] ), .C(
        n3129), .Q(n3819) );
  DFRRQHDLLX0 clk_r_REG234_S23 ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [6]), .C(n3068), .RN(n3972), .Q(n3566) );
  DFRQHDLLX0 clk_r_REG455_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fd_inst/bit_count [0]), .C(n3109), 
        .Q(n3656) );
  DFRRQHDLLX0 clk_r_REG586_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [8]), .C(n3071), 
        .RN(n3973), .Q(n3387) );
  DFRQHDLLX0 clk_r_REG207_S20 ( .D(n2992), .C(n3338), .Q(n3754) );
  DFRQHDLLX0 clk_r_REG456_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bits_to_init.data[0] ), .C(n3109), .Q(
        n3655) );
  DFRQHDLLX0 clk_r_REG11_S12 ( .D(
        \iso14443a_inst/part3/framing_inst/tx_iface_bits.data[0] ), .C(n3120), 
        .Q(n3821) );
  DFRSQHDLLX0 clk_r_REG290_S1 ( .D(n2752), .C(n3071), .SN(n3973), .Q(n3912) );
  DFRQHDLLX0 clk_r_REG528_S1 ( .D(\app_rx_iface.data [5]), .C(n3077), .Q(n3459) );
  INHDLLX1 U2854 ( .A(n3791), .Q(n2901) );
  INHDLLX1 U2852 ( .A(n3790), .Q(n2900) );
  INHDLLX1 U2844 ( .A(n3784), .Q(n2895) );
  INHDLLX1 U2980 ( .A(n3657), .Q(n2885) );
  DFRRQHDLLX0 clk_r_REG271_S2 ( .D(n3932), .C(n3298), .RN(n3975), .Q(n3931) );
  DFRRQHDLLX0 clk_r_REG257_S2 ( .D(n3944), .C(n3298), .RN(n3969), .Q(n3943) );
  DFRRQHDLLX0 clk_r_REG253_S2 ( .D(n3946), .C(n3298), .RN(n3969), .Q(n3945) );
  DFRRQHDLLX0 clk_r_REG521_S1 ( .D(n3467), .C(n3262), .RN(n3975), .Q(n3466) );
  DFRRQHDLLX0 clk_r_REG261_S2 ( .D(n3940), .C(n3298), .RN(n3975), .Q(n3939) );
  DFRRQHDLLX0 clk_r_REG138_S18 ( .D(
        \adapter_inst/status_reply_args[flags][conv_complete] ), .C(n3262), 
        .RN(n3975), .Q(n3713) );
  DFRRQHDLLX0 clk_r_REG149_S18 ( .D(
        \adapter_inst/status_reply_args[flags][already_busy] ), .C(n3262), 
        .RN(n3975), .Q(n3712) );
  DFRQHDLLX0 clk_r_REG311_S1 ( .D(n3881), .C(n3111), .Q(n3880) );
  INHDLLX1 U3077 ( .A(n3441), .Q(n2916) );
  DFRRQHDLLX0 clk_r_REG273_S2 ( .D(n3930), .C(n3298), .RN(n3969), .Q(n3929) );
  DFRRQHDLLX0 clk_r_REG277_S2 ( .D(n3926), .C(n3298), .RN(n3969), .Q(n3925) );
  DFRRQHDLLX0 clk_r_REG269_S2 ( .D(n3934), .C(n3298), .RN(n3969), .Q(n3933) );
  DFRSQHDLLX0 clk_r_REG255_S2 ( .D(n3893), .C(n3298), .SN(n3975), .Q(n3892) );
  DFRSQHDLLX0 clk_r_REG267_S2 ( .D(n3909), .C(n3298), .SN(n3969), .Q(n3908) );
  DFRRQHDLLX0 clk_r_REG233_S22 ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [5]), .C(n3068), .RN(n3972), .Q(n3563) );
  DFRQHDLLX0 clk_r_REG229_S23 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [1]), .C(
        n3109), .Q(n3670) );
  DFRQHDLLX0 clk_r_REG74_S23 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [2]), .C(
        n3109), .Q(n3385) );
  DFRRQHDLLX0 clk_r_REG235_S22 ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [3]), .C(n3068), .RN(n3972), .Q(n3564) );
  DFRRQHDLLX0 clk_r_REG236_S23 ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [4]), .C(n3068), .RN(n3972), .Q(n3568) );
  DFRQHDLLX0 clk_r_REG228_S20 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/crc_byte ), .C(n3109), .Q(
        n3498) );
  DFRRQHDLLX0 clk_r_REG238_S23 ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [2]), .C(n3068), .RN(n3972), .Q(n3567) );
  DFRRQHDLLX0 clk_r_REG587_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [10]), .C(n3071), 
        .RN(n3973), .Q(n3386) );
  DFRRQHDLLX0 clk_r_REG441_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/seen_pause ), .C(n3071), 
        .RN(n3973), .Q(n3679) );
  DFRQHDLLX0 clk_r_REG135_S16 ( .D(
        \adapter_inst/status_reply_args[flags][unexpected_pause] ), .C(n3262), 
        .Q(n3624) );
  DFRQHDLLX0 clk_r_REG80_S20 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/cache_data ), .C(n3109), .Q(
        n3614) );
  DFRRQHDLLX0 clk_r_REG585_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [6]), .C(n3071), 
        .RN(n3973), .Q(n3388) );
  DFRQHDLLX0 clk_r_REG479_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fd_inst/data_received ), .C(n3074), 
        .Q(n3555) );
  DFRQHDLLX0 clk_r_REG73_S22 ( .D(
        \iso14443a_inst/part3/framing_inst/fe_inst/bits_remaining [0]), .C(
        n3109), .Q(n3617) );
  DFRQHDLLX0 clk_r_REG578_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fd_inst/expected_parity ), .C(n3074), .Q(n3401) );
  DFRRQHDLLX0 clk_r_REG242_S22 ( .D(
        \iso14443a_inst/part2/tx_inst/bc_inst/count [1]), .C(n3068), .RN(n3972), .Q(n3719) );
  DFRQHDLLX0 clk_r_REG488_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [1]), 
        .C(n3109), .Q(n3504) );
  DFRQHDLLX0 clk_r_REG198_S19 ( .D(\iso14443a_inst/part4/our_block_num ), .C(
        n3074), .Q(n3399) );
  DFRQHDLLX0 clk_r_REG454_S1 ( .D(
        \iso14443a_inst/part2_to_part3_rx_iface.data[0] ), .C(n3088), .Q(n3657) );
  DFRSQHDLLX0 clk_r_REG291_S1 ( .D(n2733), .C(n3071), .SN(n3973), .Q(n3911) );
  DFRQHDLLX0 clk_r_REG546_S1 ( .D(\app_rx_iface.data [4]), .C(n3077), .Q(n3441) );
  INHDLLX1 U2851 ( .A(n3789), .Q(n2899) );
  INHDLLX1 U2845 ( .A(n3785), .Q(n2896) );
  INHDLLX1 U2850 ( .A(n3788), .Q(n2928) );
  INHDLLX1 U3094 ( .A(n1308), .Q(n2909) );
  DFRRQHDLLX0 clk_r_REG571_S1 ( .D(n3417), .C(n3262), .RN(n3975), .Q(n3416) );
  DFRQHDLLX0 clk_r_REG292_S1 ( .D(n2333), .C(n3145), .Q(n3906) );
  DFRQHDLLX0 clk_r_REG313_S1 ( .D(n3879), .C(n3145), .Q(n3878) );
  DFRQHDLLX0 clk_r_REG293_S1 ( .D(n2322), .C(n3159), .Q(n3905) );
  INHDLLX1 U2885 ( .A(n1780), .Q(n2883) );
  DFRRQHDLLX0 clk_r_REG283_S2 ( .D(n3920), .C(n3298), .RN(n3969), .Q(n3919) );
  DFRQHDLLX0 clk_r_REG141_S16 ( .D(\adapter_inst/signal_control_start ), .C(
        n3109), .Q(n3718) );
  DFRQHDLLX0 clk_r_REG452_S1 ( .D(n2100), .C(n3241), .Q(n3660) );
  DFRQHDLLX0 clk_r_REG474_S1 ( .D(n2103), .C(n3236), .Q(n3561) );
  DFRQHDLLX0 clk_r_REG529_S1 ( .D(n3459), .C(n3145), .Q(n3458) );
  DFRQHDLLX0 clk_r_REG340_S1 ( .D(n3860), .C(n3159), .Q(n3851) );
  DFRQHDLLX0 clk_r_REG517_S1 ( .D(n3471), .C(n3356), .Q(n3470) );
  DFRQHDLLX0 clk_r_REG531_S1 ( .D(n3457), .C(n3356), .Q(n3456) );
  DFRQHDLLX0 clk_r_REG121_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/N61 ), .C(n3077), .Q(n3548)
         );
  DFRQHDLLX0 clk_r_REG562_S1 ( .D(n3426), .C(n3356), .Q(n3425) );
  DFRQHDLLX0 clk_r_REG347_S1 ( .D(n3845), .C(n3356), .Q(n3844) );
  DFRQHDLLX0 clk_r_REG334_S1 ( .D(n3858), .C(n3356), .Q(n3857) );
  DFRQHDLLX0 clk_r_REG191_S22 ( .D(n3635), .C(n3356), .Q(n3634) );
  DFRQHDLLX0 clk_r_REG349_S1 ( .D(n3843), .C(n3356), .Q(n3842) );
  DFRQHDLLX0 clk_r_REG86_S19 ( .D(\iso14443a_inst/part3/tx_append_crc_init ), 
        .C(n3253), .Q(n3616) );
  DFRRQHDLLX0 clk_r_REG584_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_inst/count [4]), .C(n3071), 
        .RN(n3973), .Q(n3389) );
  DFRQHDLLX0 clk_r_REG439_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/ds_inst/seen_error ), .C(n3077), 
        .Q(n3724) );
  DFRQHDLLX0 clk_r_REG579_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [8]), 
        .C(n3109), .Q(n3396) );
  DFRQHDLLX0 clk_r_REG78_S19 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [2]), .C(n3109), 
        .Q(n3575) );
  DFRQHDLLX0 clk_r_REG315_S1 ( .D(n3877), .C(n3356), .Q(n3876) );
  DFRQHDLLX0 clk_r_REG548_S1 ( .D(n3440), .C(n3356), .Q(n3439) );
  DFRQHDLLX0 clk_r_REG104_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [1]), .C(
        n3253), .Q(n3497) );
  DFRQHDLLX0 clk_r_REG364_S1 ( .D(\adapter_inst/rx_cmd [1]), .C(n3169), .Q(
        n3817) );
  DFRQHDLLX0 clk_r_REG424_S1 ( .D(n2880), .C(n3109), .Q(n3752) );
  DFRQHDLLX0 clk_r_REG77_S19 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [1]), .C(n3077), 
        .Q(n3364) );
  DFRQHDLLX0 clk_r_REG393_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][4] ), .C(
        n3227), .Q(n3788) );
  DFRQHDLLX0 clk_r_REG113_S20 ( .D(
        \iso14443a_inst/part3/framing_inst/s_inst/bit_count [0]), .C(n3077), 
        .Q(n3411) );
  DFRQHDLLX0 clk_r_REG484_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [0]), 
        .C(n3109), .Q(n3508) );
  DFRQHDLLX0 clk_r_REG392_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][5] ), .C(
        n3227), .Q(n3789) );
  DFRQHDLLX0 clk_r_REG365_S1 ( .D(\adapter_inst/rx_cmd [0]), .C(n3169), .Q(
        n3816) );
  DFRQHDLLX0 clk_r_REG180_S15 ( .D(\iso14443a_inst/part4/reply [0]), .C(n3074), 
        .Q(n3631) );
  DFRQHDLLX0 clk_r_REG131_S15 ( .D(\iso14443a_inst/part4/reply [1]), .C(n3074), 
        .Q(n3537) );
  INHDLLX1 U2692 ( .A(n3783), .Q(n2903) );
  INHDLLX1 U2668 ( .A(n3781), .Q(n2905) );
  INHDLLX1 U2846 ( .A(n3786), .Q(n2897) );
  DFRQHDLLX0 clk_r_REG471_S1 ( .D(n3642), .C(n3241), .Q(n3640) );
  INHDLLX1 U3098 ( .A(n3622), .Q(n2907) );
  DFRQHDLLX0 clk_r_REG468_S1 ( .D(n3645), .C(n3241), .Q(n3643) );
  INHDLLX1 U2847 ( .A(n3787), .Q(n2898) );
  DFRQHDLLX0 clk_r_REG352_S1 ( .D(n3846), .C(n3153), .Q(n3839) );
  DFRQHDLLX0 clk_r_REG568_S1 ( .D(n3427), .C(n3159), .Q(n3419) );
  DFRQHDLLX0 clk_r_REG296_S1 ( .D(n2332), .C(n3145), .Q(n3902) );
  DFRQHDLLX0 clk_r_REG299_S1 ( .D(n2320), .C(n3159), .Q(n3898) );
  DFRQHDLLX0 clk_r_REG427_S1 ( .D(n2891), .C(n3241), .Q(n3747) );
  DFRQHDLLX0 clk_r_REG295_S1 ( .D(n2335), .C(n3145), .Q(n3903) );
  DFRQHDLLX0 clk_r_REG428_S1 ( .D(n2890), .C(n3241), .Q(n3746) );
  DFRQHDLLX0 clk_r_REG294_S1 ( .D(n2323), .C(n3159), .Q(n3904) );
  DFRQHDLLX0 clk_r_REG301_S1 ( .D(n2315), .C(n3163), .Q(n3896) );
  DFRQHDLLX0 clk_r_REG297_S1 ( .D(n2331), .C(n3145), .Q(n3900) );
  DFRQHDLLX0 clk_r_REG429_S1 ( .D(n2889), .C(n3241), .Q(n3745) );
  DFRQHDLLX0 clk_r_REG300_S1 ( .D(n2316), .C(n3163), .Q(n3897) );
  DFRQHDLLX0 clk_r_REG298_S1 ( .D(n2321), .C(n3159), .Q(n3899) );
  DFRQHDLLX0 clk_r_REG500_S1 ( .D(n3495), .C(n3159), .Q(n3487) );
  DFRQHDLLX0 clk_r_REG511_S1 ( .D(n3477), .C(n3145), .Q(n3476) );
  INHDLLX1 U2954 ( .A(n1784), .Q(n2880) );
  DFRQHDLLX0 clk_r_REG552_S1 ( .D(n3436), .C(n3356), .Q(n3435) );
  DFRQHDLLX0 clk_r_REG535_S1 ( .D(n3453), .C(n3356), .Q(n3452) );
  DFRQHDLLX0 clk_r_REG498_S1 ( .D(n3490), .C(n3356), .Q(n3489) );
  DFRQHDLLX0 clk_r_REG319_S1 ( .D(n3873), .C(n3356), .Q(n3872) );
  DFRQHDLLX0 clk_r_REG566_S1 ( .D(n3422), .C(n3356), .Q(n3421) );
  DFRQHDLLX0 clk_r_REG494_S1 ( .D(n3494), .C(n3356), .Q(n3493) );
  DFRQHDLLX0 clk_r_REG338_S1 ( .D(n3854), .C(n3356), .Q(n3853) );
  DFRQHDLLX0 clk_r_REG399_S1 ( .D(\iso14443a_inst/part4/rx_buffer[1][2] ), .C(
        n3236), .Q(n3782) );
  DFRQHDLLX0 clk_r_REG317_S1 ( .D(n3875), .C(n3356), .Q(n3874) );
  DFRQHDLLX0 clk_r_REG444_S1 ( .D(n3675), .C(n3236), .Q(n3674) );
  DFRQHDLLX0 clk_r_REG564_S1 ( .D(n3424), .C(n3356), .Q(n3423) );
  DFRQHDLLX0 clk_r_REG533_S1 ( .D(n3455), .C(n3356), .Q(n3454) );
  DFRQHDLLX0 clk_r_REG426_S1 ( .D(n2904), .C(n3236), .Q(n3748) );
  DFRQHDLLX0 clk_r_REG496_S1 ( .D(n3492), .C(n3356), .Q(n3491) );
  DFRQHDLLX0 clk_r_REG515_S1 ( .D(n3473), .C(n3356), .Q(n3472) );
  DFRQHDLLX0 clk_r_REG336_S1 ( .D(n3856), .C(n3356), .Q(n3855) );
  DFRQHDLLX0 clk_r_REG351_S1 ( .D(n3841), .C(n3356), .Q(n3840) );
  DFRQHDLLX0 clk_r_REG550_S1 ( .D(n3438), .C(n3356), .Q(n3437) );
  DFRQHDLLX0 clk_r_REG200_S15 ( .D(\iso14443a_inst/part4/replyStdBlock [1]), 
        .C(n3074), .Q(n3630) );
  DFRQHDLLX0 clk_r_REG513_S1 ( .D(n3475), .C(n3356), .Q(n3474) );
  DFRQHDLLX0 clk_r_REG432_S1 ( .D(n2538), .C(n3169), .Q(n3740) );
  DFRQHDLLX0 clk_r_REG102_S20 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [2]), .C(
        n3074), .Q(n3384) );
  DFRQHDLLX0 clk_r_REG321_S1 ( .D(n3879), .C(n3169), .Q(n3870) );
  DFRQHDLLX0 clk_r_REG101_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/tx_count_minus_1 [0]), .C(
        n3074), .Q(n3668) );
  DFRQHDLLX0 clk_r_REG520_S1 ( .D(n3477), .C(n3169), .Q(n3467) );
  DFRQHDLLX0 clk_r_REG395_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][2] ), .C(
        n3227), .Q(n3786) );
  DFRQHDLLX0 clk_r_REG582_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [2]), 
        .C(n3109), .Q(n3393) );
  DFRQHDLLX0 clk_r_REG304_S1 ( .D(\iso14443a_inst/part4/our_cid [1]), .C(n3101), .Q(n3887) );
  DFRQHDLLX0 clk_r_REG485_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [7]), 
        .C(n3109), .Q(n3507) );
  DFRQHDLLX0 clk_r_REG400_S1 ( .D(\iso14443a_inst/part4/rx_buffer[1][1] ), .C(
        n3236), .Q(n3781) );
  INHDLLX1 U2860 ( .A(n3717), .Q(n2927) );
  DFRQHDLLX0 clk_r_REG390_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][7] ), .C(
        n3227), .Q(n3791) );
  DFRQHDLLX0 clk_r_REG396_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][1] ), .C(
        n3227), .Q(n3785) );
  DFRQHDLLX0 clk_r_REG391_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][6] ), .C(
        n3227), .Q(n3790) );
  DFRQHDLLX0 clk_r_REG445_S1 ( .D(\iso14443a_inst/part2/sd_inst/seq [1]), .C(
        n3077), .Q(n3673) );
  DFRQHDLLX0 clk_r_REG433_S1 ( .D(n2493), .C(n3356), .Q(n3739) );
  DFRQHDLLX0 clk_r_REG199_S15 ( .D(n2587), .C(n3074), .Q(n3910) );
  DFRQHDLLX0 clk_r_REG397_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][0] ), .C(
        n3227), .Q(n3784) );
  DFRQHDLLX0 clk_r_REG306_S1 ( .D(\iso14443a_inst/part4/our_cid [2]), .C(n3101), .Q(n3885) );
  DFRQHDLLX0 clk_r_REG34_S15 ( .D(\iso14443a_inst/part4/send_reply ), .C(n3074), .Q(n3612) );
  DFRQHDLLX0 clk_r_REG394_S1 ( .D(\iso14443a_inst/part4/rx_buffer[0][3] ), .C(
        n3227), .Q(n3787) );
  DFRQHDLLX0 clk_r_REG81_S21 ( .D(\iso14443a_inst/part4/N211 ), .C(n3074), .Q(
        n3622) );
  DFRQHDLLX0 clk_r_REG499_S1 ( .D(n3495), .C(n3153), .Q(n3488) );
  DFRQHDLLX0 clk_r_REG519_S1 ( .D(n3477), .C(n3163), .Q(n3468) );
  DFRQHDLLX0 clk_r_REG353_S1 ( .D(n3846), .C(n3163), .Q(n3838) );
  DFRQHDLLX0 clk_r_REG536_S1 ( .D(n3459), .C(n3153), .Q(n3451) );
  DFRQHDLLX0 clk_r_REG537_S1 ( .D(n3459), .C(n3163), .Q(n3450) );
  DFRQHDLLX0 clk_r_REG553_S1 ( .D(n3441), .C(n3153), .Q(n3434) );
  DFRQHDLLX0 clk_r_REG339_S1 ( .D(n3860), .C(n3153), .Q(n3852) );
  DFRQHDLLX0 clk_r_REG555_S1 ( .D(n3441), .C(n3163), .Q(n3432) );
  DFRQHDLLX0 clk_r_REG567_S1 ( .D(n3427), .C(n3153), .Q(n3420) );
  DFRQHDLLX0 clk_r_REG501_S1 ( .D(n3495), .C(n3163), .Q(n3486) );
  DFRQHDLLX0 clk_r_REG332_S1 ( .D(n3860), .C(n3145), .Q(n3859) );
  DFRQHDLLX0 clk_r_REG518_S1 ( .D(n3477), .C(n3153), .Q(n3469) );
  DFRQHDLLX0 clk_r_REG554_S1 ( .D(n3441), .C(n3159), .Q(n3433) );
  DFRQHDLLX0 clk_r_REG569_S1 ( .D(n3427), .C(n3163), .Q(n3418) );
  DFRQHDLLX0 clk_r_REG320_S1 ( .D(n3879), .C(n3153), .Q(n3871) );
  DFRRQHDLLX0 clk_r_REG589_S1 ( .D(n3369), .C(n3262), .RN(n3975), .Q(n3368) );
  DFRRQHDLLX0 clk_r_REG403_S1 ( .D(\adapter_inst/tx_msg[cmd][1] ), .C(n3262), 
        .RN(n3975), .Q(n3778) );
  DFRRQHDLLX0 clk_r_REG402_S1 ( .D(\adapter_inst/tx_msg[cmd][0] ), .C(n3262), 
        .RN(n3975), .Q(n3779) );
  DFRQHDLLX0 clk_r_REG398_S1 ( .D(\iso14443a_inst/part4/rx_buffer[1][3] ), .C(
        n3236), .Q(n3783) );
  DFRQHDLLX0 clk_r_REG580_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [6]), 
        .C(n3109), .Q(n3395) );
  DFRQHDLLX0 clk_r_REG401_S1 ( .D(\iso14443a_inst/part4/rx_buffer[1][0] ), .C(
        n3236), .Q(n3780) );
  DFRQHDLLX0 clk_r_REG472_S1 ( .D(\iso14443a_inst/part2/sd_inst/seq [0]), .C(
        n3109), .Q(n3570) );
  DFRQHDLLX0 clk_r_REG139_S16 ( .D(\adapter_inst/signal_control_abort ), .C(
        n3109), .Q(n3717) );
  DFRQHDLLX0 clk_r_REG541_S1 ( .D(n3447), .C(n3356), .Q(n3446) );
  DFRQHDLLX0 clk_r_REG525_S1 ( .D(n3463), .C(n3356), .Q(n3462) );
  DFRQHDLLX0 clk_r_REG371_S1 ( .D(n3811), .C(n3356), .Q(n3810) );
  DFRQHDLLX0 clk_r_REG507_S1 ( .D(n3481), .C(n3356), .Q(n3480) );
  DFRQHDLLX0 clk_r_REG359_S1 ( .D(n3833), .C(n3356), .Q(n3832) );
  DFRQHDLLX0 clk_r_REG375_S1 ( .D(n3807), .C(n3356), .Q(n3806) );
  DFRQHDLLX0 clk_r_REG308_S1 ( .D(\iso14443a_inst/part4/our_cid [0]), .C(n3101), .Q(n3883) );
  DFRQHDLLX0 clk_r_REG487_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [3]), 
        .C(n3109), .Q(n3505) );
  DFRQHDLLX0 clk_r_REG581_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [4]), 
        .C(n3109), .Q(n3394) );
  INHDLLX1 U2459 ( .A(n3742), .Q(rst_n) );
  INHDLLX1 U3106 ( .A(rst_n), .Q(n2878) );
  DFRQHDLLX0 clk_r_REG486_S1 ( .D(\iso14443a_inst/part2/sd_inst/counter [5]), 
        .C(n3109), .Q(n3506) );
  DFRQHDLLX0 clk_r_REG310_S1 ( .D(\iso14443a_inst/part4/our_cid [3]), .C(n3101), .Q(n3881) );
  DFRQHDLLX0 clk_r_REG523_S1 ( .D(n3465), .C(n3356), .Q(n3464) );
  DFRQHDLLX0 clk_r_REG573_S1 ( .D(n3415), .C(n3356), .Q(n3414) );
  DFRQHDLLX0 clk_r_REG361_S1 ( .D(n3831), .C(n3356), .Q(n3830) );
  DFRQHDLLX0 clk_r_REG381_S1 ( .D(n3801), .C(n3356), .Q(n3800) );
  DFRQHDLLX0 clk_r_REG379_S1 ( .D(n3803), .C(n3356), .Q(n3802) );
  DFRQHDLLX0 clk_r_REG505_S1 ( .D(n3483), .C(n3356), .Q(n3482) );
  INHDLLX1 U2911 ( .A(n3367), .Q(n2887) );
  DFRQHDLLX0 clk_r_REG386_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][4] ), .C(n3201), 
        .Q(n3795) );
  INHDLLX1 U2904 ( .A(n3553), .Q(n2888) );
  DFRQHDLLX0 clk_r_REG465_S1 ( .D(n3647), .C(n3201), .Q(n3646) );
  DFRQHDLLX0 clk_r_REG462_S1 ( .D(n3650), .C(n3201), .Q(n3649) );
  DFRQHDLLX0 clk_r_REG545_S1 ( .D(n3443), .C(n3356), .Q(n3442) );
  DFRQHDLLX0 clk_r_REG575_S1 ( .D(n3413), .C(n3356), .Q(n3412) );
  DFRQHDLLX0 clk_r_REG330_S1 ( .D(n3862), .C(n3356), .Q(n3861) );
  DFRQHDLLX0 clk_r_REG328_S1 ( .D(n3864), .C(n3356), .Q(n3863) );
  DFRQHDLLX0 clk_r_REG527_S1 ( .D(n3461), .C(n3356), .Q(n3460) );
  DFRQHDLLX0 clk_r_REG326_S1 ( .D(n3866), .C(n3356), .Q(n3865) );
  DFRQHDLLX0 clk_r_REG559_S1 ( .D(n3429), .C(n3356), .Q(n3428) );
  DFRQHDLLX0 clk_r_REG189_S22 ( .D(n3633), .C(n3356), .Q(n3632) );
  DFRQHDLLX0 clk_r_REG363_S1 ( .D(n3829), .C(n3356), .Q(n3828) );
  DFRQHDLLX0 clk_r_REG129_S21 ( .D(
        \iso14443a_inst/part3/initialisation_inst/is_AC_SELECT_for_us ), .C(
        n3109), .Q(n3547) );
  DFRQHDLLX0 clk_r_REG388_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][6] ), .C(n3206), 
        .Q(n3793) );
  DFRQHDLLX0 clk_r_REG373_S1 ( .D(n3809), .C(n3356), .Q(n3808) );
  DFRQHDLLX0 clk_r_REG557_S1 ( .D(n3431), .C(n3356), .Q(n3430) );
  DFRQHDLLX0 clk_r_REG413_S1 ( .D(n3766), .C(n3356), .Q(n3765) );
  DFRQHDLLX0 clk_r_REG344_S1 ( .D(n3848), .C(n3356), .Q(n3847) );
  DFRQHDLLX0 clk_r_REG543_S1 ( .D(n3445), .C(n3356), .Q(n3444) );
  DFRQHDLLX0 clk_r_REG357_S1 ( .D(n3835), .C(n3356), .Q(n3834) );
  DFRQHDLLX0 clk_r_REG411_S1 ( .D(n3768), .C(n3356), .Q(n3767) );
  DFRQHDLLX0 clk_r_REG377_S1 ( .D(n3805), .C(n3356), .Q(n3804) );
  DFRQHDLLX0 clk_r_REG509_S1 ( .D(n3479), .C(n3356), .Q(n3478) );
  DFRRQHDLLX0 clk_r_REG166_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [14]), .C(n3082), .RN(n3968), 
        .Q(n3527) );
  DFRQHDLLX0 clk_r_REG387_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][2] ), .C(n3206), 
        .Q(n3794) );
  DFRQHDLLX0 clk_r_REG467_S1 ( .D(n3645), .C(n3206), .Q(n3644) );
  DFRRQHDLLX0 clk_r_REG167_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [15]), .C(n3082), .RN(n3972), 
        .Q(n3528) );
  DFRQHDLLX0 clk_r_REG463_S1 ( .D(n3650), .C(n3206), .Q(n3648) );
  DFRQHDLLX0 clk_r_REG470_S1 ( .D(n3642), .C(n3206), .Q(n3641) );
  DFRQHDLLX0 clk_r_REG590_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [1]), .C(n3109), 
        .Q(n3367) );
  DFRQHDLLX0 clk_r_REG389_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[1][4] ), .C(n3206), 
        .Q(n3792) );
  DFRQHDLLX0 clk_r_REG342_S1 ( .D(n3850), .C(n3356), .Q(n3849) );
  DFRQHDLLX0 clk_r_REG442_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [2]), .C(n3109), 
        .Q(n3678) );
  DFRQHDLLX0 clk_r_REG369_S1 ( .D(n3813), .C(n3356), .Q(n3812) );
  DFRQHDLLX0 clk_r_REG481_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_init.data_bits [0]), .C(n3109), 
        .Q(n3553) );
  DFRQHDLLX0 clk_r_REG458_S1 ( .D(n3654), .C(n3201), .Q(n3653) );
  DFRQHDLLX0 clk_r_REG382_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][0] ), .C(n3201), 
        .Q(n3799) );
  DFRQHDLLX0 clk_r_REG383_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][3] ), .C(n3201), 
        .Q(n3798) );
  DFRQHDLLX0 clk_r_REG384_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][1] ), .C(n3201), 
        .Q(n3797) );
  DFRQHDLLX0 clk_r_REG385_S1 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_buffer[0][6] ), .C(n3201), 
        .Q(n3796) );
  DFRQHDLLX0 clk_r_REG417_S1 ( .D(n3762), .C(n3356), .Q(n3761) );
  DFRQHDLLX0 clk_r_REG447_S1 ( .D(n2198), .C(n3201), .Q(n3669) );
  DFRRQHDLLX0 clk_r_REG168_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [16]), .C(n3082), .RN(n3968), 
        .Q(n3529) );
  DFRRQHDLLX0 clk_r_REG170_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [18]), .C(n3082), .RN(n3968), 
        .Q(n3531) );
  DFRRQHDLLX0 clk_r_REG162_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [10]), .C(n3082), .RN(n3968), 
        .Q(n3522) );
  DFRRQHDLLX0 clk_r_REG171_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [19]), .C(n3082), .RN(n3968), 
        .Q(n3532) );
  DFRRQHDLLX0 clk_r_REG169_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [17]), .C(n3082), .RN(n3968), 
        .Q(n3530) );
  DFRRQHDLLX0 clk_r_REG164_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [12]), .C(n3082), .RN(n3968), 
        .Q(n3524) );
  DFRRQHDLLX0 clk_r_REG172_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [20]), .C(n3082), .RN(n3968), 
        .Q(n3533) );
  DFRRQHDLLX0 clk_r_REG173_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [21]), .C(n3082), .RN(n3968), 
        .Q(n3534) );
  DFRRQHDLLX0 clk_r_REG163_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [11]), .C(n3082), .RN(n3968), 
        .Q(n3523) );
  DFRRQHDLLX0 clk_r_REG161_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [9]), .C(n3082), .RN(n3968), 
        .Q(n3521) );
  DFRRQHDLLX0 clk_r_REG174_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [22]), .C(n3082), .RN(n3968), 
        .Q(n3535) );
  DFRRQHDLLX0 clk_r_REG165_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [13]), .C(n3082), .RN(n3968), 
        .Q(n3525) );
  DFRQHDLLX0 clk_r_REG415_S1 ( .D(n3764), .C(n3356), .Q(n3763) );
  DFRRQHDLLX0 clk_r_REG160_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [8]), .C(n3082), .RN(n3968), 
        .Q(n3520) );
  DFRQHDLLX0 clk_r_REG539_S1 ( .D(n3449), .C(n3356), .Q(n3448) );
  DFRRQHDLLX0 clk_r_REG58_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [12]), .C(n3318), .RN(n3970), .Q(n3709) );
  DFRRQHDLLX0 clk_r_REG54_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [4]), 
        .C(n3318), .RN(n3970), .Q(n3579) );
  DFRRQHDLLX0 clk_r_REG55_S14 ( .D(\iso14443a_inst/part3/framing_inst/crc [3]), 
        .C(n3318), .RN(n3970), .Q(n3578) );
  DFRRQHDLLX0 clk_r_REG59_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [11]), .C(n3318), .RN(n3970), .Q(n3580) );
  DFRQHDLLX0 clk_r_REG288_S1 ( .D(n3915), .C(n3356), .Q(n3914) );
  DFRQHDLLX0 clk_r_REG419_S1 ( .D(n3760), .C(n3356), .Q(n3759) );
  DFRRQHDLLX0 clk_r_REG14_S14 ( .D(\iso14443a_inst/part3/framing_inst/crc [10]), .C(n3318), .RN(n3970), .Q(n3581) );
  DFRRQHDLLX0 clk_r_REG56_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [2]), 
        .C(n3318), .RN(n3970), .Q(n3577) );
  DFRRQHDLLX0 clk_r_REG158_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [6]), .C(n3082), .RN(n3968), 
        .Q(n3518) );
  DFRRQHDLLX0 clk_r_REG157_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [5]), .C(n3082), .RN(n3968), 
        .Q(n3517) );
  DFRSQHDLLX0 clk_r_REG33_S18 ( .D(\iso14443a_inst/part3/framing_inst/crc [6]), 
        .C(n3318), .SN(n3970), .Q(n3704) );
  DFRSQHDLLX0 clk_r_REG57_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [1]), 
        .C(n3318), .SN(n3970), .Q(n3707) );
  DFRRQHDLLX0 clk_r_REG159_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [7]), .C(n3082), .RN(n3968), 
        .Q(n3519) );
  DFRSQHDLLX0 clk_r_REG53_S19 ( .D(\iso14443a_inst/part3/framing_inst/crc [5]), 
        .C(n3318), .SN(n3970), .Q(n3706) );
  DFRSQHDLLX0 clk_r_REG52_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [0]), 
        .C(n3318), .SN(n3970), .Q(n3705) );
  DFRQHDLLX0 clk_r_REG324_S1 ( .D(n3868), .C(n3356), .Q(n3867) );
  DFRRQHDLLX0 clk_r_REG155_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [3]), .C(n3082), .RN(n3971), 
        .Q(n3516) );
  DFRQHDLLX0 clk_r_REG421_S1 ( .D(n3758), .C(n3356), .Q(n3757) );
  DFRRQHDLLX0 clk_r_REG32_S17 ( .D(\iso14443a_inst/part3/framing_inst/crc [7]), 
        .C(n3318), .RN(n3970), .Q(n3708) );
  DFRRQHDLLX0 clk_r_REG13_S14 ( .D(\iso14443a_inst/part3/framing_inst/crc [15]), .C(n3318), .RN(n3970), .Q(n3738) );
  DFRRQHDLLX0 clk_r_REG156_S19 ( .D(
        \adapter_inst/signal_control_inst/counter [4]), .C(n3082), .RN(n3971), 
        .Q(n3398) );
  DFRSQHDLLX0 clk_r_REG31_S16 ( .D(\iso14443a_inst/part3/framing_inst/crc [8]), 
        .C(n3318), .SN(n3970), .Q(n3700) );
  DFRSQHDLLX0 clk_r_REG30_S15 ( .D(\iso14443a_inst/part3/framing_inst/crc [9]), 
        .C(n3318), .SN(n3970), .Q(n3703) );
  DFRSQHDLLX0 clk_r_REG65_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [13]), .C(n3318), .SN(n3970), .Q(n3701) );
  DFRSQHDLLX0 clk_r_REG62_S20 ( .D(\iso14443a_inst/part3/framing_inst/crc [14]), .C(n3318), .SN(n3970), .Q(n3702) );
  DFRQHDLLX0 clk_r_REG355_S1 ( .D(n3837), .C(n3356), .Q(n3836) );
  DFRQHDLLX0 clk_r_REG423_S1 ( .D(n3756), .C(n3356), .Q(n3755) );
  DFRRQHDLLX1 clk_r_REG405_S1 ( .D(n3777), .C(n3085), .RN(n3974), .Q(
        sens_config[0]) );
  DFRRQHDLLX1 clk_r_REG407_S1 ( .D(n3775), .C(n3085), .RN(n3974), .Q(
        sens_config[1]) );
  DFRRQHDLLX1 clk_r_REG409_S1 ( .D(n3773), .C(n3085), .RN(n3974), .Q(
        sens_config[2]) );
  DFRRQHDLLX1 clk_r_REG145_S17 ( .D(n3966), .C(n3082), .RN(n3974), .Q(adc_read) );
  DFRRQHDLLX1 clk_r_REG140_S17 ( .D(n3964), .C(n3082), .RN(n3974), .Q(
        sens_read) );
  DFRRQHDX0 clk_r_REG83_S18 ( .D(
        \iso14443a_inst/part3/initialisation_inst/state_star ), .C(clk), .RN(
        n3967), .Q(n3639) );
  DFRRQHDX0 clk_r_REG223_S19 ( .D(
        \iso14443a_inst/part3/initialisation_inst/rx_error_flag ), .C(clk), 
        .RN(n3967), .Q(n3546) );
  DFRRQHDLLX0 clk_r_REG143_S17 ( .D(
        \adapter_inst/signal_control_inst/state [1]), .C(clk), .RN(n3975), .Q(
        n3666) );
  DFRRQHDX0 clk_r_REG202_S19 ( .D(\iso14443a_inst/part4/rx_count [2]), .C(clk), 
        .RN(n3967), .Q(n3543) );
  DFRRQHDX0 clk_r_REG201_S19 ( .D(\iso14443a_inst/part4/allow_pps ), .C(clk), 
        .RN(n3967), .Q(n3618) );
  DFRRQHDX0 clk_r_REG134_S16 ( .D(\adapter_inst/last_rx_had_invalid_magic ), 
        .C(clk), .RN(n3973), .Q(n3623) );
  DFRRQHDX0 clk_r_REG185_S15 ( .D(\app_rx_iface.error ), .C(clk), .RN(n3973), 
        .Q(n3562) );
  DFRRQHDX0 clk_r_REG450_S1 ( .D(n3664), .C(clk), .RN(n3967), .Q(n3663) );
  DFRRQHDX0 clk_r_REG192_S21 ( .D(\adapter_inst/rx_count [1]), .C(clk), .RN(
        n3973), .Q(n3539) );
  DFRRQHDX0 clk_r_REG285_S1 ( .D(n3957), .C(clk), .RN(n3362), .Q(n3955) );
  DFRRQHDX0 clk_r_REG440_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.data_valid ), .C(clk), 
        .RN(n3967), .Q(n3683) );
  DFRRQHDX0 clk_r_REG197_S20 ( .D(\app_rx_iface.eoc ), .C(clk), .RN(n3973), 
        .Q(n3907) );
  DFRRQHDX0 clk_r_REG205_S19 ( .D(\iso14443a_inst/part4/rx_error_flag ), .C(
        clk), .RN(n3967), .Q(n3682) );
  DFRRQHDX0 clk_r_REG79_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_routing.req ), .C(clk), .RN(n3967), 
        .Q(n3741) );
  DFRRQHDX0 clk_r_REG437_S1 ( .D(
        \iso14443a_inst/part2_to_part3_rx_iface.data_valid ), .C(clk), .RN(
        n3970), .Q(n3733) );
  DFRRQHDX0 clk_r_REG477_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fd_inst/next_bit_is_parity ), .C(
        clk), .RN(n3967), .Q(n3557) );
  DFRRQHDX0 clk_r_REG436_S1 ( .D(
        \iso14443a_inst/part3/framing_inst/fdt_trigger ), .C(clk), .RN(n3973), 
        .Q(n3734) );
  DFRRQHDX0 clk_r_REG206_S19 ( .D(\iso14443a_inst/part4/pkt_received ), .C(clk), .RN(n3967), .Q(n3737) );
  DFRRQHDX0 clk_r_REG103_S20 ( .D(
        \iso14443a_inst/part3/tx_iface_from_init.data_valid ), .C(clk), .RN(
        n3967), .Q(n3721) );
  DFRRQHDX0 clk_r_REG49_S17 ( .D(
        \iso14443a_inst/part4_to_part3_tx_iface.data_valid ), .C(clk), .RN(
        n3967), .Q(n3397) );
  DFRRQHDX0 clk_r_REG576_S1 ( .D(
        \iso14443a_inst/part2_to_part3_rx_iface.error ), .C(clk), .RN(n3970), 
        .Q(n3404) );
  DFRRQHDX0 clk_r_REG67_S20 ( .D(
        \iso14443a_inst/part3/framing_inst/crc_inst/crc_sample ), .C(clk), 
        .RN(n3970), .Q(n3572) );
  DFRRQHDX0 clk_r_REG448_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bytes_to_routing.eoc ), .C(clk), .RN(
        n3970), .Q(n3665) );
  DFRRQHDX0 clk_r_REG82_S17 ( .D(\iso14443a_inst/part4_deselect ), .C(clk), 
        .RN(n3967), .Q(n3728) );
  DFRRQHDX0 clk_r_REG453_S1 ( .D(\iso14443a_inst/part2/sd_inst/in_frame ), .C(
        clk), .RN(n3970), .Q(n3658) );
  DFRRQHDX0 clk_r_REG137_S17 ( .D(
        \adapter_inst/signal_control_conversion_complete ), .C(clk), .RN(n3975), .Q(n3723) );
  DFRRQHDX0 clk_r_REG240_S22 ( .D(
        \iso14443a_inst/part2/tx_inst/sc_inst/count [1]), .C(clk), .RN(n3972), 
        .Q(n3661) );
  DFRRQHDX0 clk_r_REG136_S16 ( .D(\adapter_inst/signal_control_result_read ), 
        .C(clk), .RN(n3975), .Q(n3727) );
  DFRRQHDX0 clk_r_REG142_S17 ( .D(
        \adapter_inst/signal_control_unexpected_pause ), .C(clk), .RN(n3974), 
        .Q(n3403) );
  DFRRQHDX0 clk_r_REG232_S22 ( .D(\iso14443a_inst/part2/tx_inst/subcarrier ), 
        .C(clk), .RN(n3972), .Q(n3560) );
  DFRRQHDX0 clk_r_REG184_S19 ( .D(\iso14443a_inst/part4/forward_to_app ), .C(
        clk), .RN(n3967), .Q(n3545) );
  DFRRQHDX0 clk_r_REG70_S20 ( .D(
        \iso14443a_inst/part3_to_part2_tx_iface.data_valid ), .C(clk), .RN(
        n3974), .Q(n3502) );
  DFRRQHDX0 clk_r_REG133_S16 ( .D(\adapter_inst/send_reply ), .C(clk), .RN(
        n3971), .Q(n3726) );
  DFRRQHDX0 clk_r_REG0_S1 ( .D(\power[1] ), .C(clk), .RN(n3974), .Q(n3952) );
  DFRRQHDLLX0 clk_r_REG284_S1 ( .D(pause_n_synchronised), .C(clk), .RN(n3362), 
        .Q(n3957) );
  DFRRQHDLLX0 clk_r_REG38_S16 ( .D(\iso14443a_inst/part4/forward_from_app ), 
        .C(clk), .RN(n3972), .Q(n3677) );
  DFRRQHDLLX0 clk_r_REG183_S19 ( .D(\app_rx_iface.soc ), .C(clk), .RN(n3974), 
        .Q(n3637) );
  DFRRQHDLLX0 clk_r_REG476_S1 ( .D(n3559), .C(clk), .RN(n3967), .Q(n3558) );
  DFRRQHDLLX0 clk_r_REG449_S1 ( .D(n3665), .C(clk), .RN(n3967), .Q(n3664) );
  DFRRQHDLLX0 clk_r_REG244_S2 ( .D(n3951), .C(clk), .RN(n3974), .Q(n3950) );
  NA2HDLLX1 U2979 ( .A(n2416), .B(n2419), .Q(n2375) );
  BUHDLLX1 U1868 ( .A(n3361), .Q(n3967) );
  BUHDLLX1 U1883 ( .A(n3361), .Q(n3969) );
  BUHDLLX1 U1898 ( .A(n3361), .Q(n3970) );
  BUHDLLX1 U1901 ( .A(n3361), .Q(n3973) );
  BUHDLLX1 U1902 ( .A(n3361), .Q(n3974) );
  BUHDLLX1 U1903 ( .A(n3361), .Q(n3975) );
  DFRRQHDLLX0 clk_r_REG194_S22 ( .D(\adapter_inst/rx_count [3]), .C(clk), .RN(
        n3973), .Q(n3541) );
  DFRRQHDLLX0 clk_r_REG147_S18 ( .D(
        \adapter_inst/signal_control_inst/state [2]), .C(clk), .RN(n3975), .Q(
        n3571) );
  DFRRQHDLLX0 clk_r_REG176_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [24]), .C(n3082), .RN(n3968), 
        .Q(n3628) );
  DFRRQHDLLX0 clk_r_REG175_S18 ( .D(
        \adapter_inst/signal_control_inst/counter [23]), .C(n3082), .RN(n3968), 
        .Q(n3536) );
  DFRRQHDLLX1 clk_r_REG151_S17 ( .D(n3965), .C(n3082), .RN(n3971), .Q(
        adc_enable) );
  DFRRQHDLLX1 clk_r_REG153_S17 ( .D(n3963), .C(n3082), .RN(n3974), .Q(
        sens_enable) );
  NO4I3HDLLX0 U2250 ( .AN(n3797), .BN(n1929), .CN(n2229), .D(n1928), .Q(n1930)
         );
  NO4I2HDLLX0 U2300 ( .AN(n1958), .BN(n1957), .C(n1956), .D(n1955), .Q(n1960)
         );
  NO4I3HDLLX0 U2558 ( .AN(n2120), .BN(n2119), .CN(n3900), .D(n3419), .Q(n2121)
         );
  NO2HDLLX1 U2254 ( .A(n2810), .B(n2806), .Q(n2068) );
  OR3HDLLX1 U2259 ( .A(n3497), .B(n3668), .C(n3384), .Q(n2720) );
  OR3HDLLX1 U2105 ( .A(n2660), .B(n1876), .C(n2027), .Q(n1877) );
  BUHDLLX1 U1839 ( .A(n2878), .Q(n2947) );
  NO4I2HDLLX0 U2655 ( .AN(n3671), .BN(n2238), .C(n3546), .D(n3551), .Q(n2195)
         );
  NO4I3HDLLX0 U2650 ( .AN(n3796), .BN(n2230), .CN(n2229), .D(n3653), .Q(n2192)
         );
  DFRRQHDX0 clk_r_REG475_S1 ( .D(
        \iso14443a_inst/part3/rx_iface_bits_to_init.error ), .C(clk), .RN(
        n3967), .Q(n3559) );
  OR3HDLLX1 U2825 ( .A(n2307), .B(n3540), .C(n3576), .Q(n2329) );
  AND2HDLLX0 U2488 ( .A(n3732), .B(n3661), .Q(n2085) );
  NO4I2HDLLX0 U2013 ( .AN(n2724), .BN(n2735), .C(n3390), .D(n1850), .Q(n2047)
         );
  OR3HDLLX1 U3416 ( .A(n2753), .B(n3912), .C(n2751), .Q(n2755) );
  NO4I3HDLLX0 U3208 ( .AN(n3907), .BN(n3901), .CN(n2551), .D(n3729), .Q(n2554)
         );
  OR3HDLLX1 U3394 ( .A(n2753), .B(n3911), .C(n2731), .Q(n2728) );
  OR3HDLLX1 U2482 ( .A(n3736), .B(n2081), .C(n2138), .Q(n2137) );
  DFRRQHDLLX0 clk_r_REG243_S1 ( .D(\iso14443a_inst/part4/tx_buffer[1][6] ), 
        .C(clk), .RN(n3974), .Q(n3951) );
  OR3HDLLX1 U2464 ( .A(n3218), .B(n2057), .C(n2056), .Q(n3217) );
  ON22HDLLX0 U1933 ( .A(n3526), .B(n2460), .C(n3629), .D(n1810), .Q(n1813) );
  AN321HDLLX0 U1942 ( .A(n3518), .B(n2466), .C(n1820), .D(n3914), .E(n3519), 
        .F(n1819), .Q(n1821) );
  DFRRQHDLLX0 clk_r_REG193_S22 ( .D(\adapter_inst/rx_count [2]), .C(clk), .RN(
        n3973), .Q(n3540) );
  NA2I1HDLLX1 U1962 ( .AN(n3954), .B(n3955), .Q(n2748) );
  ON22HDLLX0 U2531 ( .A(n3883), .B(n2113), .C(n2112), .D(n2111), .Q(n2254) );
  DFRRQHDLLX0 clk_r_REG195_S23 ( .D(\adapter_inst/rx_count [4]), .C(clk), .RN(
        n3973), .Q(n3542) );
  ON211HDLLX0 U3275 ( .A(n2602), .B(n3892), .C(n2600), .D(n2599), .Q(n2603) );
  ON211HDLLX0 U2358 ( .A(n2602), .B(n3908), .C(n2016), .D(n2015), .Q(n2018) );
  AN21HDLLX1 U2351 ( .A(n3537), .B(n3631), .C(n2012), .Q(n2647) );
  NO2HDLLX1 U2164 ( .A(n2708), .B(n1895), .Q(n2050) );
  DFRRQHDLLX0 clk_r_REG39_S17 ( .D(\app_tx_iface.req ), .C(clk), .RN(n3973), 
        .Q(n3659) );
  NO2I1HDLLX1 U3306 ( .AN(n2657), .B(n2656), .Q(n2680) );
  ON211HDLLX0 U2639 ( .A(n2190), .B(n2185), .C(n2184), .D(n2203), .Q(n2208) );
  AN321HDLLX0 U2266 ( .A(n2801), .B(n2790), .C(n2810), .D(n3668), .E(n2996), 
        .F(n2056), .Q(n1934) );
endmodule

