Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May  8 18:26:11 2024
| Host         : Maduni running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      4 |            4 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              22 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+--------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+--------------------------+------------------+----------------+
|  Clock0/Q_reg  |                                   |                          |                1 |              3 |
|  Clk_IBUF_BUFG |                                   |                          |                2 |              3 |
|  Clock0/Q_reg  | ProgramCounter0/D_FF_2/Reg_Sel[2] | Reset_IBUF               |                3 |              4 |
|  Clock0/Q_reg  | ProgramCounter0/D_FF_2/Reg_Sel[0] | Reset_IBUF               |                2 |              4 |
|  Clock0/Q_reg  | ProgramCounter0/D_FF_1/Reg_Sel[0] | Reset_IBUF               |                2 |              4 |
|  Clock0/Q_reg  | ProgramCounter0/D_FF_2/Reg_Sel[1] | Reset_IBUF               |                1 |              4 |
|  Clock0/Q_reg  | ProgramCounter0/D_FF_2/Reg_Sel[3] | Reset_IBUF               |                1 |              6 |
|  Clk_IBUF_BUFG |                                   | Clock0/count[31]_i_1_n_0 |                8 |             31 |
+----------------+-----------------------------------+--------------------------+------------------+----------------+


