vendor_name = ModelSim
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.v
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.SDC
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregister.vhd
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/nbitregistertestbench.vhd
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/D_flipflop.vhd
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/d_flipflop_test.vhd
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter.vhd
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/four_bit_shifter_tb_vhd.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/db/Test1.cbx.xml
design_name = nbitregister
instance = comp, \q[0]~output\, q[0]~output, nbitregister, 1
instance = comp, \q[1]~output\, q[1]~output, nbitregister, 1
instance = comp, \q[2]~output\, q[2]~output, nbitregister, 1
instance = comp, \q[3]~output\, q[3]~output, nbitregister, 1
instance = comp, \qnot[0]~output\, qnot[0]~output, nbitregister, 1
instance = comp, \qnot[1]~output\, qnot[1]~output, nbitregister, 1
instance = comp, \qnot[2]~output\, qnot[2]~output, nbitregister, 1
instance = comp, \qnot[3]~output\, qnot[3]~output, nbitregister, 1
instance = comp, \reset~input\, reset~input, nbitregister, 1
instance = comp, \preset~input\, preset~input, nbitregister, 1
instance = comp, \inst:0:A|q~5\, \inst:0:A|q~5, nbitregister, 1
instance = comp, \inst:0:A|q~1\, \inst:0:A|q~1, nbitregister, 1
instance = comp, \CLK~input\, CLK~input, nbitregister, 1
instance = comp, \CLK~inputCLKENA0\, CLK~inputCLKENA0, nbitregister, 1
instance = comp, \Dinputs[0]~input\, Dinputs[0]~input, nbitregister, 1
instance = comp, \inst:0:A|q~3\, \inst:0:A|q~3, nbitregister, 1
instance = comp, \inst:0:A|q~0\, \inst:0:A|q~0, nbitregister, 1
instance = comp, \inst:0:A|q~_emulated\, \inst:0:A|q~_emulated, nbitregister, 1
instance = comp, \inst:0:A|q~2\, \inst:0:A|q~2, nbitregister, 1
instance = comp, \Dinputs[1]~input\, Dinputs[1]~input, nbitregister, 1
instance = comp, \inst:1:A|q~1\, \inst:1:A|q~1, nbitregister, 1
instance = comp, \inst:1:A|q~_emulated\, \inst:1:A|q~_emulated, nbitregister, 1
instance = comp, \inst:1:A|q~0\, \inst:1:A|q~0, nbitregister, 1
instance = comp, \Dinputs[2]~input\, Dinputs[2]~input, nbitregister, 1
instance = comp, \inst:2:A|q~1\, \inst:2:A|q~1, nbitregister, 1
instance = comp, \inst:2:A|q~_emulated\, \inst:2:A|q~_emulated, nbitregister, 1
instance = comp, \inst:2:A|q~0\, \inst:2:A|q~0, nbitregister, 1
instance = comp, \Dinputs[3]~input\, Dinputs[3]~input, nbitregister, 1
instance = comp, \inst:3:A|q~1\, \inst:3:A|q~1, nbitregister, 1
instance = comp, \inst:3:A|q~_emulated\, \inst:3:A|q~_emulated, nbitregister, 1
instance = comp, \inst:3:A|q~0\, \inst:3:A|q~0, nbitregister, 1
instance = comp, \inst:0:A|qnot~1\, \inst:0:A|qnot~1, nbitregister, 1
instance = comp, \inst:0:A|qnot~3\, \inst:0:A|qnot~3, nbitregister, 1
instance = comp, \inst:0:A|qnot~0\, \inst:0:A|qnot~0, nbitregister, 1
instance = comp, \inst:0:A|qnot~_emulated\, \inst:0:A|qnot~_emulated, nbitregister, 1
instance = comp, \inst:0:A|qnot~2\, \inst:0:A|qnot~2, nbitregister, 1
instance = comp, \inst:1:A|qnot~1\, \inst:1:A|qnot~1, nbitregister, 1
instance = comp, \inst:1:A|qnot~_emulated\, \inst:1:A|qnot~_emulated, nbitregister, 1
instance = comp, \inst:1:A|qnot~0\, \inst:1:A|qnot~0, nbitregister, 1
instance = comp, \inst:2:A|qnot~1\, \inst:2:A|qnot~1, nbitregister, 1
instance = comp, \inst:2:A|qnot~_emulated\, \inst:2:A|qnot~_emulated, nbitregister, 1
instance = comp, \inst:2:A|qnot~0\, \inst:2:A|qnot~0, nbitregister, 1
instance = comp, \inst:3:A|qnot~1\, \inst:3:A|qnot~1, nbitregister, 1
instance = comp, \inst:3:A|qnot~_emulated\, \inst:3:A|qnot~_emulated, nbitregister, 1
instance = comp, \inst:3:A|qnot~0\, \inst:3:A|qnot~0, nbitregister, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, nbitregister, 1
