$date
	Tue Nov 01 21:17:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Fulladder_tb $end
$var wire 1 ! S $end
$var wire 1 " Cy $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 1 " Cy $end
$var wire 1 ! S $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
x%
x$
x#
x"
x!
$end
#10
0"
0!
b1 &
0#
0$
0%
#20
1!
b10 &
1%
#30
1!
b11 &
1$
0%
#40
1"
0!
b100 &
1%
#50
0"
1!
b101 &
1#
0$
0%
#60
1"
0!
b110 &
1%
#70
1"
0!
b111 &
1$
0%
#80
1!
b1000 &
1%
#180
