; EMACS settings: -*-  tab-width: 2; indent-tabs-mode: t -*-
; vim: tabstop=2:shiftwidth=2:noexpandtab
; kate: tab-width 2; replace-tabs off; indent-width 2;
; 
; ==============================================================================
; Authors:					Patrick Lehmann
;
; Assembler-Code:		Divider functions for 24 bit
; 
; Description:
; ------------------------------------
;	public functions:
;		__DEV_Div24_Wait
;		__DEV_Div24_Div8_Begin
;		__DEV_Div24_Div8_End
;		__DEV_Div24_Div16_Begin
;		__DEV_Div24_Div16_End
;		__DEV_Div24_Div24_Begin
;		__DEV_Div24_Div24_End
;
; Aliases
;		__DEV_Div_Wait
;		__DEV_Div_Div8_Begin
;		__DEV_Div_Div8_End
;		__DEV_Div_Div16_Begin
;		__DEV_Div_Div16_End
;		__DEV_Div_Div24_Begin
;		__DEV_Div_Div24_End
;
; Interrupt Handlers
;		__ISR_Div24
;   
;	private functions:
;   
; License:
; ==============================================================================
; Copyright 2012-2015 Patrick Lehmann - Dresden, Germany
; 
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
; 
;		http://www.apache.org/licenses/LICENSE-2.0
; 
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
; ==============================================================================
;
; Constants
; ===============================================
CONSTANT DIV24_STATUS_DONE,						01		;
;
; Co-Processor macros
; ===============================================
;PRAGMA function __DEV_Div24_Wait begin
;;		Requires:
;;		Returns:
;;		Uses:
;;			Tmp0
__DEV_Div_Wait:
__DEV_Div24_Wait:							INPUT		REG_TMP_0,		IPORT_DIV24_STATUS			; Read computation status
															TEST		REG_TMP_0,		DIV24_STATUS_DONE
															RETURN	C
															JUMP 		__DEV_Div24_Wait
;PRAGMA function end

;PRAGMA function __DEV_Div24_Div8_Begin begin
;;		Requires:
;;			Arg0 : Factor A
;;			Arg1 : Factor B
;;		Returns:
;;			Arg0 : Product R(7:0)
;;			Arg1 : Product R(15:8)
;;			
__DEV_Div_Div8_Begin:
__DEV_Div24_Div8_Begin:				OUTPUT	REG_ARG_0,		OPORT_DIV24_OPERANDA0	;	Write arg0 to Reg A0
															OUTPUT	REG_ARG_1,		OPORT_DIV24_OPERANDB0	;	Write arg1 to Reg B0
;PRAGMA function end						
;		
;PRAGMA function __DEV_Div24_Div8_End begin
__DEV_Div_Div8_End:
__DEV_Div24_Div8_End:					INPUT		REG_ARG_0,		IPORT_DIV24_RESULT0		;	Write Reg R0 to arg0
															RETURN
;PRAGMA function end
;
;PRAGMA function __DEV_Div24_Div16 begin
;;		Requires:
;;			Arg0 : Factor A(7:0)
;;			Arg1 : Factor A(15:8)
;;			Arg2 : Factor B(7:0)
;;			Arg3 : Factor B(15:8)
;;		Returns:
;;			Arg0 : Product R(7:0)
;;			Arg1 : Product R(15:8)
;;			Arg2 : Product R(23:16)
;;			Arg3 : Product R(31:24)
;;			
__DEV_Div_Div16_Begin:
__DEV_Div24_Div16_Begin:			OUTPUT	REG_ARG_0,		OPORT_DIV24_OPERANDA0	;	Write arg0 to Reg A0
															OUTPUT	REG_ARG_1,		OPORT_DIV24_OPERANDA1	;	Write arg1 to Reg A1
															OUTPUT	REG_ARG_2,		OPORT_DIV24_OPERANDB0	;	Write arg2 to Reg B0
															OUTPUT	REG_ARG_3,		OPORT_DIV24_OPERANDB1	;	Write arg3 to Reg B1
;PRAGMA function end						
;		
;PRAGMA function __DEV_Div24_Div16_End begin
__DEV_Div_Div16_End:
__DEV_Div24_Div16_End:				INPUT		REG_ARG_0,		IPORT_DIV24_RESULT0		;	Write Reg R0 to arg0
															INPUT		REG_ARG_1,		IPORT_DIV24_RESULT1		;	Write Reg R1 to arg1
															RETURN
;PRAGMA function end
;
;PRAGMA function __DEV_Div24_Div24_Begin begin
;;		Requires:
;;			Arg0 : Factor A(7:0)
;;			Arg1 : Factor A(15:8)
;;			Arg2 : Factor A(23:16)
;;			Arg3 : Factor B(7:0)
;;			Tmp0 : Factor B(15:8)
;;			Tmp1 : Factor B(23:16)
;;		Returns:
;;			Arg0 : Product R(7:0)
;;			Arg1 : Product R(15:8)
;;			Arg2 : Product R(23:16)
;;			
__DEV_Div_Div24_Begin:
__DEV_Div24_Div24_Begin:			OUTPUT	REG_ARG_0,		OPORT_DIV24_OPERANDA0	;	Write arg0 to Reg A0
															OUTPUT	REG_ARG_1,		OPORT_DIV24_OPERANDA1	;	Write arg1 to Reg A1
															OUTPUT	REG_ARG_2,		OPORT_DIV24_OPERANDA2	;	Write arg2 to Reg A2
															OUTPUT	REG_ARG_3,		OPORT_DIV24_OPERANDB0	;	Write arg3 to Reg B0
															OUTPUT	REG_TMP_0,		OPORT_DIV24_OPERANDB1	;	Write tmp0 to Reg B1
															OUTPUT	REG_TMP_1,		OPORT_DIV24_OPERANDB2	;	Write tmp1 to Reg B2
;PRAGMA function end						
;		
;PRAGMA function __DEV_Div24_Div24_End begin
__DEV_Div_Div24_End:
__DEV_Div24_Div24_End:				INPUT		REG_ARG_0,		IPORT_DIV24_RESULT0		;	Write Reg R0 to arg0
															INPUT		REG_ARG_1,		IPORT_DIV24_RESULT1		;	Write Reg R1 to arg1
															INPUT		REG_ARG_2,		IPORT_DIV24_RESULT2		;	Write Reg R2 to arg2
															RETURN
;PRAGMA function end
;
;
; Interrupt Handler
; ===============================================
;PRAGMA function _ISR_Div24 begin
__ISR_Div24:			JUMP __ISR_Error

;PRAGMA function end
