/*
 * Copyright (c) FLIR Systems AB. All rights reserved.
 *
 * valhalla_arnf.h
 *
 *  Created on: Jan 21, 2014
 *      Author: Ari Mannila <ari.mannila@flir.se>
 *
 * Register map for FPGA Valhalla ARNF (Adaptive Row Noise Filter) block.
 *
 */

#ifndef VALHALLA_ARNF_H_
#define VALHALLA_ARNF_H_

namespace VALHALLA_ARNF
{
//    const uint32_t      BASE_ADDRESS              =  0x0000????;


/*
    const uint32_t      CONTROL1_OFFSET             = 0x0020;      ///< offset relative to unit base address
    const uint32_t      VIDEO_ROWS_MASK             = (0xFFFF << 16);
    const uint_fast8_t  VIDEO_ROWS_SHIFT            = 16;
    const uint32_t      VIDEO_COLUMNS_MASK          = (0xFFFF << 0);
    const uint_fast8_t  VIDEO_COLUMNS_SHIFT         = 0;
*/
}

#endif
