#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb19fd05210 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fb19fd55d90_0 .var "Clk", 0 0;
v0x7fb19fd55e20_0 .var "Reset", 0 0;
v0x7fb19fd55f30_0 .var "Start", 0 0;
v0x7fb19fd55fc0_0 .var "address", 26 0;
v0x7fb19fd56050_0 .var/i "counter", 31 0;
v0x7fb19fd56120_0 .net "cpu_mem_addr", 31 0, L_0x7fb19fd59e80;  1 drivers
v0x7fb19fd561b0_0 .net "cpu_mem_data", 255 0, L_0x7fb19fd5a000;  1 drivers
v0x7fb19fd56240_0 .net "cpu_mem_enable", 0 0, L_0x7fb19fd59b40;  1 drivers
v0x7fb19fd562d0_0 .net "cpu_mem_write", 0 0, L_0x7fb19fd5a0f0;  1 drivers
v0x7fb19fd563e0_0 .var "flag", 0 0;
v0x7fb19fd56470_0 .var/i "i", 31 0;
v0x7fb19fd56510_0 .var "index", 4 0;
v0x7fb19fd565c0_0 .net "mem_cpu_ack", 0 0, L_0x7fb19fd5ae70;  1 drivers
v0x7fb19fd56650_0 .net "mem_cpu_data", 255 0, v0x7fb19fd55640_0;  1 drivers
v0x7fb19fd566f0_0 .var/i "outfile", 31 0;
v0x7fb19fd567a0_0 .var/i "outfile2", 31 0;
v0x7fb19fd56850_0 .var "tag", 23 0;
S_0x7fb19fd21c80 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0x7fb19fd05210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
v0x7fb19fd54260_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  1 drivers
v0x7fb19fd54300_0 .net "mem_ack_i", 0 0, L_0x7fb19fd5ae70;  alias, 1 drivers
v0x7fb19fd543a0_0 .net "mem_addr_o", 31 0, L_0x7fb19fd59e80;  alias, 1 drivers
v0x7fb19fd54470_0 .net "mem_data_i", 255 0, v0x7fb19fd55640_0;  alias, 1 drivers
v0x7fb19fd54520_0 .net "mem_data_o", 255 0, L_0x7fb19fd5a000;  alias, 1 drivers
v0x7fb19fd545f0_0 .net "mem_enable_o", 0 0, L_0x7fb19fd59b40;  alias, 1 drivers
v0x7fb19fd546a0_0 .net "mem_write_o", 0 0, L_0x7fb19fd5a0f0;  alias, 1 drivers
v0x7fb19fd54750_0 .net "rst_i", 0 0, v0x7fb19fd55e20_0;  1 drivers
v0x7fb19fd54820_0 .net "start_i", 0 0, v0x7fb19fd55f30_0;  1 drivers
S_0x7fb19fd20410 .scope module, "ADD" "Adder_shift" 3 46, 4 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fb19fd3a950_0 .net *"_s0", 31 0, L_0x7fb19fd56c00;  1 drivers
v0x7fb19fd450b0_0 .net *"_s2", 30 0, L_0x7fb19fd56b60;  1 drivers
L_0x10db35050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd45160_0 .net *"_s4", 0 0, L_0x10db35050;  1 drivers
v0x7fb19fd45220_0 .net "data1_in", 31 0, v0x7fb19fd4ac50_0;  1 drivers
v0x7fb19fd452d0_0 .net "data2_in", 31 0, L_0x7fb19fd575f0;  1 drivers
v0x7fb19fd453c0_0 .net "data_o", 31 0, L_0x7fb19fd56d20;  1 drivers
L_0x7fb19fd56b60 .part L_0x7fb19fd575f0, 0, 31;
L_0x7fb19fd56c00 .concat [ 1 31 0 0], L_0x10db35050, L_0x7fb19fd56b60;
L_0x7fb19fd56d20 .arith/sum 32, v0x7fb19fd4ac50_0, L_0x7fb19fd56c00;
S_0x7fb19fd454a0 .scope module, "ALU" "ALU" 3 78, 5 3 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7fb19fd45740_0 .net "ALUCtrl_i", 3 0, v0x7fb19fd4a3f0_0;  1 drivers
v0x7fb19fd45800_0 .net "Zero_o", 0 0, L_0x7fb19fd57990;  1 drivers
v0x7fb19fd458a0_0 .net "data1_i", 31 0, L_0x7fb19fd58070;  1 drivers
v0x7fb19fd45960_0 .net "data2_i", 31 0, L_0x7fb19fd56f50;  1 drivers
v0x7fb19fd45a10_0 .net "data_o", 31 0, L_0x7fb19fd578f0;  1 drivers
v0x7fb19fd45b00_0 .var "temp", 32 0;
E_0x7fb19fd45710 .event edge, v0x7fb19fd45740_0, v0x7fb19fd45960_0, v0x7fb19fd458a0_0;
L_0x7fb19fd578f0 .part v0x7fb19fd45b00_0, 0, 32;
L_0x7fb19fd57990 .part v0x7fb19fd45b00_0, 32, 1;
S_0x7fb19fd45c30 .scope module, "Add_PC" "Adder" 3 40, 6 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fb19fd45e30_0 .net "data1_in", 31 0, v0x7fb19fd4d510_0;  1 drivers
L_0x10db35008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd45ed0_0 .net "data2_in", 31 0, L_0x10db35008;  1 drivers
v0x7fb19fd45f80_0 .net "data_o", 31 0, L_0x7fb19fd569e0;  1 drivers
L_0x7fb19fd569e0 .arith/sum 32, v0x7fb19fd4d510_0, L_0x10db35008;
S_0x7fb19fd46090 .scope module, "Control" "Control" 3 33, 7 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 4 "operation_o"
    .port_info 2 /OUTPUT 1 "ALUSrc_o"
v0x7fb19fd462e0_0 .var "ALUSrc_o", 0 0;
v0x7fb19fd46390_0 .net "instr_i", 31 0, v0x7fb19fd4ae30_0;  1 drivers
v0x7fb19fd46440_0 .var "operation_o", 3 0;
v0x7fb19fd46500_0 .var "temp", 3 0;
E_0x7fb19fd46290 .event edge, v0x7fb19fd46390_0, v0x7fb19fd46500_0;
S_0x7fb19fd46600 .scope module, "EX_MEM" "EX_MEM" 3 131, 8 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "ID_EX_Wb_i"
    .port_info 2 /INPUT 3 "ID_EX_M_i"
    .port_info 3 /OUTPUT 2 "MEM_WB_Wb_o"
    .port_info 4 /INPUT 32 "alu_i"
    .port_info 5 /INPUT 32 "mux3_i"
    .port_info 6 /INPUT 32 "instr_i"
    .port_info 7 /INPUT 4 "operation_i"
    .port_info 8 /OUTPUT 4 "operation_o"
    .port_info 9 /OUTPUT 1 "Mem_Read_o"
    .port_info 10 /OUTPUT 1 "Mem_Write_o"
    .port_info 11 /OUTPUT 32 "write_data_o"
    .port_info 12 /OUTPUT 32 "addr_data_o"
    .port_info 13 /OUTPUT 5 "forwarding_rd_o"
    .port_info 14 /INPUT 1 "stall_i"
v0x7fb19fd46a10_0 .net "ID_EX_M_i", 2 0, v0x7fb19fd49670_0;  1 drivers
v0x7fb19fd46ad0_0 .net "ID_EX_Wb_i", 1 0, v0x7fb19fd49710_0;  1 drivers
v0x7fb19fd46b70_0 .var "MEM_WB_Wb_o", 1 0;
v0x7fb19fd46c20_0 .var "Mem_Read_o", 0 0;
v0x7fb19fd46cc0_0 .var "Mem_Write_o", 0 0;
v0x7fb19fd46da0_0 .var "addr_data_o", 31 0;
v0x7fb19fd46e50_0 .net "alu_i", 31 0, L_0x7fb19fd578f0;  alias, 1 drivers
v0x7fb19fd46ef0_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd46f80_0 .var "forwarding_rd_o", 4 0;
v0x7fb19fd470b0_0 .net "instr_i", 31 0, v0x7fb19fd4a040_0;  1 drivers
v0x7fb19fd47160_0 .net "mux3_i", 31 0, v0x7fb19fd53ab0_0;  1 drivers
v0x7fb19fd47210_0 .net "operation_i", 3 0, v0x7fb19fd4a3f0_0;  alias, 1 drivers
v0x7fb19fd472d0_0 .var "operation_o", 3 0;
v0x7fb19fd47360_0 .net "stall_i", 0 0, L_0x7fb19fd59130;  1 drivers
v0x7fb19fd473f0_0 .var "write_data_o", 31 0;
E_0x7fb19fd469e0 .event posedge, v0x7fb19fd46ef0_0;
S_0x7fb19fd475f0 .scope module, "Equal" "Equal" 3 163, 9 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 4 "operation_i"
    .port_info 3 /OUTPUT 1 "data_o"
v0x7fb19fd47880_0 .net "data1_i", 31 0, L_0x7fb19fd587e0;  1 drivers
v0x7fb19fd47940_0 .net "data2_i", 31 0, L_0x7fb19fd58ab0;  1 drivers
v0x7fb19fd479e0_0 .var "data_o", 0 0;
v0x7fb19fd47a70_0 .net "operation_i", 3 0, v0x7fb19fd46440_0;  1 drivers
v0x7fb19fd47b00_0 .var "temp_data_o", 0 0;
E_0x7fb19fd47820 .event edge, v0x7fb19fd47880_0, v0x7fb19fd47940_0, v0x7fb19fd46440_0, v0x7fb19fd47b00_0;
S_0x7fb19fd47bf0 .scope module, "Forwarding" "Forwarding" 3 170, 10 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "forward_MUX2_o"
    .port_info 1 /OUTPUT 2 "forward_MUX3_o"
    .port_info 2 /INPUT 5 "ID_EX_rs_i"
    .port_info 3 /INPUT 5 "ID_EX_rt_i"
    .port_info 4 /INPUT 5 "EX_MEM_rd_i"
    .port_info 5 /INPUT 2 "EX_MEM_wb_i"
    .port_info 6 /INPUT 5 "MEM_WB_rd_i"
    .port_info 7 /INPUT 1 "MEM_WB_wb_i"
L_0x7fb19fd57f10 .functor BUFZ 2, v0x7fb19fd484c0_0, C4<00>, C4<00>, C4<00>;
L_0x7fb19fd57fc0 .functor BUFZ 2, v0x7fb19fd485d0_0, C4<00>, C4<00>, C4<00>;
v0x7fb19fd47f10_0 .net "EX_MEM_rd_i", 4 0, v0x7fb19fd46f80_0;  1 drivers
v0x7fb19fd47fc0_0 .net "EX_MEM_wb_i", 1 0, v0x7fb19fd46b70_0;  1 drivers
v0x7fb19fd48070_0 .net "ID_EX_rs_i", 4 0, v0x7fb19fd49da0_0;  1 drivers
v0x7fb19fd48120_0 .net "ID_EX_rt_i", 4 0, v0x7fb19fd49ed0_0;  1 drivers
v0x7fb19fd481d0_0 .net "MEM_WB_rd_i", 4 0, v0x7fb19fd4bd90_0;  1 drivers
v0x7fb19fd482c0_0 .net "MEM_WB_wb_i", 0 0, v0x7fb19fd4c1a0_0;  1 drivers
v0x7fb19fd48360_0 .net "forward_MUX2_o", 1 0, L_0x7fb19fd57f10;  1 drivers
v0x7fb19fd48410_0 .net "forward_MUX3_o", 1 0, L_0x7fb19fd57fc0;  1 drivers
v0x7fb19fd484c0_0 .var "tmp2", 1 0;
v0x7fb19fd485d0_0 .var "tmp3", 1 0;
E_0x7fb19fd47ea0/0 .event edge, v0x7fb19fd46b70_0, v0x7fb19fd46f80_0, v0x7fb19fd48070_0, v0x7fb19fd48120_0;
E_0x7fb19fd47ea0/1 .event edge, v0x7fb19fd482c0_0, v0x7fb19fd481d0_0;
E_0x7fb19fd47ea0 .event/or E_0x7fb19fd47ea0/0, E_0x7fb19fd47ea0/1;
S_0x7fb19fd48700 .scope module, "Hazard_Detection" "Hazard_Detection" 3 86, 11 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "pc_o"
    .port_info 1 /OUTPUT 1 "branch_o"
    .port_info 2 /INPUT 1 "equal_i"
    .port_info 3 /INPUT 5 "IF_ID_rs_i"
    .port_info 4 /INPUT 5 "IF_ID_rt_i"
    .port_info 5 /INPUT 5 "ID_EX_rd_i"
    .port_info 6 /INPUT 3 "ID_EX_MEM_read_i"
L_0x7fb19fd57a70 .functor BUFZ 1, v0x7fb19fd48ea0_0, C4<0>, C4<0>, C4<0>;
v0x7fb19fd489c0_0 .net "ID_EX_MEM_read_i", 2 0, v0x7fb19fd49670_0;  alias, 1 drivers
v0x7fb19fd48a90_0 .net "ID_EX_rd_i", 4 0, L_0x7fb19fd57d10;  1 drivers
v0x7fb19fd48b30_0 .net "IF_ID_rs_i", 4 0, L_0x7fb19fd57b50;  1 drivers
v0x7fb19fd48bf0_0 .net "IF_ID_rt_i", 4 0, L_0x7fb19fd57c70;  1 drivers
v0x7fb19fd48ca0_0 .net "branch_o", 0 0, L_0x7fb19fd57a70;  1 drivers
v0x7fb19fd48d80_0 .net "equal_i", 0 0, v0x7fb19fd479e0_0;  1 drivers
v0x7fb19fd48e10_0 .net "pc_o", 0 0, v0x7fb19fd48f40_0;  1 drivers
v0x7fb19fd48ea0_0 .var "tmp_branch_o", 0 0;
v0x7fb19fd48f40_0 .var "tmp_pc_o", 0 0;
E_0x7fb19fd48960 .event edge, v0x7fb19fd479e0_0, v0x7fb19fd46a10_0, v0x7fb19fd48a90_0, v0x7fb19fd48b30_0;
S_0x7fb19fd490d0 .scope module, "ID_EX" "ID_EX" 3 107, 12 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 4 "operation_i"
    .port_info 3 /OUTPUT 4 "operation_o"
    .port_info 4 /INPUT 32 "data1_i"
    .port_info 5 /INPUT 32 "data2_i"
    .port_info 6 /INPUT 32 "Sign_Extend_i"
    .port_info 7 /INPUT 32 "instr_i"
    .port_info 8 /OUTPUT 32 "mux2_o"
    .port_info 9 /OUTPUT 32 "mux3_o"
    .port_info 10 /OUTPUT 2 "EX_MEM_WB_o"
    .port_info 11 /OUTPUT 3 "EX_MEM_M_o"
    .port_info 12 /INPUT 5 "forwarding_rs_i"
    .port_info 13 /OUTPUT 5 "forwarding_rs_o"
    .port_info 14 /INPUT 5 "forwarding_rt_i"
    .port_info 15 /OUTPUT 5 "forwarding_rt_o"
    .port_info 16 /OUTPUT 32 "instr_o"
    .port_info 17 /INPUT 1 "alu_src_i"
    .port_info 18 /OUTPUT 1 "ALUSrc_o"
    .port_info 19 /OUTPUT 32 "Sign_Extend_o"
    .port_info 20 /INPUT 1 "stall_i"
v0x7fb19fd495c0_0 .var "ALUSrc_o", 0 0;
v0x7fb19fd49670_0 .var "EX_MEM_M_o", 2 0;
v0x7fb19fd49710_0 .var "EX_MEM_WB_o", 1 0;
v0x7fb19fd497c0_0 .net "Sign_Extend_i", 31 0, L_0x7fb19fd575f0;  alias, 1 drivers
v0x7fb19fd49870_0 .var "Sign_Extend_o", 31 0;
v0x7fb19fd49950_0 .net "addr_i", 31 0, v0x7fb19fd4ac50_0;  alias, 1 drivers
v0x7fb19fd499f0_0 .net "alu_src_i", 0 0, v0x7fb19fd462e0_0;  1 drivers
v0x7fb19fd49aa0_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd49b50_0 .net "data1_i", 31 0, L_0x7fb19fd587e0;  alias, 1 drivers
v0x7fb19fd49c80_0 .net "data2_i", 31 0, L_0x7fb19fd58ab0;  alias, 1 drivers
v0x7fb19fd49d10_0 .net "forwarding_rs_i", 4 0, L_0x7fb19fd57db0;  1 drivers
v0x7fb19fd49da0_0 .var "forwarding_rs_o", 4 0;
v0x7fb19fd49e30_0 .net "forwarding_rt_i", 4 0, L_0x7fb19fd57e50;  1 drivers
v0x7fb19fd49ed0_0 .var "forwarding_rt_o", 4 0;
v0x7fb19fd49f90_0 .net "instr_i", 31 0, v0x7fb19fd4ae30_0;  alias, 1 drivers
v0x7fb19fd4a040_0 .var "instr_o", 31 0;
v0x7fb19fd4a0f0_0 .var "mux2_o", 31 0;
v0x7fb19fd4a290_0 .var "mux3_o", 31 0;
v0x7fb19fd4a340_0 .net "operation_i", 3 0, L_0x7fb19fd571a0;  1 drivers
v0x7fb19fd4a3f0_0 .var "operation_o", 3 0;
v0x7fb19fd4a4d0_0 .net "stall_i", 0 0, L_0x7fb19fd59130;  alias, 1 drivers
v0x7fb19fd4a560_0 .var "temp_EX_MEM_M_o", 2 0;
v0x7fb19fd4a5f0_0 .var "temp_EX_MEM_WB_o", 1 0;
E_0x7fb19fd47da0 .event edge, v0x7fb19fd4a340_0;
L_0x7fb19fd57d10 .part v0x7fb19fd4a040_0, 7, 5;
S_0x7fb19fd4a830 .scope module, "IF_ID" "IF_ID" 3 96, 13 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "Instruction_Memory_i"
    .port_info 3 /INPUT 1 "Hazard_Detection_i"
    .port_info 4 /INPUT 1 "Flush_i"
    .port_info 5 /OUTPUT 32 "instr_o"
    .port_info 6 /OUTPUT 32 "addr_o"
    .port_info 7 /INPUT 1 "stall_i"
v0x7fb19fd4aae0_0 .net "Flush_i", 0 0, L_0x7fb19fd57a70;  alias, 1 drivers
v0x7fb19fd49300_0 .net "Hazard_Detection_i", 0 0, v0x7fb19fd48f40_0;  alias, 1 drivers
v0x7fb19fd4aba0_0 .net "Instruction_Memory_i", 31 0, L_0x7fb19fd58530;  1 drivers
v0x7fb19fd4ac50_0 .var "addr_o", 31 0;
v0x7fb19fd4ad20_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd4ae30_0 .var "instr_o", 31 0;
v0x7fb19fd4af00_0 .net "pc_i", 31 0, v0x7fb19fd4d510_0;  alias, 1 drivers
v0x7fb19fd4af90_0 .net "stall_i", 0 0, L_0x7fb19fd59130;  alias, 1 drivers
L_0x7fb19fd57b50 .part v0x7fb19fd4ae30_0, 15, 5;
L_0x7fb19fd57c70 .part v0x7fb19fd4ae30_0, 20, 5;
L_0x7fb19fd57db0 .part v0x7fb19fd4ae30_0, 15, 5;
L_0x7fb19fd57e50 .part v0x7fb19fd4ae30_0, 20, 5;
L_0x7fb19fd58b60 .part v0x7fb19fd4ae30_0, 15, 5;
L_0x7fb19fd58d70 .part v0x7fb19fd4ae30_0, 20, 5;
S_0x7fb19fd4b0d0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 209, 14 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fb19fd58530 .functor BUFZ 32, L_0x7fb19fd58230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb19fd4b2b0_0 .net *"_s0", 31 0, L_0x7fb19fd58230;  1 drivers
v0x7fb19fd4b360_0 .net *"_s2", 31 0, L_0x7fb19fd583b0;  1 drivers
v0x7fb19fd4b400_0 .net *"_s4", 29 0, L_0x7fb19fd582d0;  1 drivers
L_0x10db35170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd4b490_0 .net *"_s6", 1 0, L_0x10db35170;  1 drivers
v0x7fb19fd4b540_0 .net "addr_i", 31 0, v0x7fb19fd4d510_0;  alias, 1 drivers
v0x7fb19fd4b660_0 .net "instr_o", 31 0, L_0x7fb19fd58530;  alias, 1 drivers
v0x7fb19fd4b6f0 .array "memory", 511 0, 31 0;
L_0x7fb19fd58230 .array/port v0x7fb19fd4b6f0, L_0x7fb19fd583b0;
L_0x7fb19fd582d0 .part v0x7fb19fd4d510_0, 2, 30;
L_0x7fb19fd583b0 .concat [ 30 2 0 0], L_0x7fb19fd582d0, L_0x10db35170;
S_0x7fb19fd4b7a0 .scope module, "MEM_WB" "MEM_WB" 3 149, 15 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 2 "EX_MEM_Wb_i"
    .port_info 2 /INPUT 32 "Data_Memory_i"
    .port_info 3 /INPUT 32 "addr_data_i"
    .port_info 4 /INPUT 5 "instr_i"
    .port_info 5 /INPUT 4 "operation_i"
    .port_info 6 /OUTPUT 1 "reg_write_o"
    .port_info 7 /OUTPUT 5 "reg_RDaddr_o"
    .port_info 8 /OUTPUT 32 "reg_RDdata_o"
    .port_info 9 /OUTPUT 5 "forwarding_rd_o"
    .port_info 10 /INPUT 1 "stall_i"
v0x7fb19fd4bac0_0 .net "Data_Memory_i", 31 0, L_0x7fb19fd59240;  1 drivers
v0x7fb19fd4bb70_0 .net "EX_MEM_Wb_i", 1 0, v0x7fb19fd46b70_0;  alias, 1 drivers
v0x7fb19fd4bc50_0 .net "addr_data_i", 31 0, v0x7fb19fd46da0_0;  1 drivers
v0x7fb19fd4bd00_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd4bd90_0 .var "forwarding_rd_o", 4 0;
v0x7fb19fd4be60_0 .net "instr_i", 4 0, v0x7fb19fd46f80_0;  alias, 1 drivers
v0x7fb19fd4bf30_0 .net "operation_i", 3 0, v0x7fb19fd472d0_0;  1 drivers
v0x7fb19fd4bfd0_0 .var "reg_RDaddr_o", 4 0;
v0x7fb19fd4c070_0 .var "reg_RDdata_o", 31 0;
v0x7fb19fd4c1a0_0 .var "reg_write_o", 0 0;
v0x7fb19fd4c250_0 .net "stall_i", 0 0, L_0x7fb19fd59130;  alias, 1 drivers
S_0x7fb19fd4c3a0 .scope module, "MUX_ALUSrc" "MUX4" 3 52, 16 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x10db35098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd56e60 .functor XNOR 1, v0x7fb19fd495c0_0, L_0x10db35098, C4<0>, C4<0>;
v0x7fb19fd4c570_0 .net/2u *"_s0", 0 0, L_0x10db35098;  1 drivers
v0x7fb19fd4c630_0 .net *"_s2", 0 0, L_0x7fb19fd56e60;  1 drivers
v0x7fb19fd4c6d0_0 .net "data1_i", 31 0, v0x7fb19fd53ab0_0;  alias, 1 drivers
v0x7fb19fd4c7a0_0 .net "data2_i", 31 0, v0x7fb19fd49870_0;  1 drivers
v0x7fb19fd4c850_0 .net "data_o", 31 0, L_0x7fb19fd56f50;  alias, 1 drivers
v0x7fb19fd4c920_0 .net "select_i", 0 0, v0x7fb19fd495c0_0;  1 drivers
L_0x7fb19fd56f50 .functor MUXZ 32, v0x7fb19fd49870_0, v0x7fb19fd53ab0_0, L_0x7fb19fd56e60, C4<>;
S_0x7fb19fd4ca10 .scope module, "MUX_PC" "MUX_PC" 3 66, 17 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7fb19fd4cc80_0 .net "data1_i", 31 0, L_0x7fb19fd569e0;  alias, 1 drivers
v0x7fb19fd4cd50_0 .net "data2_i", 31 0, L_0x7fb19fd56d20;  alias, 1 drivers
v0x7fb19fd4ce00_0 .var "data_o", 31 0;
v0x7fb19fd4ceb0_0 .net "select_i", 0 0, L_0x7fb19fd57a70;  alias, 1 drivers
E_0x7fb19fd4cc20 .event edge, v0x7fb19fd48ca0_0, v0x7fb19fd453c0_0, v0x7fb19fd45f80_0;
S_0x7fb19fd4cfc0 .scope module, "PC" "PC" 3 199, 18 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
    .port_info 5 /INPUT 1 "pcEnable_i"
    .port_info 6 /INPUT 1 "stall_i"
v0x7fb19fd4d2b0_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd4d3d0_0 .net "pcEnable_i", 0 0, v0x7fb19fd48f40_0;  alias, 1 drivers
v0x7fb19fd4d460_0 .net "pc_i", 31 0, v0x7fb19fd4ce00_0;  1 drivers
v0x7fb19fd4d510_0 .var "pc_o", 31 0;
v0x7fb19fd4d5a0_0 .net "rst_i", 0 0, v0x7fb19fd55e20_0;  alias, 1 drivers
v0x7fb19fd4d670_0 .net "stall_i", 0 0, L_0x7fb19fd59130;  alias, 1 drivers
v0x7fb19fd4d780_0 .net "start_i", 0 0, v0x7fb19fd55f30_0;  alias, 1 drivers
E_0x7fb19fd4d260/0 .event negedge, v0x7fb19fd4d780_0;
E_0x7fb19fd4d260/1 .event posedge, v0x7fb19fd46ef0_0;
E_0x7fb19fd4d260 .event/or E_0x7fb19fd4d260/0, E_0x7fb19fd4d260/1;
S_0x7fb19fd4d860 .scope module, "Registers" "Registers" 3 214, 19 1 0, S_0x7fb19fd21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fb19fd587e0 .functor BUFZ 32, L_0x7fb19fd58620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb19fd58ab0 .functor BUFZ 32, L_0x7fb19fd58890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb19fd4db20_0 .net "RDaddr_i", 4 0, v0x7fb19fd4bfd0_0;  1 drivers
v0x7fb19fd4dbf0_0 .net "RDdata_i", 31 0, v0x7fb19fd4c070_0;  1 drivers
v0x7fb19fd4dca0_0 .net "RSaddr_i", 4 0, L_0x7fb19fd58b60;  1 drivers
v0x7fb19fd4dd50_0 .net "RSdata_o", 31 0, L_0x7fb19fd587e0;  alias, 1 drivers
v0x7fb19fd4de30_0 .net "RTaddr_i", 4 0, L_0x7fb19fd58d70;  1 drivers
v0x7fb19fd4df00_0 .net "RTdata_o", 31 0, L_0x7fb19fd58ab0;  alias, 1 drivers
v0x7fb19fd4dfe0_0 .net "RegWrite_i", 0 0, v0x7fb19fd4c1a0_0;  alias, 1 drivers
v0x7fb19fd4e0b0_0 .net *"_s0", 31 0, L_0x7fb19fd58620;  1 drivers
v0x7fb19fd4e140_0 .net *"_s10", 6 0, L_0x7fb19fd58950;  1 drivers
L_0x10db35200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd4e250_0 .net *"_s13", 1 0, L_0x10db35200;  1 drivers
v0x7fb19fd4e2e0_0 .net *"_s2", 6 0, L_0x7fb19fd586c0;  1 drivers
L_0x10db351b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd4e390_0 .net *"_s5", 1 0, L_0x10db351b8;  1 drivers
v0x7fb19fd4e440_0 .net *"_s8", 31 0, L_0x7fb19fd58890;  1 drivers
v0x7fb19fd4e4f0_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd4e580 .array "register", 31 0, 31 0;
E_0x7fb19fd4dad0 .event negedge, v0x7fb19fd46ef0_0;
L_0x7fb19fd58620 .array/port v0x7fb19fd4e580, L_0x7fb19fd586c0;
L_0x7fb19fd586c0 .concat [ 5 2 0 0], L_0x7fb19fd58b60, L_0x10db351b8;
L_0x7fb19fd58890 .array/port v0x7fb19fd4e580, L_0x7fb19fd58950;
L_0x7fb19fd58950 .concat [ 5 2 0 0], L_0x7fb19fd58d70, L_0x10db35200;
S_0x7fb19fd4e6a0 .scope module, "Sign_Extend" "Sign_Extend" 3 73, 20 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fb19fd4e9a0_0 .net *"_s1", 0 0, L_0x7fb19fd57340;  1 drivers
v0x7fb19fd4ea60_0 .net *"_s2", 19 0, L_0x7fb19fd573e0;  1 drivers
v0x7fb19fd4eb00_0 .net "data_i", 31 0, v0x7fb19fd4ae30_0;  alias, 1 drivers
v0x7fb19fd4eb90_0 .net "data_o", 31 0, L_0x7fb19fd575f0;  alias, 1 drivers
v0x7fb19fd4ec20_0 .var "temp", 11 0;
E_0x7fb19fd4e950 .event edge, v0x7fb19fd46390_0;
L_0x7fb19fd57340 .part v0x7fb19fd4ec20_0, 11, 1;
LS_0x7fb19fd573e0_0_0 .concat [ 1 1 1 1], L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340;
LS_0x7fb19fd573e0_0_4 .concat [ 1 1 1 1], L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340;
LS_0x7fb19fd573e0_0_8 .concat [ 1 1 1 1], L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340;
LS_0x7fb19fd573e0_0_12 .concat [ 1 1 1 1], L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340;
LS_0x7fb19fd573e0_0_16 .concat [ 1 1 1 1], L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340, L_0x7fb19fd57340;
LS_0x7fb19fd573e0_1_0 .concat [ 4 4 4 4], LS_0x7fb19fd573e0_0_0, LS_0x7fb19fd573e0_0_4, LS_0x7fb19fd573e0_0_8, LS_0x7fb19fd573e0_0_12;
LS_0x7fb19fd573e0_1_4 .concat [ 4 0 0 0], LS_0x7fb19fd573e0_0_16;
L_0x7fb19fd573e0 .concat [ 16 4 0 0], LS_0x7fb19fd573e0_1_0, LS_0x7fb19fd573e0_1_4;
L_0x7fb19fd575f0 .concat [ 12 20 0 0], v0x7fb19fd4ec20_0, L_0x7fb19fd573e0;
S_0x7fb19fd4ed20 .scope module, "dcache" "dcache_top" 3 226, 21 2 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0x7fb19fd4eed0 .param/l "STATE_IDLE" 0 21 69, C4<000>;
P_0x7fb19fd4ef10 .param/l "STATE_MISS" 0 21 73, C4<100>;
P_0x7fb19fd4ef50 .param/l "STATE_READMISS" 0 21 70, C4<001>;
P_0x7fb19fd4ef90 .param/l "STATE_READMISSOK" 0 21 71, C4<010>;
P_0x7fb19fd4efd0 .param/l "STATE_WRITEBACK" 0 21 72, C4<011>;
L_0x7fb19fd58e10 .functor OR 1, v0x7fb19fd46c20_0, v0x7fb19fd46cc0_0, C4<0>, C4<0>;
L_0x7fb19fd590a0 .functor NOT 1, L_0x7fb19fd5a5a0, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd59130 .functor AND 1, L_0x7fb19fd590a0, L_0x7fb19fd58e10, C4<1>, C4<1>;
L_0x7fb19fd59240 .functor BUFZ 32, v0x7fb19fd51e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb19fd595c0 .functor BUFZ 5, L_0x7fb19fd58f60, C4<00000>, C4<00000>, C4<00000>;
L_0x7fb19fd59660 .functor BUFZ 1, L_0x7fb19fd58e10, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd596d0 .functor OR 1, v0x7fb19fd513a0_0, L_0x7fb19fd5a1e0, C4<0>, C4<0>;
L_0x7fb19fd59b40 .functor BUFZ 1, v0x7fb19fd51a20_0, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd5a000 .functor BUFZ 256, L_0x7fb19fd5ad90, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fb19fd5a0f0 .functor BUFZ 1, v0x7fb19fd51b50_0, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd5a1e0 .functor AND 1, L_0x7fb19fd5a5a0, v0x7fb19fd46cc0_0, C4<1>, C4<1>;
L_0x7fb19fd5a2b0 .functor BUFZ 1, L_0x7fb19fd5a1e0, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd5a320 .functor AND 1, L_0x7fb19fd592f0, L_0x7fb19fd58e10, C4<1>, C4<1>;
L_0x7fb19fd5a5a0 .functor AND 1, L_0x7fb19fd5a320, L_0x7fb19fd5a480, C4<1>, C4<1>;
L_0x10db35248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd50980_0 .net/2u *"_s26", 0 0, L_0x10db35248;  1 drivers
L_0x10db35290 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd50a40_0 .net/2u *"_s34", 4 0, L_0x10db35290;  1 drivers
v0x7fb19fd50ae0_0 .net *"_s36", 31 0, L_0x7fb19fd59c30;  1 drivers
L_0x10db352d8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd50b80_0 .net/2u *"_s38", 4 0, L_0x10db352d8;  1 drivers
v0x7fb19fd50c30_0 .net *"_s40", 31 0, L_0x7fb19fd59d20;  1 drivers
v0x7fb19fd50d20_0 .net *"_s52", 0 0, L_0x7fb19fd5a320;  1 drivers
v0x7fb19fd50dd0_0 .net *"_s54", 0 0, L_0x7fb19fd5a480;  1 drivers
v0x7fb19fd50e70_0 .net *"_s8", 0 0, L_0x7fb19fd590a0;  1 drivers
v0x7fb19fd50f20_0 .net "cache_dirty", 0 0, L_0x7fb19fd5a2b0;  1 drivers
v0x7fb19fd51030_0 .net "cache_sram_data", 255 0, L_0x7fb19fd599a0;  1 drivers
v0x7fb19fd510e0_0 .net "cache_sram_enable", 0 0, L_0x7fb19fd59660;  1 drivers
v0x7fb19fd51170_0 .net "cache_sram_index", 4 0, L_0x7fb19fd595c0;  1 drivers
v0x7fb19fd51240_0 .net "cache_sram_tag", 23 0, L_0x7fb19fd59840;  1 drivers
v0x7fb19fd512d0_0 .net "cache_sram_write", 0 0, L_0x7fb19fd596d0;  1 drivers
v0x7fb19fd513a0_0 .var "cache_we", 0 0;
v0x7fb19fd51430_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd515c0_0 .var/i "count", 31 0;
v0x7fb19fd51750_0 .net "hit", 0 0, L_0x7fb19fd5a5a0;  1 drivers
v0x7fb19fd517e0_0 .net "mem_ack_i", 0 0, L_0x7fb19fd5ae70;  alias, 1 drivers
v0x7fb19fd51870_0 .net "mem_addr_o", 31 0, L_0x7fb19fd59e80;  alias, 1 drivers
v0x7fb19fd51900_0 .net "mem_data_i", 255 0, v0x7fb19fd55640_0;  alias, 1 drivers
v0x7fb19fd51990_0 .net "mem_data_o", 255 0, L_0x7fb19fd5a000;  alias, 1 drivers
v0x7fb19fd51a20_0 .var "mem_enable", 0 0;
v0x7fb19fd51ab0_0 .net "mem_enable_o", 0 0, L_0x7fb19fd59b40;  alias, 1 drivers
v0x7fb19fd51b50_0 .var "mem_write", 0 0;
v0x7fb19fd51bf0_0 .net "mem_write_o", 0 0, L_0x7fb19fd5a0f0;  alias, 1 drivers
v0x7fb19fd51c90_0 .net "p1_MemRead_i", 0 0, v0x7fb19fd46c20_0;  1 drivers
v0x7fb19fd51d40_0 .net "p1_MemWrite_i", 0 0, v0x7fb19fd46cc0_0;  1 drivers
v0x7fb19fd51dd0_0 .net "p1_addr_i", 31 0, v0x7fb19fd46da0_0;  alias, 1 drivers
v0x7fb19fd51e60_0 .var "p1_data", 31 0;
v0x7fb19fd51ef0_0 .net "p1_data_i", 31 0, v0x7fb19fd473f0_0;  1 drivers
v0x7fb19fd51f80_0 .net "p1_data_o", 31 0, L_0x7fb19fd59240;  alias, 1 drivers
v0x7fb19fd52030_0 .net "p1_index", 4 0, L_0x7fb19fd58f60;  1 drivers
v0x7fb19fd51660_0 .net "p1_offset", 4 0, L_0x7fb19fd58ec0;  1 drivers
v0x7fb19fd522c0_0 .net "p1_req", 0 0, L_0x7fb19fd58e10;  1 drivers
v0x7fb19fd52350_0 .net "p1_stall_o", 0 0, L_0x7fb19fd59130;  alias, 1 drivers
v0x7fb19fd523e0_0 .net "p1_tag", 21 0, L_0x7fb19fd59000;  1 drivers
v0x7fb19fd52470_0 .net "r_hit_data", 255 0, L_0x7fb19fd5a690;  1 drivers
v0x7fb19fd52510_0 .net "rst_i", 0 0, v0x7fb19fd55e20_0;  alias, 1 drivers
v0x7fb19fd525c0_0 .net "sram_cache_data", 255 0, L_0x7fb19fd5ad90;  1 drivers
v0x7fb19fd52670_0 .net "sram_cache_tag", 23 0, L_0x7fb19fd5a9e0;  1 drivers
v0x7fb19fd52720_0 .net "sram_dirty", 0 0, L_0x7fb19fd593d0;  1 drivers
v0x7fb19fd527b0_0 .net "sram_tag", 21 0, L_0x7fb19fd594a0;  1 drivers
v0x7fb19fd52860_0 .net "sram_valid", 0 0, L_0x7fb19fd592f0;  1 drivers
v0x7fb19fd52900_0 .var "state", 2 0;
v0x7fb19fd529b0_0 .var "w_hit_data", 255 0;
v0x7fb19fd52a60_0 .var "write_back", 0 0;
v0x7fb19fd52b00_0 .net "write_hit", 0 0, L_0x7fb19fd5a1e0;  1 drivers
E_0x7fb19fd4f340/0 .event negedge, v0x7fb19fd4d5a0_0;
E_0x7fb19fd4f340/1 .event posedge, v0x7fb19fd46ef0_0;
E_0x7fb19fd4f340 .event/or E_0x7fb19fd4f340/0, E_0x7fb19fd4f340/1;
E_0x7fb19fd4f380 .event edge, v0x7fb19fd473f0_0, v0x7fb19fd52470_0, v0x7fb19fd51660_0;
E_0x7fb19fd4f3d0 .event edge, v0x7fb19fd52470_0, v0x7fb19fd51660_0;
L_0x7fb19fd58ec0 .part v0x7fb19fd46da0_0, 0, 5;
L_0x7fb19fd58f60 .part v0x7fb19fd46da0_0, 5, 5;
L_0x7fb19fd59000 .part v0x7fb19fd46da0_0, 10, 22;
L_0x7fb19fd592f0 .part L_0x7fb19fd5a9e0, 23, 1;
L_0x7fb19fd593d0 .part L_0x7fb19fd5a9e0, 22, 1;
L_0x7fb19fd594a0 .part L_0x7fb19fd5a9e0, 0, 22;
L_0x7fb19fd59840 .concat [ 22 1 1 0], L_0x7fb19fd59000, L_0x7fb19fd5a2b0, L_0x10db35248;
L_0x7fb19fd599a0 .functor MUXZ 256, v0x7fb19fd55640_0, v0x7fb19fd529b0_0, L_0x7fb19fd5a5a0, C4<>;
L_0x7fb19fd59c30 .concat [ 5 5 22 0], L_0x10db35290, L_0x7fb19fd58f60, L_0x7fb19fd594a0;
L_0x7fb19fd59d20 .concat [ 5 5 22 0], L_0x10db352d8, L_0x7fb19fd58f60, L_0x7fb19fd59000;
L_0x7fb19fd59e80 .functor MUXZ 32, L_0x7fb19fd59d20, L_0x7fb19fd59c30, v0x7fb19fd52a60_0, C4<>;
L_0x7fb19fd5a480 .cmp/eq 22, L_0x7fb19fd59000, L_0x7fb19fd594a0;
L_0x7fb19fd5a690 .functor MUXZ 256, L_0x7fb19fd5ad90, L_0x7fb19fd5ad90, L_0x7fb19fd5a5a0, C4<>;
S_0x7fb19fd4f420 .scope module, "dcache_data_sram" "dcache_data_sram" 21 228, 22 1 0, S_0x7fb19fd4ed20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0x7fb19fd4f6a0_0 .net *"_s0", 255 0, L_0x7fb19fd5ab00;  1 drivers
v0x7fb19fd4f760_0 .net *"_s2", 6 0, L_0x7fb19fd5aba0;  1 drivers
L_0x10db353b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd4f810_0 .net *"_s5", 1 0, L_0x10db353b0;  1 drivers
L_0x10db353f8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd4f8d0_0 .net/2u *"_s6", 255 0, L_0x10db353f8;  1 drivers
v0x7fb19fd4f980_0 .net "addr_i", 4 0, L_0x7fb19fd595c0;  alias, 1 drivers
v0x7fb19fd4fa70_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd4fb00_0 .net "data_i", 255 0, L_0x7fb19fd599a0;  alias, 1 drivers
v0x7fb19fd4fbb0_0 .net "data_o", 255 0, L_0x7fb19fd5ad90;  alias, 1 drivers
v0x7fb19fd4fc60_0 .net "enable_i", 0 0, L_0x7fb19fd59660;  alias, 1 drivers
v0x7fb19fd4fd70 .array "memory", 31 0, 255 0;
v0x7fb19fd4fe00_0 .net "write_i", 0 0, L_0x7fb19fd596d0;  alias, 1 drivers
L_0x7fb19fd5ab00 .array/port v0x7fb19fd4fd70, L_0x7fb19fd5aba0;
L_0x7fb19fd5aba0 .concat [ 5 2 0 0], L_0x7fb19fd595c0, L_0x10db353b0;
L_0x7fb19fd5ad90 .functor MUXZ 256, L_0x10db353f8, L_0x7fb19fd5ab00, L_0x7fb19fd59660, C4<>;
S_0x7fb19fd4ff30 .scope module, "dcache_tag_sram" "dcache_tag_sram" 21 216, 23 1 0, S_0x7fb19fd4ed20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0x7fb19fd50170_0 .net *"_s0", 23 0, L_0x7fb19fd5a820;  1 drivers
v0x7fb19fd50200_0 .net *"_s2", 6 0, L_0x7fb19fd5a8c0;  1 drivers
L_0x10db35320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd502a0_0 .net *"_s5", 1 0, L_0x10db35320;  1 drivers
L_0x10db35368 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd50360_0 .net/2u *"_s6", 23 0, L_0x10db35368;  1 drivers
v0x7fb19fd50410_0 .net "addr_i", 4 0, L_0x7fb19fd595c0;  alias, 1 drivers
v0x7fb19fd504f0_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd50580_0 .net "data_i", 23 0, L_0x7fb19fd59840;  alias, 1 drivers
v0x7fb19fd50620_0 .net "data_o", 23 0, L_0x7fb19fd5a9e0;  alias, 1 drivers
v0x7fb19fd506d0_0 .net "enable_i", 0 0, L_0x7fb19fd59660;  alias, 1 drivers
v0x7fb19fd50800 .array "memory", 31 0, 23 0;
v0x7fb19fd50890_0 .net "write_i", 0 0, L_0x7fb19fd596d0;  alias, 1 drivers
L_0x7fb19fd5a820 .array/port v0x7fb19fd50800, L_0x7fb19fd5a8c0;
L_0x7fb19fd5a8c0 .concat [ 5 2 0 0], L_0x7fb19fd595c0, L_0x10db35320;
L_0x7fb19fd5a9e0 .functor MUXZ 24, L_0x10db35368, L_0x7fb19fd5a820, L_0x7fb19fd59660, C4<>;
S_0x7fb19fd52cf0 .scope module, "mux2" "MUX32" 3 182, 24 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
L_0x7fb19fd58070 .functor BUFZ 32, v0x7fb19fd53300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb19fd52fb0_0 .net "data1_i", 31 0, v0x7fb19fd4a0f0_0;  1 drivers
v0x7fb19fd53080_0 .net "data2_i", 31 0, v0x7fb19fd4c070_0;  alias, 1 drivers
v0x7fb19fd53110_0 .net "data3_i", 31 0, v0x7fb19fd46da0_0;  alias, 1 drivers
v0x7fb19fd531a0_0 .net "data_o", 31 0, L_0x7fb19fd58070;  alias, 1 drivers
v0x7fb19fd53230_0 .net "select_i", 1 0, L_0x7fb19fd57f10;  alias, 1 drivers
v0x7fb19fd53300_0 .var "tmp_data_o", 31 0;
E_0x7fb19fd52f50 .event edge, v0x7fb19fd46da0_0, v0x7fb19fd4c070_0, v0x7fb19fd4a0f0_0, v0x7fb19fd48360_0;
S_0x7fb19fd53420 .scope module, "mux3" "MUX32" 3 190, 24 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "data_o"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 32 "data3_i"
    .port_info 4 /INPUT 2 "select_i"
v0x7fb19fd536b0_0 .net "data1_i", 31 0, v0x7fb19fd4a290_0;  1 drivers
v0x7fb19fd53780_0 .net "data2_i", 31 0, v0x7fb19fd4c070_0;  alias, 1 drivers
v0x7fb19fd53810_0 .net "data3_i", 31 0, v0x7fb19fd46da0_0;  alias, 1 drivers
v0x7fb19fd53940_0 .net "data_o", 31 0, v0x7fb19fd53ab0_0;  alias, 1 drivers
v0x7fb19fd539e0_0 .net "select_i", 1 0, L_0x7fb19fd57fc0;  alias, 1 drivers
v0x7fb19fd53ab0_0 .var "tmp_data_o", 31 0;
E_0x7fb19fd53650 .event edge, v0x7fb19fd46da0_0, v0x7fb19fd4c070_0, v0x7fb19fd4a290_0, v0x7fb19fd48410_0;
S_0x7fb19fd53bc0 .scope module, "muxhazard" "muxhazard" 3 59, 25 1 0, S_0x7fb19fd21c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "data1_i"
    .port_info 1 /INPUT 4 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 4 "data_o"
L_0x10db350e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd570b0 .functor XNOR 1, v0x7fb19fd48f40_0, L_0x10db350e0, C4<0>, C4<0>;
v0x7fb19fd53df0_0 .net/2u *"_s0", 0 0, L_0x10db350e0;  1 drivers
v0x7fb19fd53eb0_0 .net *"_s2", 0 0, L_0x7fb19fd570b0;  1 drivers
v0x7fb19fd53f50_0 .net "data1_i", 3 0, v0x7fb19fd46440_0;  alias, 1 drivers
L_0x10db35128 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd54020_0 .net "data2_i", 3 0, L_0x10db35128;  1 drivers
v0x7fb19fd540c0_0 .net "data_o", 3 0, L_0x7fb19fd571a0;  alias, 1 drivers
v0x7fb19fd54190_0 .net "select_i", 0 0, v0x7fb19fd48f40_0;  alias, 1 drivers
L_0x7fb19fd571a0 .functor MUXZ 4, L_0x10db35128, v0x7fb19fd46440_0, L_0x7fb19fd570b0, C4<>;
S_0x7fb19fd54980 .scope module, "Data_Memory" "Data_Memory" 2 36, 26 1 0, S_0x7fb19fd05210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x7fb19fd54ae0 .param/l "STATE_IDLE" 0 26 32, C4<0>;
P_0x7fb19fd54b20 .param/l "STATE_WAIT" 0 26 33, C4<1>;
L_0x7fb19fd5ae70 .functor BUFZ 1, L_0x7fb19fd5b580, C4<0>, C4<0>, C4<0>;
L_0x7fb19fd5b580 .functor AND 1, L_0x7fb19fd5b3b0, L_0x7fb19fd5b470, C4<1>, C4<1>;
L_0x10db35488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd54d00_0 .net/2u *"_s12", 1 0, L_0x10db35488;  1 drivers
v0x7fb19fd54db0_0 .net *"_s14", 0 0, L_0x7fb19fd5b3b0;  1 drivers
L_0x10db354d0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd54e50_0 .net/2u *"_s16", 3 0, L_0x10db354d0;  1 drivers
v0x7fb19fd54f10_0 .net *"_s18", 0 0, L_0x7fb19fd5b470;  1 drivers
v0x7fb19fd54fb0_0 .net *"_s2", 31 0, L_0x7fb19fd5b000;  1 drivers
v0x7fb19fd550a0_0 .net *"_s4", 26 0, L_0x7fb19fd5af60;  1 drivers
L_0x10db35440 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fb19fd55150_0 .net *"_s6", 4 0, L_0x10db35440;  1 drivers
v0x7fb19fd55200_0 .net "ack", 0 0, L_0x7fb19fd5b580;  1 drivers
v0x7fb19fd552a0_0 .net "ack_o", 0 0, L_0x7fb19fd5ae70;  alias, 1 drivers
v0x7fb19fd553b0_0 .net "addr", 26 0, L_0x7fb19fd5b140;  1 drivers
v0x7fb19fd55440_0 .net "addr_i", 31 0, L_0x7fb19fd59e80;  alias, 1 drivers
v0x7fb19fd55520_0 .net "clk_i", 0 0, v0x7fb19fd55d90_0;  alias, 1 drivers
v0x7fb19fd555b0_0 .var "count", 3 0;
v0x7fb19fd55640_0 .var "data", 255 0;
v0x7fb19fd556f0_0 .net "data_i", 255 0, L_0x7fb19fd5a000;  alias, 1 drivers
v0x7fb19fd557d0_0 .net "data_o", 255 0, v0x7fb19fd55640_0;  alias, 1 drivers
v0x7fb19fd558a0_0 .net "enable_i", 0 0, L_0x7fb19fd59b40;  alias, 1 drivers
v0x7fb19fd55a70 .array "memory", 511 0, 255 0;
v0x7fb19fd55b00_0 .net "rst_i", 0 0, v0x7fb19fd55e20_0;  alias, 1 drivers
v0x7fb19fd55b90_0 .var "state", 1 0;
v0x7fb19fd55c20_0 .net "write_i", 0 0, L_0x7fb19fd5a0f0;  alias, 1 drivers
v0x7fb19fd55cb0_0 .var "write_reg", 0 0;
L_0x7fb19fd5af60 .part L_0x7fb19fd59e80, 5, 27;
L_0x7fb19fd5b000 .concat [ 27 5 0 0], L_0x7fb19fd5af60, L_0x10db35440;
L_0x7fb19fd5b140 .part L_0x7fb19fd5b000, 0, 27;
L_0x7fb19fd5b3b0 .cmp/eq 2, v0x7fb19fd55b90_0, L_0x10db35488;
L_0x7fb19fd5b470 .cmp/eq 4, v0x7fb19fd555b0_0, L_0x10db354d0;
    .scope S_0x7fb19fd46090;
T_0 ;
    %wait E_0x7fb19fd46290;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 3, 12, 5;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 3, 12, 5;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
    %jmp T_0.15;
T_0.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
T_0.15 ;
T_0.13 ;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fb19fd46500_0, 0, 4;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0x7fb19fd46500_0;
    %store/vec4 v0x7fb19fd46440_0, 0, 4;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb19fd462e0_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb19fd462e0_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v0x7fb19fd46390_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb19fd462e0_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd462e0_0, 0, 1;
T_0.21 ;
T_0.19 ;
T_0.17 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb19fd4ca10;
T_1 ;
    %wait E_0x7fb19fd4cc20;
    %load/vec4 v0x7fb19fd4ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fb19fd4cd50_0;
    %store/vec4 v0x7fb19fd4ce00_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb19fd4cc80_0;
    %store/vec4 v0x7fb19fd4ce00_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fb19fd4e6a0;
T_2 ;
    %wait E_0x7fb19fd4e950;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fb19fd4ec20_0, 0, 12;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb19fd4ec20_0, 4, 5;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb19fd4ec20_0, 4, 7;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb19fd4ec20_0, 4, 4;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb19fd4ec20_0, 4, 6;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb19fd4ec20_0, 4, 1;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb19fd4ec20_0, 4, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 7, 0, 2;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fb19fd4eb00_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fb19fd4ec20_0, 0, 12;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb19fd454a0;
T_3 ;
    %wait E_0x7fb19fd45710;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %and;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %or;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %mul;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_3.10, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x7fb19fd45740_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_3.14, 4;
    %load/vec4 v0x7fb19fd458a0_0;
    %pad/u 33;
    %load/vec4 v0x7fb19fd45960_0;
    %pad/u 33;
    %add;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 4294967295, 4294967295, 33;
    %store/vec4 v0x7fb19fd45b00_0, 0, 33;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb19fd48700;
T_4 ;
    %wait E_0x7fb19fd48960;
    %load/vec4 v0x7fb19fd48d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd48ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd48f40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd48ea0_0, 0;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd48f40_0, 0;
    %load/vec4 v0x7fb19fd489c0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fb19fd48a90_0;
    %load/vec4 v0x7fb19fd48b30_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb19fd48a90_0;
    %load/vec4 v0x7fb19fd48b30_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd48f40_0, 0;
T_4.4 ;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb19fd4a830;
T_5 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd49300_0;
    %load/vec4 v0x7fb19fd4af90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fb19fd4ae30_0;
    %assign/vec4 v0x7fb19fd4ae30_0, 0;
    %load/vec4 v0x7fb19fd4ac50_0;
    %assign/vec4 v0x7fb19fd4ac50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fb19fd4aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb19fd4ae30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb19fd4ac50_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fb19fd4aba0_0;
    %assign/vec4 v0x7fb19fd4ae30_0, 0;
    %load/vec4 v0x7fb19fd4af00_0;
    %assign/vec4 v0x7fb19fd4ac50_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb19fd490d0;
T_6 ;
    %wait E_0x7fb19fd47da0;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 3, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 4, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb19fd4a560_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb19fd4a5f0_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fb19fd4a560_0, 0, 3;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb19fd4a5f0_0, 0, 2;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fb19fd4a560_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb19fd4a5f0_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7fb19fd4a340_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fb19fd4a560_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb19fd4a5f0_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fb19fd4a560_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb19fd4a5f0_0, 0, 2;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fb19fd490d0;
T_7 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd4a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fb19fd4a560_0;
    %assign/vec4 v0x7fb19fd49670_0, 0;
    %load/vec4 v0x7fb19fd4a5f0_0;
    %assign/vec4 v0x7fb19fd49710_0, 0;
    %load/vec4 v0x7fb19fd49f90_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7fb19fd49da0_0, 0;
    %load/vec4 v0x7fb19fd49f90_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7fb19fd49ed0_0, 0;
    %load/vec4 v0x7fb19fd4a340_0;
    %assign/vec4 v0x7fb19fd4a3f0_0, 0;
    %load/vec4 v0x7fb19fd49f90_0;
    %assign/vec4 v0x7fb19fd4a040_0, 0;
    %load/vec4 v0x7fb19fd49b50_0;
    %assign/vec4 v0x7fb19fd4a0f0_0, 0;
    %load/vec4 v0x7fb19fd49c80_0;
    %assign/vec4 v0x7fb19fd4a290_0, 0;
    %load/vec4 v0x7fb19fd499f0_0;
    %assign/vec4 v0x7fb19fd495c0_0, 0;
    %load/vec4 v0x7fb19fd497c0_0;
    %assign/vec4 v0x7fb19fd49870_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb19fd46600;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd46c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd46cc0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fb19fd46600;
T_9 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd47360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fb19fd46a10_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fb19fd46c20_0, 0;
    %load/vec4 v0x7fb19fd46a10_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fb19fd46cc0_0, 0;
    %load/vec4 v0x7fb19fd47210_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd46c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd46cc0_0, 0;
T_9.2 ;
    %load/vec4 v0x7fb19fd47210_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd46c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd46cc0_0, 0;
T_9.4 ;
    %load/vec4 v0x7fb19fd47210_0;
    %assign/vec4 v0x7fb19fd472d0_0, 0;
    %load/vec4 v0x7fb19fd46e50_0;
    %assign/vec4 v0x7fb19fd46da0_0, 0;
    %load/vec4 v0x7fb19fd470b0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x7fb19fd46f80_0, 0;
    %load/vec4 v0x7fb19fd47160_0;
    %assign/vec4 v0x7fb19fd473f0_0, 0;
    %load/vec4 v0x7fb19fd46ad0_0;
    %assign/vec4 v0x7fb19fd46b70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb19fd4b7a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd4c1a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb19fd4bfd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb19fd4bd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb19fd4c070_0, 0;
    %end;
    .thread T_10;
    .scope S_0x7fb19fd4b7a0;
T_11 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd4c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fb19fd4bb70_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x7fb19fd4bac0_0;
    %assign/vec4 v0x7fb19fd4c070_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x7fb19fd4bc50_0;
    %assign/vec4 v0x7fb19fd4c070_0, 0;
T_11.3 ;
    %load/vec4 v0x7fb19fd4bb70_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fb19fd4c1a0_0, 0;
    %load/vec4 v0x7fb19fd4be60_0;
    %assign/vec4 v0x7fb19fd4bfd0_0, 0;
    %load/vec4 v0x7fb19fd4be60_0;
    %assign/vec4 v0x7fb19fd4bd90_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fb19fd475f0;
T_12 ;
    %wait E_0x7fb19fd47820;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd47b00_0, 0, 1;
    %load/vec4 v0x7fb19fd47880_0;
    %load/vec4 v0x7fb19fd47940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fb19fd47a70_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb19fd47b00_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd47b00_0, 0, 1;
T_12.1 ;
    %load/vec4 v0x7fb19fd47b00_0;
    %store/vec4 v0x7fb19fd479e0_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fb19fd47bf0;
T_13 ;
    %wait E_0x7fb19fd47ea0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb19fd484c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb19fd485d0_0, 0, 2;
    %load/vec4 v0x7fb19fd47fc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb19fd47f10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb19fd47f10_0;
    %load/vec4 v0x7fb19fd48070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb19fd484c0_0, 0, 2;
T_13.0 ;
    %load/vec4 v0x7fb19fd47fc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb19fd47f10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb19fd47f10_0;
    %load/vec4 v0x7fb19fd48120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb19fd485d0_0, 0, 2;
T_13.2 ;
    %load/vec4 v0x7fb19fd482c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb19fd481d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb19fd481d0_0;
    %load/vec4 v0x7fb19fd48070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb19fd484c0_0, 0, 2;
T_13.4 ;
    %load/vec4 v0x7fb19fd482c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fb19fd481d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fb19fd481d0_0;
    %load/vec4 v0x7fb19fd48120_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb19fd485d0_0, 0, 2;
T_13.6 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fb19fd52cf0;
T_14 ;
    %wait E_0x7fb19fd52f50;
    %load/vec4 v0x7fb19fd53230_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7fb19fd53110_0;
    %store/vec4 v0x7fb19fd53300_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7fb19fd53230_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7fb19fd53080_0;
    %store/vec4 v0x7fb19fd53300_0, 0, 32;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7fb19fd52fb0_0;
    %store/vec4 v0x7fb19fd53300_0, 0, 32;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fb19fd53420;
T_15 ;
    %wait E_0x7fb19fd53650;
    %load/vec4 v0x7fb19fd539e0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7fb19fd53810_0;
    %store/vec4 v0x7fb19fd53ab0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fb19fd539e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7fb19fd53780_0;
    %store/vec4 v0x7fb19fd53ab0_0, 0, 32;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fb19fd536b0_0;
    %store/vec4 v0x7fb19fd53ab0_0, 0, 32;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fb19fd4cfc0;
T_16 ;
    %wait E_0x7fb19fd4d260;
    %load/vec4 v0x7fb19fd4d780_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb19fd4d510_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fb19fd4d3d0_0;
    %load/vec4 v0x7fb19fd4d670_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7fb19fd4d510_0;
    %assign/vec4 v0x7fb19fd4d510_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fb19fd4d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x7fb19fd4d460_0;
    %assign/vec4 v0x7fb19fd4d510_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7fb19fd4d510_0;
    %assign/vec4 v0x7fb19fd4d510_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fb19fd4d860;
T_17 ;
    %wait E_0x7fb19fd4dad0;
    %load/vec4 v0x7fb19fd4dfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7fb19fd4dbf0_0;
    %load/vec4 v0x7fb19fd4db20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fb19fd4e580, 4, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb19fd4ff30;
T_18 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd506d0_0;
    %load/vec4 v0x7fb19fd50890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fb19fd50580_0;
    %load/vec4 v0x7fb19fd50410_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb19fd50800, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fb19fd4f420;
T_19 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd4fc60_0;
    %load/vec4 v0x7fb19fd4fe00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fb19fd4fb00_0;
    %load/vec4 v0x7fb19fd4f980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb19fd4fd70, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fb19fd4ed20;
T_20 ;
    %wait E_0x7fb19fd4f3d0;
    %load/vec4 v0x7fb19fd51660_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x7fb19fd515c0_0, 0, 32;
    %load/vec4 v0x7fb19fd52470_0;
    %load/vec4 v0x7fb19fd515c0_0;
    %part/s 31;
    %pad/u 32;
    %store/vec4 v0x7fb19fd51e60_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fb19fd4ed20;
T_21 ;
    %wait E_0x7fb19fd4f380;
    %load/vec4 v0x7fb19fd51d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fb19fd51660_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x7fb19fd515c0_0, 0, 32;
    %load/vec4 v0x7fb19fd52470_0;
    %store/vec4 v0x7fb19fd529b0_0, 0, 256;
    %load/vec4 v0x7fb19fd51ef0_0;
    %pad/u 31;
    %ix/getv/s 4, v0x7fb19fd515c0_0;
    %store/vec4 v0x7fb19fd529b0_0, 4, 31;
T_21.0 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fb19fd4ed20;
T_22 ;
    %wait E_0x7fb19fd4f340;
    %load/vec4 v0x7fb19fd52510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd51a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd51b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd513a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd52a60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fb19fd52900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %jmp T_22.7;
T_22.2 ;
    %load/vec4 v0x7fb19fd522c0_0;
    %load/vec4 v0x7fb19fd51750_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
T_22.9 ;
    %jmp T_22.7;
T_22.3 ;
    %load/vec4 v0x7fb19fd52720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd51a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd51b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd52a60_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd51a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd51b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd52a60_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
T_22.11 ;
    %jmp T_22.7;
T_22.4 ;
    %load/vec4 v0x7fb19fd517e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd51a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd513a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
T_22.13 ;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd513a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x7fb19fd517e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb19fd51a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd52a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd51b50_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
    %jmp T_22.15;
T_22.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fb19fd52900_0, 0;
T_22.15 ;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fb19fd54980;
T_23 ;
    %wait E_0x7fb19fd4f340;
    %load/vec4 v0x7fb19fd55b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb19fd55b90_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7fb19fd55b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %load/vec4 v0x7fb19fd55b90_0;
    %assign/vec4 v0x7fb19fd55b90_0, 0;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x7fb19fd558a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fb19fd55b90_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x7fb19fd55b90_0;
    %assign/vec4 v0x7fb19fd55b90_0, 0;
T_23.7 ;
    %jmp T_23.5;
T_23.3 ;
    %load/vec4 v0x7fb19fd555b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_23.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb19fd55b90_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x7fb19fd55b90_0;
    %assign/vec4 v0x7fb19fd55b90_0, 0;
T_23.9 ;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fb19fd54980;
T_24 ;
    %wait E_0x7fb19fd4f340;
    %load/vec4 v0x7fb19fd55b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb19fd555b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fb19fd55b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb19fd555b0_0, 0;
    %jmp T_24.5;
T_24.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb19fd555b0_0, 0;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0x7fb19fd555b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb19fd555b0_0, 0;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fb19fd54980;
T_25 ;
    %wait E_0x7fb19fd4f340;
    %load/vec4 v0x7fb19fd55b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd55cb0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fb19fd55b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb19fd55cb0_0, 0;
    %jmp T_25.5;
T_25.2 ;
    %load/vec4 v0x7fb19fd55c20_0;
    %assign/vec4 v0x7fb19fd55cb0_0, 0;
    %jmp T_25.5;
T_25.3 ;
    %load/vec4 v0x7fb19fd55cb0_0;
    %assign/vec4 v0x7fb19fd55cb0_0, 0;
    %jmp T_25.5;
T_25.5 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fb19fd54980;
T_26 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd55200_0;
    %load/vec4 v0x7fb19fd55cb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %ix/getv 4, v0x7fb19fd553b0_0;
    %load/vec4a v0x7fb19fd55a70, 4;
    %store/vec4 v0x7fb19fd55640_0, 0, 256;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fb19fd54980;
T_27 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd55200_0;
    %load/vec4 v0x7fb19fd55cb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x7fb19fd556f0_0;
    %ix/getv 3, v0x7fb19fd553b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb19fd55a70, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb19fd05210;
T_28 ;
    %delay 3525163520, 5;
    %load/vec4 v0x7fb19fd55d90_0;
    %inv;
    %store/vec4 v0x7fb19fd55d90_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fb19fd05210;
T_29 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb19fd56050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x7fb19fd56470_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_29.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb19fd56470_0;
    %store/vec4a v0x7fb19fd4b6f0, 4, 0;
    %load/vec4 v0x7fb19fd56470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x7fb19fd56470_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fb19fd56470_0;
    %store/vec4a v0x7fb19fd55a70, 4, 0;
    %load/vec4 v0x7fb19fd56470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
T_29.4 ;
    %load/vec4 v0x7fb19fd56470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x7fb19fd56470_0;
    %store/vec4a v0x7fb19fd50800, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fb19fd56470_0;
    %store/vec4a v0x7fb19fd4fd70, 4, 0;
    %load/vec4 v0x7fb19fd56470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
    %jmp T_29.4;
T_29.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x7fb19fd56470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_29.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb19fd56470_0;
    %store/vec4a v0x7fb19fd4e580, 4, 0;
    %load/vec4 v0x7fb19fd56470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
    %vpi_call 2 72 "$readmemb", "instruction.txt", v0x7fb19fd4b6f0 {0 0 0};
    %vpi_func 2 75 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fb19fd566f0_0, 0, 32;
    %vpi_func 2 76 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fb19fd567a0_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fb19fd55a70, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd55d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd55e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd55f30_0, 0, 1;
    %delay 3410065408, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb19fd55e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb19fd55f30_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x7fb19fd05210;
T_30 ;
    %wait E_0x7fb19fd469e0;
    %load/vec4 v0x7fb19fd56050_0;
    %cmpi/e 160, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 2 95 "$fdisplay", v0x7fb19fd566f0_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x7fb19fd56470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.3, 5;
    %ix/getv/s 4, v0x7fb19fd56470_0;
    %load/vec4a v0x7fb19fd50800, 4;
    %store/vec4 v0x7fb19fd56850_0, 0, 24;
    %load/vec4 v0x7fb19fd56470_0;
    %pad/s 5;
    %store/vec4 v0x7fb19fd56510_0, 0, 5;
    %load/vec4 v0x7fb19fd56850_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x7fb19fd56510_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fb19fd55fc0_0, 0, 27;
    %ix/getv/s 4, v0x7fb19fd56470_0;
    %load/vec4a v0x7fb19fd4fd70, 4;
    %ix/getv 4, v0x7fb19fd55fc0_0;
    %store/vec4a v0x7fb19fd55a70, 4, 0;
    %load/vec4 v0x7fb19fd56470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb19fd56470_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
T_30.0 ;
    %pushi/vec4 160, 0, 32;
    %load/vec4 v0x7fb19fd56050_0;
    %cmp/s;
    %jmp/0xz  T_30.4, 5;
    %vpi_call 2 104 "$stop" {0 0 0};
T_30.4 ;
    %vpi_call 2 107 "$fdisplay", v0x7fb19fd566f0_0, "cycle = %d, Start = %b", v0x7fb19fd56050_0, v0x7fb19fd55f30_0 {0 0 0};
    %vpi_call 2 109 "$fdisplay", v0x7fb19fd566f0_0, "PC = %d", v0x7fb19fd4d510_0 {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7fb19fd566f0_0, "Registers" {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x7fb19fd566f0_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x7fb19fd4e580, 0>, &A<v0x7fb19fd4e580, 8>, &A<v0x7fb19fd4e580, 16>, &A<v0x7fb19fd4e580, 24> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x7fb19fd566f0_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x7fb19fd4e580, 1>, &A<v0x7fb19fd4e580, 9>, &A<v0x7fb19fd4e580, 17>, &A<v0x7fb19fd4e580, 25> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x7fb19fd566f0_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x7fb19fd4e580, 2>, &A<v0x7fb19fd4e580, 10>, &A<v0x7fb19fd4e580, 18>, &A<v0x7fb19fd4e580, 26> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0x7fb19fd566f0_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x7fb19fd4e580, 3>, &A<v0x7fb19fd4e580, 11>, &A<v0x7fb19fd4e580, 19>, &A<v0x7fb19fd4e580, 27> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x7fb19fd566f0_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x7fb19fd4e580, 4>, &A<v0x7fb19fd4e580, 12>, &A<v0x7fb19fd4e580, 20>, &A<v0x7fb19fd4e580, 28> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0x7fb19fd566f0_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x7fb19fd4e580, 5>, &A<v0x7fb19fd4e580, 13>, &A<v0x7fb19fd4e580, 21>, &A<v0x7fb19fd4e580, 29> {0 0 0};
    %vpi_call 2 139 "$fdisplay", v0x7fb19fd566f0_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x7fb19fd4e580, 6>, &A<v0x7fb19fd4e580, 14>, &A<v0x7fb19fd4e580, 22>, &A<v0x7fb19fd4e580, 30> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0x7fb19fd566f0_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x7fb19fd4e580, 7>, &A<v0x7fb19fd4e580, 15>, &A<v0x7fb19fd4e580, 23>, &A<v0x7fb19fd4e580, 31> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x0000 = %h", &A<v0x7fb19fd55a70, 0> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x0020 = %h", &A<v0x7fb19fd55a70, 1> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x0040 = %h", &A<v0x7fb19fd55a70, 2> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x0060 = %h", &A<v0x7fb19fd55a70, 3> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x0080 = %h", &A<v0x7fb19fd55a70, 4> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x00A0 = %h", &A<v0x7fb19fd55a70, 5> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x00C0 = %h", &A<v0x7fb19fd55a70, 6> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x00E0 = %h", &A<v0x7fb19fd55a70, 7> {0 0 0};
    %vpi_call 2 151 "$fdisplay", v0x7fb19fd566f0_0, "Data Memory: 0x0400 = %h", &A<v0x7fb19fd55a70, 32> {0 0 0};
    %vpi_call 2 153 "$fdisplay", v0x7fb19fd566f0_0, "\012" {0 0 0};
    %vpi_call 2 156 "$display", "[dcache]: p1_stall_o=%d, state=%d, p1_MemWrite_i = %d, p1_MemRead_i = %d, sram_valid = %d", v0x7fb19fd52350_0, v0x7fb19fd52900_0, v0x7fb19fd51d40_0, v0x7fb19fd51c90_0, v0x7fb19fd52860_0 {0 0 0};
    %vpi_call 2 157 "$display", "[dcache]: Data_Memory_enable=%d, state = %d, count = %d", v0x7fb19fd558a0_0, v0x7fb19fd55b90_0, v0x7fb19fd555b0_0 {0 0 0};
    %load/vec4 v0x7fb19fd52350_0;
    %load/vec4 v0x7fb19fd52900_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x7fb19fd52720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %load/vec4 v0x7fb19fd51d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %vpi_call 2 163 "$fdisplay", v0x7fb19fd567a0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fb19fd56050_0, v0x7fb19fd51dd0_0, v0x7fb19fd51ef0_0 {0 0 0};
    %jmp T_30.11;
T_30.10 ;
    %load/vec4 v0x7fb19fd51c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.12, 8;
    %vpi_call 2 165 "$fdisplay", v0x7fb19fd567a0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fb19fd56050_0, v0x7fb19fd51dd0_0, v0x7fb19fd51f80_0 {0 0 0};
T_30.12 ;
T_30.11 ;
    %jmp T_30.9;
T_30.8 ;
    %load/vec4 v0x7fb19fd51d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %vpi_call 2 169 "$fdisplay", v0x7fb19fd567a0_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fb19fd56050_0, v0x7fb19fd51dd0_0, v0x7fb19fd51ef0_0 {0 0 0};
    %jmp T_30.15;
T_30.14 ;
    %load/vec4 v0x7fb19fd51c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.16, 8;
    %vpi_call 2 171 "$fdisplay", v0x7fb19fd567a0_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fb19fd56050_0, v0x7fb19fd51dd0_0, v0x7fb19fd51f80_0 {0 0 0};
T_30.16 ;
T_30.15 ;
T_30.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb19fd563e0_0, 0, 1;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x7fb19fd52350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.18, 8;
    %load/vec4 v0x7fb19fd563e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.20, 8;
    %load/vec4 v0x7fb19fd51d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.22, 8;
    %vpi_call 2 178 "$fdisplay", v0x7fb19fd567a0_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fb19fd56050_0, v0x7fb19fd51dd0_0, v0x7fb19fd51ef0_0 {0 0 0};
    %jmp T_30.23;
T_30.22 ;
    %load/vec4 v0x7fb19fd51c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.24, 8;
    %vpi_call 2 180 "$fdisplay", v0x7fb19fd567a0_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fb19fd56050_0, v0x7fb19fd51dd0_0, v0x7fb19fd51f80_0 {0 0 0};
T_30.24 ;
T_30.23 ;
T_30.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb19fd563e0_0, 0, 1;
T_30.18 ;
T_30.7 ;
    %load/vec4 v0x7fb19fd56050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb19fd56050_0, 0, 32;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "adder_shift.v";
    "alu.v";
    "adder.v";
    "control.v";
    "EX_MEM.v";
    "equla.v";
    "forwarding.v";
    "hazard_detection .v";
    "ID_EX.v";
    "IF_ID.v";
    "Instruction_Memory.v";
    "MEM_MB.v";
    "mux4.v";
    "Mux_pc.v";
    "pc.v";
    "Registers.v";
    "sign_extend.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "mux32.v";
    "muxhazard.v";
    "Data_Memory.v";
