GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\repos\LUTRAM_Stress_Test\1.hw\lutram_16x10.sv'
Analyzing Verilog file 'D:\repos\LUTRAM_Stress_Test\1.hw\top.sv'
WARN  (EX3788) : Block identifier is required on this block("D:\repos\LUTRAM_Stress_Test\1.hw\top.sv":58)
Compiling module 'top'("D:\repos\LUTRAM_Stress_Test\1.hw\top.sv":17)
Compiling module 'lutram_16x10'("D:\repos\LUTRAM_Stress_Test\1.hw\lutram_16x10.sv":18)
Extracting RAM for identifier 'dist_mem'("D:\repos\LUTRAM_Stress_Test\1.hw\lutram_16x10.sv":26)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\repos\LUTRAM_Stress_Test\3.build\hw_build_GUI\impl\gwsynthesis\hw_build_GUI.vg" completed
[100%] Generate report file "D:\repos\LUTRAM_Stress_Test\3.build\hw_build_GUI\impl\gwsynthesis\hw_build_GUI_syn.rpt.html" completed
GowinSynthesis finish
