# Noridel Herron

**Computer Engineering | RTL Design | CPU Architecture | Verification | VHDL Projects**

---

## ğŸ” About Me

Iâ€™m a Computer Engineering student driven by a passion for **problem solving** â€” and CPU design has been the perfect playground to exercise that skill. I built a custom **5-stage pipelined RISC-V CPU** from scratch in VHDL, featuring **full hazard detection, stalling/forwarding, and jump/branch execution**. Through this, I discovered a deep interest in **RTL design, verification, and computer architecture**, which continue to shape my learning journey.

I also built a more advanced **Superscalar CPU** with dual-issue execution, modular control logic, and instruction-level parallelism. I also started the **LearnToBuildCPU refactor project** â€” an educational rewrite of my original pipeline CPU to help learners understand HDL design through modular, readable VHDL and Verilog code.

My workflow centers around **randomized testbenches (5Kâ€“1M tests), waveform debugging, and assertion-based verification**. I enjoy turning self-driven learning into reusable tools for others.

---

## âš¡ Highlights
- âœ… Built a 5-stage pipelined RISC-V CPU in VHDL with hazard resolution and branching logic
- âœ… Designed a dual-issue Superscalar CPU with advanced hazard handling and large-scale verification (10Kâ€“100K+ tests)
- âœ… Created LearnToBuildCPU â€” a modular, multi-HDL (VHDL, Verilog, SystemVerilog) educational refactor
- âœ… Developed reusable testbenches and debugging workflows used across modules and HDL types

---

## ğŸš§ Projects

**Superscalar CPU** - Completed
- Explores instruction-level parallelism via dual-issue execution, hazard detection, and modular stage design. All major components are integrated and verified with 10Kâ€“100K randomized test cases.
- [https://github.com/NoridelHerron/SUPERSCALAR_CPU] 

**LearnToBuildCPU â€“ Refactor Project**
- A clean, modular, and tri-language rewrite of my pipelined CPU. Includes guided tasks, waveform/test summaries, and test infrastructure. A synthesizable VHDL version runs on FPGA; Verilog/SV modules welcome.
- This is an ongoing, long-term project that will grow alongside my development in HDL and verification.
- [https://github.com/NoridelHerron/LearnToBuildCPU]

**Pipelined RISC-V CPU in VHDL** - Completed
- Implements a 5-stage Harvard pipeline (IF, ID, EX, MEM, WB) with hazard logic and branching. Verified with 5,000+ randomized test cases. Served as the foundation for later projects.
- [https://github.com/NoridelHerron/Pipelined-RISC-V-CPU-in-VHDL-From-Scratch-to-Simulation]

---

## ğŸ§  Skills & Tools

**Languages**:
VHDL (primary), Verilog, SystemVerilog, C, C++

**Tools**:
Vivado, ModelSim, GitHub

**Strengths**:
- RTL Design & Simulation
- Pipeline & Superscalar CPU Architectures
- Hazard Detection & Forwarding
- Verification: Testbenches (20Kâ€“1M), Waveform Debugging
- HDL Refactoring & Educational Open-Source Development
- 
---

## ğŸ¤ Contributors

Superscalar CPU
- **Venkateshwarlu Yejella**: Register file + branching unit w/ testbench
- **Madhu Kanithi**: ROM with testbench
- **Nefeli Metallidou**: WB stage

LearnToBuildCPU
- **S N Ravindra**: ALU in Verilog (Under Extra folder)

---

## ğŸ™ Special Thanks

To the engineers who offered mentorship and valuable technical feedback:
- **Chris Stratford** â€” For sharing insights on modular HDL and early code reviews
- **Charles Manning** â€” For deep architectural feedback and responsiveness
- **Mazen Ahmed** â€” For introducing record types in VHDL
- **William â€œStripesâ€ Murray** â€” For amplifying the educational value of my work
- **Frank Bruno** â€” For synthesis-focused RTL advice on arithmetic design

---

ğŸ“« Contact

ğŸ“§ Email  : noridel.herron@gmail.com
ğŸ”— GitHub : [@NoridelHerron](https://github.com/NoridelHerron)
ğŸ”— Linkedn: (https://www.linkedin.com/in/noridel-h-5a5534156/)

---

## ğŸ“ Final Note

These projects started as personal challenges but evolved into something more â€” tools to help others learn digital design through real, reusable HDL examples.

