LRUqueens8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000187                       # Number of seconds simulated
sim_ticks                                   187485000                       # Number of ticks simulated
host_seconds                                     0.21                       # Real time elapsed on the host
sim_insts                                      169223                       # Number of instructions simulated
sim_ops                                        321054                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements              7154                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data        52017                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data         7186                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data        59203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.121379                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements              4439                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst       218669                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst         4471                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst       223140                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.020037                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                      9935                       # number of replacements
system.l2.overall_hits::total                    4687                       # number of overall hits
system.l2.overall_misses::total                  6970                       # number of overall misses
system.l2.overall_accesses::total               11657                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.597924                       # miss rate for overall accesses
