Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Nov 26 23:31:52 2023
| Host         : linuxvdi-28.ece.iastate.edu running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_control_sets -verbose -file mlp_system_design_wrapper_control_sets_placed.rpt
| Design       : mlp_system_design_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   833 |
|    Minimum number of control sets                        |   833 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2227 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   833 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |   132 |
| >= 6 to < 8        |    44 |
| >= 8 to < 10       |   218 |
| >= 10 to < 12      |    84 |
| >= 12 to < 14      |    52 |
| >= 14 to < 16      |    25 |
| >= 16              |   248 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             694 |          287 |
| No           | No                    | Yes                    |             378 |          116 |
| No           | Yes                   | No                     |             900 |          448 |
| Yes          | No                    | No                     |            4202 |         1189 |
| Yes          | No                    | Yes                    |             540 |          118 |
| Yes          | Yes                   | No                     |            5499 |         1775 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                                                         Enable Signal                                                                                                                                         |                                                                                                                                          Set/Reset Signal                                                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                              |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                               |                1 |              3 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                   | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[5].w_issuing_cnt_reg[40][0]                                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[8].r_issuing_cnt_reg[64][0]                                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                                                                                    | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                    | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                                | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                              |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                    | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                             | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S_AXI_INTR_inst/sel                                                                                                                                                                                                                           | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S_AXI_INTR_inst/clear                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                        | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                    | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_len_fifo                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                  | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                      | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                            | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[7].r_issuing_cnt_reg[56][0]                                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                    | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                     | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                             | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[1]                                                                                                                                                                              | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                             |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                                              | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[8][0]                                                                                                                                                              | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[16][0]                                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[24]_0[0]                                                                                                                                                           | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[32]_0[0]                                                                                                                                                           | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[5].r_issuing_cnt_reg[40]_0[0]                                                                                                                                                           | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[48][0]                                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                              | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                      |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                       |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                  | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                              | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                4 |              4 |         1.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                       |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/rst_ps_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                             | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                                                                 |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S_AXI_INTR_inst/gen_intr_reg[0].reg_intr_sts[0]_i_1_n_0                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                                                                 |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/compare_done_i_1_n_0                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[9].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_0                                                                                                                                           | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/st_mr_bvalid[3]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                                                                   | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                           |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                       |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/gen_master_slots[6].w_issuing_cnt_reg[48][0]                                                                                                                                   | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                                                                                                                  |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                1 |              4 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                         |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/gen_master_slots[8].w_issuing_cnt_reg[64][0]                                                                                                                                   | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                        | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                    |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                  | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/write_index0                                                                                                                                                                                                                     | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/write_index[4]_i_1_n_0                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                           |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                           | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                3 |              5 |         1.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]             | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                    |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                               |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                      | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                     | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/read_index0                                                                                                                                                                                                                      | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/read_index[4]_i_1_n_0                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              5 |         1.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                1 |              5 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                2 |              5 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                |                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                |                3 |              6 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                           | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                3 |              6 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                                        | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/rst_ps_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | mlp_system_design_i/rst_ps_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rready_0[0]                                                                                                                 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                2 |              6 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/write_burst_counter                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |              7 |         1.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |              7 |         1.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                3 |              7 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                4 |              7 |         1.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/read_burst_counter                                                                                                                                                                                                               | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              7 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                     | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              7 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |              7 |         1.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |              7 |         1.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |              7 |         1.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |              7 |         1.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                               | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              7 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                                         | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                3 |              7 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              7 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                         | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                       | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/inter_cont/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awaddr[9]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_araddr[9]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awlen_cntr[7]_i_2_n_0                                                                                                                                                                                                        | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                        | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_araddr1                                                                                                                                                                                                                      | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/E[0]                                                                                                                                          | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                5 |              8 |         1.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                  | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                        | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                 | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                          |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                       | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                        | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                5 |              8 |         1.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                       | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                              | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                            | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                             | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                         | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                       |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_1[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                         | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                         | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                         | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_3[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_4[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                              |                5 |              9 |         1.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_5[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_6[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_7[0]                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                                    |                2 |              9 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0             |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0             |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                   | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                          | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                        | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                               | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                              | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                             | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/p_9_in                                                                                                                                                                                                                           | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_3[0]                                                                                                                      | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                         |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_1[0]                                                                                                                      | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                         |                5 |             10 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_halt_reg_reg_2[0]                                                                                                                      | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                         |                6 |             10 |         1.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                       | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                         |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_araddr11_out                                                                                                                                                                                                                 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                           | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                           | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                         |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                           | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                             | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                5 |             10 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             10 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                2 |             10 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                        | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                6 |             10 |         1.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             11 |         2.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |             11 |         2.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             11 |         2.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |             11 |         2.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                3 |             11 |         3.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             11 |         2.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                3 |             11 |         3.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             11 |         2.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             12 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                7 |             12 |         1.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |             12 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             12 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |             12 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             12 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             12 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                         | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             12 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                         | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             12 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             12 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             12 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             12 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0             |                3 |             12 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                         |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                       |                5 |             12 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                  |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                         |                2 |             12 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                5 |             13 |         2.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                5 |             13 |         2.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                9 |             13 |         1.44 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                7 |             14 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                5 |             14 |         2.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg          | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                4 |             14 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                7 |             14 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[0]                                                                                                                                                                        | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                4 |             14 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                7 |             14 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             14 |         2.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                                   |                2 |             14 |         7.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                8 |             15 |         1.88 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                8 |             15 |         1.88 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                7 |             15 |         2.14 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                7 |             15 |         2.14 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                9 |             15 |         1.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/command_ongoing_reg_4[0]                                                                                                           | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                6 |             15 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                          | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                6 |             15 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                     | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                |                5 |             15 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                            | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                3 |             15 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                            | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             15 |         3.75 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                             |                                                                                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                            | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             16 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             16 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                  | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                6 |             17 |         2.83 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S_AXI_INTR_inst/clear                                                                                                                                                                                                                             |                8 |             17 |         2.12 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                  | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                7 |             17 |         2.43 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                5 |             17 |         3.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                                                       | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |                5 |             17 |         3.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                   | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                5 |             17 |         3.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                8 |             18 |         2.25 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                9 |             18 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]       | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0                            |                4 |             18 |         4.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                7 |             18 |         2.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                8 |             18 |         2.25 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                8 |             19 |         2.38 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                9 |             19 |         2.11 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                   | mlp_system_design_i/inter_cont/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                5 |             19 |         3.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                9 |             20 |         2.22 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |             20 |         6.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                9 |             20 |         2.22 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                6 |             21 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                     |                                                                                                                                                                                                                                                                                                   |                3 |             21 |         7.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                6 |             21 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                7 |             22 |         3.14 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                5 |             23 |         4.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               11 |             23 |         2.09 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                4 |             24 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                9 |             25 |         2.78 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                          | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                7 |             25 |         3.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                                                       | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                7 |             25 |         3.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                          | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                7 |             25 |         3.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                8 |             26 |         3.25 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               12 |             26 |         2.17 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                7 |             26 |         3.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |                8 |             26 |         3.25 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               12 |             26 |         2.17 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_arvalid0                                                                                                                                                                                                                     | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                                                     | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                                                   |                6 |             26 |         4.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |               14 |             26 |         1.86 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                      | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               10 |             27 |         2.70 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                8 |             27 |         3.38 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                9 |             27 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |               22 |             30 |         1.36 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |               19 |             30 |         1.58 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |               20 |             30 |         1.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/p_13_in                                                                                                                                                                                                                          | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_M00_AXI_inst/axi_awaddr[28]_i_1_n_0                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               15 |             32 |         2.13 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                               |                9 |             32 |         3.56 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                  |                                                                                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                      |                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                  | mlp_system_design_i/input_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                 |                9 |             32 |         3.56 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               12 |             32 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                    | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                    | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                |                8 |             32 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               13 |             32 |         2.46 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               14 |             32 |         2.29 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               12 |             32 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               10 |             32 |         3.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                    | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               10 |             32 |         3.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                               | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                9 |             32 |         3.56 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               13 |             32 |         2.46 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_reg0                                                                                                            | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                9 |             32 |         3.56 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               13 |             32 |         2.46 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               10 |             32 |         3.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               11 |             32 |         2.91 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |                9 |             32 |         3.56 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                 | mlp_system_design_i/output_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                |                8 |             32 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               10 |             32 |         3.20 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               12 |             32 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/mlp_conv_0/U0/mlp_conv_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                     | mlp_system_design_i/mlp_conv_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/E[0]                                                                                                                                           | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             32 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                       |               12 |             32 |         2.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                               | mlp_system_design_i/weight_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                              |                8 |             32 |         4.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                                             | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |                9 |             33 |         3.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               11 |             36 |         3.27 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               12 |             36 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               10 |             36 |         3.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               15 |             38 |         2.53 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               18 |             38 |         2.11 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               19 |             38 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |               19 |             38 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               19 |             38 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |                9 |             38 |         4.22 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               19 |             38 |         2.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               18 |             38 |         2.11 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               18 |             38 |         2.11 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               13 |             38 |         2.92 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               16 |             38 |         2.38 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               14 |             38 |         2.71 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               11 |             39 |         3.55 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                                                                   |                5 |             39 |         7.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                                                                                   |                5 |             39 |         7.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               12 |             40 |         3.33 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               11 |             40 |         3.64 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                   |                5 |             40 |         8.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               14 |             41 |         2.93 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m07_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               11 |             41 |         3.73 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               13 |             42 |         3.23 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               15 |             42 |         2.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               14 |             42 |         3.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                       | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                                     |                7 |             42 |         6.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                           | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               12 |             42 |         3.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                       | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                        |                8 |             42 |         5.25 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                              | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |               11 |             42 |         3.82 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |               24 |             43 |         1.79 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               12 |             43 |         3.58 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               14 |             44 |         3.14 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               12 |             44 |         3.67 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | mlp_system_design_i/periph_intercon/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                |               13 |             44 |         3.38 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                        |               25 |             44 |         1.76 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |               19 |             54 |         2.84 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |               22 |             55 |         2.50 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                           | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |               11 |             55 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                              | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |               12 |             60 |         5.00 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                              | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |               15 |             62 |         4.13 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               17 |             64 |         3.76 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               19 |             64 |         3.37 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                             | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                                |               16 |             66 |         4.12 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                                                   |               23 |             67 |         2.91 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               18 |             67 |         3.72 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               13 |             67 |         5.15 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                                                                   |               20 |             67 |         3.35 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               17 |             69 |         4.06 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               16 |             69 |         4.31 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               15 |             69 |         4.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               18 |             69 |         3.83 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               16 |             69 |         4.31 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               20 |             69 |         3.45 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               16 |             69 |         4.31 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               14 |             69 |         4.93 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                                                                        |               37 |             69 |         1.86 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               16 |             69 |         4.31 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               15 |             69 |         4.60 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               14 |             69 |         4.93 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               20 |             69 |         3.45 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               17 |             69 |         4.06 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               24 |             69 |         2.88 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               17 |             69 |         4.06 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               16 |             69 |         4.31 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               | mlp_system_design_i/system_dma/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                            |               30 |             74 |         2.47 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                     | mlp_system_design_i/periph_intercon/m02_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                              |               20 |             76 |         3.80 |
|  mlp_system_design_i/processing_system/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |              288 |            701 |         2.43 |
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


