<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_r_c_c___p_l_l_init_type_def" xml:lang="en-US">
<title>RCC_PLLInitTypeDef Struct Reference</title>
<indexterm><primary>RCC_PLLInitTypeDef</primary></indexterm>
<para>

<para>RCC PLL configuration structure definition. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f4xx_hal_rcc.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___p_l_l_init_type_def_1ab3bb33f461bb409576e1c899c962e0b0">PLLState</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___p_l_l_init_type_def_1a418ecda4a355c6a161e4893a7bc1897f">PLLSource</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___p_l_l_init_type_def_1adb1ffaed93a1680042e24b5442b90af4">PLLM</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___p_l_l_init_type_def_1a2e8a73f7961f8d6570193c68daba88a6">PLLN</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___p_l_l_init_type_def_1ae2047a6040de6fcd43e0033a7b09a226">PLLP</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_struct_r_c_c___p_l_l_init_type_def_1a4f9e0db99adb7afb9d2a87a2b4f433ab">PLLQ</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>RCC PLL configuration structure definition. </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00062">62</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_r_c_c___p_l_l_init_type_def_1adb1ffaed93a1680042e24b5442b90af4"/><section>
    <title>PLLM</title>
<indexterm><primary>PLLM</primary><secondary>RCC_PLLInitTypeDef</secondary></indexterm>
<indexterm><primary>RCC_PLLInitTypeDef</primary><secondary>PLLM</secondary></indexterm>
<para><computeroutput>uint32_t PLLM</computeroutput></para>
<para>PLLM: Division factor for PLL VCO input clock. This parameter must be a number between Min_Data = 0 and Max_Data = 63 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00070">70</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_struct_r_c_c___p_l_l_init_type_def_1a2e8a73f7961f8d6570193c68daba88a6"/><section>
    <title>PLLN</title>
<indexterm><primary>PLLN</primary><secondary>RCC_PLLInitTypeDef</secondary></indexterm>
<indexterm><primary>RCC_PLLInitTypeDef</primary><secondary>PLLN</secondary></indexterm>
<para><computeroutput>uint32_t PLLN</computeroutput></para>
<para>PLLN: Multiplication factor for PLL VCO output clock. This parameter must be a number between Min_Data = 192 and Max_Data = 432 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00073">73</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_struct_r_c_c___p_l_l_init_type_def_1ae2047a6040de6fcd43e0033a7b09a226"/><section>
    <title>PLLP</title>
<indexterm><primary>PLLP</primary><secondary>RCC_PLLInitTypeDef</secondary></indexterm>
<indexterm><primary>RCC_PLLInitTypeDef</primary><secondary>PLLP</secondary></indexterm>
<para><computeroutput>uint32_t PLLP</computeroutput></para>
<para>PLLP: Division factor for main system clock (SYSCLK). This parameter must be a value of <link linkend="_group___r_c_c___p_l_l_p___clock___divider">RCC_PLLP_Clock_Divider</link> 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00076">76</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_struct_r_c_c___p_l_l_init_type_def_1a4f9e0db99adb7afb9d2a87a2b4f433ab"/><section>
    <title>PLLQ</title>
<indexterm><primary>PLLQ</primary><secondary>RCC_PLLInitTypeDef</secondary></indexterm>
<indexterm><primary>RCC_PLLInitTypeDef</primary><secondary>PLLQ</secondary></indexterm>
<para><computeroutput>uint32_t PLLQ</computeroutput></para>
<para>PLLQ: Division factor for OTG FS, SDIO and RNG clocks. This parameter must be a number between Min_Data = 0 and Max_Data = 63 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00079">79</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_struct_r_c_c___p_l_l_init_type_def_1a418ecda4a355c6a161e4893a7bc1897f"/><section>
    <title>PLLSource</title>
<indexterm><primary>PLLSource</primary><secondary>RCC_PLLInitTypeDef</secondary></indexterm>
<indexterm><primary>RCC_PLLInitTypeDef</primary><secondary>PLLSource</secondary></indexterm>
<para><computeroutput>uint32_t PLLSource</computeroutput></para>
<para>RCC_PLLSource: PLL entry clock source. This parameter must be a value of <link linkend="_group___r_c_c___p_l_l___clock___source">RCC_PLL_Clock_Source</link> 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00067">67</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<anchor xml:id="_struct_r_c_c___p_l_l_init_type_def_1ab3bb33f461bb409576e1c899c962e0b0"/><section>
    <title>PLLState</title>
<indexterm><primary>PLLState</primary><secondary>RCC_PLLInitTypeDef</secondary></indexterm>
<indexterm><primary>RCC_PLLInitTypeDef</primary><secondary>PLLState</secondary></indexterm>
<para><computeroutput>uint32_t PLLState</computeroutput></para>
<para>The new state of the PLL. This parameter can be a value of <link linkend="_group___r_c_c___p_l_l___config">RCC_PLL_Config</link> 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f4xx__hal__rcc_8h_source_1l00064">64</link> of file <link linkend="_stm32f4xx__hal__rcc_8h_source">stm32f4xx_hal_rcc.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 1/Code2/sqrt_approx/mbed/TARGET_NUCLEO_F401RE/<link linkend="_stm32f4xx__hal__rcc_8h">stm32f4xx_hal_rcc.h</link></section>
</section>
