#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May  4 22:47:20 2024
# Process ID: 73984
# Current directory: E:/Submission Projects/Normal Nano processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent83836 E:\Submission Projects\Normal Nano processor\MicroP_test.xpr
# Log file: E:/Submission Projects/Normal Nano processor/vivado.log
# Journal file: E:/Submission Projects/Normal Nano processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Submission Projects/Normal Nano processor/MicroP_test.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/MSI20/MicroP_test' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/Submission Projects/Desktop/New folder/Basys3labs.xdc', nor could it be found using path 'C:/Users/MSI20/Desktop/New folder/Basys3labs.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M_P_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj M_P_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSub
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Inst_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inst_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_WAY_3_Bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_WAY_4_BIT
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity M_P
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REGISTER_BANK
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROM
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg_D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Seven_Seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seven_Seg
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sources_1/imports/New folder/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/M_P_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity M_P_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1fbdb588fd254485b6db09037c690e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot M_P_TB_behav xil_defaultlib.M_P_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Inst_Decoder [inst_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_D_FF [reg_d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTER_BANK [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_3_bit [adder_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LUT_16_7 [lut_16_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Seven_Seg [seven_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4 [mux_8_way_4_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_1 [mux_2_1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_WAY_4_BIT [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub [addsub_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2_WAY_3_Bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.M_P [m_p_default]
Compiling architecture behavioral of entity xil_defaultlib.m_p_tb
Built simulation snapshot M_P_TB_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Submission -notrace
couldn't read file "E:/Submission": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat May  4 22:48:50 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M_P_TB_behav -key {Behavioral:sim_1:Functional:M_P_TB} -tclbatch {M_P_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source M_P_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M_P_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 911.152 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Acer/Downloads/InsDeco_TB.vhd C:/Users/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/Register_Bank_Sim.vhd C:/Users/Acer/Downloads/PC_SIM.vhd C:/Users/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/MUX8_WAY_4-SIM.vhd C:/Users/Acer/Downloads/AddSub_TB.vhd}
update_compile_order -fileset sim_1
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/Submission Projects/Desktop/New folder/Basys3labs.xdc
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
update_files -from_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd}} -to_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd' with file 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd' to 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/InsDeco_TB.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/MUX8_WAY_4-SIM.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/PC_SIM.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/Register_Bank_Sim.vhd}}
update_compile_order -fileset sim_1
set_property top MUX8_WAY_4_SIM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top Mux_8_way_4 [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MUX8_WAY_4_SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj MUX8_WAY_4_SIM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/MUX8_WAY_4-SIM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX8_WAY_4_SIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1fbdb588fd254485b6db09037c690e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot MUX8_WAY_4_SIM_behav xil_defaultlib.MUX8_WAY_4_SIM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4 [mux_8_way_4_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8_way_4_sim
Built simulation snapshot MUX8_WAY_4_SIM_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Submission -notrace
couldn't read file "E:/Submission": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat May  4 23:00:54 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MUX8_WAY_4_SIM_behav -key {Behavioral:sim_1:Functional:MUX8_WAY_4_SIM} -tclbatch {MUX8_WAY_4_SIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source MUX8_WAY_4_SIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MUX8_WAY_4_SIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_files -from_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd}} -to_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd' with file 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd'.
INFO: [filemgmt 20-1080] Importing file from 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd' to 'E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/AddSub_TB.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/Adder_3_bit_TB.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/MUX_2_WAY_4_BIT_SIM.vhd} {E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/MUX_2_WAY_3_SIM.vhd}}
update_compile_order -fileset sim_1
set_property top AddSub_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top AddSub [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AddSub_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AddSub_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSub_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1fbdb588fd254485b6db09037c690e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AddSub_TB_behav xil_defaultlib.AddSub_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.AddSub [addsub_default]
Compiling architecture behavioral of entity xil_defaultlib.addsub_tb
Built simulation snapshot AddSub_TB_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Submission -notrace
couldn't read file "E:/Submission": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat May  4 23:11:34 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AddSub_TB_behav -key {Behavioral:sim_1:Functional:AddSub_TB} -tclbatch {AddSub_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source AddSub_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AddSub_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top M_P [current_fileset]
update_compile_order -fileset sources_1
set_property top M_P_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M_P_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj M_P_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 1fbdb588fd254485b6db09037c690e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot M_P_TB_behav xil_defaultlib.M_P_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Submission Projects/Normal Nano processor/MicroP_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M_P_TB_behav -key {Behavioral:sim_1:Functional:M_P_TB} -tclbatch {M_P_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source M_P_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M_P_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat May  4 23:12:55 2024] Launched synth_1...
Run output will be captured here: E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat May  4 23:13:41 2024] Launched synth_1...
Run output will be captured here: E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1/runme.log
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/Submission Projects/Desktop/New folder/Basys3labs.xdc
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat May  4 23:17:29 2024] Launched synth_1...
Run output will be captured here: E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1/runme.log
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/Submission Projects/Desktop/New folder/Basys3labs.xdc
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Desktop/New folder/Basys3labs.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{E:/Submission Projects/Desktop/New folder/Basys3labs.xdc}}
add_files -fileset constrs_1 -norecurse C:/Users/Acer/micro_processer/micro_processer.srcs/constrs_1/new/NP_CONSTRAIN.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat May  4 23:27:32 2024] Launched synth_1...
Run output will be captured here: E:/Submission Projects/Normal Nano processor/MicroP_test.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat May  4 23:28:16 2024] Launched impl_1...
Run output will be captured here: E:/Submission Projects/Normal Nano processor/MicroP_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1826.211 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1826.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1900.703 ; gain = 896.691
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/InsDeco_TB.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/InsDeco_TB.vhd}}
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/MUX8_WAY_4-SIM.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/MUX8_WAY_4-SIM.vhd}}
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/PC_SIM.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/Downloads/PC_SIM.vhd}}
export_ip_user_files -of_objects  [get_files {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/Register_Bank_Sim.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{E:/Submission Projects/Normal Nano processor/MicroP_test.srcs/sim_1/imports/Acer/nanoprocesser/nanoprocesser.srcs/sim_1/new/Register_Bank_Sim.vhd}}
import_files -fileset constrs_1 C:/Users/Acer/micro_processer/micro_processer.srcs/constrs_1/new/NP_CONSTRAIN.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May  4 23:40:32 2024] Launched impl_1...
Run output will be captured here: E:/Submission Projects/Normal Nano processor/MicroP_test.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  4 23:52:55 2024...
