# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Actividad5.srcs/sources_1/new/contador.vhd" \
"../../../../Actividad5.srcs/sources_1/new/ffD_reset.vhd" \
"../../../../Actividad5.srcs/sim_1/new/contador_tb.vhd" \

# Do not sort compile order
nosort
