// Seed: 10011735
`define pp_4 0
`endcelldefine
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1
    , id_4,
    output id_2,
    input logic id_3
);
  assign id_2 = id_0;
  assign id_2 = id_3;
endmodule
