
ToyDrone Configuration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014748  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  080148e8  080148e8  000248e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08014b28  08014b28  00024b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08014b30  08014b30  00024b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08014b34  08014b34  00024b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000003d8  20000000  08014b38  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000d1c  200003d8  08014f10  000303d8  2**2
                  ALLOC
  8 ._user_heap_stack 00008004  200010f4  08014f10  000310f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000303d8  2**0
                  CONTENTS, READONLY
 10 .debug_line   00030d2b  00000000  00000000  00030408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00034096  00000000  00000000  00061133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00005529  00000000  00000000  000951c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00003580  00000000  00000000  0009a6f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000aa15f  00000000  00000000  0009dc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000032d8  00000000  00000000  00147dd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002097e  00000000  00000000  0014b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0016ba2e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000ed80  00000000  00000000  0016ba80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003d8 	.word	0x200003d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080148d0 	.word	0x080148d0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200003dc 	.word	0x200003dc
 80001dc:	080148d0 	.word	0x080148d0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c66:	f000 b9a7 	b.w	8000fb8 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f835 	bl	8000ce8 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f828 	bl	8000ce8 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f817 	bl	8000ce8 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f809 	bl	8000ce8 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468e      	mov	lr, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14d      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	d969      	bls.n	8000dd0 <__udivmoddi4+0xe8>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b152      	cbz	r2, 8000d18 <__udivmoddi4+0x30>
 8000d02:	fa01 f302 	lsl.w	r3, r1, r2
 8000d06:	f1c2 0120 	rsb	r1, r2, #32
 8000d0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d12:	ea41 0e03 	orr.w	lr, r1, r3
 8000d16:	4094      	lsls	r4, r2
 8000d18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d1c:	0c21      	lsrs	r1, r4, #16
 8000d1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d22:	fa1f f78c 	uxth.w	r7, ip
 8000d26:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2e:	fb06 f107 	mul.w	r1, r6, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d3e:	f080 811f 	bcs.w	8000f80 <__udivmoddi4+0x298>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 811c 	bls.w	8000f80 <__udivmoddi4+0x298>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a5b      	subs	r3, r3, r1
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5c:	fb00 f707 	mul.w	r7, r0, r7
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x92>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6c:	f080 810a 	bcs.w	8000f84 <__udivmoddi4+0x29c>
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	f240 8107 	bls.w	8000f84 <__udivmoddi4+0x29c>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7e:	1be4      	subs	r4, r4, r7
 8000d80:	2600      	movs	r6, #0
 8000d82:	b11d      	cbz	r5, 8000d8c <__udivmoddi4+0xa4>
 8000d84:	40d4      	lsrs	r4, r2
 8000d86:	2300      	movs	r3, #0
 8000d88:	e9c5 4300 	strd	r4, r3, [r5]
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0xc2>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80ef 	beq.w	8000f7a <__udivmoddi4+0x292>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x160>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xd4>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80f9 	bhi.w	8000fae <__udivmoddi4+0x2c6>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e0      	beq.n	8000d8c <__udivmoddi4+0xa4>
 8000dca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dce:	e7dd      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000dd0:	b902      	cbnz	r2, 8000dd4 <__udivmoddi4+0xec>
 8000dd2:	deff      	udf	#255	; 0xff
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f040 8092 	bne.w	8000f02 <__udivmoddi4+0x21a>
 8000dde:	eba1 010c 	sub.w	r1, r1, ip
 8000de2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de6:	fa1f fe8c 	uxth.w	lr, ip
 8000dea:	2601      	movs	r6, #1
 8000dec:	0c20      	lsrs	r0, r4, #16
 8000dee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df2:	fb07 1113 	mls	r1, r7, r3, r1
 8000df6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfa:	fb0e f003 	mul.w	r0, lr, r3
 8000dfe:	4288      	cmp	r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x12c>
 8000e02:	eb1c 0101 	adds.w	r1, ip, r1
 8000e06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x12a>
 8000e0c:	4288      	cmp	r0, r1
 8000e0e:	f200 80cb 	bhi.w	8000fa8 <__udivmoddi4+0x2c0>
 8000e12:	4643      	mov	r3, r8
 8000e14:	1a09      	subs	r1, r1, r0
 8000e16:	b2a4      	uxth	r4, r4
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e24:	fb0e fe00 	mul.w	lr, lr, r0
 8000e28:	45a6      	cmp	lr, r4
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x156>
 8000e2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e34:	d202      	bcs.n	8000e3c <__udivmoddi4+0x154>
 8000e36:	45a6      	cmp	lr, r4
 8000e38:	f200 80bb 	bhi.w	8000fb2 <__udivmoddi4+0x2ca>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	eba4 040e 	sub.w	r4, r4, lr
 8000e42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e46:	e79c      	b.n	8000d82 <__udivmoddi4+0x9a>
 8000e48:	f1c6 0720 	rsb	r7, r6, #32
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e56:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	40f9      	lsrs	r1, r7
 8000e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e66:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e6e:	0c20      	lsrs	r0, r4, #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fb09 1118 	mls	r1, r9, r8, r1
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e80:	4288      	cmp	r0, r1
 8000e82:	fa02 f206 	lsl.w	r2, r2, r6
 8000e86:	d90b      	bls.n	8000ea0 <__udivmoddi4+0x1b8>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e90:	f080 8088 	bcs.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e94:	4288      	cmp	r0, r1
 8000e96:	f240 8085 	bls.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ea8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb4:	458e      	cmp	lr, r1
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1e2>
 8000eb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ebc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ec0:	d26c      	bcs.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec2:	458e      	cmp	lr, r1
 8000ec4:	d96a      	bls.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4461      	add	r1, ip
 8000eca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ece:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed2:	eba1 010e 	sub.w	r1, r1, lr
 8000ed6:	42a1      	cmp	r1, r4
 8000ed8:	46c8      	mov	r8, r9
 8000eda:	46a6      	mov	lr, r4
 8000edc:	d356      	bcc.n	8000f8c <__udivmoddi4+0x2a4>
 8000ede:	d053      	beq.n	8000f88 <__udivmoddi4+0x2a0>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x212>
 8000ee2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eea:	fa01 f707 	lsl.w	r7, r1, r7
 8000eee:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef2:	40f1      	lsrs	r1, r6
 8000ef4:	431f      	orrs	r7, r3
 8000ef6:	e9c5 7100 	strd	r7, r1, [r5]
 8000efa:	2600      	movs	r6, #0
 8000efc:	4631      	mov	r1, r6
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f02:	f1c2 0320 	rsb	r3, r2, #32
 8000f06:	40d8      	lsrs	r0, r3
 8000f08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f10:	4091      	lsls	r1, r2
 8000f12:	4301      	orrs	r1, r0
 8000f14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f20:	fb07 3610 	mls	r6, r7, r0, r3
 8000f24:	0c0b      	lsrs	r3, r1, #16
 8000f26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	fa04 f402 	lsl.w	r4, r4, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x260>
 8000f36:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f3e:	d22f      	bcs.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d92d      	bls.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	b289      	uxth	r1, r1
 8000f4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f50:	fb07 3316 	mls	r3, r7, r6, r3
 8000f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f58:	fb06 f30e 	mul.w	r3, r6, lr
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x28a>
 8000f60:	eb1c 0101 	adds.w	r1, ip, r1
 8000f64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f68:	d216      	bcs.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d914      	bls.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6e:	3e02      	subs	r6, #2
 8000f70:	4461      	add	r1, ip
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f78:	e738      	b.n	8000dec <__udivmoddi4+0x104>
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e705      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e3      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6f8      	b.n	8000d7a <__udivmoddi4+0x92>
 8000f88:	454b      	cmp	r3, r9
 8000f8a:	d2a9      	bcs.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7a3      	b.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f98:	4646      	mov	r6, r8
 8000f9a:	e7ea      	b.n	8000f72 <__udivmoddi4+0x28a>
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	e794      	b.n	8000eca <__udivmoddi4+0x1e2>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	e7d1      	b.n	8000f48 <__udivmoddi4+0x260>
 8000fa4:	46d0      	mov	r8, sl
 8000fa6:	e77b      	b.n	8000ea0 <__udivmoddi4+0x1b8>
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	e732      	b.n	8000e14 <__udivmoddi4+0x12c>
 8000fae:	4630      	mov	r0, r6
 8000fb0:	e709      	b.n	8000dc6 <__udivmoddi4+0xde>
 8000fb2:	4464      	add	r4, ip
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e742      	b.n	8000e3e <__udivmoddi4+0x156>

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ff4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000fc0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000fc2:	e003      	b.n	8000fcc <LoopCopyDataInit>

08000fc4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fc6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fc8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fca:	3104      	adds	r1, #4

08000fcc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fcc:	480b      	ldr	r0, [pc, #44]	; (8000ffc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000fce:	4b0c      	ldr	r3, [pc, #48]	; (8001000 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000fd0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000fd2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fd4:	d3f6      	bcc.n	8000fc4 <CopyDataInit>
  ldr  r2, =_sbss
 8000fd6:	4a0b      	ldr	r2, [pc, #44]	; (8001004 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fd8:	e002      	b.n	8000fe0 <LoopFillZerobss>

08000fda <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000fda:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000fdc:	f842 3b04 	str.w	r3, [r2], #4

08000fe0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000fe0:	4b09      	ldr	r3, [pc, #36]	; (8001008 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000fe2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000fe4:	d3f9      	bcc.n	8000fda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000fe6:	f004 febb 	bl	8005d60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fea:	f012 fa2d 	bl	8013448 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fee:	f000 ffd7 	bl	8001fa0 <main>
  bx  lr    
 8000ff2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ff4:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8000ff8:	08014b38 	.word	0x08014b38
  ldr  r0, =_sdata
 8000ffc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001000:	200003d8 	.word	0x200003d8
  ldr  r2, =_sbss
 8001004:	200003d8 	.word	0x200003d8
  ldr  r3, = _ebss
 8001008:	200010f4 	.word	0x200010f4

0800100c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800100c:	e7fe      	b.n	800100c <ADC_IRQHandler>
	...

08001010 <ahrs_fusion_ag>:
int acc_over = 0;
extern int16_t gTHR;
float ahrs_kp;

void ahrs_fusion_ag(AxesRaw_TypeDef_Float *acc, AxesRaw_TypeDef_Float *gyro, AHRS_State_TypeDef *ahrs)
{
 8001010:	b5b0      	push	{r4, r5, r7, lr}
 8001012:	b09c      	sub	sp, #112	; 0x70
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  float ex, ey, ez;
  float q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;
  float halfT;
 
  
  if(gTHR<MIN_THR)
 800101c:	4b04      	ldr	r3, [pc, #16]	; (8001030 <ahrs_fusion_ag+0x20>)
 800101e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001022:	2bc7      	cmp	r3, #199	; 0xc7
 8001024:	dc0a      	bgt.n	800103c <ahrs_fusion_ag+0x2c>
  {
    ahrs_kp = AHRS_KP_BIG;
 8001026:	4b03      	ldr	r3, [pc, #12]	; (8001034 <ahrs_fusion_ag+0x24>)
 8001028:	4a03      	ldr	r2, [pc, #12]	; (8001038 <ahrs_fusion_ag+0x28>)
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	e009      	b.n	8001042 <ahrs_fusion_ag+0x32>
 800102e:	bf00      	nop
 8001030:	20000b1c 	.word	0x20000b1c
 8001034:	20000470 	.word	0x20000470
 8001038:	41200000 	.word	0x41200000
  }
  else
  {
    ahrs_kp = AHRS_KP_NORM;
 800103c:	4bd6      	ldr	r3, [pc, #856]	; (8001398 <ahrs_fusion_ag+0x388>)
 800103e:	4ad7      	ldr	r2, [pc, #860]	; (800139c <ahrs_fusion_ag+0x38c>)
 8001040:	601a      	str	r2, [r3, #0]
  }

  axf = acc->AXIS_X;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	66fb      	str	r3, [r7, #108]	; 0x6c
  ayf = acc->AXIS_Y;
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	66bb      	str	r3, [r7, #104]	; 0x68
  azf = acc->AXIS_Z;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	689b      	ldr	r3, [r3, #8]
 8001052:	667b      	str	r3, [r7, #100]	; 0x64

  // mdps convert to rad/s
  gxf = gyro->AXIS_X * COE_MDPS_TO_RADPS;
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fa75 	bl	8000548 <__aeabi_f2d>
 800105e:	a3c8      	add	r3, pc, #800	; (adr r3, 8001380 <ahrs_fusion_ag+0x370>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f7ff fac8 	bl	80005f8 <__aeabi_dmul>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4610      	mov	r0, r2
 800106e:	4619      	mov	r1, r3
 8001070:	f7ff fd9a 	bl	8000ba8 <__aeabi_d2f>
 8001074:	4603      	mov	r3, r0
 8001076:	663b      	str	r3, [r7, #96]	; 0x60
  gyf = gyro->AXIS_Y * COE_MDPS_TO_RADPS;
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fa63 	bl	8000548 <__aeabi_f2d>
 8001082:	a3bf      	add	r3, pc, #764	; (adr r3, 8001380 <ahrs_fusion_ag+0x370>)
 8001084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001088:	f7ff fab6 	bl	80005f8 <__aeabi_dmul>
 800108c:	4602      	mov	r2, r0
 800108e:	460b      	mov	r3, r1
 8001090:	4610      	mov	r0, r2
 8001092:	4619      	mov	r1, r3
 8001094:	f7ff fd88 	bl	8000ba8 <__aeabi_d2f>
 8001098:	4603      	mov	r3, r0
 800109a:	65fb      	str	r3, [r7, #92]	; 0x5c
  gzf = gyro->AXIS_Z * COE_MDPS_TO_RADPS;
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff fa51 	bl	8000548 <__aeabi_f2d>
 80010a6:	a3b6      	add	r3, pc, #728	; (adr r3, 8001380 <ahrs_fusion_ag+0x370>)
 80010a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ac:	f7ff faa4 	bl	80005f8 <__aeabi_dmul>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	4610      	mov	r0, r2
 80010b6:	4619      	mov	r1, r3
 80010b8:	f7ff fd76 	bl	8000ba8 <__aeabi_d2f>
 80010bc:	4603      	mov	r3, r0
 80010be:	65bb      	str	r3, [r7, #88]	; 0x58

  // auxiliary variables to reduce number of repeated operations
  q0q0 = q0*q0;
 80010c0:	4bb7      	ldr	r3, [pc, #732]	; (80013a0 <ahrs_fusion_ag+0x390>)
 80010c2:	ed93 7a00 	vldr	s14, [r3]
 80010c6:	4bb6      	ldr	r3, [pc, #728]	; (80013a0 <ahrs_fusion_ag+0x390>)
 80010c8:	edd3 7a00 	vldr	s15, [r3]
 80010cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d0:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
  q0q1 = q0*q1;
 80010d4:	4bb2      	ldr	r3, [pc, #712]	; (80013a0 <ahrs_fusion_ag+0x390>)
 80010d6:	ed93 7a00 	vldr	s14, [r3]
 80010da:	4bb2      	ldr	r3, [pc, #712]	; (80013a4 <ahrs_fusion_ag+0x394>)
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010e4:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
  q0q2 = q0*q2;
 80010e8:	4bad      	ldr	r3, [pc, #692]	; (80013a0 <ahrs_fusion_ag+0x390>)
 80010ea:	ed93 7a00 	vldr	s14, [r3]
 80010ee:	4bae      	ldr	r3, [pc, #696]	; (80013a8 <ahrs_fusion_ag+0x398>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f8:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
  q0q3 = q0*q3;
 80010fc:	4ba8      	ldr	r3, [pc, #672]	; (80013a0 <ahrs_fusion_ag+0x390>)
 80010fe:	ed93 7a00 	vldr	s14, [r3]
 8001102:	4baa      	ldr	r3, [pc, #680]	; (80013ac <ahrs_fusion_ag+0x39c>)
 8001104:	edd3 7a00 	vldr	s15, [r3]
 8001108:	ee67 7a27 	vmul.f32	s15, s14, s15
 800110c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
  q1q1 = q1*q1;
 8001110:	4ba4      	ldr	r3, [pc, #656]	; (80013a4 <ahrs_fusion_ag+0x394>)
 8001112:	ed93 7a00 	vldr	s14, [r3]
 8001116:	4ba3      	ldr	r3, [pc, #652]	; (80013a4 <ahrs_fusion_ag+0x394>)
 8001118:	edd3 7a00 	vldr	s15, [r3]
 800111c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001120:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
  q1q2 = q1*q2;
 8001124:	4b9f      	ldr	r3, [pc, #636]	; (80013a4 <ahrs_fusion_ag+0x394>)
 8001126:	ed93 7a00 	vldr	s14, [r3]
 800112a:	4b9f      	ldr	r3, [pc, #636]	; (80013a8 <ahrs_fusion_ag+0x398>)
 800112c:	edd3 7a00 	vldr	s15, [r3]
 8001130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001134:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
  q1q3 = q1*q3;
 8001138:	4b9a      	ldr	r3, [pc, #616]	; (80013a4 <ahrs_fusion_ag+0x394>)
 800113a:	ed93 7a00 	vldr	s14, [r3]
 800113e:	4b9b      	ldr	r3, [pc, #620]	; (80013ac <ahrs_fusion_ag+0x39c>)
 8001140:	edd3 7a00 	vldr	s15, [r3]
 8001144:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001148:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
  q2q2 = q2*q2;
 800114c:	4b96      	ldr	r3, [pc, #600]	; (80013a8 <ahrs_fusion_ag+0x398>)
 800114e:	ed93 7a00 	vldr	s14, [r3]
 8001152:	4b95      	ldr	r3, [pc, #596]	; (80013a8 <ahrs_fusion_ag+0x398>)
 8001154:	edd3 7a00 	vldr	s15, [r3]
 8001158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800115c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
  q2q3 = q2*q3;
 8001160:	4b91      	ldr	r3, [pc, #580]	; (80013a8 <ahrs_fusion_ag+0x398>)
 8001162:	ed93 7a00 	vldr	s14, [r3]
 8001166:	4b91      	ldr	r3, [pc, #580]	; (80013ac <ahrs_fusion_ag+0x39c>)
 8001168:	edd3 7a00 	vldr	s15, [r3]
 800116c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001170:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  q3q3 = q3*q3;
 8001174:	4b8d      	ldr	r3, [pc, #564]	; (80013ac <ahrs_fusion_ag+0x39c>)
 8001176:	ed93 7a00 	vldr	s14, [r3]
 800117a:	4b8c      	ldr	r3, [pc, #560]	; (80013ac <ahrs_fusion_ag+0x39c>)
 800117c:	edd3 7a00 	vldr	s15, [r3]
 8001180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001184:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

  // normalise the accelerometer measurement
  norm = invSqrt(axf*axf+ayf*ayf+azf*azf);
 8001188:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800118c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001190:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001194:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001198:	ee37 7a27 	vadd.f32	s14, s14, s15
 800119c:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80011a0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a8:	eeb0 0a67 	vmov.f32	s0, s15
 80011ac:	f000 fa4c 	bl	8001648 <invSqrt>
 80011b0:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

  axf = axf * norm;
 80011b4:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 80011b8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011c0:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
  ayf = ayf * norm;
 80011c4:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80011c8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011d0:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
  azf = azf * norm;
 80011d4:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80011d8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80011dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e0:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

  // estimated direction of gravity and flux (v and w)
  vx = 2*(q1q3 - q0q2);
 80011e4:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80011e8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80011ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80011f4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
  vy = 2*(q0q1 + q2q3);
 80011f8:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80011fc:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001200:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001204:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001208:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
  vz = q0q0 - q1q1 - q2q2 + q3q3;
 800120c:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001210:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001214:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001218:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800121c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001220:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001224:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001228:	edc7 7a08 	vstr	s15, [r7, #32]

  ex = (ayf*vz - azf*vy);
 800122c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001230:	edd7 7a08 	vldr	s15, [r7, #32]
 8001234:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001238:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 800123c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001240:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001244:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001248:	edc7 7a07 	vstr	s15, [r7, #28]
  ey = (azf*vx - axf*vz);
 800124c:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001250:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001258:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 800125c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001260:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001264:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001268:	edc7 7a06 	vstr	s15, [r7, #24]
  ez = (axf*vy - ayf*vx);
 800126c:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001270:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001274:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001278:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 800127c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001280:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001284:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001288:	edc7 7a05 	vstr	s15, [r7, #20]

  // integral error scaled integral gain
  exInt = exInt + ex*AHRS_KI*SENSOR_SAMPLING_TIME;
 800128c:	4b48      	ldr	r3, [pc, #288]	; (80013b0 <ahrs_fusion_ag+0x3a0>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f959 	bl	8000548 <__aeabi_f2d>
 8001296:	4604      	mov	r4, r0
 8001298:	460d      	mov	r5, r1
 800129a:	69f8      	ldr	r0, [r7, #28]
 800129c:	f7ff f954 	bl	8000548 <__aeabi_f2d>
 80012a0:	a339      	add	r3, pc, #228	; (adr r3, 8001388 <ahrs_fusion_ag+0x378>)
 80012a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012a6:	f7ff f9a7 	bl	80005f8 <__aeabi_dmul>
 80012aa:	4602      	mov	r2, r0
 80012ac:	460b      	mov	r3, r1
 80012ae:	4610      	mov	r0, r2
 80012b0:	4619      	mov	r1, r3
 80012b2:	a337      	add	r3, pc, #220	; (adr r3, 8001390 <ahrs_fusion_ag+0x380>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	f7ff f99e 	bl	80005f8 <__aeabi_dmul>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4620      	mov	r0, r4
 80012c2:	4629      	mov	r1, r5
 80012c4:	f7fe ffe2 	bl	800028c <__adddf3>
 80012c8:	4602      	mov	r2, r0
 80012ca:	460b      	mov	r3, r1
 80012cc:	4610      	mov	r0, r2
 80012ce:	4619      	mov	r1, r3
 80012d0:	f7ff fc6a 	bl	8000ba8 <__aeabi_d2f>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4a36      	ldr	r2, [pc, #216]	; (80013b0 <ahrs_fusion_ag+0x3a0>)
 80012d8:	6013      	str	r3, [r2, #0]
  eyInt = eyInt + ey*AHRS_KI*SENSOR_SAMPLING_TIME;
 80012da:	4b36      	ldr	r3, [pc, #216]	; (80013b4 <ahrs_fusion_ag+0x3a4>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff f932 	bl	8000548 <__aeabi_f2d>
 80012e4:	4604      	mov	r4, r0
 80012e6:	460d      	mov	r5, r1
 80012e8:	69b8      	ldr	r0, [r7, #24]
 80012ea:	f7ff f92d 	bl	8000548 <__aeabi_f2d>
 80012ee:	a326      	add	r3, pc, #152	; (adr r3, 8001388 <ahrs_fusion_ag+0x378>)
 80012f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f4:	f7ff f980 	bl	80005f8 <__aeabi_dmul>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	a323      	add	r3, pc, #140	; (adr r3, 8001390 <ahrs_fusion_ag+0x380>)
 8001302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001306:	f7ff f977 	bl	80005f8 <__aeabi_dmul>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	4620      	mov	r0, r4
 8001310:	4629      	mov	r1, r5
 8001312:	f7fe ffbb 	bl	800028c <__adddf3>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	f7ff fc43 	bl	8000ba8 <__aeabi_d2f>
 8001322:	4603      	mov	r3, r0
 8001324:	4a23      	ldr	r2, [pc, #140]	; (80013b4 <ahrs_fusion_ag+0x3a4>)
 8001326:	6013      	str	r3, [r2, #0]
  ezInt = ezInt + ez*AHRS_KI*SENSOR_SAMPLING_TIME;
 8001328:	4b23      	ldr	r3, [pc, #140]	; (80013b8 <ahrs_fusion_ag+0x3a8>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff f90b 	bl	8000548 <__aeabi_f2d>
 8001332:	4604      	mov	r4, r0
 8001334:	460d      	mov	r5, r1
 8001336:	6978      	ldr	r0, [r7, #20]
 8001338:	f7ff f906 	bl	8000548 <__aeabi_f2d>
 800133c:	a312      	add	r3, pc, #72	; (adr r3, 8001388 <ahrs_fusion_ag+0x378>)
 800133e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001342:	f7ff f959 	bl	80005f8 <__aeabi_dmul>
 8001346:	4602      	mov	r2, r0
 8001348:	460b      	mov	r3, r1
 800134a:	4610      	mov	r0, r2
 800134c:	4619      	mov	r1, r3
 800134e:	a310      	add	r3, pc, #64	; (adr r3, 8001390 <ahrs_fusion_ag+0x380>)
 8001350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001354:	f7ff f950 	bl	80005f8 <__aeabi_dmul>
 8001358:	4602      	mov	r2, r0
 800135a:	460b      	mov	r3, r1
 800135c:	4620      	mov	r0, r4
 800135e:	4629      	mov	r1, r5
 8001360:	f7fe ff94 	bl	800028c <__adddf3>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4610      	mov	r0, r2
 800136a:	4619      	mov	r1, r3
 800136c:	f7ff fc1c 	bl	8000ba8 <__aeabi_d2f>
 8001370:	4603      	mov	r3, r0
 8001372:	4a11      	ldr	r2, [pc, #68]	; (80013b8 <ahrs_fusion_ag+0x3a8>)
 8001374:	6013      	str	r3, [r2, #0]

  // adjusted gyroscope measurements
  gxf = gxf + ahrs_kp*ex + exInt;
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <ahrs_fusion_ag+0x388>)
 8001378:	ed93 7a00 	vldr	s14, [r3]
 800137c:	e01e      	b.n	80013bc <ahrs_fusion_ag+0x3ac>
 800137e:	bf00      	nop
 8001380:	211975d4 	.word	0x211975d4
 8001384:	3ef24d15 	.word	0x3ef24d15
 8001388:	9999999a 	.word	0x9999999a
 800138c:	3fb99999 	.word	0x3fb99999
 8001390:	9999999a 	.word	0x9999999a
 8001394:	3f799999 	.word	0x3f799999
 8001398:	20000470 	.word	0x20000470
 800139c:	3ecccccd 	.word	0x3ecccccd
 80013a0:	20000000 	.word	0x20000000
 80013a4:	20000424 	.word	0x20000424
 80013a8:	20000428 	.word	0x20000428
 80013ac:	2000042c 	.word	0x2000042c
 80013b0:	20000458 	.word	0x20000458
 80013b4:	2000045c 	.word	0x2000045c
 80013b8:	20000460 	.word	0x20000460
 80013bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80013c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013c4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80013c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013cc:	4b95      	ldr	r3, [pc, #596]	; (8001624 <ahrs_fusion_ag+0x614>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013d6:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
  gyf = gyf + ahrs_kp*ey + eyInt;
 80013da:	4b93      	ldr	r3, [pc, #588]	; (8001628 <ahrs_fusion_ag+0x618>)
 80013dc:	ed93 7a00 	vldr	s14, [r3]
 80013e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80013e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e8:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80013ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013f0:	4b8e      	ldr	r3, [pc, #568]	; (800162c <ahrs_fusion_ag+0x61c>)
 80013f2:	edd3 7a00 	vldr	s15, [r3]
 80013f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fa:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
  gzf = gzf + ahrs_kp*ez + ezInt;
 80013fe:	4b8a      	ldr	r3, [pc, #552]	; (8001628 <ahrs_fusion_ag+0x618>)
 8001400:	ed93 7a00 	vldr	s14, [r3]
 8001404:	edd7 7a05 	vldr	s15, [r7, #20]
 8001408:	ee27 7a27 	vmul.f32	s14, s14, s15
 800140c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001410:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001414:	4b86      	ldr	r3, [pc, #536]	; (8001630 <ahrs_fusion_ag+0x620>)
 8001416:	edd3 7a00 	vldr	s15, [r3]
 800141a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58

  // integrate quaternion rate and normalise
  halfT = 0.5*SENSOR_SAMPLING_TIME;
 8001422:	4b84      	ldr	r3, [pc, #528]	; (8001634 <ahrs_fusion_ag+0x624>)
 8001424:	613b      	str	r3, [r7, #16]
  q0 = q0 + (-q1*gxf - q2*gyf - q3*gzf)*halfT;
 8001426:	4b84      	ldr	r3, [pc, #528]	; (8001638 <ahrs_fusion_ag+0x628>)
 8001428:	edd3 7a00 	vldr	s15, [r3]
 800142c:	eeb1 7a67 	vneg.f32	s14, s15
 8001430:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001434:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001438:	4b80      	ldr	r3, [pc, #512]	; (800163c <ahrs_fusion_ag+0x62c>)
 800143a:	edd3 6a00 	vldr	s13, [r3]
 800143e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001446:	ee37 7a67 	vsub.f32	s14, s14, s15
 800144a:	4b7d      	ldr	r3, [pc, #500]	; (8001640 <ahrs_fusion_ag+0x630>)
 800144c:	edd3 6a00 	vldr	s13, [r3]
 8001450:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001454:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001458:	ee37 7a67 	vsub.f32	s14, s14, s15
 800145c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001460:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001464:	4b77      	ldr	r3, [pc, #476]	; (8001644 <ahrs_fusion_ag+0x634>)
 8001466:	edd3 7a00 	vldr	s15, [r3]
 800146a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146e:	4b75      	ldr	r3, [pc, #468]	; (8001644 <ahrs_fusion_ag+0x634>)
 8001470:	edc3 7a00 	vstr	s15, [r3]
  q1 = q1 + (q0*gxf + q2*gzf - q3*gyf)*halfT;
 8001474:	4b73      	ldr	r3, [pc, #460]	; (8001644 <ahrs_fusion_ag+0x634>)
 8001476:	ed93 7a00 	vldr	s14, [r3]
 800147a:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800147e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001482:	4b6e      	ldr	r3, [pc, #440]	; (800163c <ahrs_fusion_ag+0x62c>)
 8001484:	edd3 6a00 	vldr	s13, [r3]
 8001488:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800148c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001490:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001494:	4b6a      	ldr	r3, [pc, #424]	; (8001640 <ahrs_fusion_ag+0x630>)
 8001496:	edd3 6a00 	vldr	s13, [r3]
 800149a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800149e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014a6:	edd7 7a04 	vldr	s15, [r7, #16]
 80014aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ae:	4b62      	ldr	r3, [pc, #392]	; (8001638 <ahrs_fusion_ag+0x628>)
 80014b0:	edd3 7a00 	vldr	s15, [r3]
 80014b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b8:	4b5f      	ldr	r3, [pc, #380]	; (8001638 <ahrs_fusion_ag+0x628>)
 80014ba:	edc3 7a00 	vstr	s15, [r3]
  q2 = q2 + (q0*gyf - q1*gzf + q3*gxf)*halfT;
 80014be:	4b61      	ldr	r3, [pc, #388]	; (8001644 <ahrs_fusion_ag+0x634>)
 80014c0:	ed93 7a00 	vldr	s14, [r3]
 80014c4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80014c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014cc:	4b5a      	ldr	r3, [pc, #360]	; (8001638 <ahrs_fusion_ag+0x628>)
 80014ce:	edd3 6a00 	vldr	s13, [r3]
 80014d2:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80014d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014de:	4b58      	ldr	r3, [pc, #352]	; (8001640 <ahrs_fusion_ag+0x630>)
 80014e0:	edd3 6a00 	vldr	s13, [r3]
 80014e4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80014e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014f8:	4b50      	ldr	r3, [pc, #320]	; (800163c <ahrs_fusion_ag+0x62c>)
 80014fa:	edd3 7a00 	vldr	s15, [r3]
 80014fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001502:	4b4e      	ldr	r3, [pc, #312]	; (800163c <ahrs_fusion_ag+0x62c>)
 8001504:	edc3 7a00 	vstr	s15, [r3]
  q3 = q3 + (q0*gzf + q1*gyf - q2*gxf)*halfT;
 8001508:	4b4e      	ldr	r3, [pc, #312]	; (8001644 <ahrs_fusion_ag+0x634>)
 800150a:	ed93 7a00 	vldr	s14, [r3]
 800150e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001512:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001516:	4b48      	ldr	r3, [pc, #288]	; (8001638 <ahrs_fusion_ag+0x628>)
 8001518:	edd3 6a00 	vldr	s13, [r3]
 800151c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001520:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001524:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001528:	4b44      	ldr	r3, [pc, #272]	; (800163c <ahrs_fusion_ag+0x62c>)
 800152a:	edd3 6a00 	vldr	s13, [r3]
 800152e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001532:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001536:	ee37 7a67 	vsub.f32	s14, s14, s15
 800153a:	edd7 7a04 	vldr	s15, [r7, #16]
 800153e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001542:	4b3f      	ldr	r3, [pc, #252]	; (8001640 <ahrs_fusion_ag+0x630>)
 8001544:	edd3 7a00 	vldr	s15, [r3]
 8001548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800154c:	4b3c      	ldr	r3, [pc, #240]	; (8001640 <ahrs_fusion_ag+0x630>)
 800154e:	edc3 7a00 	vstr	s15, [r3]

  // normalise quaternion
  norm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001552:	4b3c      	ldr	r3, [pc, #240]	; (8001644 <ahrs_fusion_ag+0x634>)
 8001554:	ed93 7a00 	vldr	s14, [r3]
 8001558:	4b3a      	ldr	r3, [pc, #232]	; (8001644 <ahrs_fusion_ag+0x634>)
 800155a:	edd3 7a00 	vldr	s15, [r3]
 800155e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001562:	4b35      	ldr	r3, [pc, #212]	; (8001638 <ahrs_fusion_ag+0x628>)
 8001564:	edd3 6a00 	vldr	s13, [r3]
 8001568:	4b33      	ldr	r3, [pc, #204]	; (8001638 <ahrs_fusion_ag+0x628>)
 800156a:	edd3 7a00 	vldr	s15, [r3]
 800156e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001572:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001576:	4b31      	ldr	r3, [pc, #196]	; (800163c <ahrs_fusion_ag+0x62c>)
 8001578:	edd3 6a00 	vldr	s13, [r3]
 800157c:	4b2f      	ldr	r3, [pc, #188]	; (800163c <ahrs_fusion_ag+0x62c>)
 800157e:	edd3 7a00 	vldr	s15, [r3]
 8001582:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001586:	ee37 7a27 	vadd.f32	s14, s14, s15
 800158a:	4b2d      	ldr	r3, [pc, #180]	; (8001640 <ahrs_fusion_ag+0x630>)
 800158c:	edd3 6a00 	vldr	s13, [r3]
 8001590:	4b2b      	ldr	r3, [pc, #172]	; (8001640 <ahrs_fusion_ag+0x630>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800159a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800159e:	eeb0 0a67 	vmov.f32	s0, s15
 80015a2:	f000 f851 	bl	8001648 <invSqrt>
 80015a6:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
  q0 *= norm;
 80015aa:	4b26      	ldr	r3, [pc, #152]	; (8001644 <ahrs_fusion_ag+0x634>)
 80015ac:	ed93 7a00 	vldr	s14, [r3]
 80015b0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80015b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015b8:	4b22      	ldr	r3, [pc, #136]	; (8001644 <ahrs_fusion_ag+0x634>)
 80015ba:	edc3 7a00 	vstr	s15, [r3]
  q1 *= norm;
 80015be:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <ahrs_fusion_ag+0x628>)
 80015c0:	ed93 7a00 	vldr	s14, [r3]
 80015c4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80015c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015cc:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <ahrs_fusion_ag+0x628>)
 80015ce:	edc3 7a00 	vstr	s15, [r3]
  q2 *= norm;
 80015d2:	4b1a      	ldr	r3, [pc, #104]	; (800163c <ahrs_fusion_ag+0x62c>)
 80015d4:	ed93 7a00 	vldr	s14, [r3]
 80015d8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80015dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015e0:	4b16      	ldr	r3, [pc, #88]	; (800163c <ahrs_fusion_ag+0x62c>)
 80015e2:	edc3 7a00 	vstr	s15, [r3]
  q3 *= norm;
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <ahrs_fusion_ag+0x630>)
 80015e8:	ed93 7a00 	vldr	s14, [r3]
 80015ec:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80015f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <ahrs_fusion_ag+0x630>)
 80015f6:	edc3 7a00 	vstr	s15, [r3]

  ahrs->q.q0 = q0;
 80015fa:	4b12      	ldr	r3, [pc, #72]	; (8001644 <ahrs_fusion_ag+0x634>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	601a      	str	r2, [r3, #0]
  ahrs->q.q1 = q1;
 8001602:	4b0d      	ldr	r3, [pc, #52]	; (8001638 <ahrs_fusion_ag+0x628>)
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	605a      	str	r2, [r3, #4]
  ahrs->q.q2 = q2;
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <ahrs_fusion_ag+0x62c>)
 800160c:	681a      	ldr	r2, [r3, #0]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	609a      	str	r2, [r3, #8]
  ahrs->q.q3 = q3;
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <ahrs_fusion_ag+0x630>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	60da      	str	r2, [r3, #12]

 800161a:	bf00      	nop
 800161c:	3770      	adds	r7, #112	; 0x70
 800161e:	46bd      	mov	sp, r7
 8001620:	bdb0      	pop	{r4, r5, r7, pc}
 8001622:	bf00      	nop
 8001624:	20000458 	.word	0x20000458
 8001628:	20000470 	.word	0x20000470
 800162c:	2000045c 	.word	0x2000045c
 8001630:	20000460 	.word	0x20000460
 8001634:	3b4ccccd 	.word	0x3b4ccccd
 8001638:	20000424 	.word	0x20000424
 800163c:	20000428 	.word	0x20000428
 8001640:	2000042c 	.word	0x2000042c
 8001644:	20000000 	.word	0x20000000

08001648 <invSqrt>:
//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) 
{
 8001648:	b480      	push	{r7}
 800164a:	b087      	sub	sp, #28
 800164c:	af00      	add	r7, sp, #0
 800164e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8001652:	edd7 7a01 	vldr	s15, [r7, #4]
 8001656:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800165a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800165e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8001666:	f107 0310 	add.w	r3, r7, #16
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	105a      	asrs	r2, r3, #1
 8001672:	4b12      	ldr	r3, [pc, #72]	; (80016bc <invSqrt+0x74>)
 8001674:	1a9b      	subs	r3, r3, r2
 8001676:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8001680:	ed97 7a04 	vldr	s14, [r7, #16]
 8001684:	edd7 7a05 	vldr	s15, [r7, #20]
 8001688:	ee27 7a27 	vmul.f32	s14, s14, s15
 800168c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001694:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001698:	ee37 7a67 	vsub.f32	s14, s14, s15
 800169c:	edd7 7a04 	vldr	s15, [r7, #16]
 80016a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a4:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eeb0 0a67 	vmov.f32	s0, s15
 80016b2:	371c      	adds	r7, #28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	5f3759df 	.word	0x5f3759df

080016c0 <myprintf>:

extern UART_HandleTypeDef huart1;

#ifdef DEBUG
int myprintf(const char *format, ...)
{
 80016c0:	b40f      	push	{r0, r1, r2, r3}
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b0c2      	sub	sp, #264	; 0x108
 80016c6:	af00      	add	r7, sp, #0
    va_list arg;
    va_start(arg, format);
 80016c8:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80016cc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
    char temp[255];
    int len;
    // Limit the length of string to 254
    len = vsnprintf(temp, 254, format, arg);
 80016d0:	4638      	mov	r0, r7
 80016d2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80016d6:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80016da:	21fe      	movs	r1, #254	; 0xfe
 80016dc:	f011 fffc 	bl	80136d8 <vsniprintf>
 80016e0:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
    usart_puts(temp, len);
 80016e4:	463b      	mov	r3, r7
 80016e6:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 f80a 	bl	8001704 <usart_puts>
    return len;
 80016f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80016fa:	46bd      	mov	sp, r7
 80016fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001700:	b004      	add	sp, #16
 8001702:	4770      	bx	lr

08001704 <usart_puts>:
    
int usart_puts(const char *str, int len) 
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
    //putc(*str ++);
    //while (huart1.Lock == HAL_LOCKED);
    HAL_UART_Transmit(&huart1, (uint8_t *)str, len, 1000);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	b29a      	uxth	r2, r3
 8001712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001716:	6879      	ldr	r1, [r7, #4]
 8001718:	4803      	ldr	r0, [pc, #12]	; (8001728 <usart_puts+0x24>)
 800171a:	f00f fc02 	bl	8010f22 <HAL_UART_Transmit>
    return 0;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000654 	.word	0x20000654

0800172c <PIDControlInit>:
extern int16_t gTHR;
int16_t motor_thr;
float dt_recip;

void PIDControlInit(P_PI_PIDControlTypeDef *pid)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  pid->ts = PID_SAMPLING_TIME;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	4a34      	ldr	r2, [pc, #208]	; (8001808 <PIDControlInit+0xdc>)
 8001738:	601a      	str	r2, [r3, #0]

  pid->x_kp1 = PITCH_PID_KP1;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a33      	ldr	r2, [pc, #204]	; (800180c <PIDControlInit+0xe0>)
 800173e:	605a      	str	r2, [r3, #4]
  pid->x_ki1 = PITCH_PID_KI1;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f04f 0200 	mov.w	r2, #0
 8001746:	609a      	str	r2, [r3, #8]
  pid->x_i1_limit = PITCH_PID_I1_LIMIT;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800174e:	641a      	str	r2, [r3, #64]	; 0x40
  pid->x_kp2 = PITCH_PID_KP2;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a2f      	ldr	r2, [pc, #188]	; (8001810 <PIDControlInit+0xe4>)
 8001754:	60da      	str	r2, [r3, #12]
  pid->x_ki2 = PITCH_PID_KI2;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4a2d      	ldr	r2, [pc, #180]	; (8001810 <PIDControlInit+0xe4>)
 800175a:	611a      	str	r2, [r3, #16]
  pid->x_kd2 = PITCH_PID_KD2;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a2d      	ldr	r2, [pc, #180]	; (8001814 <PIDControlInit+0xe8>)
 8001760:	615a      	str	r2, [r3, #20]
  pid->x_i2_limit = PITCH_PID_I2_LIMIT;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4a2c      	ldr	r2, [pc, #176]	; (8001818 <PIDControlInit+0xec>)
 8001766:	64da      	str	r2, [r3, #76]	; 0x4c
  pid->x_s1 = 0;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f04f 0200 	mov.w	r2, #0
 800176e:	659a      	str	r2, [r3, #88]	; 0x58
  pid->x_s2 = 0;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	65da      	str	r2, [r3, #92]	; 0x5c

  pid->y_kp1 = ROLL_PID_KP1;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a24      	ldr	r2, [pc, #144]	; (800180c <PIDControlInit+0xe0>)
 800177c:	619a      	str	r2, [r3, #24]
  pid->y_ki1 = ROLL_PID_KI1;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	61da      	str	r2, [r3, #28]
  pid->y_i1_limit = ROLL_PID_I1_LIMIT;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800178c:	645a      	str	r2, [r3, #68]	; 0x44
  pid->y_kp2 = ROLL_PID_KP2;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a1f      	ldr	r2, [pc, #124]	; (8001810 <PIDControlInit+0xe4>)
 8001792:	621a      	str	r2, [r3, #32]
  pid->y_ki2 = ROLL_PID_KI2;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a1e      	ldr	r2, [pc, #120]	; (8001810 <PIDControlInit+0xe4>)
 8001798:	625a      	str	r2, [r3, #36]	; 0x24
  pid->y_kd2 = ROLL_PID_KD2;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	4a1d      	ldr	r2, [pc, #116]	; (8001814 <PIDControlInit+0xe8>)
 800179e:	629a      	str	r2, [r3, #40]	; 0x28
  pid->y_i2_limit = ROLL_PID_I2_LIMIT;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4a1d      	ldr	r2, [pc, #116]	; (8001818 <PIDControlInit+0xec>)
 80017a4:	651a      	str	r2, [r3, #80]	; 0x50
  pid->y_s1 = 0;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	661a      	str	r2, [r3, #96]	; 0x60
  pid->y_s2 = 0;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	f04f 0200 	mov.w	r2, #0
 80017b4:	665a      	str	r2, [r3, #100]	; 0x64

  pid->z_kp1 = YAW_PID_KP1;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80017bc:	62da      	str	r2, [r3, #44]	; 0x2c
  pid->z_ki1 = YAW_PID_KI1;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	631a      	str	r2, [r3, #48]	; 0x30
  pid->z_i1_limit = YAW_PID_I1_LIMIT;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017cc:	649a      	str	r2, [r3, #72]	; 0x48
  pid->z_kp2 = YAW_PID_KP2;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a12      	ldr	r2, [pc, #72]	; (800181c <PIDControlInit+0xf0>)
 80017d2:	635a      	str	r2, [r3, #52]	; 0x34
  pid->z_ki2 = YAW_PID_KI2;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	639a      	str	r2, [r3, #56]	; 0x38
  pid->z_kd2 = YAW_PID_KD2;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	63da      	str	r2, [r3, #60]	; 0x3c
  pid->z_i2_limit = YAW_PID_I2_LIMIT;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017ea:	655a      	str	r2, [r3, #84]	; 0x54
  pid->z_s1 = 0;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f04f 0200 	mov.w	r2, #0
 80017f2:	669a      	str	r2, [r3, #104]	; 0x68
  pid->z_s2 = 0;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f04f 0200 	mov.w	r2, #0
 80017fa:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	3aa3d70a 	.word	0x3aa3d70a
 800180c:	40400000 	.word	0x40400000
 8001810:	42c80000 	.word	0x42c80000
 8001814:	41200000 	.word	0x41200000
 8001818:	41a00000 	.word	0x41a00000
 800181c:	447a0000 	.word	0x447a0000

08001820 <FlightControlPID_OuterLoop>:


}

void FlightControlPID_OuterLoop(EulerAngleTypeDef *euler_rc, EulerAngleTypeDef *euler_ahrs, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid)
{
 8001820:	b480      	push	{r7}
 8001822:	b087      	sub	sp, #28
 8001824:	af00      	add	r7, sp, #0
 8001826:	60f8      	str	r0, [r7, #12]
 8001828:	60b9      	str	r1, [r7, #8]
 800182a:	607a      	str	r2, [r7, #4]
 800182c:	603b      	str	r3, [r7, #0]
  float error;

  if(gTHR<MIN_THR)
 800182e:	4b86      	ldr	r3, [pc, #536]	; (8001a48 <FlightControlPID_OuterLoop+0x228>)
 8001830:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001834:	2bc7      	cmp	r3, #199	; 0xc7
 8001836:	dc0b      	bgt.n	8001850 <FlightControlPID_OuterLoop+0x30>
  {
    pid_x_integ1 = 0;
 8001838:	4b84      	ldr	r3, [pc, #528]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 800183a:	f04f 0200 	mov.w	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
    pid_y_integ1 = 0;
 8001840:	4b83      	ldr	r3, [pc, #524]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 8001842:	f04f 0200 	mov.w	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
    pid_z_integ1 = 0;
 8001848:	4b82      	ldr	r3, [pc, #520]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 800184a:	f04f 0200 	mov.w	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
  }

  //x-axis pid
  error = euler_rc->thx - euler_ahrs->thx;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	ed93 7a00 	vldr	s14, [r3]
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	edd3 7a00 	vldr	s15, [r3]
 800185c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001860:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ1 += error*pid->ts;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	ed93 7a00 	vldr	s14, [r3]
 800186a:	edd7 7a05 	vldr	s15, [r7, #20]
 800186e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001872:	4b76      	ldr	r3, [pc, #472]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 8001874:	edd3 7a00 	vldr	s15, [r3]
 8001878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800187c:	4b73      	ldr	r3, [pc, #460]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 800187e:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ1 > pid->x_i1_limit)
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001888:	4b70      	ldr	r3, [pc, #448]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 800188a:	edd3 7a00 	vldr	s15, [r3]
 800188e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001896:	d504      	bpl.n	80018a2 <FlightControlPID_OuterLoop+0x82>
    pid_x_integ1 = pid->x_i1_limit;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189c:	4a6b      	ldr	r2, [pc, #428]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 800189e:	6013      	str	r3, [r2, #0]
 80018a0:	e014      	b.n	80018cc <FlightControlPID_OuterLoop+0xac>
  else if(pid_x_integ1 < -pid->x_i1_limit)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80018a8:	eeb1 7a67 	vneg.f32	s14, s15
 80018ac:	4b67      	ldr	r3, [pc, #412]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 80018ae:	edd3 7a00 	vldr	s15, [r3]
 80018b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	dd07      	ble.n	80018cc <FlightControlPID_OuterLoop+0xac>
    pid_x_integ1 = -pid->x_i1_limit;
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80018c2:	eef1 7a67 	vneg.f32	s15, s15
 80018c6:	4b61      	ldr	r3, [pc, #388]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 80018c8:	edc3 7a00 	vstr	s15, [r3]
  pid->x_s1 =  pid->x_kp1*error + pid->x_ki1*pid_x_integ1;
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	ed93 7a01 	vldr	s14, [r3, #4]
 80018d2:	edd7 7a05 	vldr	s15, [r7, #20]
 80018d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	edd3 6a02 	vldr	s13, [r3, #8]
 80018e0:	4b5a      	ldr	r3, [pc, #360]	; (8001a4c <FlightControlPID_OuterLoop+0x22c>)
 80018e2:	edd3 7a00 	vldr	s15, [r3]
 80018e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

  //y-axis pid
  error = euler_rc->thy - euler_ahrs->thy;
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	ed93 7a01 	vldr	s14, [r3, #4]
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001900:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001904:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ1 += error*pid->ts;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	ed93 7a00 	vldr	s14, [r3]
 800190e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001912:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001916:	4b4e      	ldr	r3, [pc, #312]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 8001918:	edd3 7a00 	vldr	s15, [r3]
 800191c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001920:	4b4b      	ldr	r3, [pc, #300]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 8001922:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ1 > pid->y_i1_limit)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800192c:	4b48      	ldr	r3, [pc, #288]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 800192e:	edd3 7a00 	vldr	s15, [r3]
 8001932:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800193a:	d504      	bpl.n	8001946 <FlightControlPID_OuterLoop+0x126>
    pid_y_integ1 = pid->y_i1_limit;
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001940:	4a43      	ldr	r2, [pc, #268]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 8001942:	6013      	str	r3, [r2, #0]
 8001944:	e014      	b.n	8001970 <FlightControlPID_OuterLoop+0x150>
  else if(pid_y_integ1 < -pid->y_i1_limit)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800194c:	eeb1 7a67 	vneg.f32	s14, s15
 8001950:	4b3f      	ldr	r3, [pc, #252]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 8001952:	edd3 7a00 	vldr	s15, [r3]
 8001956:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800195a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195e:	dd07      	ble.n	8001970 <FlightControlPID_OuterLoop+0x150>
    pid_y_integ1 = -pid->y_i1_limit;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001966:	eef1 7a67 	vneg.f32	s15, s15
 800196a:	4b39      	ldr	r3, [pc, #228]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 800196c:	edc3 7a00 	vstr	s15, [r3]
  pid->y_s1 =  pid->y_kp1*error + pid->y_ki1*pid_y_integ1;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	ed93 7a06 	vldr	s14, [r3, #24]
 8001976:	edd7 7a05 	vldr	s15, [r7, #20]
 800197a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	edd3 6a07 	vldr	s13, [r3, #28]
 8001984:	4b32      	ldr	r3, [pc, #200]	; (8001a50 <FlightControlPID_OuterLoop+0x230>)
 8001986:	edd3 7a00 	vldr	s15, [r3]
 800198a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800198e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60

  //z-axis pid
  error = euler_rc->thz - euler_ahrs->thz;
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	ed93 7a02 	vldr	s14, [r3, #8]
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80019a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a8:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ1 += error*pid->ts;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	ed93 7a00 	vldr	s14, [r3]
 80019b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80019b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019ba:	4b26      	ldr	r3, [pc, #152]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 80019bc:	edd3 7a00 	vldr	s15, [r3]
 80019c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019c4:	4b23      	ldr	r3, [pc, #140]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 80019c6:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ1 > pid->z_i1_limit)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80019d0:	4b20      	ldr	r3, [pc, #128]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 80019d2:	edd3 7a00 	vldr	s15, [r3]
 80019d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	d504      	bpl.n	80019ea <FlightControlPID_OuterLoop+0x1ca>
    pid_z_integ1 = pid->z_i1_limit;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019e4:	4a1b      	ldr	r2, [pc, #108]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	e014      	b.n	8001a14 <FlightControlPID_OuterLoop+0x1f4>
  else if(pid_z_integ1 < -pid->z_i1_limit)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80019f0:	eeb1 7a67 	vneg.f32	s14, s15
 80019f4:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 80019f6:	edd3 7a00 	vldr	s15, [r3]
 80019fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a02:	dd07      	ble.n	8001a14 <FlightControlPID_OuterLoop+0x1f4>
    pid_z_integ1 = -pid->z_i1_limit;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001a0a:	eef1 7a67 	vneg.f32	s15, s15
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 8001a10:	edc3 7a00 	vstr	s15, [r3]
  pid->z_s1 =  pid->z_kp1*error + pid->z_ki1*pid_z_integ1;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8001a1a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a1e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	edd3 6a0c 	vldr	s13, [r3, #48]	; 0x30
 8001a28:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <FlightControlPID_OuterLoop+0x234>)
 8001a2a:	edd3 7a00 	vldr	s15, [r3]
 8001a2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
}
 8001a3c:	bf00      	nop
 8001a3e:	371c      	adds	r7, #28
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	20000b1c 	.word	0x20000b1c
 8001a4c:	20000474 	.word	0x20000474
 8001a50:	20000478 	.word	0x20000478
 8001a54:	2000047c 	.word	0x2000047c

08001a58 <FlightControlPID_innerLoop>:

void FlightControlPID_innerLoop(EulerAngleTypeDef *euler_rc, Gyro_Rad *gyro_rad, AHRS_State_TypeDef *ahrs, P_PI_PIDControlTypeDef *pid, MotorControlTypeDef *motor_pwm)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b087      	sub	sp, #28
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
 8001a64:	603b      	str	r3, [r7, #0]
  float error, deriv;

  if(gTHR<MIN_THR)
 8001a66:	4bbd      	ldr	r3, [pc, #756]	; (8001d5c <FlightControlPID_innerLoop+0x304>)
 8001a68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a6c:	2bc7      	cmp	r3, #199	; 0xc7
 8001a6e:	dc0b      	bgt.n	8001a88 <FlightControlPID_innerLoop+0x30>
  {
    pid_x_integ2 = 0;
 8001a70:	4bbb      	ldr	r3, [pc, #748]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001a72:	f04f 0200 	mov.w	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
    pid_y_integ2 = 0;
 8001a78:	4bba      	ldr	r3, [pc, #744]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
    pid_z_integ2 = 0;
 8001a80:	4bb9      	ldr	r3, [pc, #740]	; (8001d68 <FlightControlPID_innerLoop+0x310>)
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
  }
  
  dt_recip = 1/pid->ts;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	ed93 7a00 	vldr	s14, [r3]
 8001a8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a96:	4bb5      	ldr	r3, [pc, #724]	; (8001d6c <FlightControlPID_innerLoop+0x314>)
 8001a98:	edc3 7a00 	vstr	s15, [r3]

  //X Axis
  error = pid->x_s1 - gyro_rad->gx;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	edd3 7a00 	vldr	s15, [r3]
 8001aa8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aac:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_x_integ2 += error*pid->ts;
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	ed93 7a00 	vldr	s14, [r3]
 8001ab6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001abe:	4ba8      	ldr	r3, [pc, #672]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001ac0:	edd3 7a00 	vldr	s15, [r3]
 8001ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ac8:	4ba5      	ldr	r3, [pc, #660]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001aca:	edc3 7a00 	vstr	s15, [r3]
  if(pid_x_integ2 > pid->x_i2_limit)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 8001ad4:	4ba2      	ldr	r3, [pc, #648]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001ad6:	edd3 7a00 	vldr	s15, [r3]
 8001ada:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ade:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ae2:	d504      	bpl.n	8001aee <FlightControlPID_innerLoop+0x96>
    pid_x_integ2 = pid->x_i2_limit;
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae8:	4a9d      	ldr	r2, [pc, #628]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	e014      	b.n	8001b18 <FlightControlPID_innerLoop+0xc0>
  else if(pid_x_integ2 < -pid->x_i2_limit)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001af4:	eeb1 7a67 	vneg.f32	s14, s15
 8001af8:	4b99      	ldr	r3, [pc, #612]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b06:	dd07      	ble.n	8001b18 <FlightControlPID_innerLoop+0xc0>
    pid_x_integ2 = -pid->x_i2_limit;
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001b0e:	eef1 7a67 	vneg.f32	s15, s15
 8001b12:	4b93      	ldr	r3, [pc, #588]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001b14:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_x_pre_error2)*dt_recip;
 8001b18:	4b95      	ldr	r3, [pc, #596]	; (8001d70 <FlightControlPID_innerLoop+0x318>)
 8001b1a:	edd3 7a00 	vldr	s15, [r3]
 8001b1e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b22:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b26:	4b91      	ldr	r3, [pc, #580]	; (8001d6c <FlightControlPID_innerLoop+0x314>)
 8001b28:	edd3 7a00 	vldr	s15, [r3]
 8001b2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b30:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_error2 = error;
 8001b34:	4a8e      	ldr	r2, [pc, #568]	; (8001d70 <FlightControlPID_innerLoop+0x318>)
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	6013      	str	r3, [r2, #0]
  deriv = pid_x_pre_deriv + (deriv - pid_x_pre_deriv)*D_FILTER_COFF;
 8001b3a:	4b8e      	ldr	r3, [pc, #568]	; (8001d74 <FlightControlPID_innerLoop+0x31c>)
 8001b3c:	edd3 7a00 	vldr	s15, [r3]
 8001b40:	ed97 7a04 	vldr	s14, [r7, #16]
 8001b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b48:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8001d78 <FlightControlPID_innerLoop+0x320>
 8001b4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b50:	4b88      	ldr	r3, [pc, #544]	; (8001d74 <FlightControlPID_innerLoop+0x31c>)
 8001b52:	edd3 7a00 	vldr	s15, [r3]
 8001b56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b5a:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_x_pre_deriv = deriv;
 8001b5e:	4a85      	ldr	r2, [pc, #532]	; (8001d74 <FlightControlPID_innerLoop+0x31c>)
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	6013      	str	r3, [r2, #0]
  pid->x_s2 = pid->x_kp2*error + pid->x_ki2*pid_x_integ2 + pid->x_kd2*deriv;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	ed93 7a03 	vldr	s14, [r3, #12]
 8001b6a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	edd3 6a04 	vldr	s13, [r3, #16]
 8001b78:	4b79      	ldr	r3, [pc, #484]	; (8001d60 <FlightControlPID_innerLoop+0x308>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b82:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	edd3 6a05 	vldr	s13, [r3, #20]
 8001b8c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
  
  if(pid->x_s2 > MAX_ADJ_AMOUNT)  pid->x_s2 = MAX_ADJ_AMOUNT;
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001ba4:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8001d7c <FlightControlPID_innerLoop+0x324>
 8001ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb0:	dd02      	ble.n	8001bb8 <FlightControlPID_innerLoop+0x160>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	4a72      	ldr	r2, [pc, #456]	; (8001d80 <FlightControlPID_innerLoop+0x328>)
 8001bb6:	65da      	str	r2, [r3, #92]	; 0x5c
  if(pid->x_s2 < -MAX_ADJ_AMOUNT)  pid->x_s2 = -MAX_ADJ_AMOUNT;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001bbe:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001d84 <FlightControlPID_innerLoop+0x32c>
 8001bc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bca:	d502      	bpl.n	8001bd2 <FlightControlPID_innerLoop+0x17a>
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	4a6e      	ldr	r2, [pc, #440]	; (8001d88 <FlightControlPID_innerLoop+0x330>)
 8001bd0:	65da      	str	r2, [r3, #92]	; 0x5c

  //Y Axis
  error = pid->y_s1 - gyro_rad->gy;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bde:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001be2:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_y_integ2 += error*pid->ts;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	ed93 7a00 	vldr	s14, [r3]
 8001bec:	edd7 7a05 	vldr	s15, [r7, #20]
 8001bf0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bf4:	4b5b      	ldr	r3, [pc, #364]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001bf6:	edd3 7a00 	vldr	s15, [r3]
 8001bfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bfe:	4b59      	ldr	r3, [pc, #356]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001c00:	edc3 7a00 	vstr	s15, [r3]
  if(pid_y_integ2 > pid->y_i2_limit)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001c0a:	4b56      	ldr	r3, [pc, #344]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001c0c:	edd3 7a00 	vldr	s15, [r3]
 8001c10:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c18:	d504      	bpl.n	8001c24 <FlightControlPID_innerLoop+0x1cc>
    pid_y_integ2 = pid->y_i2_limit;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c1e:	4a51      	ldr	r2, [pc, #324]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	e014      	b.n	8001c4e <FlightControlPID_innerLoop+0x1f6>
  else if(pid_y_integ2 < -pid->y_i2_limit)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001c2a:	eeb1 7a67 	vneg.f32	s14, s15
 8001c2e:	4b4d      	ldr	r3, [pc, #308]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001c30:	edd3 7a00 	vldr	s15, [r3]
 8001c34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3c:	dd07      	ble.n	8001c4e <FlightControlPID_innerLoop+0x1f6>
    pid_y_integ2 = -pid->y_i2_limit;
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8001c44:	eef1 7a67 	vneg.f32	s15, s15
 8001c48:	4b46      	ldr	r3, [pc, #280]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001c4a:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_y_pre_error2)*dt_recip;
 8001c4e:	4b4f      	ldr	r3, [pc, #316]	; (8001d8c <FlightControlPID_innerLoop+0x334>)
 8001c50:	edd3 7a00 	vldr	s15, [r3]
 8001c54:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c58:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c5c:	4b43      	ldr	r3, [pc, #268]	; (8001d6c <FlightControlPID_innerLoop+0x314>)
 8001c5e:	edd3 7a00 	vldr	s15, [r3]
 8001c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c66:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_error2 = error;
 8001c6a:	4a48      	ldr	r2, [pc, #288]	; (8001d8c <FlightControlPID_innerLoop+0x334>)
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	6013      	str	r3, [r2, #0]
  deriv = pid_y_pre_deriv + (deriv - pid_y_pre_deriv)*D_FILTER_COFF;
 8001c70:	4b47      	ldr	r3, [pc, #284]	; (8001d90 <FlightControlPID_innerLoop+0x338>)
 8001c72:	edd3 7a00 	vldr	s15, [r3]
 8001c76:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c7e:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001d78 <FlightControlPID_innerLoop+0x320>
 8001c82:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c86:	4b42      	ldr	r3, [pc, #264]	; (8001d90 <FlightControlPID_innerLoop+0x338>)
 8001c88:	edd3 7a00 	vldr	s15, [r3]
 8001c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c90:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_y_pre_deriv = deriv;
 8001c94:	4a3e      	ldr	r2, [pc, #248]	; (8001d90 <FlightControlPID_innerLoop+0x338>)
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	6013      	str	r3, [r2, #0]
  pid->y_s2 = pid->y_kp2*error + pid->y_ki2*pid_y_integ2 + pid->y_kd2*deriv;
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001ca0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ca4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001cae:	4b2d      	ldr	r3, [pc, #180]	; (8001d64 <FlightControlPID_innerLoop+0x30c>)
 8001cb0:	edd3 7a00 	vldr	s15, [r3]
 8001cb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001cc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

  if(pid->y_s2 > MAX_ADJ_AMOUNT)  pid->y_s2 = MAX_ADJ_AMOUNT;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001cda:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8001d7c <FlightControlPID_innerLoop+0x324>
 8001cde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ce6:	dd02      	ble.n	8001cee <FlightControlPID_innerLoop+0x296>
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	4a25      	ldr	r2, [pc, #148]	; (8001d80 <FlightControlPID_innerLoop+0x328>)
 8001cec:	665a      	str	r2, [r3, #100]	; 0x64
  if(pid->y_s2 < -MAX_ADJ_AMOUNT)  pid->y_s2 = -MAX_ADJ_AMOUNT;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001cf4:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8001d84 <FlightControlPID_innerLoop+0x32c>
 8001cf8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d00:	d502      	bpl.n	8001d08 <FlightControlPID_innerLoop+0x2b0>
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	4a20      	ldr	r2, [pc, #128]	; (8001d88 <FlightControlPID_innerLoop+0x330>)
 8001d06:	665a      	str	r2, [r3, #100]	; 0x64

  //Z Axis
  error = pid->z_s1 - gyro_rad->gz;
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d14:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d18:	edc7 7a05 	vstr	s15, [r7, #20]
  pid_z_integ2 += error*pid->ts;
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	ed93 7a00 	vldr	s14, [r3]
 8001d22:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d2a:	4b0f      	ldr	r3, [pc, #60]	; (8001d68 <FlightControlPID_innerLoop+0x310>)
 8001d2c:	edd3 7a00 	vldr	s15, [r3]
 8001d30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d34:	4b0c      	ldr	r3, [pc, #48]	; (8001d68 <FlightControlPID_innerLoop+0x310>)
 8001d36:	edc3 7a00 	vstr	s15, [r3]
  if(pid_z_integ2 > pid->z_i2_limit)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 8001d40:	4b09      	ldr	r3, [pc, #36]	; (8001d68 <FlightControlPID_innerLoop+0x310>)
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4e:	d521      	bpl.n	8001d94 <FlightControlPID_innerLoop+0x33c>
    pid_z_integ2 = pid->z_i2_limit;
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d54:	4a04      	ldr	r2, [pc, #16]	; (8001d68 <FlightControlPID_innerLoop+0x310>)
 8001d56:	6013      	str	r3, [r2, #0]
 8001d58:	e031      	b.n	8001dbe <FlightControlPID_innerLoop+0x366>
 8001d5a:	bf00      	nop
 8001d5c:	20000b1c 	.word	0x20000b1c
 8001d60:	20000480 	.word	0x20000480
 8001d64:	20000484 	.word	0x20000484
 8001d68:	20000488 	.word	0x20000488
 8001d6c:	200004a4 	.word	0x200004a4
 8001d70:	2000048c 	.word	0x2000048c
 8001d74:	20000498 	.word	0x20000498
 8001d78:	3ccccccd 	.word	0x3ccccccd
 8001d7c:	44480000 	.word	0x44480000
 8001d80:	44480000 	.word	0x44480000
 8001d84:	c4480000 	.word	0xc4480000
 8001d88:	c4480000 	.word	0xc4480000
 8001d8c:	20000490 	.word	0x20000490
 8001d90:	2000049c 	.word	0x2000049c
  else if(pid_z_integ2 < -pid->z_i2_limit)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001d9a:	eeb1 7a67 	vneg.f32	s14, s15
 8001d9e:	4b74      	ldr	r3, [pc, #464]	; (8001f70 <FlightControlPID_innerLoop+0x518>)
 8001da0:	edd3 7a00 	vldr	s15, [r3]
 8001da4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dac:	dd07      	ble.n	8001dbe <FlightControlPID_innerLoop+0x366>
    pid_z_integ2 = -pid->z_i2_limit;
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001db4:	eef1 7a67 	vneg.f32	s15, s15
 8001db8:	4b6d      	ldr	r3, [pc, #436]	; (8001f70 <FlightControlPID_innerLoop+0x518>)
 8001dba:	edc3 7a00 	vstr	s15, [r3]
  deriv = (error - pid_z_pre_error2)*dt_recip;
 8001dbe:	4b6d      	ldr	r3, [pc, #436]	; (8001f74 <FlightControlPID_innerLoop+0x51c>)
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	ed97 7a05 	vldr	s14, [r7, #20]
 8001dc8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dcc:	4b6a      	ldr	r3, [pc, #424]	; (8001f78 <FlightControlPID_innerLoop+0x520>)
 8001dce:	edd3 7a00 	vldr	s15, [r3]
 8001dd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dd6:	edc7 7a04 	vstr	s15, [r7, #16]
  pid_z_pre_error2 = error;
 8001dda:	4a66      	ldr	r2, [pc, #408]	; (8001f74 <FlightControlPID_innerLoop+0x51c>)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	6013      	str	r3, [r2, #0]
  pid->z_s2 = pid->z_kp2*error + pid->z_ki2*pid_z_integ2 + pid->z_kd2*deriv;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8001de6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8001df4:	4b5e      	ldr	r3, [pc, #376]	; (8001f70 <FlightControlPID_innerLoop+0x518>)
 8001df6:	edd3 7a00 	vldr	s15, [r3]
 8001dfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8001e08:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

  if(pid->z_s2 > MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = MAX_ADJ_AMOUNT_YAW;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001e20:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001f7c <FlightControlPID_innerLoop+0x524>
 8001e24:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2c:	dd02      	ble.n	8001e34 <FlightControlPID_innerLoop+0x3dc>
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	4a53      	ldr	r2, [pc, #332]	; (8001f80 <FlightControlPID_innerLoop+0x528>)
 8001e32:	66da      	str	r2, [r3, #108]	; 0x6c
  if(pid->z_s2 < -MAX_ADJ_AMOUNT_YAW)  pid->z_s2 = -MAX_ADJ_AMOUNT_YAW;
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001e3a:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8001f84 <FlightControlPID_innerLoop+0x52c>
 8001e3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e46:	d502      	bpl.n	8001e4e <FlightControlPID_innerLoop+0x3f6>
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	4a4f      	ldr	r2, [pc, #316]	; (8001f88 <FlightControlPID_innerLoop+0x530>)
 8001e4c:	66da      	str	r2, [r3, #108]	; 0x6c

  
#ifdef MOTOR_DC

  motor_thr = 0.33333f*gTHR + 633.333f;           //Remocon Devo7E >> 630 to 1700
 8001e4e:	4b4f      	ldr	r3, [pc, #316]	; (8001f8c <FlightControlPID_innerLoop+0x534>)
 8001e50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e54:	ee07 3a90 	vmov	s15, r3
 8001e58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e5c:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8001f90 <FlightControlPID_innerLoop+0x538>
 8001e60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e64:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8001f94 <FlightControlPID_innerLoop+0x53c>
 8001e68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e70:	ee17 3a90 	vmov	r3, s15
 8001e74:	b21a      	sxth	r2, r3
 8001e76:	4b48      	ldr	r3, [pc, #288]	; (8001f98 <FlightControlPID_innerLoop+0x540>)
 8001e78:	801a      	strh	r2, [r3, #0]
  motor_thr = 0.32f*gTHR + 900.0f;                 //TGY-i6 remocon and external ESC Afro12A


#endif

  motor_pwm->motor1_pwm = motor_thr - pid->x_s2 - pid->y_s2 + pid->z_s2 + MOTOR_OFF1;
 8001e7a:	4b47      	ldr	r3, [pc, #284]	; (8001f98 <FlightControlPID_innerLoop+0x540>)
 8001e7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e80:	ee07 3a90 	vmov	s15, r3
 8001e84:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001e8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001e98:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ea6:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8001f9c <FlightControlPID_innerLoop+0x544>
 8001eaa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001eae:	6a3b      	ldr	r3, [r7, #32]
 8001eb0:	edc3 7a00 	vstr	s15, [r3]
  motor_pwm->motor2_pwm = motor_thr + pid->x_s2 - pid->y_s2 - pid->z_s2 + MOTOR_OFF2;
 8001eb4:	4b38      	ldr	r3, [pc, #224]	; (8001f98 <FlightControlPID_innerLoop+0x540>)
 8001eb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eba:	ee07 3a90 	vmov	s15, r3
 8001ebe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001ec8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001ed2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001edc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ee0:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001f9c <FlightControlPID_innerLoop+0x544>
 8001ee4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ee8:	6a3b      	ldr	r3, [r7, #32]
 8001eea:	edc3 7a01 	vstr	s15, [r3, #4]
  motor_pwm->motor3_pwm = motor_thr + pid->x_s2 + pid->y_s2 + pid->z_s2 + MOTOR_OFF3;
 8001eee:	4b2a      	ldr	r3, [pc, #168]	; (8001f98 <FlightControlPID_innerLoop+0x540>)
 8001ef0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ef4:	ee07 3a90 	vmov	s15, r3
 8001ef8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001f02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001f0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001f16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f1a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001f9c <FlightControlPID_innerLoop+0x544>
 8001f1e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f22:	6a3b      	ldr	r3, [r7, #32]
 8001f24:	edc3 7a02 	vstr	s15, [r3, #8]
  motor_pwm->motor4_pwm = motor_thr - pid->x_s2 + pid->y_s2 - pid->z_s2 + MOTOR_OFF4;
 8001f28:	4b1b      	ldr	r3, [pc, #108]	; (8001f98 <FlightControlPID_innerLoop+0x540>)
 8001f2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f2e:	ee07 3a90 	vmov	s15, r3
 8001f32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001f3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001f46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8001f50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f54:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001f9c <FlightControlPID_innerLoop+0x544>
 8001f58:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f5c:	6a3b      	ldr	r3, [r7, #32]
 8001f5e:	edc3 7a03 	vstr	s15, [r3, #12]

}
 8001f62:	bf00      	nop
 8001f64:	371c      	adds	r7, #28
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	20000488 	.word	0x20000488
 8001f74:	20000494 	.word	0x20000494
 8001f78:	200004a4 	.word	0x200004a4
 8001f7c:	44480000 	.word	0x44480000
 8001f80:	44480000 	.word	0x44480000
 8001f84:	c4480000 	.word	0xc4480000
 8001f88:	c4480000 	.word	0xc4480000
 8001f8c:	20000b1c 	.word	0x20000b1c
 8001f90:	3eaaaa3b 	.word	0x3eaaaa3b
 8001f94:	441e5550 	.word	0x441e5550
 8001f98:	200004a0 	.word	0x200004a0
 8001f9c:	00000000 	.word	0x00000000

08001fa0 <main>:

/* USER CODE END 0 */


 int main(void)
{
 8001fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fa4:	ed2d 8b02 	vpush	{d8}
 8001fa8:	b095      	sub	sp, #84	; 0x54
 8001faa:	af0c      	add	r7, sp, #48	; 0x30

  /* USER CODE BEGIN 1 */
  int16_t pid_interval, i;
  
  int mytimcnt = 0;
 8001fac:	2300      	movs	r3, #0
 8001fae:	61bb      	str	r3, [r7, #24]
  acc_fil.AXIS_X = 0;
 8001fb0:	4b31      	ldr	r3, [pc, #196]	; (8002078 <main+0xd8>)
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	601a      	str	r2, [r3, #0]
  acc_fil.AXIS_Y = 0;
 8001fb8:	4b2f      	ldr	r3, [pc, #188]	; (8002078 <main+0xd8>)
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	605a      	str	r2, [r3, #4]
  acc_fil.AXIS_Z = 0;
 8001fc0:	4b2d      	ldr	r3, [pc, #180]	; (8002078 <main+0xd8>)
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	609a      	str	r2, [r3, #8]
  mag_fil.AXIS_X = 0;
 8001fc8:	4b2c      	ldr	r3, [pc, #176]	; (800207c <main+0xdc>)
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
  mag_fil.AXIS_Y = 0;
 8001fd0:	4b2a      	ldr	r3, [pc, #168]	; (800207c <main+0xdc>)
 8001fd2:	f04f 0200 	mov.w	r2, #0
 8001fd6:	605a      	str	r2, [r3, #4]
  mag_fil.AXIS_Z = 0;
 8001fd8:	4b28      	ldr	r3, [pc, #160]	; (800207c <main+0xdc>)
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  gyro_fil.AXIS_X = 0;
 8001fe0:	4b27      	ldr	r3, [pc, #156]	; (8002080 <main+0xe0>)
 8001fe2:	f04f 0200 	mov.w	r2, #0
 8001fe6:	601a      	str	r2, [r3, #0]
  gyro_fil.AXIS_Y = 0;
 8001fe8:	4b25      	ldr	r3, [pc, #148]	; (8002080 <main+0xe0>)
 8001fea:	f04f 0200 	mov.w	r2, #0
 8001fee:	605a      	str	r2, [r3, #4]
  gyro_fil.AXIS_Z = 0;
 8001ff0:	4b23      	ldr	r3, [pc, #140]	; (8002080 <main+0xe0>)
 8001ff2:	f04f 0200 	mov.w	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  euler_rc_fil.thx = 0;
 8001ff8:	4b22      	ldr	r3, [pc, #136]	; (8002084 <main+0xe4>)
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
  euler_rc_fil.thy = 0;
 8002000:	4b20      	ldr	r3, [pc, #128]	; (8002084 <main+0xe4>)
 8002002:	f04f 0200 	mov.w	r2, #0
 8002006:	605a      	str	r2, [r3, #4]
  euler_rc_fil.thz = 0;
 8002008:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <main+0xe4>)
 800200a:	f04f 0200 	mov.w	r2, #0
 800200e:	609a      	str	r2, [r3, #8]
  acc_off_calc.AXIS_X = 0;
 8002010:	4b1d      	ldr	r3, [pc, #116]	; (8002088 <main+0xe8>)
 8002012:	2200      	movs	r2, #0
 8002014:	601a      	str	r2, [r3, #0]
  acc_off_calc.AXIS_Y = 0;
 8002016:	4b1c      	ldr	r3, [pc, #112]	; (8002088 <main+0xe8>)
 8002018:	2200      	movs	r2, #0
 800201a:	605a      	str	r2, [r3, #4]
  acc_off_calc.AXIS_Z = 0;
 800201c:	4b1a      	ldr	r3, [pc, #104]	; (8002088 <main+0xe8>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  gyro_off_calc.AXIS_X = 0;
 8002022:	4b1a      	ldr	r3, [pc, #104]	; (800208c <main+0xec>)
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
  gyro_off_calc.AXIS_Y = 0;
 8002028:	4b18      	ldr	r3, [pc, #96]	; (800208c <main+0xec>)
 800202a:	2200      	movs	r2, #0
 800202c:	605a      	str	r2, [r3, #4]
  gyro_off_calc.AXIS_Z = 0;
 800202e:	4b17      	ldr	r3, [pc, #92]	; (800208c <main+0xec>)
 8002030:	2200      	movs	r2, #0
 8002032:	609a      	str	r2, [r3, #8]
  acc_offset.AXIS_X = 0;
 8002034:	4b16      	ldr	r3, [pc, #88]	; (8002090 <main+0xf0>)
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
  acc_offset.AXIS_Y = 0;
 800203a:	4b15      	ldr	r3, [pc, #84]	; (8002090 <main+0xf0>)
 800203c:	2200      	movs	r2, #0
 800203e:	605a      	str	r2, [r3, #4]
  acc_offset.AXIS_Z = 1000;
 8002040:	4b13      	ldr	r3, [pc, #76]	; (8002090 <main+0xf0>)
 8002042:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002046:	609a      	str	r2, [r3, #8]
  gyro_offset.AXIS_X = 0;
 8002048:	4b12      	ldr	r3, [pc, #72]	; (8002094 <main+0xf4>)
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
  gyro_offset.AXIS_Y = 0;
 800204e:	4b11      	ldr	r3, [pc, #68]	; (8002094 <main+0xf4>)
 8002050:	2200      	movs	r2, #0
 8002052:	605a      	str	r2, [r3, #4]
  gyro_offset.AXIS_Z = 0;
 8002054:	4b0f      	ldr	r3, [pc, #60]	; (8002094 <main+0xf4>)
 8002056:	2200      	movs	r2, #0
 8002058:	609a      	str	r2, [r3, #8]
  euler_rc.thz = euler_ahrs.thz;
 800205a:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <main+0xf8>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	4a0f      	ldr	r2, [pc, #60]	; (800209c <main+0xfc>)
 8002060:	6093      	str	r3, [r2, #8]
  euler_ahrs_offset.thx = 0;
 8002062:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <main+0x100>)
 8002064:	f04f 0200 	mov.w	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
  euler_ahrs_offset.thy = 0;
 800206a:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <main+0x100>)
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	605a      	str	r2, [r3, #4]

  for(i=0;i<4;i++)
 8002072:	2300      	movs	r3, #0
 8002074:	83fb      	strh	r3, [r7, #30]
 8002076:	e0ed      	b.n	8002254 <main+0x2b4>
 8002078:	20000804 	.word	0x20000804
 800207c:	200009e4 	.word	0x200009e4
 8002080:	200008f4 	.word	0x200008f4
 8002084:	20000750 	.word	0x20000750
 8002088:	200009f0 	.word	0x200009f0
 800208c:	200009fc 	.word	0x200009fc
 8002090:	20000a08 	.word	0x20000a08
 8002094:	20000a14 	.word	0x20000a14
 8002098:	20000744 	.word	0x20000744
 800209c:	20000738 	.word	0x20000738
 80020a0:	20000a20 	.word	0x20000a20
  {
    acc_y_pre[i].AXIS_X = 0;
 80020a4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80020a8:	49ce      	ldr	r1, [pc, #824]	; (80023e4 <main+0x444>)
 80020aa:	4613      	mov	r3, r2
 80020ac:	005b      	lsls	r3, r3, #1
 80020ae:	4413      	add	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	440b      	add	r3, r1
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	601a      	str	r2, [r3, #0]
    acc_y_pre[i].AXIS_Y = 0;
 80020ba:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80020be:	49c9      	ldr	r1, [pc, #804]	; (80023e4 <main+0x444>)
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	440b      	add	r3, r1
 80020ca:	3304      	adds	r3, #4
 80020cc:	f04f 0200 	mov.w	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
    acc_y_pre[i].AXIS_Z = 0;
 80020d2:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80020d6:	49c3      	ldr	r1, [pc, #780]	; (80023e4 <main+0x444>)
 80020d8:	4613      	mov	r3, r2
 80020da:	005b      	lsls	r3, r3, #1
 80020dc:	4413      	add	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	440b      	add	r3, r1
 80020e2:	3308      	adds	r3, #8
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	601a      	str	r2, [r3, #0]
    acc_x_pre[i].AXIS_X = 0;
 80020ea:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80020ee:	49be      	ldr	r1, [pc, #760]	; (80023e8 <main+0x448>)
 80020f0:	4613      	mov	r3, r2
 80020f2:	005b      	lsls	r3, r3, #1
 80020f4:	4413      	add	r3, r2
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	440b      	add	r3, r1
 80020fa:	f04f 0200 	mov.w	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
    acc_x_pre[i].AXIS_Y = 0;
 8002100:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002104:	49b8      	ldr	r1, [pc, #736]	; (80023e8 <main+0x448>)
 8002106:	4613      	mov	r3, r2
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	4413      	add	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	440b      	add	r3, r1
 8002110:	3304      	adds	r3, #4
 8002112:	f04f 0200 	mov.w	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
    acc_x_pre[i].AXIS_Z = 0;
 8002118:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800211c:	49b2      	ldr	r1, [pc, #712]	; (80023e8 <main+0x448>)
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	440b      	add	r3, r1
 8002128:	3308      	adds	r3, #8
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
    gyro_y_pre[i].AXIS_X = 0;
 8002130:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002134:	49ad      	ldr	r1, [pc, #692]	; (80023ec <main+0x44c>)
 8002136:	4613      	mov	r3, r2
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4413      	add	r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	f04f 0200 	mov.w	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
    gyro_y_pre[i].AXIS_Y = 0;
 8002146:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800214a:	49a8      	ldr	r1, [pc, #672]	; (80023ec <main+0x44c>)
 800214c:	4613      	mov	r3, r2
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	4413      	add	r3, r2
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	440b      	add	r3, r1
 8002156:	3304      	adds	r3, #4
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
    gyro_y_pre[i].AXIS_Z = 0;
 800215e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002162:	49a2      	ldr	r1, [pc, #648]	; (80023ec <main+0x44c>)
 8002164:	4613      	mov	r3, r2
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	4413      	add	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	440b      	add	r3, r1
 800216e:	3308      	adds	r3, #8
 8002170:	f04f 0200 	mov.w	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
    gyro_x_pre[i].AXIS_X = 0;
 8002176:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800217a:	499d      	ldr	r1, [pc, #628]	; (80023f0 <main+0x450>)
 800217c:	4613      	mov	r3, r2
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	4413      	add	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	f04f 0200 	mov.w	r2, #0
 800218a:	601a      	str	r2, [r3, #0]
    gyro_x_pre[i].AXIS_Y = 0;
 800218c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002190:	4997      	ldr	r1, [pc, #604]	; (80023f0 <main+0x450>)
 8002192:	4613      	mov	r3, r2
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	4413      	add	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	440b      	add	r3, r1
 800219c:	3304      	adds	r3, #4
 800219e:	f04f 0200 	mov.w	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
    gyro_x_pre[i].AXIS_Z = 0;
 80021a4:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80021a8:	4991      	ldr	r1, [pc, #580]	; (80023f0 <main+0x450>)
 80021aa:	4613      	mov	r3, r2
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	4413      	add	r3, r2
 80021b0:	009b      	lsls	r3, r3, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	3308      	adds	r3, #8
 80021b6:	f04f 0200 	mov.w	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
    euler_rc_y_pre[i].thx = 0;
 80021bc:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80021c0:	498c      	ldr	r1, [pc, #560]	; (80023f4 <main+0x454>)
 80021c2:	4613      	mov	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	4413      	add	r3, r2
 80021c8:	009b      	lsls	r3, r3, #2
 80021ca:	440b      	add	r3, r1
 80021cc:	f04f 0200 	mov.w	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
    euler_rc_y_pre[i].thy = 0;
 80021d2:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80021d6:	4987      	ldr	r1, [pc, #540]	; (80023f4 <main+0x454>)
 80021d8:	4613      	mov	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	4413      	add	r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	3304      	adds	r3, #4
 80021e4:	f04f 0200 	mov.w	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
    euler_rc_y_pre[i].thz = 0;
 80021ea:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80021ee:	4981      	ldr	r1, [pc, #516]	; (80023f4 <main+0x454>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	3308      	adds	r3, #8
 80021fc:	f04f 0200 	mov.w	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
    euler_rc_x_pre[i].thx = 0;
 8002202:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002206:	497c      	ldr	r1, [pc, #496]	; (80023f8 <main+0x458>)
 8002208:	4613      	mov	r3, r2
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	4413      	add	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	440b      	add	r3, r1
 8002212:	f04f 0200 	mov.w	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
    euler_rc_x_pre[i].thy = 0;
 8002218:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800221c:	4976      	ldr	r1, [pc, #472]	; (80023f8 <main+0x458>)
 800221e:	4613      	mov	r3, r2
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	4413      	add	r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	440b      	add	r3, r1
 8002228:	3304      	adds	r3, #4
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
    euler_rc_x_pre[i].thz = 0;
 8002230:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002234:	4970      	ldr	r1, [pc, #448]	; (80023f8 <main+0x458>)
 8002236:	4613      	mov	r3, r2
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4413      	add	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	440b      	add	r3, r1
 8002240:	3308      	adds	r3, #8
 8002242:	f04f 0200 	mov.w	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
  for(i=0;i<4;i++)
 8002248:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800224c:	b29b      	uxth	r3, r3
 800224e:	3301      	adds	r3, #1
 8002250:	b29b      	uxth	r3, r3
 8002252:	83fb      	strh	r3, [r7, #30]
 8002254:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002258:	2b03      	cmp	r3, #3
 800225a:	f77f af23 	ble.w	80020a4 <main+0x104>
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800225e:	f00b fa7f 	bl	800d760 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8002262:	f000 fb7d 	bl	8002960 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002266:	f000 fd11 	bl	8002c8c <MX_GPIO_Init>
  MX_ADC1_Init();  
 800226a:	f000 fbe1 	bl	8002a30 <MX_ADC1_Init>
  MX_TIM2_Init();
 800226e:	f000 fc1b 	bl	8002aa8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002272:	f000 fc6d 	bl	8002b50 <MX_TIM4_Init>
  MX_TIM9_Init();
 8002276:	f000 fcbf 	bl	8002bf8 <MX_TIM9_Init>
  MX_USART1_UART_Init();
 800227a:	f000 fce3 	bl	8002c44 <MX_USART1_UART_Init>
  //MX_USB_DEVICE_Init();
 
  /* USER CODE BEGIN 2 */

  PRINTF("STEVAL-FCU001V1 FW rev.1.0 - Sep 2017\n\n");
 800227e:	485f      	ldr	r0, [pc, #380]	; (80023fc <main+0x45c>)
 8002280:	f7ff fa1e 	bl	80016c0 <myprintf>
  
//  Initialize Onboard LED
  BSP_LED_Init(LED1);
 8002284:	2000      	movs	r0, #0
 8002286:	f002 fb47 	bl	8004918 <BSP_LED_Init>
  BSP_LED_Init(LED2);
 800228a:	2001      	movs	r0, #1
 800228c:	f002 fb44 	bl	8004918 <BSP_LED_Init>
  BSP_LED_Off(LED1);
 8002290:	2000      	movs	r0, #0
 8002292:	f002 fba1 	bl	80049d8 <BSP_LED_Off>
  BSP_LED_Off(LED2);
 8002296:	2001      	movs	r0, #1
 8002298:	f002 fb9e 	bl	80049d8 <BSP_LED_Off>
  BSP_LED_On(LED1);
 800229c:	2000      	movs	r0, #0
 800229e:	f002 fb81 	bl	80049a4 <BSP_LED_On>
  BSP_LED_On(LED2);
 80022a2:	2001      	movs	r0, #1
 80022a4:	f002 fb7e 	bl	80049a4 <BSP_LED_On>
  
  /* Configure and disable all the Chip Select pins for sensors on SPI*/
  Sensor_IO_SPI_CS_Init_All();
 80022a8:	f002 fc52 	bl	8004b50 <Sensor_IO_SPI_CS_Init_All>
  
  /* Initialize and Enable the available sensors on SPI*/
  initializeAllSensors();
 80022ac:	f001 fa4a 	bl	8003744 <initializeAllSensors>
  enableAllSensors();
 80022b0:	f001 fa74 	bl	800379c <enableAllSensors>
  /* FS 4g */
  /* Analog Filter Bandwith @ 1500Hz */
  /* ODR/2 low pass filtered sent to composite filter */
  /* Low pass filter enabled @ ODR/400 */
  //BSP_ACCELERO_Set_ODR_Value(LSM6DSL_X_0_handle, 1660.0);       /* ODR 1.6kHz */
  BSP_ACCELERO_Set_ODR_Value(LSM6DSL_X_0_handle, 6660.0);       /* ODR 6.6kHz */
 80022b4:	4b52      	ldr	r3, [pc, #328]	; (8002400 <main+0x460>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	ed9f 0a52 	vldr	s0, [pc, #328]	; 8002404 <main+0x464>
 80022bc:	4618      	mov	r0, r3
 80022be:	f003 f960 	bl	8005582 <BSP_ACCELERO_Set_ODR_Value>
  BSP_ACCELERO_Set_FS(LSM6DSL_X_0_handle, FS_MID);                   /* FS 4g */
 80022c2:	4b4f      	ldr	r3, [pc, #316]	; (8002400 <main+0x460>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2102      	movs	r1, #2
 80022c8:	4618      	mov	r0, r3
 80022ca:	f003 f982 	bl	80055d2 <BSP_ACCELERO_Set_FS>
  //LSM6DSL_ACC_GYRO_W_InComposit(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_IN_ODR_DIV_4);   /* ODR/4 low pass filtered sent to composite filter */
  LSM6DSL_ACC_GYRO_W_InComposit(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_IN_ODR_DIV_2);   /* ODR/2 low pass filtered sent to composite filter */
 80022ce:	4b4c      	ldr	r3, [pc, #304]	; (8002400 <main+0x460>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f007 fc43 	bl	8009b60 <LSM6DSL_ACC_GYRO_W_InComposit>
  LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_LPF2_XL_ENABLE); /* Enable LPF2 filter in composite filter block */
 80022da:	4b49      	ldr	r3, [pc, #292]	; (8002400 <main+0x460>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2180      	movs	r1, #128	; 0x80
 80022e0:	4618      	mov	r0, r3
 80022e2:	f007 fc97 	bl	8009c14 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL>
  //LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV4); /* Low pass filter @ ODR/50 */
  //LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV100); /* Low pass filter @ ODR/100 */
  LSM6DSL_ACC_GYRO_W_HPCF_XL(LSM6DSL_X_0_handle, LSM6DSL_ACC_GYRO_HPCF_XL_DIV400); /* Low pass filter @ ODR/400 */
 80022e6:	4b46      	ldr	r3, [pc, #280]	; (8002400 <main+0x460>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2160      	movs	r1, #96	; 0x60
 80022ec:	4618      	mov	r0, r3
 80022ee:	f007 fc64 	bl	8009bba <LSM6DSL_ACC_GYRO_W_HPCF_XL>
  uint8_t tmp_6axis_reg_value;
  BSP_ACCELERO_Read_Reg(LSM6DSL_X_0_handle, 0x10, &tmp_6axis_reg_value);
 80022f2:	4b43      	ldr	r3, [pc, #268]	; (8002400 <main+0x460>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f107 0215 	add.w	r2, r7, #21
 80022fa:	2110      	movs	r1, #16
 80022fc:	4618      	mov	r0, r3
 80022fe:	f003 f990 	bl	8005622 <BSP_ACCELERO_Read_Reg>
  //tmp_6axis_reg_value = tmp_6axis_reg_value | 0x01;                             /* Set LSB to 1 >> Analog filter 400Hz*/
  tmp_6axis_reg_value = tmp_6axis_reg_value & 0xFE;                             /* Set LSB to 0 >> Analog filter 1500Hz*/
 8002302:	7d7b      	ldrb	r3, [r7, #21]
 8002304:	f023 0301 	bic.w	r3, r3, #1
 8002308:	b2db      	uxtb	r3, r3
 800230a:	757b      	strb	r3, [r7, #21]
  BSP_ACCELERO_Write_Reg(LSM6DSL_X_0_handle, 0x10, tmp_6axis_reg_value);
 800230c:	4b3c      	ldr	r3, [pc, #240]	; (8002400 <main+0x460>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	7d7a      	ldrb	r2, [r7, #21]
 8002312:	2110      	movs	r1, #16
 8002314:	4618      	mov	r0, r3
 8002316:	f003 f9b2 	bl	800567e <BSP_ACCELERO_Write_Reg>
  
  /* Initialize settings for 6-axis MEMS Gyroscope */
  /* FS 2000dps */
  /* ODR 416Hz */
  /* LPF1 FTYPE set to 10b */
  LSM6DSL_ACC_GYRO_W_LP_BW_G(LSM6DSL_G_0_handle, LSM6DSL_ACC_GYRO_LP_G_NARROW); /* LPF1 FTYPE set to 10b */                                                      
 800231a:	4b3b      	ldr	r3, [pc, #236]	; (8002408 <main+0x468>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2101      	movs	r1, #1
 8002320:	4618      	mov	r0, r3
 8002322:	f007 fbf0 	bl	8009b06 <LSM6DSL_ACC_GYRO_W_LP_BW_G>
  BSP_GYRO_Write_Reg(LSM6DSL_G_0_handle, 0x11, 0x6C);                           /* Gyroscope settings: full scale 2000dps, ODR 416Hz */
 8002326:	4b38      	ldr	r3, [pc, #224]	; (8002408 <main+0x468>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	226c      	movs	r2, #108	; 0x6c
 800232c:	2111      	movs	r1, #17
 800232e:	4618      	mov	r0, r3
 8002330:	f003 fadf 	bl	80058f2 <BSP_GYRO_Write_Reg>
  
  /* Initialize settings for Magnetometer settings (By default after reset is in in idle mode) */
  /* Register CFG_REG_A 0x60 = 0x8c */
  /* Register 0x61 = 0x02 */
  BSP_MAGNETO_Write_Reg(LIS2MDL_M_0_handle, 0x60, 0x8c);
 8002334:	4b35      	ldr	r3, [pc, #212]	; (800240c <main+0x46c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	228c      	movs	r2, #140	; 0x8c
 800233a:	2160      	movs	r1, #96	; 0x60
 800233c:	4618      	mov	r0, r3
 800233e:	f003 fbb7 	bl	8005ab0 <BSP_MAGNETO_Write_Reg>
  BSP_MAGNETO_Write_Reg(LIS2MDL_M_0_handle, 0x61, 0x02);
 8002342:	4b32      	ldr	r3, [pc, #200]	; (800240c <main+0x46c>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2202      	movs	r2, #2
 8002348:	2161      	movs	r1, #97	; 0x61
 800234a:	4618      	mov	r0, r3
 800234c:	f003 fbb0 	bl	8005ab0 <BSP_MAGNETO_Write_Reg>
  
  /* Initialize Remote control*/
  init_remote_control();
 8002350:	f001 fbe0 	bl	8003b14 <init_remote_control>

  /* Initialize TIM2 for External Remocon RF receiver PWM Input*/
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8002354:	2100      	movs	r1, #0
 8002356:	482e      	ldr	r0, [pc, #184]	; (8002410 <main+0x470>)
 8002358:	f00d fd4e 	bl	800fdf8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_2);
 800235c:	2104      	movs	r1, #4
 800235e:	482c      	ldr	r0, [pc, #176]	; (8002410 <main+0x470>)
 8002360:	f00d fd4a 	bl	800fdf8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_3);
 8002364:	2108      	movs	r1, #8
 8002366:	482a      	ldr	r0, [pc, #168]	; (8002410 <main+0x470>)
 8002368:	f00d fd46 	bl	800fdf8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_4);
 800236c:	210c      	movs	r1, #12
 800236e:	4828      	ldr	r0, [pc, #160]	; (8002410 <main+0x470>)
 8002370:	f00d fd42 	bl	800fdf8 <HAL_TIM_IC_Start_IT>

  /* Initialize TIM4 for Motors PWM Output*/
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_1);
 8002374:	2100      	movs	r1, #0
 8002376:	4827      	ldr	r0, [pc, #156]	; (8002414 <main+0x474>)
 8002378:	f00d fce0 	bl	800fd3c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_2);
 800237c:	2104      	movs	r1, #4
 800237e:	4825      	ldr	r0, [pc, #148]	; (8002414 <main+0x474>)
 8002380:	f00d fcdc 	bl	800fd3c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_3);
 8002384:	2108      	movs	r1, #8
 8002386:	4823      	ldr	r0, [pc, #140]	; (8002414 <main+0x474>)
 8002388:	f00d fcd8 	bl	800fd3c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4,TIM_CHANNEL_4);
 800238c:	210c      	movs	r1, #12
 800238e:	4821      	ldr	r0, [pc, #132]	; (8002414 <main+0x474>)
 8002390:	f00d fcd4 	bl	800fd3c <HAL_TIM_PWM_Start>

  /* Initialize General purpose TIM9 50Hz*/
  HAL_TIM_Base_Start_IT(&htim9);
 8002394:	4820      	ldr	r0, [pc, #128]	; (8002418 <main+0x478>)
 8002396:	f00d fc80 	bl	800fc9a <HAL_TIM_Base_Start_IT>

  /* Initialize PID and set Motor PWM to zero */
  PIDControlInit(&pid);
 800239a:	4820      	ldr	r0, [pc, #128]	; (800241c <main+0x47c>)
 800239c:	f7ff f9c6 	bl	800172c <PIDControlInit>
  set_motor_pwm_zero(&motor_pwm);
 80023a0:	481f      	ldr	r0, [pc, #124]	; (8002420 <main+0x480>)
 80023a2:	f001 fad9 	bl	8003958 <set_motor_pwm_zero>

  /* Setup a timer with 5ms interval */
  pid_interval = PID_SAMPLING_TIME*1000;
 80023a6:	2301      	movs	r3, #1
 80023a8:	82fb      	strh	r3, [r7, #22]
  SetupTimer(&tim, pid_interval);
 80023aa:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80023ae:	4619      	mov	r1, r3
 80023b0:	481c      	ldr	r0, [pc, #112]	; (8002424 <main+0x484>)
 80023b2:	f002 f8a5 	bl	8004500 <SetupTimer>

  /* Start timer */
  StartTimer(&tim);
 80023b6:	481b      	ldr	r0, [pc, #108]	; (8002424 <main+0x484>)
 80023b8:	f002 f8b9 	bl	800452e <StartTimer>
  ch = 0;
 80023bc:	4b1a      	ldr	r3, [pc, #104]	; (8002428 <main+0x488>)
 80023be:	2200      	movs	r2, #0
 80023c0:	701a      	strb	r2, [r3, #0]
  ch_flag = 0;
 80023c2:	4b1a      	ldr	r3, [pc, #104]	; (800242c <main+0x48c>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	701a      	strb	r2, [r3, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    if (tim9_event_flag == 1)
 80023c8:	4b19      	ldr	r3, [pc, #100]	; (8002430 <main+0x490>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	f040 81fb 	bne.w	80027c8 <main+0x828>
    {     // Timer9 event: frequency 50Hz
      tim9_event_flag = 0;
 80023d2:	4b17      	ldr	r3, [pc, #92]	; (8002430 <main+0x490>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]

      count1++;
 80023d8:	4b16      	ldr	r3, [pc, #88]	; (8002434 <main+0x494>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	4a15      	ldr	r2, [pc, #84]	; (8002434 <main+0x494>)
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	e029      	b.n	8002438 <main+0x498>
 80023e4:	20000810 	.word	0x20000810
 80023e8:	20000840 	.word	0x20000840
 80023ec:	20000900 	.word	0x20000900
 80023f0:	20000930 	.word	0x20000930
 80023f4:	2000075c 	.word	0x2000075c
 80023f8:	2000078c 	.word	0x2000078c
 80023fc:	080148e8 	.word	0x080148e8
 8002400:	20000694 	.word	0x20000694
 8002404:	45d02000 	.word	0x45d02000
 8002408:	20000698 	.word	0x20000698
 800240c:	2000069c 	.word	0x2000069c
 8002410:	200005a0 	.word	0x200005a0
 8002414:	200005dc 	.word	0x200005dc
 8002418:	20000618 	.word	0x20000618
 800241c:	200006c8 	.word	0x200006c8
 8002420:	20000a74 	.word	0x20000a74
 8002424:	20000b70 	.word	0x20000b70
 8002428:	200006b4 	.word	0x200006b4
 800242c:	200006b5 	.word	0x200006b5
 8002430:	200006b8 	.word	0x200006b8
 8002434:	20000a84 	.word	0x20000a84
           
      acc_ahrs.AXIS_X = 0;
 8002438:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <main+0x4d0>)
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
      acc_ahrs.AXIS_Y = 0;
 8002440:	4b0b      	ldr	r3, [pc, #44]	; (8002470 <main+0x4d0>)
 8002442:	f04f 0200 	mov.w	r2, #0
 8002446:	605a      	str	r2, [r3, #4]
      acc_ahrs.AXIS_Z = 0;
 8002448:	4b09      	ldr	r3, [pc, #36]	; (8002470 <main+0x4d0>)
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	609a      	str	r2, [r3, #8]
      gyro_ahrs.AXIS_X = 0;
 8002450:	4b08      	ldr	r3, [pc, #32]	; (8002474 <main+0x4d4>)
 8002452:	f04f 0200 	mov.w	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
      gyro_ahrs.AXIS_Y = 0;
 8002458:	4b06      	ldr	r3, [pc, #24]	; (8002474 <main+0x4d4>)
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	605a      	str	r2, [r3, #4]
      gyro_ahrs.AXIS_Z = 0;
 8002460:	4b04      	ldr	r3, [pc, #16]	; (8002474 <main+0x4d4>)
 8002462:	f04f 0200 	mov.w	r2, #0
 8002466:	609a      	str	r2, [r3, #8]

      for(i=0;i<FIFO_Order;i++)
 8002468:	2300      	movs	r3, #0
 800246a:	83fb      	strh	r3, [r7, #30]
 800246c:	e07a      	b.n	8002564 <main+0x5c4>
 800246e:	bf00      	nop
 8002470:	200008e8 	.word	0x200008e8
 8002474:	200009d8 	.word	0x200009d8
      {
        acc_ahrs.AXIS_X += acc_ahrs_FIFO[i].AXIS_X;
 8002478:	4bbf      	ldr	r3, [pc, #764]	; (8002778 <main+0x7d8>)
 800247a:	ed93 7a00 	vldr	s14, [r3]
 800247e:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002482:	49be      	ldr	r1, [pc, #760]	; (800277c <main+0x7dc>)
 8002484:	4613      	mov	r3, r2
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	4413      	add	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	440b      	add	r3, r1
 800248e:	edd3 7a00 	vldr	s15, [r3]
 8002492:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002496:	4bb8      	ldr	r3, [pc, #736]	; (8002778 <main+0x7d8>)
 8002498:	edc3 7a00 	vstr	s15, [r3]
        acc_ahrs.AXIS_Y += acc_ahrs_FIFO[i].AXIS_Y;
 800249c:	4bb6      	ldr	r3, [pc, #728]	; (8002778 <main+0x7d8>)
 800249e:	ed93 7a01 	vldr	s14, [r3, #4]
 80024a2:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80024a6:	49b5      	ldr	r1, [pc, #724]	; (800277c <main+0x7dc>)
 80024a8:	4613      	mov	r3, r2
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	4413      	add	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	3304      	adds	r3, #4
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024bc:	4bae      	ldr	r3, [pc, #696]	; (8002778 <main+0x7d8>)
 80024be:	edc3 7a01 	vstr	s15, [r3, #4]
        acc_ahrs.AXIS_Z += acc_ahrs_FIFO[i].AXIS_Z;
 80024c2:	4bad      	ldr	r3, [pc, #692]	; (8002778 <main+0x7d8>)
 80024c4:	ed93 7a02 	vldr	s14, [r3, #8]
 80024c8:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80024cc:	49ab      	ldr	r1, [pc, #684]	; (800277c <main+0x7dc>)
 80024ce:	4613      	mov	r3, r2
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4413      	add	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	440b      	add	r3, r1
 80024d8:	3308      	adds	r3, #8
 80024da:	edd3 7a00 	vldr	s15, [r3]
 80024de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024e2:	4ba5      	ldr	r3, [pc, #660]	; (8002778 <main+0x7d8>)
 80024e4:	edc3 7a02 	vstr	s15, [r3, #8]
        gyro_ahrs.AXIS_X += gyro_ahrs_FIFO[i].AXIS_X;
 80024e8:	4ba5      	ldr	r3, [pc, #660]	; (8002780 <main+0x7e0>)
 80024ea:	ed93 7a00 	vldr	s14, [r3]
 80024ee:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80024f2:	49a4      	ldr	r1, [pc, #656]	; (8002784 <main+0x7e4>)
 80024f4:	4613      	mov	r3, r2
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	4413      	add	r3, r2
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	440b      	add	r3, r1
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002506:	4b9e      	ldr	r3, [pc, #632]	; (8002780 <main+0x7e0>)
 8002508:	edc3 7a00 	vstr	s15, [r3]
        gyro_ahrs.AXIS_Y += gyro_ahrs_FIFO[i].AXIS_Y;
 800250c:	4b9c      	ldr	r3, [pc, #624]	; (8002780 <main+0x7e0>)
 800250e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002512:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8002516:	499b      	ldr	r1, [pc, #620]	; (8002784 <main+0x7e4>)
 8002518:	4613      	mov	r3, r2
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4413      	add	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	440b      	add	r3, r1
 8002522:	3304      	adds	r3, #4
 8002524:	edd3 7a00 	vldr	s15, [r3]
 8002528:	ee77 7a27 	vadd.f32	s15, s14, s15
 800252c:	4b94      	ldr	r3, [pc, #592]	; (8002780 <main+0x7e0>)
 800252e:	edc3 7a01 	vstr	s15, [r3, #4]
        gyro_ahrs.AXIS_Z += gyro_ahrs_FIFO[i].AXIS_Z;
 8002532:	4b93      	ldr	r3, [pc, #588]	; (8002780 <main+0x7e0>)
 8002534:	ed93 7a02 	vldr	s14, [r3, #8]
 8002538:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800253c:	4991      	ldr	r1, [pc, #580]	; (8002784 <main+0x7e4>)
 800253e:	4613      	mov	r3, r2
 8002540:	005b      	lsls	r3, r3, #1
 8002542:	4413      	add	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	440b      	add	r3, r1
 8002548:	3308      	adds	r3, #8
 800254a:	edd3 7a00 	vldr	s15, [r3]
 800254e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002552:	4b8b      	ldr	r3, [pc, #556]	; (8002780 <main+0x7e0>)
 8002554:	edc3 7a02 	vstr	s15, [r3, #8]
      for(i=0;i<FIFO_Order;i++)
 8002558:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800255c:	b29b      	uxth	r3, r3
 800255e:	3301      	adds	r3, #1
 8002560:	b29b      	uxth	r3, r3
 8002562:	83fb      	strh	r3, [r7, #30]
 8002564:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002568:	2b04      	cmp	r3, #4
 800256a:	dd85      	ble.n	8002478 <main+0x4d8>
      }

      acc_ahrs.AXIS_X *=FIFO_Order_Recip;
 800256c:	4b82      	ldr	r3, [pc, #520]	; (8002778 <main+0x7d8>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4618      	mov	r0, r3
 8002572:	f7fd ffe9 	bl	8000548 <__aeabi_f2d>
 8002576:	a37e      	add	r3, pc, #504	; (adr r3, 8002770 <main+0x7d0>)
 8002578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257c:	f7fe f83c 	bl	80005f8 <__aeabi_dmul>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	f7fe fb0e 	bl	8000ba8 <__aeabi_d2f>
 800258c:	4603      	mov	r3, r0
 800258e:	4a7a      	ldr	r2, [pc, #488]	; (8002778 <main+0x7d8>)
 8002590:	6013      	str	r3, [r2, #0]
      acc_ahrs.AXIS_Y *=FIFO_Order_Recip;
 8002592:	4b79      	ldr	r3, [pc, #484]	; (8002778 <main+0x7d8>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4618      	mov	r0, r3
 8002598:	f7fd ffd6 	bl	8000548 <__aeabi_f2d>
 800259c:	a374      	add	r3, pc, #464	; (adr r3, 8002770 <main+0x7d0>)
 800259e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a2:	f7fe f829 	bl	80005f8 <__aeabi_dmul>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4610      	mov	r0, r2
 80025ac:	4619      	mov	r1, r3
 80025ae:	f7fe fafb 	bl	8000ba8 <__aeabi_d2f>
 80025b2:	4603      	mov	r3, r0
 80025b4:	4a70      	ldr	r2, [pc, #448]	; (8002778 <main+0x7d8>)
 80025b6:	6053      	str	r3, [r2, #4]
      acc_ahrs.AXIS_Z *=FIFO_Order_Recip;
 80025b8:	4b6f      	ldr	r3, [pc, #444]	; (8002778 <main+0x7d8>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd ffc3 	bl	8000548 <__aeabi_f2d>
 80025c2:	a36b      	add	r3, pc, #428	; (adr r3, 8002770 <main+0x7d0>)
 80025c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c8:	f7fe f816 	bl	80005f8 <__aeabi_dmul>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4610      	mov	r0, r2
 80025d2:	4619      	mov	r1, r3
 80025d4:	f7fe fae8 	bl	8000ba8 <__aeabi_d2f>
 80025d8:	4603      	mov	r3, r0
 80025da:	4a67      	ldr	r2, [pc, #412]	; (8002778 <main+0x7d8>)
 80025dc:	6093      	str	r3, [r2, #8]
      gyro_ahrs.AXIS_X *=FIFO_Order_Recip;
 80025de:	4b68      	ldr	r3, [pc, #416]	; (8002780 <main+0x7e0>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fd ffb0 	bl	8000548 <__aeabi_f2d>
 80025e8:	a361      	add	r3, pc, #388	; (adr r3, 8002770 <main+0x7d0>)
 80025ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ee:	f7fe f803 	bl	80005f8 <__aeabi_dmul>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4610      	mov	r0, r2
 80025f8:	4619      	mov	r1, r3
 80025fa:	f7fe fad5 	bl	8000ba8 <__aeabi_d2f>
 80025fe:	4603      	mov	r3, r0
 8002600:	4a5f      	ldr	r2, [pc, #380]	; (8002780 <main+0x7e0>)
 8002602:	6013      	str	r3, [r2, #0]
      gyro_ahrs.AXIS_Y *=FIFO_Order_Recip;
 8002604:	4b5e      	ldr	r3, [pc, #376]	; (8002780 <main+0x7e0>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	4618      	mov	r0, r3
 800260a:	f7fd ff9d 	bl	8000548 <__aeabi_f2d>
 800260e:	a358      	add	r3, pc, #352	; (adr r3, 8002770 <main+0x7d0>)
 8002610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002614:	f7fd fff0 	bl	80005f8 <__aeabi_dmul>
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	4610      	mov	r0, r2
 800261e:	4619      	mov	r1, r3
 8002620:	f7fe fac2 	bl	8000ba8 <__aeabi_d2f>
 8002624:	4603      	mov	r3, r0
 8002626:	4a56      	ldr	r2, [pc, #344]	; (8002780 <main+0x7e0>)
 8002628:	6053      	str	r3, [r2, #4]
      gyro_ahrs.AXIS_Z *=FIFO_Order_Recip;
 800262a:	4b55      	ldr	r3, [pc, #340]	; (8002780 <main+0x7e0>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	4618      	mov	r0, r3
 8002630:	f7fd ff8a 	bl	8000548 <__aeabi_f2d>
 8002634:	a34e      	add	r3, pc, #312	; (adr r3, 8002770 <main+0x7d0>)
 8002636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263a:	f7fd ffdd 	bl	80005f8 <__aeabi_dmul>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4610      	mov	r0, r2
 8002644:	4619      	mov	r1, r3
 8002646:	f7fe faaf 	bl	8000ba8 <__aeabi_d2f>
 800264a:	4603      	mov	r3, r0
 800264c:	4a4c      	ldr	r2, [pc, #304]	; (8002780 <main+0x7e0>)
 800264e:	6093      	str	r3, [r2, #8]

      acc_fil_int.AXIS_X = acc_ahrs.AXIS_X;
 8002650:	4b49      	ldr	r3, [pc, #292]	; (8002778 <main+0x7d8>)
 8002652:	edd3 7a00 	vldr	s15, [r3]
 8002656:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800265a:	ee17 2a90 	vmov	r2, s15
 800265e:	4b4a      	ldr	r3, [pc, #296]	; (8002788 <main+0x7e8>)
 8002660:	601a      	str	r2, [r3, #0]
      acc_fil_int.AXIS_Y = acc_ahrs.AXIS_Y;
 8002662:	4b45      	ldr	r3, [pc, #276]	; (8002778 <main+0x7d8>)
 8002664:	edd3 7a01 	vldr	s15, [r3, #4]
 8002668:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800266c:	ee17 2a90 	vmov	r2, s15
 8002670:	4b45      	ldr	r3, [pc, #276]	; (8002788 <main+0x7e8>)
 8002672:	605a      	str	r2, [r3, #4]
      acc_fil_int.AXIS_Z = acc_ahrs.AXIS_Z;
 8002674:	4b40      	ldr	r3, [pc, #256]	; (8002778 <main+0x7d8>)
 8002676:	edd3 7a02 	vldr	s15, [r3, #8]
 800267a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800267e:	ee17 2a90 	vmov	r2, s15
 8002682:	4b41      	ldr	r3, [pc, #260]	; (8002788 <main+0x7e8>)
 8002684:	609a      	str	r2, [r3, #8]
      gyro_fil_int.AXIS_X = gyro_ahrs.AXIS_X;
 8002686:	4b3e      	ldr	r3, [pc, #248]	; (8002780 <main+0x7e0>)
 8002688:	edd3 7a00 	vldr	s15, [r3]
 800268c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002690:	ee17 2a90 	vmov	r2, s15
 8002694:	4b3d      	ldr	r3, [pc, #244]	; (800278c <main+0x7ec>)
 8002696:	601a      	str	r2, [r3, #0]
      gyro_fil_int.AXIS_Y = gyro_ahrs.AXIS_Y;
 8002698:	4b39      	ldr	r3, [pc, #228]	; (8002780 <main+0x7e0>)
 800269a:	edd3 7a01 	vldr	s15, [r3, #4]
 800269e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026a2:	ee17 2a90 	vmov	r2, s15
 80026a6:	4b39      	ldr	r3, [pc, #228]	; (800278c <main+0x7ec>)
 80026a8:	605a      	str	r2, [r3, #4]
      gyro_fil_int.AXIS_Z = gyro_ahrs.AXIS_Z;
 80026aa:	4b35      	ldr	r3, [pc, #212]	; (8002780 <main+0x7e0>)
 80026ac:	edd3 7a02 	vldr	s15, [r3, #8]
 80026b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026b4:	ee17 2a90 	vmov	r2, s15
 80026b8:	4b34      	ldr	r3, [pc, #208]	; (800278c <main+0x7ec>)
 80026ba:	609a      	str	r2, [r3, #8]


      //PRINTF("%f %f %f %f\n", acc_ahrs.AXIS_X, acc_ahrs.AXIS_Y, gyro_ahrs.AXIS_X, gyro_ahrs.AXIS_Y);

      // AHRS update, quaternion & true gyro data are stored in ahrs
      ahrs_fusion_ag(&acc_ahrs, &gyro_ahrs, &ahrs);
 80026bc:	4a34      	ldr	r2, [pc, #208]	; (8002790 <main+0x7f0>)
 80026be:	4930      	ldr	r1, [pc, #192]	; (8002780 <main+0x7e0>)
 80026c0:	482d      	ldr	r0, [pc, #180]	; (8002778 <main+0x7d8>)
 80026c2:	f7fe fca5 	bl	8001010 <ahrs_fusion_ag>

      // Calculate euler angle drone
      QuaternionToEuler(&ahrs.q, &euler_ahrs);
 80026c6:	4933      	ldr	r1, [pc, #204]	; (8002794 <main+0x7f4>)
 80026c8:	4831      	ldr	r0, [pc, #196]	; (8002790 <main+0x7f0>)
 80026ca:	f001 f95f 	bl	800398c <QuaternionToEuler>

      // Get target euler angle from remote control
      GetTargetEulerAngle(&euler_rc, &euler_ahrs);
 80026ce:	4931      	ldr	r1, [pc, #196]	; (8002794 <main+0x7f4>)
 80026d0:	4831      	ldr	r0, [pc, #196]	; (8002798 <main+0x7f8>)
 80026d2:	f001 fbfd 	bl	8003ed0 <GetTargetEulerAngle>


      if(gTHR<MIN_THR)
 80026d6:	4b31      	ldr	r3, [pc, #196]	; (800279c <main+0x7fc>)
 80026d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80026dc:	2bc7      	cmp	r3, #199	; 0xc7
 80026de:	dc07      	bgt.n	80026f0 <main+0x750>
      {
        euler_ahrs_offset.thx = 0;
 80026e0:	4b2f      	ldr	r3, [pc, #188]	; (80027a0 <main+0x800>)
 80026e2:	f04f 0200 	mov.w	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
        euler_ahrs_offset.thy = 0;
 80026e8:	4b2d      	ldr	r3, [pc, #180]	; (80027a0 <main+0x800>)
 80026ea:	f04f 0200 	mov.w	r2, #0
 80026ee:	605a      	str	r2, [r3, #4]
      }

      Fly_origin.X_Degree = (int16_t)(euler_ahrs.thx * 5730);
 80026f0:	4b28      	ldr	r3, [pc, #160]	; (8002794 <main+0x7f4>)
 80026f2:	edd3 7a00 	vldr	s15, [r3]
 80026f6:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80027a4 <main+0x804>
 80026fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002702:	ee17 3a90 	vmov	r3, s15
 8002706:	b21a      	sxth	r2, r3
 8002708:	4b27      	ldr	r3, [pc, #156]	; (80027a8 <main+0x808>)
 800270a:	801a      	strh	r2, [r3, #0]
      Fly_origin.Y_Degree = (int16_t)(euler_ahrs.thy * 5730);
 800270c:	4b21      	ldr	r3, [pc, #132]	; (8002794 <main+0x7f4>)
 800270e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002712:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80027a4 <main+0x804>
 8002716:	ee67 7a87 	vmul.f32	s15, s15, s14
 800271a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800271e:	ee17 3a90 	vmov	r3, s15
 8002722:	b21a      	sxth	r2, r3
 8002724:	4b20      	ldr	r3, [pc, #128]	; (80027a8 <main+0x808>)
 8002726:	805a      	strh	r2, [r3, #2]
      Fly_origin.Z_Degree = (int16_t)(euler_ahrs.thz * 5730);
 8002728:	4b1a      	ldr	r3, [pc, #104]	; (8002794 <main+0x7f4>)
 800272a:	edd3 7a02 	vldr	s15, [r3, #8]
 800272e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80027a4 <main+0x804>
 8002732:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800273a:	ee17 3a90 	vmov	r3, s15
 800273e:	b21a      	sxth	r2, r3
 8002740:	4b19      	ldr	r3, [pc, #100]	; (80027a8 <main+0x808>)
 8002742:	809a      	strh	r2, [r3, #4]


      if(gTHR<MIN_THR)
 8002744:	4b15      	ldr	r3, [pc, #84]	; (800279c <main+0x7fc>)
 8002746:	f9b3 3000 	ldrsh.w	r3, [r3]
 800274a:	2bc7      	cmp	r3, #199	; 0xc7
 800274c:	dc07      	bgt.n	800275e <main+0x7be>
      {
        euler_rc.thz = 0;
 800274e:	4b12      	ldr	r3, [pc, #72]	; (8002798 <main+0x7f8>)
 8002750:	f04f 0200 	mov.w	r2, #0
 8002754:	609a      	str	r2, [r3, #8]
        euler_ahrs.thz = 0;
 8002756:	4b0f      	ldr	r3, [pc, #60]	; (8002794 <main+0x7f4>)
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	609a      	str	r2, [r3, #8]
      }

      euler_rc_fil.thx = euler_rc.thx;
 800275e:	4b0e      	ldr	r3, [pc, #56]	; (8002798 <main+0x7f8>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a12      	ldr	r2, [pc, #72]	; (80027ac <main+0x80c>)
 8002764:	6013      	str	r3, [r2, #0]
      euler_rc_fil.thy = euler_rc.thy;
 8002766:	4b0c      	ldr	r3, [pc, #48]	; (8002798 <main+0x7f8>)
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	e021      	b.n	80027b0 <main+0x810>
 800276c:	f3af 8000 	nop.w
 8002770:	9999999a 	.word	0x9999999a
 8002774:	3fc99999 	.word	0x3fc99999
 8002778:	200008e8 	.word	0x200008e8
 800277c:	20000870 	.word	0x20000870
 8002780:	200009d8 	.word	0x200009d8
 8002784:	20000960 	.word	0x20000960
 8002788:	200007e0 	.word	0x200007e0
 800278c:	200007ec 	.word	0x200007ec
 8002790:	20000a8c 	.word	0x20000a8c
 8002794:	20000744 	.word	0x20000744
 8002798:	20000738 	.word	0x20000738
 800279c:	20000b1c 	.word	0x20000b1c
 80027a0:	20000a20 	.word	0x20000a20
 80027a4:	45b31000 	.word	0x45b31000
 80027a8:	20000a48 	.word	0x20000a48
 80027ac:	20000750 	.word	0x20000750
 80027b0:	4a59      	ldr	r2, [pc, #356]	; (8002918 <main+0x978>)
 80027b2:	6053      	str	r3, [r2, #4]
      euler_rc_fil.thz = euler_rc.thz;
 80027b4:	4b59      	ldr	r3, [pc, #356]	; (800291c <main+0x97c>)
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	4a57      	ldr	r2, [pc, #348]	; (8002918 <main+0x978>)
 80027ba:	6093      	str	r3, [r2, #8]

      FlightControlPID_OuterLoop(&euler_rc_fil, &euler_ahrs, &ahrs, &pid);
 80027bc:	4b58      	ldr	r3, [pc, #352]	; (8002920 <main+0x980>)
 80027be:	4a59      	ldr	r2, [pc, #356]	; (8002924 <main+0x984>)
 80027c0:	4959      	ldr	r1, [pc, #356]	; (8002928 <main+0x988>)
 80027c2:	4855      	ldr	r0, [pc, #340]	; (8002918 <main+0x978>)
 80027c4:	f7ff f82c 	bl	8001820 <FlightControlPID_OuterLoop>

    }

  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == GPIO_PIN_SET)
 80027c8:	2102      	movs	r1, #2
 80027ca:	4858      	ldr	r0, [pc, #352]	; (800292c <main+0x98c>)
 80027cc:	f00b fd74 	bl	800e2b8 <HAL_GPIO_ReadPin>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d102      	bne.n	80027dc <main+0x83c>
  {
    ch_flag = 1;
 80027d6:	4b56      	ldr	r3, [pc, #344]	; (8002930 <main+0x990>)
 80027d8:	2201      	movs	r2, #1
 80027da:	701a      	strb	r2, [r3, #0]
  }

  if (isTimerEventExist(&tim))    // Check if a timer event is present
 80027dc:	4855      	ldr	r0, [pc, #340]	; (8002934 <main+0x994>)
 80027de:	f001 fee5 	bl	80045ac <isTimerEventExist>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d033      	beq.n	8002850 <main+0x8b0>
  {

        ClearTimer(&tim);           // Clear current event;
 80027e8:	4852      	ldr	r0, [pc, #328]	; (8002934 <main+0x994>)
 80027ea:	f001 feb3 	bl	8004554 <ClearTimer>

        count2++;
 80027ee:	4b52      	ldr	r3, [pc, #328]	; (8002938 <main+0x998>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	3301      	adds	r3, #1
 80027f4:	4a50      	ldr	r2, [pc, #320]	; (8002938 <main+0x998>)
 80027f6:	6013      	str	r3, [r2, #0]

        mytimcnt++;
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	3301      	adds	r3, #1
 80027fc:	61bb      	str	r3, [r7, #24]
        if (rc_connection_flag && rc_enable_motor)
 80027fe:	4b4f      	ldr	r3, [pc, #316]	; (800293c <main+0x99c>)
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d014      	beq.n	8002830 <main+0x890>
 8002806:	4b4e      	ldr	r3, [pc, #312]	; (8002940 <main+0x9a0>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d010      	beq.n	8002830 <main+0x890>
        {
          if (mytimcnt%50 == 0)
 800280e:	69ba      	ldr	r2, [r7, #24]
 8002810:	4b4c      	ldr	r3, [pc, #304]	; (8002944 <main+0x9a4>)
 8002812:	fb83 1302 	smull	r1, r3, r3, r2
 8002816:	1119      	asrs	r1, r3, #4
 8002818:	17d3      	asrs	r3, r2, #31
 800281a:	1acb      	subs	r3, r1, r3
 800281c:	2132      	movs	r1, #50	; 0x32
 800281e:	fb01 f303 	mul.w	r3, r1, r3
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b00      	cmp	r3, #0
 8002826:	d113      	bne.n	8002850 <main+0x8b0>
          BSP_LED_On(LED2);
 8002828:	2001      	movs	r0, #1
 800282a:	f002 f8bb 	bl	80049a4 <BSP_LED_On>
          if (mytimcnt%50 == 0)
 800282e:	e00f      	b.n	8002850 <main+0x8b0>
        }
        else
        {
          if (mytimcnt%50 == 0)
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4b44      	ldr	r3, [pc, #272]	; (8002944 <main+0x9a4>)
 8002834:	fb83 1302 	smull	r1, r3, r3, r2
 8002838:	1119      	asrs	r1, r3, #4
 800283a:	17d3      	asrs	r3, r2, #31
 800283c:	1acb      	subs	r3, r1, r3
 800283e:	2132      	movs	r1, #50	; 0x32
 8002840:	fb01 f303 	mul.w	r3, r1, r3
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	2b00      	cmp	r3, #0
 8002848:	d102      	bne.n	8002850 <main+0x8b0>
            BSP_LED_Toggle(LED2);
 800284a:	2001      	movs	r0, #1
 800284c:	f002 f8de 	bl	8004a0c <BSP_LED_Toggle>
        }
    }
  
    /* Added for debug on UART*/
    /* Remocon ELE, AIL, RUD, THR, Motor1_pwm, AHRS Euler angle x and y axis */
    PRINTF("%d\t%d\t%d\t%d\t%f\t%f\t%f\t%f\t%f\n", gELE, gAIL, gRUD, gTHR, motor_pwm.motor1_pwm, euler_ahrs.thx * 57.3, euler_ahrs.thy * 57.3, euler_rc.thx * 57.3, euler_rc.thy * 57.3);
 8002850:	4b3d      	ldr	r3, [pc, #244]	; (8002948 <main+0x9a8>)
 8002852:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	4b3c      	ldr	r3, [pc, #240]	; (800294c <main+0x9ac>)
 800285a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800285e:	60bb      	str	r3, [r7, #8]
 8002860:	4b3b      	ldr	r3, [pc, #236]	; (8002950 <main+0x9b0>)
 8002862:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002866:	607b      	str	r3, [r7, #4]
 8002868:	4b3a      	ldr	r3, [pc, #232]	; (8002954 <main+0x9b4>)
 800286a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800286e:	461e      	mov	r6, r3
 8002870:	4b39      	ldr	r3, [pc, #228]	; (8002958 <main+0x9b8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7fd fe67 	bl	8000548 <__aeabi_f2d>
 800287a:	4604      	mov	r4, r0
 800287c:	460d      	mov	r5, r1
 800287e:	4b2a      	ldr	r3, [pc, #168]	; (8002928 <main+0x988>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4618      	mov	r0, r3
 8002884:	f7fd fe60 	bl	8000548 <__aeabi_f2d>
 8002888:	a321      	add	r3, pc, #132	; (adr r3, 8002910 <main+0x970>)
 800288a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288e:	f7fd feb3 	bl	80005f8 <__aeabi_dmul>
 8002892:	4602      	mov	r2, r0
 8002894:	460b      	mov	r3, r1
 8002896:	ec43 2b18 	vmov	d8, r2, r3
 800289a:	4b23      	ldr	r3, [pc, #140]	; (8002928 <main+0x988>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	4618      	mov	r0, r3
 80028a0:	f7fd fe52 	bl	8000548 <__aeabi_f2d>
 80028a4:	a31a      	add	r3, pc, #104	; (adr r3, 8002910 <main+0x970>)
 80028a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028aa:	f7fd fea5 	bl	80005f8 <__aeabi_dmul>
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	4692      	mov	sl, r2
 80028b4:	469b      	mov	fp, r3
 80028b6:	4b19      	ldr	r3, [pc, #100]	; (800291c <main+0x97c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fd fe44 	bl	8000548 <__aeabi_f2d>
 80028c0:	a313      	add	r3, pc, #76	; (adr r3, 8002910 <main+0x970>)
 80028c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c6:	f7fd fe97 	bl	80005f8 <__aeabi_dmul>
 80028ca:	4602      	mov	r2, r0
 80028cc:	460b      	mov	r3, r1
 80028ce:	4690      	mov	r8, r2
 80028d0:	4699      	mov	r9, r3
 80028d2:	4b12      	ldr	r3, [pc, #72]	; (800291c <main+0x97c>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7fd fe36 	bl	8000548 <__aeabi_f2d>
 80028dc:	a30c      	add	r3, pc, #48	; (adr r3, 8002910 <main+0x970>)
 80028de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e2:	f7fd fe89 	bl	80005f8 <__aeabi_dmul>
 80028e6:	4602      	mov	r2, r0
 80028e8:	460b      	mov	r3, r1
 80028ea:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80028ee:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80028f2:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80028f6:	ed8d 8b04 	vstr	d8, [sp, #16]
 80028fa:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80028fe:	9600      	str	r6, [sp, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	68ba      	ldr	r2, [r7, #8]
 8002904:	68f9      	ldr	r1, [r7, #12]
 8002906:	4815      	ldr	r0, [pc, #84]	; (800295c <main+0x9bc>)
 8002908:	f7fe feda 	bl	80016c0 <myprintf>
    if (tim9_event_flag == 1)
 800290c:	e55c      	b.n	80023c8 <main+0x428>
 800290e:	bf00      	nop
 8002910:	66666666 	.word	0x66666666
 8002914:	404ca666 	.word	0x404ca666
 8002918:	20000750 	.word	0x20000750
 800291c:	20000738 	.word	0x20000738
 8002920:	200006c8 	.word	0x200006c8
 8002924:	20000a8c 	.word	0x20000a8c
 8002928:	20000744 	.word	0x20000744
 800292c:	40020000 	.word	0x40020000
 8002930:	200006b5 	.word	0x200006b5
 8002934:	20000b70 	.word	0x20000b70
 8002938:	20000a88 	.word	0x20000a88
 800293c:	20000ae0 	.word	0x20000ae0
 8002940:	200006a8 	.word	0x200006a8
 8002944:	51eb851f 	.word	0x51eb851f
 8002948:	20000b1a 	.word	0x20000b1a
 800294c:	20000b18 	.word	0x20000b18
 8002950:	20000b1e 	.word	0x20000b1e
 8002954:	20000b1c 	.word	0x20000b1c
 8002958:	20000a74 	.word	0x20000a74
 800295c:	08014910 	.word	0x08014910

08002960 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b094      	sub	sp, #80	; 0x50
 8002964:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	60bb      	str	r3, [r7, #8]
 800296a:	4b2e      	ldr	r3, [pc, #184]	; (8002a24 <SystemClock_Config+0xc4>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	4a2d      	ldr	r2, [pc, #180]	; (8002a24 <SystemClock_Config+0xc4>)
 8002970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002974:	6413      	str	r3, [r2, #64]	; 0x40
 8002976:	4b2b      	ldr	r3, [pc, #172]	; (8002a24 <SystemClock_Config+0xc4>)
 8002978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800297e:	60bb      	str	r3, [r7, #8]
 8002980:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002982:	2300      	movs	r3, #0
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	4b28      	ldr	r3, [pc, #160]	; (8002a28 <SystemClock_Config+0xc8>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800298e:	4a26      	ldr	r2, [pc, #152]	; (8002a28 <SystemClock_Config+0xc8>)
 8002990:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002994:	6013      	str	r3, [r2, #0]
 8002996:	4b24      	ldr	r3, [pc, #144]	; (8002a28 <SystemClock_Config+0xc8>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800299e:	607b      	str	r3, [r7, #4]
 80029a0:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029a2:	2301      	movs	r3, #1
 80029a4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029ac:	2302      	movs	r3, #2
 80029ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80029b0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029b4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80029b6:	2310      	movs	r3, #16
 80029b8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80029ba:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80029be:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80029c0:	2304      	movs	r3, #4
 80029c2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80029c4:	2307      	movs	r3, #7
 80029c6:	64fb      	str	r3, [r7, #76]	; 0x4c

  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80029c8:	f107 0320 	add.w	r3, r7, #32
 80029cc:	4618      	mov	r0, r3
 80029ce:	f00c fb97 	bl	800f100 <HAL_RCC_OscConfig>
  
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029d2:	230f      	movs	r3, #15
 80029d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029d6:	2302      	movs	r3, #2
 80029d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029da:	2300      	movs	r3, #0
 80029dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80029de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61fb      	str	r3, [r7, #28]
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2);
 80029e8:	f107 030c 	add.w	r3, r7, #12
 80029ec:	2102      	movs	r1, #2
 80029ee:	4618      	mov	r0, r3
 80029f0:	f00c fdde 	bl	800f5b0 <HAL_RCC_ClockConfig>

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80029f4:	f00c ff6e 	bl	800f8d4 <HAL_RCC_GetHCLKFreq>
 80029f8:	4603      	mov	r3, r0
 80029fa:	4a0c      	ldr	r2, [pc, #48]	; (8002a2c <SystemClock_Config+0xcc>)
 80029fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002a00:	099b      	lsrs	r3, r3, #6
 8002a02:	4618      	mov	r0, r3
 8002a04:	f00b fa83 	bl	800df0e <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002a08:	2004      	movs	r0, #4
 8002a0a:	f00b fa8d 	bl	800df28 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2100      	movs	r1, #0
 8002a12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a16:	f00b fa50 	bl	800deba <HAL_NVIC_SetPriority>

  
}
 8002a1a:	bf00      	nop
 8002a1c:	3750      	adds	r7, #80	; 0x50
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40023800 	.word	0x40023800
 8002a28:	40007000 	.word	0x40007000
 8002a2c:	10624dd3 	.word	0x10624dd3

08002a30 <MX_ADC1_Init>:

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    */
  hadc1.Instance = ADC1;
 8002a36:	4b1a      	ldr	r3, [pc, #104]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a38:	4a1a      	ldr	r2, [pc, #104]	; (8002aa4 <MX_ADC1_Init+0x74>)
 8002a3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCKPRESCALER_PCLK_DIV4;
 8002a3c:	4b18      	ldr	r3, [pc, #96]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a3e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002a42:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION12b;
 8002a44:	4b16      	ldr	r3, [pc, #88]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002a4a:	4b15      	ldr	r3, [pc, #84]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002a50:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a56:	4b12      	ldr	r3, [pc, #72]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a5c:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002a62:	4b0f      	ldr	r3, [pc, #60]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002a68:	4b0d      	ldr	r3, [pc, #52]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002a6e:	4b0c      	ldr	r3, [pc, #48]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = EOC_SINGLE_CONV;
 8002a74:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a76:	2201      	movs	r2, #1
 8002a78:	615a      	str	r2, [r3, #20]
  HAL_ADC_Init(&hadc1);
 8002a7a:	4809      	ldr	r0, [pc, #36]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a7c:	f00a fedf 	bl	800d83e <HAL_ADC_Init>

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8002a80:	2309      	movs	r3, #9
 8002a82:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002a84:	2301      	movs	r3, #1
 8002a86:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	60bb      	str	r3, [r7, #8]
  HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002a8c:	463b      	mov	r3, r7
 8002a8e:	4619      	mov	r1, r3
 8002a90:	4803      	ldr	r0, [pc, #12]	; (8002aa0 <MX_ADC1_Init+0x70>)
 8002a92:	f00a ff17 	bl	800d8c4 <HAL_ADC_ConfigChannel>

}
 8002a96:	bf00      	nop
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	200004a8 	.word	0x200004a8
 8002aa4:	40012000 	.word	0x40012000

08002aa8 <MX_TIM2_Init>:

}

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b08a      	sub	sp, #40	; 0x28
 8002aac:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim2.Instance = TIM2;
 8002aae:	4b27      	ldr	r3, [pc, #156]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002ab0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ab4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20;
 8002ab6:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002ab8:	2214      	movs	r2, #20
 8002aba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002abc:	4b23      	ldr	r3, [pc, #140]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 32767;
 8002ac2:	4b22      	ldr	r3, [pc, #136]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002ac4:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002ac8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aca:	4b20      	ldr	r3, [pc, #128]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim2);
 8002ad0:	481e      	ldr	r0, [pc, #120]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002ad2:	f00d f8b7 	bl	800fc44 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ad6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ada:	61bb      	str	r3, [r7, #24]
  HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8002adc:	f107 0318 	add.w	r3, r7, #24
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	481a      	ldr	r0, [pc, #104]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002ae4:	f00d fc52 	bl	801038c <HAL_TIM_ConfigClockSource>

  HAL_TIM_IC_Init(&htim2);
 8002ae8:	4818      	ldr	r0, [pc, #96]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002aea:	f00d f94f 	bl	800fd8c <HAL_TIM_IC_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aee:	2300      	movs	r3, #0
 8002af0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
  HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 8002af6:	f107 0310 	add.w	r3, r7, #16
 8002afa:	4619      	mov	r1, r3
 8002afc:	4813      	ldr	r0, [pc, #76]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002afe:	f00e f96a 	bl	8010dd6 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002b02:	230a      	movs	r3, #10
 8002b04:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002b06:	2301      	movs	r3, #1
 8002b08:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60fb      	str	r3, [r7, #12]
  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1);
 8002b12:	463b      	mov	r3, r7
 8002b14:	2200      	movs	r2, #0
 8002b16:	4619      	mov	r1, r3
 8002b18:	480c      	ldr	r0, [pc, #48]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002b1a:	f00d fad5 	bl	80100c8 <HAL_TIM_IC_ConfigChannel>

  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2);
 8002b1e:	463b      	mov	r3, r7
 8002b20:	2204      	movs	r2, #4
 8002b22:	4619      	mov	r1, r3
 8002b24:	4809      	ldr	r0, [pc, #36]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002b26:	f00d facf 	bl	80100c8 <HAL_TIM_IC_ConfigChannel>

  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3);
 8002b2a:	463b      	mov	r3, r7
 8002b2c:	2208      	movs	r2, #8
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4806      	ldr	r0, [pc, #24]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002b32:	f00d fac9 	bl	80100c8 <HAL_TIM_IC_ConfigChannel>

  HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4);
 8002b36:	463b      	mov	r3, r7
 8002b38:	220c      	movs	r2, #12
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4803      	ldr	r0, [pc, #12]	; (8002b4c <MX_TIM2_Init+0xa4>)
 8002b3e:	f00d fac3 	bl	80100c8 <HAL_TIM_IC_ConfigChannel>

}
 8002b42:	bf00      	nop
 8002b44:	3728      	adds	r7, #40	; 0x28
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	200005a0 	.word	0x200005a0

08002b50 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b08e      	sub	sp, #56	; 0x38
 8002b54:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim4.Instance = TIM4;
 8002b56:	4b26      	ldr	r3, [pc, #152]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b58:	4a26      	ldr	r2, [pc, #152]	; (8002bf4 <MX_TIM4_Init+0xa4>)
 8002b5a:	601a      	str	r2, [r3, #0]
  #ifdef MOTOR_DC
    htim4.Init.Prescaler = 84;                                    /* DC motor configuration - Freq 494Hz*/
 8002b5c:	4b24      	ldr	r3, [pc, #144]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b5e:	2254      	movs	r2, #84	; 0x54
 8002b60:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b62:	4b23      	ldr	r3, [pc, #140]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 1999;                  
 8002b68:	4b21      	ldr	r3, [pc, #132]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b6a:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002b6e:	60da      	str	r2, [r3, #12]
    htim4.Init.Prescaler = 100;                                    /* ESC motor configuration - Freq 400Hz*/
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
    htim4.Init.Period = 2075;                                   
  #endif
                                       
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b70:	4b1f      	ldr	r3, [pc, #124]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim4);
 8002b76:	481e      	ldr	r0, [pc, #120]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b78:	f00d f864 	bl	800fc44 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig);
 8002b82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b86:	4619      	mov	r1, r3
 8002b88:	4819      	ldr	r0, [pc, #100]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b8a:	f00d fbff 	bl	801038c <HAL_TIM_ConfigClockSource>

  HAL_TIM_PWM_Init(&htim4);
 8002b8e:	4818      	ldr	r0, [pc, #96]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002b90:	f00d f89e 	bl	800fcd0 <HAL_TIM_PWM_Init>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b94:	2300      	movs	r3, #0
 8002b96:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig);
 8002b9c:	f107 0320 	add.w	r3, r7, #32
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4813      	ldr	r0, [pc, #76]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002ba4:	f00e f917 	bl	8010dd6 <HAL_TIMEx_MasterConfigSynchronization>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ba8:	2360      	movs	r3, #96	; 0x60
 8002baa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	617b      	str	r3, [r7, #20]
  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8002bb8:	1d3b      	adds	r3, r7, #4
 8002bba:	2200      	movs	r2, #0
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	480c      	ldr	r0, [pc, #48]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002bc0:	f00d fb1e 	bl	8010200 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4809      	ldr	r0, [pc, #36]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002bcc:	f00d fb18 	bl	8010200 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8002bd0:	1d3b      	adds	r3, r7, #4
 8002bd2:	2208      	movs	r2, #8
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4806      	ldr	r0, [pc, #24]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002bd8:	f00d fb12 	bl	8010200 <HAL_TIM_PWM_ConfigChannel>

  HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8002bdc:	1d3b      	adds	r3, r7, #4
 8002bde:	220c      	movs	r2, #12
 8002be0:	4619      	mov	r1, r3
 8002be2:	4803      	ldr	r0, [pc, #12]	; (8002bf0 <MX_TIM4_Init+0xa0>)
 8002be4:	f00d fb0c 	bl	8010200 <HAL_TIM_PWM_ConfigChannel>

}
 8002be8:	bf00      	nop
 8002bea:	3738      	adds	r7, #56	; 0x38
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	200005dc 	.word	0x200005dc
 8002bf4:	40000800 	.word	0x40000800

08002bf8 <MX_TIM9_Init>:

/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;

  htim9.Instance = TIM9;
 8002bfe:	4b0f      	ldr	r3, [pc, #60]	; (8002c3c <MX_TIM9_Init+0x44>)
 8002c00:	4a0f      	ldr	r2, [pc, #60]	; (8002c40 <MX_TIM9_Init+0x48>)
 8002c02:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 51;
 8002c04:	4b0d      	ldr	r3, [pc, #52]	; (8002c3c <MX_TIM9_Init+0x44>)
 8002c06:	2233      	movs	r2, #51	; 0x33
 8002c08:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c0a:	4b0c      	ldr	r3, [pc, #48]	; (8002c3c <MX_TIM9_Init+0x44>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1999;
 8002c10:	4b0a      	ldr	r3, [pc, #40]	; (8002c3c <MX_TIM9_Init+0x44>)
 8002c12:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8002c16:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c18:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <MX_TIM9_Init+0x44>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	611a      	str	r2, [r3, #16]
  HAL_TIM_Base_Init(&htim9);
 8002c1e:	4807      	ldr	r0, [pc, #28]	; (8002c3c <MX_TIM9_Init+0x44>)
 8002c20:	f00d f810 	bl	800fc44 <HAL_TIM_Base_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c28:	603b      	str	r3, [r7, #0]
  HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig);
 8002c2a:	463b      	mov	r3, r7
 8002c2c:	4619      	mov	r1, r3
 8002c2e:	4803      	ldr	r0, [pc, #12]	; (8002c3c <MX_TIM9_Init+0x44>)
 8002c30:	f00d fbac 	bl	801038c <HAL_TIM_ConfigClockSource>

}
 8002c34:	bf00      	nop
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	20000618 	.word	0x20000618
 8002c40:	40014000 	.word	0x40014000

08002c44 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002c48:	4b0e      	ldr	r3, [pc, #56]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c4a:	4a0f      	ldr	r2, [pc, #60]	; (8002c88 <MX_USART1_UART_Init+0x44>)
 8002c4c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c4e:	4b0d      	ldr	r3, [pc, #52]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c54:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c56:	4b0b      	ldr	r3, [pc, #44]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c5c:	4b09      	ldr	r3, [pc, #36]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c62:	4b08      	ldr	r3, [pc, #32]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c68:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c6a:	220c      	movs	r2, #12
 8002c6c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c6e:	4b05      	ldr	r3, [pc, #20]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c74:	4b03      	ldr	r3, [pc, #12]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	61da      	str	r2, [r3, #28]
  HAL_UART_Init(&huart1);
 8002c7a:	4802      	ldr	r0, [pc, #8]	; (8002c84 <MX_USART1_UART_Init+0x40>)
 8002c7c:	f00e f904 	bl	8010e88 <HAL_UART_Init>

}
 8002c80:	bf00      	nop
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20000654 	.word	0x20000654
 8002c88:	40011000 	.word	0x40011000

08002c8c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __GPIOC_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	60bb      	str	r3, [r7, #8]
 8002c96:	4b1d      	ldr	r3, [pc, #116]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	4a1c      	ldr	r2, [pc, #112]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002c9c:	f043 0304 	orr.w	r3, r3, #4
 8002ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ca2:	4b1a      	ldr	r3, [pc, #104]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	60bb      	str	r3, [r7, #8]
 8002cac:	68bb      	ldr	r3, [r7, #8]
  __GPIOA_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	607b      	str	r3, [r7, #4]
 8002cb2:	4b16      	ldr	r3, [pc, #88]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	4a15      	ldr	r2, [pc, #84]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbe:	4b13      	ldr	r3, [pc, #76]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	607b      	str	r3, [r7, #4]
 8002cc8:	687b      	ldr	r3, [r7, #4]
  __GPIOB_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	603b      	str	r3, [r7, #0]
 8002cce:	4b0f      	ldr	r3, [pc, #60]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	4a0e      	ldr	r2, [pc, #56]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002cd4:	f043 0302 	orr.w	r3, r3, #2
 8002cd8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cda:	4b0c      	ldr	r3, [pc, #48]	; (8002d0c <MX_GPIO_Init+0x80>)
 8002cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	603b      	str	r3, [r7, #0]
 8002ce4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002ce6:	2330      	movs	r3, #48	; 0x30
 8002ce8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002cea:	2311      	movs	r3, #17
 8002cec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf6:	f107 030c 	add.w	r3, r7, #12
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4804      	ldr	r0, [pc, #16]	; (8002d10 <MX_GPIO_Init+0x84>)
 8002cfe:	f00b f957 	bl	800dfb0 <HAL_GPIO_Init>

}
 8002d02:	bf00      	nop
 8002d04:	3720      	adds	r7, #32
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	40020400 	.word	0x40020400
 8002d14:	00000000 	.word	0x00000000

08002d18 <HAL_TIM_PeriodElapsedCallback>:
/*
 *  Handle Timer9 interrupt @ 800Hz
 *  Set the event flag and increase time index
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d18:	b5b0      	push	{r4, r5, r7, lr}
 8002d1a:	b088      	sub	sp, #32
 8002d1c:	af04      	add	r7, sp, #16
 8002d1e:	6078      	str	r0, [r7, #4]
  if(sensor_init_cali == 0)
 8002d20:	4ba1      	ldr	r3, [pc, #644]	; (8002fa8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f040 80d7 	bne.w	8002ed8 <HAL_TIM_PeriodElapsedCallback+0x1c0>
  {
    sensor_init_cali_count++;
 8002d2a:	4ba0      	ldr	r3, [pc, #640]	; (8002fac <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	4a9e      	ldr	r2, [pc, #632]	; (8002fac <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002d32:	6013      	str	r3, [r2, #0]

    if(sensor_init_cali_count > 800)
 8002d34:	4b9d      	ldr	r3, [pc, #628]	; (8002fac <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002d3c:	f340 80cc 	ble.w	8002ed8 <HAL_TIM_PeriodElapsedCallback+0x1c0>
    {
      // Read sensor data and prepare for specific coodinate system
      ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &pre);
 8002d40:	4b9b      	ldr	r3, [pc, #620]	; (8002fb0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002d42:	6818      	ldr	r0, [r3, #0]
 8002d44:	4b9b      	ldr	r3, [pc, #620]	; (8002fb4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002d46:	6819      	ldr	r1, [r3, #0]
 8002d48:	4b9b      	ldr	r3, [pc, #620]	; (8002fb8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	4b9b      	ldr	r3, [pc, #620]	; (8002fbc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4c9b      	ldr	r4, [pc, #620]	; (8002fc0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002d52:	9403      	str	r4, [sp, #12]
 8002d54:	4c9b      	ldr	r4, [pc, #620]	; (8002fc4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002d56:	9402      	str	r4, [sp, #8]
 8002d58:	4c9b      	ldr	r4, [pc, #620]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002d5a:	9401      	str	r4, [sp, #4]
 8002d5c:	4c9b      	ldr	r4, [pc, #620]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002d5e:	9400      	str	r4, [sp, #0]
 8002d60:	f001 fa0c 	bl	800417c <ReadSensorRawData>

      acc_off_calc.AXIS_X += acc.AXIS_X;
 8002d64:	4b9a      	ldr	r3, [pc, #616]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4b98      	ldr	r3, [pc, #608]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	4a98      	ldr	r2, [pc, #608]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d70:	6013      	str	r3, [r2, #0]
      acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8002d72:	4b97      	ldr	r3, [pc, #604]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d74:	685a      	ldr	r2, [r3, #4]
 8002d76:	4b95      	ldr	r3, [pc, #596]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	4413      	add	r3, r2
 8002d7c:	4a94      	ldr	r2, [pc, #592]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d7e:	6053      	str	r3, [r2, #4]
      acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8002d80:	4b93      	ldr	r3, [pc, #588]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d82:	689a      	ldr	r2, [r3, #8]
 8002d84:	4b91      	ldr	r3, [pc, #580]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	4413      	add	r3, r2
 8002d8a:	4a91      	ldr	r2, [pc, #580]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d8c:	6093      	str	r3, [r2, #8]

      gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8002d8e:	4b91      	ldr	r3, [pc, #580]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	4b8d      	ldr	r3, [pc, #564]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4413      	add	r3, r2
 8002d98:	4a8e      	ldr	r2, [pc, #568]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002d9a:	6013      	str	r3, [r2, #0]
      gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8002d9c:	4b8d      	ldr	r3, [pc, #564]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	4b89      	ldr	r3, [pc, #548]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	4413      	add	r3, r2
 8002da6:	4a8b      	ldr	r2, [pc, #556]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002da8:	6053      	str	r3, [r2, #4]
      gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8002daa:	4b8a      	ldr	r3, [pc, #552]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	4b86      	ldr	r3, [pc, #536]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	4413      	add	r3, r2
 8002db4:	4a87      	ldr	r2, [pc, #540]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002db6:	6093      	str	r3, [r2, #8]

      if (sensor_init_cali_count >= 1600)
 8002db8:	4b7c      	ldr	r3, [pc, #496]	; (8002fac <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8002dc0:	f2c0 808a 	blt.w	8002ed8 <HAL_TIM_PeriodElapsedCallback+0x1c0>
      {
        acc_offset.AXIS_X = acc_off_calc.AXIS_X * 0.00125;
 8002dc4:	4b82      	ldr	r3, [pc, #520]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7fd fbab 	bl	8000524 <__aeabi_i2d>
 8002dce:	a374      	add	r3, pc, #464	; (adr r3, 8002fa0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dd4:	f7fd fc10 	bl	80005f8 <__aeabi_dmul>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	460b      	mov	r3, r1
 8002ddc:	4610      	mov	r0, r2
 8002dde:	4619      	mov	r1, r3
 8002de0:	f7fd feba 	bl	8000b58 <__aeabi_d2iz>
 8002de4:	4603      	mov	r3, r0
 8002de6:	4a7c      	ldr	r2, [pc, #496]	; (8002fd8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002de8:	6013      	str	r3, [r2, #0]
        acc_offset.AXIS_Y = acc_off_calc.AXIS_Y * 0.00125;
 8002dea:	4b79      	ldr	r3, [pc, #484]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fd fb98 	bl	8000524 <__aeabi_i2d>
 8002df4:	a36a      	add	r3, pc, #424	; (adr r3, 8002fa0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dfa:	f7fd fbfd 	bl	80005f8 <__aeabi_dmul>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	460b      	mov	r3, r1
 8002e02:	4610      	mov	r0, r2
 8002e04:	4619      	mov	r1, r3
 8002e06:	f7fd fea7 	bl	8000b58 <__aeabi_d2iz>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	4a72      	ldr	r2, [pc, #456]	; (8002fd8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e0e:	6053      	str	r3, [r2, #4]
        acc_offset.AXIS_Z = acc_off_calc.AXIS_Z * 0.00125;
 8002e10:	4b6f      	ldr	r3, [pc, #444]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7fd fb85 	bl	8000524 <__aeabi_i2d>
 8002e1a:	a361      	add	r3, pc, #388	; (adr r3, 8002fa0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e20:	f7fd fbea 	bl	80005f8 <__aeabi_dmul>
 8002e24:	4602      	mov	r2, r0
 8002e26:	460b      	mov	r3, r1
 8002e28:	4610      	mov	r0, r2
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	f7fd fe94 	bl	8000b58 <__aeabi_d2iz>
 8002e30:	4603      	mov	r3, r0
 8002e32:	4a69      	ldr	r2, [pc, #420]	; (8002fd8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002e34:	6093      	str	r3, [r2, #8]

        gyro_offset.AXIS_X = gyro_off_calc.AXIS_X * 0.00125;
 8002e36:	4b67      	ldr	r3, [pc, #412]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fd fb72 	bl	8000524 <__aeabi_i2d>
 8002e40:	a357      	add	r3, pc, #348	; (adr r3, 8002fa0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e46:	f7fd fbd7 	bl	80005f8 <__aeabi_dmul>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	4610      	mov	r0, r2
 8002e50:	4619      	mov	r1, r3
 8002e52:	f7fd fe81 	bl	8000b58 <__aeabi_d2iz>
 8002e56:	4603      	mov	r3, r0
 8002e58:	4a60      	ldr	r2, [pc, #384]	; (8002fdc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002e5a:	6013      	str	r3, [r2, #0]
        gyro_offset.AXIS_Y = gyro_off_calc.AXIS_Y * 0.00125;
 8002e5c:	4b5d      	ldr	r3, [pc, #372]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fd fb5f 	bl	8000524 <__aeabi_i2d>
 8002e66:	a34e      	add	r3, pc, #312	; (adr r3, 8002fa0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e6c:	f7fd fbc4 	bl	80005f8 <__aeabi_dmul>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4610      	mov	r0, r2
 8002e76:	4619      	mov	r1, r3
 8002e78:	f7fd fe6e 	bl	8000b58 <__aeabi_d2iz>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	4a57      	ldr	r2, [pc, #348]	; (8002fdc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002e80:	6053      	str	r3, [r2, #4]
        gyro_offset.AXIS_Z = gyro_off_calc.AXIS_Z * 0.00125;
 8002e82:	4b54      	ldr	r3, [pc, #336]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7fd fb4c 	bl	8000524 <__aeabi_i2d>
 8002e8c:	a344      	add	r3, pc, #272	; (adr r3, 8002fa0 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e92:	f7fd fbb1 	bl	80005f8 <__aeabi_dmul>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	4610      	mov	r0, r2
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	f7fd fe5b 	bl	8000b58 <__aeabi_d2iz>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	4a4d      	ldr	r2, [pc, #308]	; (8002fdc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002ea6:	6093      	str	r3, [r2, #8]

        acc_off_calc.AXIS_X = 0;
 8002ea8:	4b49      	ldr	r3, [pc, #292]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	601a      	str	r2, [r3, #0]
        acc_off_calc.AXIS_Y = 0;
 8002eae:	4b48      	ldr	r3, [pc, #288]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	605a      	str	r2, [r3, #4]
        acc_off_calc.AXIS_Z = 0;
 8002eb4:	4b46      	ldr	r3, [pc, #280]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	609a      	str	r2, [r3, #8]
        gyro_off_calc.AXIS_X = 0;
 8002eba:	4b46      	ldr	r3, [pc, #280]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	601a      	str	r2, [r3, #0]
        gyro_off_calc.AXIS_Y = 0;
 8002ec0:	4b44      	ldr	r3, [pc, #272]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	605a      	str	r2, [r3, #4]
        gyro_off_calc.AXIS_Z = 0;
 8002ec6:	4b43      	ldr	r3, [pc, #268]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	609a      	str	r2, [r3, #8]

        sensor_init_cali_count = 0;
 8002ecc:	4b37      	ldr	r3, [pc, #220]	; (8002fac <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	601a      	str	r2, [r3, #0]
        sensor_init_cali = 1;
 8002ed2:	4b35      	ldr	r3, [pc, #212]	; (8002fa8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if(sensor_init_cali == 1)
 8002ed8:	4b33      	ldr	r3, [pc, #204]	; (8002fa8 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	f040 8406 	bne.w	80036ee <HAL_TIM_PeriodElapsedCallback+0x9d6>
  {
    tim9_cnt++;
 8002ee2:	4b3f      	ldr	r3, [pc, #252]	; (8002fe0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	4a3d      	ldr	r2, [pc, #244]	; (8002fe0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002eea:	6013      	str	r3, [r2, #0]
    tim9_cnt2++;
 8002eec:	4b3d      	ldr	r3, [pc, #244]	; (8002fe4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	4a3c      	ldr	r2, [pc, #240]	; (8002fe4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002ef4:	6013      	str	r3, [r2, #0]

    // Read sensor data and prepare for specific coodinate system
    ReadSensorRawData(LSM6DSL_X_0_handle, LSM6DSL_G_0_handle, LIS2MDL_M_0_handle, LPS22HB_P_0_handle, &acc, &gyro, &mag, &pre);
 8002ef6:	4b2e      	ldr	r3, [pc, #184]	; (8002fb0 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002ef8:	6818      	ldr	r0, [r3, #0]
 8002efa:	4b2e      	ldr	r3, [pc, #184]	; (8002fb4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002efc:	6819      	ldr	r1, [r3, #0]
 8002efe:	4b2e      	ldr	r3, [pc, #184]	; (8002fb8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	4b2e      	ldr	r3, [pc, #184]	; (8002fbc <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4c2e      	ldr	r4, [pc, #184]	; (8002fc0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002f08:	9403      	str	r4, [sp, #12]
 8002f0a:	4c2e      	ldr	r4, [pc, #184]	; (8002fc4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002f0c:	9402      	str	r4, [sp, #8]
 8002f0e:	4c2e      	ldr	r4, [pc, #184]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f10:	9401      	str	r4, [sp, #4]
 8002f12:	4c2e      	ldr	r4, [pc, #184]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002f14:	9400      	str	r4, [sp, #0]
 8002f16:	f001 f931 	bl	800417c <ReadSensorRawData>

    if (rc_cal_flag == 1)
 8002f1a:	4b33      	ldr	r3, [pc, #204]	; (8002fe8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	f040 80eb 	bne.w	80030fa <HAL_TIM_PeriodElapsedCallback+0x3e2>
    {
      acc_off_calc.AXIS_X += acc.AXIS_X;
 8002f24:	4b2a      	ldr	r3, [pc, #168]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	4b28      	ldr	r3, [pc, #160]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4413      	add	r3, r2
 8002f2e:	4a28      	ldr	r2, [pc, #160]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002f30:	6013      	str	r3, [r2, #0]
      acc_off_calc.AXIS_Y += acc.AXIS_Y;
 8002f32:	4b27      	ldr	r3, [pc, #156]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002f34:	685a      	ldr	r2, [r3, #4]
 8002f36:	4b25      	ldr	r3, [pc, #148]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	4a24      	ldr	r2, [pc, #144]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002f3e:	6053      	str	r3, [r2, #4]
      acc_off_calc.AXIS_Z += acc.AXIS_Z;
 8002f40:	4b23      	ldr	r3, [pc, #140]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	4b21      	ldr	r3, [pc, #132]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	4413      	add	r3, r2
 8002f4a:	4a21      	ldr	r2, [pc, #132]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002f4c:	6093      	str	r3, [r2, #8]

      gyro_off_calc.AXIS_X += gyro.AXIS_X;
 8002f4e:	4b21      	ldr	r3, [pc, #132]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	4b1d      	ldr	r3, [pc, #116]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4413      	add	r3, r2
 8002f58:	4a1e      	ldr	r2, [pc, #120]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f5a:	6013      	str	r3, [r2, #0]
      gyro_off_calc.AXIS_Y += gyro.AXIS_Y;
 8002f5c:	4b1d      	ldr	r3, [pc, #116]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f5e:	685a      	ldr	r2, [r3, #4]
 8002f60:	4b19      	ldr	r3, [pc, #100]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	4413      	add	r3, r2
 8002f66:	4a1b      	ldr	r2, [pc, #108]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f68:	6053      	str	r3, [r2, #4]
      gyro_off_calc.AXIS_Z += gyro.AXIS_Z;
 8002f6a:	4b1a      	ldr	r3, [pc, #104]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f6c:	689a      	ldr	r2, [r3, #8]
 8002f6e:	4b16      	ldr	r3, [pc, #88]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	4413      	add	r3, r2
 8002f74:	4a17      	ldr	r2, [pc, #92]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002f76:	6093      	str	r3, [r2, #8]

      rc_cal_cnt++;
 8002f78:	4b1c      	ldr	r3, [pc, #112]	; (8002fec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	4a1b      	ldr	r2, [pc, #108]	; (8002fec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002f80:	6013      	str	r3, [r2, #0]

      if (rc_cal_cnt >= 800)
 8002f82:	4b1a      	ldr	r3, [pc, #104]	; (8002fec <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002f8a:	f2c0 80b6 	blt.w	80030fa <HAL_TIM_PeriodElapsedCallback+0x3e2>
      {
        acc_offset.AXIS_X = acc_off_calc.AXIS_X * 0.00125;
 8002f8e:	4b10      	ldr	r3, [pc, #64]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fd fac6 	bl	8000524 <__aeabi_i2d>
 8002f98:	e02a      	b.n	8002ff0 <HAL_TIM_PeriodElapsedCallback+0x2d8>
 8002f9a:	bf00      	nop
 8002f9c:	f3af 8000 	nop.w
 8002fa0:	47ae147b 	.word	0x47ae147b
 8002fa4:	3f547ae1 	.word	0x3f547ae1
 8002fa8:	20000a2c 	.word	0x20000a2c
 8002fac:	20000a30 	.word	0x20000a30
 8002fb0:	20000694 	.word	0x20000694
 8002fb4:	20000698 	.word	0x20000698
 8002fb8:	2000069c 	.word	0x2000069c
 8002fbc:	200006a0 	.word	0x200006a0
 8002fc0:	20000aa8 	.word	0x20000aa8
 8002fc4:	200007d4 	.word	0x200007d4
 8002fc8:	200007c8 	.word	0x200007c8
 8002fcc:	200007bc 	.word	0x200007bc
 8002fd0:	200009f0 	.word	0x200009f0
 8002fd4:	200009fc 	.word	0x200009fc
 8002fd8:	20000a08 	.word	0x20000a08
 8002fdc:	20000a14 	.word	0x20000a14
 8002fe0:	200006bc 	.word	0x200006bc
 8002fe4:	200006c0 	.word	0x200006c0
 8002fe8:	200006a4 	.word	0x200006a4
 8002fec:	200006ac 	.word	0x200006ac
 8002ff0:	a3c1      	add	r3, pc, #772	; (adr r3, 80032f8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8002ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff6:	f7fd faff 	bl	80005f8 <__aeabi_dmul>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	4610      	mov	r0, r2
 8003000:	4619      	mov	r1, r3
 8003002:	f7fd fda9 	bl	8000b58 <__aeabi_d2iz>
 8003006:	4603      	mov	r3, r0
 8003008:	4abd      	ldr	r2, [pc, #756]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 800300a:	6013      	str	r3, [r2, #0]
        acc_offset.AXIS_Y = acc_off_calc.AXIS_Y * 0.00125;
 800300c:	4bbd      	ldr	r3, [pc, #756]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	4618      	mov	r0, r3
 8003012:	f7fd fa87 	bl	8000524 <__aeabi_i2d>
 8003016:	a3b8      	add	r3, pc, #736	; (adr r3, 80032f8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8003018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301c:	f7fd faec 	bl	80005f8 <__aeabi_dmul>
 8003020:	4602      	mov	r2, r0
 8003022:	460b      	mov	r3, r1
 8003024:	4610      	mov	r0, r2
 8003026:	4619      	mov	r1, r3
 8003028:	f7fd fd96 	bl	8000b58 <__aeabi_d2iz>
 800302c:	4603      	mov	r3, r0
 800302e:	4ab4      	ldr	r2, [pc, #720]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8003030:	6053      	str	r3, [r2, #4]
        acc_offset.AXIS_Z = acc_off_calc.AXIS_Z * 0.00125;
 8003032:	4bb4      	ldr	r3, [pc, #720]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	4618      	mov	r0, r3
 8003038:	f7fd fa74 	bl	8000524 <__aeabi_i2d>
 800303c:	a3ae      	add	r3, pc, #696	; (adr r3, 80032f8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800303e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003042:	f7fd fad9 	bl	80005f8 <__aeabi_dmul>
 8003046:	4602      	mov	r2, r0
 8003048:	460b      	mov	r3, r1
 800304a:	4610      	mov	r0, r2
 800304c:	4619      	mov	r1, r3
 800304e:	f7fd fd83 	bl	8000b58 <__aeabi_d2iz>
 8003052:	4603      	mov	r3, r0
 8003054:	4aaa      	ldr	r2, [pc, #680]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8003056:	6093      	str	r3, [r2, #8]

        gyro_offset.AXIS_X = gyro_off_calc.AXIS_X * 0.00125;
 8003058:	4bab      	ldr	r3, [pc, #684]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4618      	mov	r0, r3
 800305e:	f7fd fa61 	bl	8000524 <__aeabi_i2d>
 8003062:	a3a5      	add	r3, pc, #660	; (adr r3, 80032f8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8003064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003068:	f7fd fac6 	bl	80005f8 <__aeabi_dmul>
 800306c:	4602      	mov	r2, r0
 800306e:	460b      	mov	r3, r1
 8003070:	4610      	mov	r0, r2
 8003072:	4619      	mov	r1, r3
 8003074:	f7fd fd70 	bl	8000b58 <__aeabi_d2iz>
 8003078:	4603      	mov	r3, r0
 800307a:	4aa4      	ldr	r2, [pc, #656]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800307c:	6013      	str	r3, [r2, #0]
        gyro_offset.AXIS_Y = gyro_off_calc.AXIS_Y * 0.00125;
 800307e:	4ba2      	ldr	r3, [pc, #648]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	4618      	mov	r0, r3
 8003084:	f7fd fa4e 	bl	8000524 <__aeabi_i2d>
 8003088:	a39b      	add	r3, pc, #620	; (adr r3, 80032f8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 800308a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800308e:	f7fd fab3 	bl	80005f8 <__aeabi_dmul>
 8003092:	4602      	mov	r2, r0
 8003094:	460b      	mov	r3, r1
 8003096:	4610      	mov	r0, r2
 8003098:	4619      	mov	r1, r3
 800309a:	f7fd fd5d 	bl	8000b58 <__aeabi_d2iz>
 800309e:	4603      	mov	r3, r0
 80030a0:	4a9a      	ldr	r2, [pc, #616]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 80030a2:	6053      	str	r3, [r2, #4]
        gyro_offset.AXIS_Z = gyro_off_calc.AXIS_Z * 0.00125;
 80030a4:	4b98      	ldr	r3, [pc, #608]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7fd fa3b 	bl	8000524 <__aeabi_i2d>
 80030ae:	a392      	add	r3, pc, #584	; (adr r3, 80032f8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	f7fd faa0 	bl	80005f8 <__aeabi_dmul>
 80030b8:	4602      	mov	r2, r0
 80030ba:	460b      	mov	r3, r1
 80030bc:	4610      	mov	r0, r2
 80030be:	4619      	mov	r1, r3
 80030c0:	f7fd fd4a 	bl	8000b58 <__aeabi_d2iz>
 80030c4:	4603      	mov	r3, r0
 80030c6:	4a91      	ldr	r2, [pc, #580]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 80030c8:	6093      	str	r3, [r2, #8]

        acc_off_calc.AXIS_X = 0;
 80030ca:	4b8e      	ldr	r3, [pc, #568]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
        acc_off_calc.AXIS_Y = 0;
 80030d0:	4b8c      	ldr	r3, [pc, #560]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	605a      	str	r2, [r3, #4]
        acc_off_calc.AXIS_Z = 0;
 80030d6:	4b8b      	ldr	r3, [pc, #556]	; (8003304 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 80030d8:	2200      	movs	r2, #0
 80030da:	609a      	str	r2, [r3, #8]
        gyro_off_calc.AXIS_X = 0;
 80030dc:	4b8a      	ldr	r3, [pc, #552]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
        gyro_off_calc.AXIS_Y = 0;
 80030e2:	4b89      	ldr	r3, [pc, #548]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	605a      	str	r2, [r3, #4]
        gyro_off_calc.AXIS_Z = 0;
 80030e8:	4b87      	ldr	r3, [pc, #540]	; (8003308 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	609a      	str	r2, [r3, #8]

        rc_cal_cnt = 0;
 80030ee:	4b88      	ldr	r3, [pc, #544]	; (8003310 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]
        rc_cal_flag = 0;
 80030f4:	4b87      	ldr	r3, [pc, #540]	; (8003314 <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
      }
    }

    acc.AXIS_X -= acc_offset.AXIS_X;
 80030fa:	4b87      	ldr	r3, [pc, #540]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	4b80      	ldr	r3, [pc, #512]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	4a84      	ldr	r2, [pc, #528]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8003106:	6013      	str	r3, [r2, #0]
    acc.AXIS_Y -= acc_offset.AXIS_Y;
 8003108:	4b83      	ldr	r3, [pc, #524]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	4b7c      	ldr	r3, [pc, #496]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	4a81      	ldr	r2, [pc, #516]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8003114:	6053      	str	r3, [r2, #4]
    acc.AXIS_Z -= (acc_offset.AXIS_Z - 1000);
 8003116:	4b80      	ldr	r3, [pc, #512]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8003118:	689a      	ldr	r2, [r3, #8]
 800311a:	4b79      	ldr	r3, [pc, #484]	; (8003300 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	4a7c      	ldr	r2, [pc, #496]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8003126:	6093      	str	r3, [r2, #8]
    gyro.AXIS_X -= gyro_offset.AXIS_X;
 8003128:	4b7c      	ldr	r3, [pc, #496]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4b77      	ldr	r3, [pc, #476]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	4a7a      	ldr	r2, [pc, #488]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8003134:	6013      	str	r3, [r2, #0]
    gyro.AXIS_Y -= gyro_offset.AXIS_Y;
 8003136:	4b79      	ldr	r3, [pc, #484]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	4b74      	ldr	r3, [pc, #464]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	1ad3      	subs	r3, r2, r3
 8003140:	4a76      	ldr	r2, [pc, #472]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8003142:	6053      	str	r3, [r2, #4]
    gyro.AXIS_Z -= gyro_offset.AXIS_Z;
 8003144:	4b75      	ldr	r3, [pc, #468]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8003146:	689a      	ldr	r2, [r3, #8]
 8003148:	4b70      	ldr	r3, [pc, #448]	; (800330c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	1ad3      	subs	r3, r2, r3
 800314e:	4a73      	ldr	r2, [pc, #460]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8003150:	6093      	str	r3, [r2, #8]

    // Save filtered data to acc_FIFO
    acc_FIFO[tim9_cnt2-1].AXIS_X = acc.AXIS_X;
 8003152:	4b71      	ldr	r3, [pc, #452]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8003154:	6819      	ldr	r1, [r3, #0]
 8003156:	4b72      	ldr	r3, [pc, #456]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x608>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	1e5a      	subs	r2, r3, #1
 800315c:	ee07 1a90 	vmov	s15, r1
 8003160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003164:	496f      	ldr	r1, [pc, #444]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8003166:	4613      	mov	r3, r2
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	440b      	add	r3, r1
 8003170:	edc3 7a00 	vstr	s15, [r3]
    acc_FIFO[tim9_cnt2-1].AXIS_Y = acc.AXIS_Y;
 8003174:	4b68      	ldr	r3, [pc, #416]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8003176:	6859      	ldr	r1, [r3, #4]
 8003178:	4b69      	ldr	r3, [pc, #420]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x608>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	1e5a      	subs	r2, r3, #1
 800317e:	ee07 1a90 	vmov	s15, r1
 8003182:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003186:	4967      	ldr	r1, [pc, #412]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 8003188:	4613      	mov	r3, r2
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	4413      	add	r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	3304      	adds	r3, #4
 8003194:	edc3 7a00 	vstr	s15, [r3]
    acc_FIFO[tim9_cnt2-1].AXIS_Z = acc.AXIS_Z;
 8003198:	4b5f      	ldr	r3, [pc, #380]	; (8003318 <HAL_TIM_PeriodElapsedCallback+0x600>)
 800319a:	6899      	ldr	r1, [r3, #8]
 800319c:	4b60      	ldr	r3, [pc, #384]	; (8003320 <HAL_TIM_PeriodElapsedCallback+0x608>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	1e5a      	subs	r2, r3, #1
 80031a2:	ee07 1a90 	vmov	s15, r1
 80031a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031aa:	495e      	ldr	r1, [pc, #376]	; (8003324 <HAL_TIM_PeriodElapsedCallback+0x60c>)
 80031ac:	4613      	mov	r3, r2
 80031ae:	005b      	lsls	r3, r3, #1
 80031b0:	4413      	add	r3, r2
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	440b      	add	r3, r1
 80031b6:	3308      	adds	r3, #8
 80031b8:	edc3 7a00 	vstr	s15, [r3]

    // IIR Filtering on gyro
    gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 80031bc:	4b5a      	ldr	r3, [pc, #360]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80031be:	ed93 7a02 	vldr	s14, [r3, #8]
 80031c2:	4b56      	ldr	r3, [pc, #344]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	ee07 3a90 	vmov	s15, r3
 80031ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031d2:	4b55      	ldr	r3, [pc, #340]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80031d4:	edd3 6a03 	vldr	s13, [r3, #12]
 80031d8:	4b54      	ldr	r3, [pc, #336]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x614>)
 80031da:	edd3 7a00 	vldr	s15, [r3]
 80031de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031e6:	4b50      	ldr	r3, [pc, #320]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80031e8:	edd3 6a04 	vldr	s13, [r3, #16]
 80031ec:	4b4f      	ldr	r3, [pc, #316]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x614>)
 80031ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80031f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031f6:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_X + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_X;
 80031fa:	4b4b      	ldr	r3, [pc, #300]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80031fc:	edd3 6a00 	vldr	s13, [r3]
 8003200:	4b4b      	ldr	r3, [pc, #300]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800320a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800320e:	4b46      	ldr	r3, [pc, #280]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8003210:	edd3 6a01 	vldr	s13, [r3, #4]
 8003214:	4b46      	ldr	r3, [pc, #280]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8003216:	edd3 7a03 	vldr	s15, [r3, #12]
 800321a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800321e:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_X = gyro_fil_coeff.b0*gyro.AXIS_X + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_X + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_X
 8003222:	4b44      	ldr	r3, [pc, #272]	; (8003334 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8003224:	edc3 7a00 	vstr	s15, [r3]
    gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 8003228:	4b3f      	ldr	r3, [pc, #252]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800322a:	ed93 7a02 	vldr	s14, [r3, #8]
 800322e:	4b3b      	ldr	r3, [pc, #236]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	ee07 3a90 	vmov	s15, r3
 8003236:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800323a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800323e:	4b3a      	ldr	r3, [pc, #232]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8003240:	edd3 6a03 	vldr	s13, [r3, #12]
 8003244:	4b39      	ldr	r3, [pc, #228]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x614>)
 8003246:	edd3 7a01 	vldr	s15, [r3, #4]
 800324a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800324e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003252:	4b35      	ldr	r3, [pc, #212]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8003254:	edd3 6a04 	vldr	s13, [r3, #16]
 8003258:	4b34      	ldr	r3, [pc, #208]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x614>)
 800325a:	edd3 7a04 	vldr	s15, [r3, #16]
 800325e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003262:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Y + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Y;
 8003266:	4b30      	ldr	r3, [pc, #192]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8003268:	edd3 6a00 	vldr	s13, [r3]
 800326c:	4b30      	ldr	r3, [pc, #192]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x618>)
 800326e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003272:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003276:	ee37 7a27 	vadd.f32	s14, s14, s15
 800327a:	4b2b      	ldr	r3, [pc, #172]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 800327c:	edd3 6a01 	vldr	s13, [r3, #4]
 8003280:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8003282:	edd3 7a04 	vldr	s15, [r3, #16]
 8003286:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800328a:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_Y = gyro_fil_coeff.b0*gyro.AXIS_Y + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Y + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Y
 800328e:	4b29      	ldr	r3, [pc, #164]	; (8003334 <HAL_TIM_PeriodElapsedCallback+0x61c>)
 8003290:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8003294:	4b24      	ldr	r3, [pc, #144]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8003296:	ed93 7a02 	vldr	s14, [r3, #8]
 800329a:	4b20      	ldr	r3, [pc, #128]	; (800331c <HAL_TIM_PeriodElapsedCallback+0x604>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	ee07 3a90 	vmov	s15, r3
 80032a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80032a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032aa:	4b1f      	ldr	r3, [pc, #124]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80032ac:	edd3 6a03 	vldr	s13, [r3, #12]
 80032b0:	4b1e      	ldr	r3, [pc, #120]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x614>)
 80032b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80032b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032be:	4b1a      	ldr	r3, [pc, #104]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80032c0:	edd3 6a04 	vldr	s13, [r3, #16]
 80032c4:	4b19      	ldr	r3, [pc, #100]	; (800332c <HAL_TIM_PeriodElapsedCallback+0x614>)
 80032c6:	edd3 7a05 	vldr	s15, [r3, #20]
 80032ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032ce:	ee37 7a27 	vadd.f32	s14, s14, s15
                                                    + gyro_fil_coeff.a1*gyro_y_pre[0].AXIS_Z + gyro_fil_coeff.a2*gyro_y_pre[1].AXIS_Z;
 80032d2:	4b15      	ldr	r3, [pc, #84]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80032d4:	edd3 6a00 	vldr	s13, [r3]
 80032d8:	4b15      	ldr	r3, [pc, #84]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80032da:	edd3 7a02 	vldr	s15, [r3, #8]
 80032de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80032e6:	4b10      	ldr	r3, [pc, #64]	; (8003328 <HAL_TIM_PeriodElapsedCallback+0x610>)
 80032e8:	edd3 6a01 	vldr	s13, [r3, #4]
 80032ec:	4b10      	ldr	r3, [pc, #64]	; (8003330 <HAL_TIM_PeriodElapsedCallback+0x618>)
 80032ee:	edd3 7a05 	vldr	s15, [r3, #20]
 80032f2:	e021      	b.n	8003338 <HAL_TIM_PeriodElapsedCallback+0x620>
 80032f4:	f3af 8000 	nop.w
 80032f8:	47ae147b 	.word	0x47ae147b
 80032fc:	3f547ae1 	.word	0x3f547ae1
 8003300:	20000a08 	.word	0x20000a08
 8003304:	200009f0 	.word	0x200009f0
 8003308:	200009fc 	.word	0x200009fc
 800330c:	20000a14 	.word	0x20000a14
 8003310:	200006ac 	.word	0x200006ac
 8003314:	200006a4 	.word	0x200006a4
 8003318:	200007bc 	.word	0x200007bc
 800331c:	200007c8 	.word	0x200007c8
 8003320:	200006c0 	.word	0x200006c0
 8003324:	200008ac 	.word	0x200008ac
 8003328:	20000008 	.word	0x20000008
 800332c:	20000930 	.word	0x20000930
 8003330:	20000900 	.word	0x20000900
 8003334:	200008f4 	.word	0x200008f4
 8003338:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800333c:	ee77 7a27 	vadd.f32	s15, s14, s15
    gyro_fil.AXIS_Z = gyro_fil_coeff.b0*gyro.AXIS_Z + gyro_fil_coeff.b1*gyro_x_pre[0].AXIS_Z + gyro_fil_coeff.b2*gyro_x_pre[1].AXIS_Z
 8003340:	4b6a      	ldr	r3, [pc, #424]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8003342:	edc3 7a02 	vstr	s15, [r3, #8]
    // Shift IIR filter state
    for(int i=1;i>0;i--)
 8003346:	2301      	movs	r3, #1
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	e070      	b.n	800342e <HAL_TIM_PeriodElapsedCallback+0x716>
    {
      gyro_x_pre[i].AXIS_X = gyro_x_pre[i-1].AXIS_X;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	1e5a      	subs	r2, r3, #1
 8003350:	4967      	ldr	r1, [pc, #412]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8003352:	4613      	mov	r3, r2
 8003354:	005b      	lsls	r3, r3, #1
 8003356:	4413      	add	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	6819      	ldr	r1, [r3, #0]
 800335e:	4864      	ldr	r0, [pc, #400]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8003360:	68fa      	ldr	r2, [r7, #12]
 8003362:	4613      	mov	r3, r2
 8003364:	005b      	lsls	r3, r3, #1
 8003366:	4413      	add	r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	4403      	add	r3, r0
 800336c:	6019      	str	r1, [r3, #0]
      gyro_x_pre[i].AXIS_Y = gyro_x_pre[i-1].AXIS_Y;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	1e5a      	subs	r2, r3, #1
 8003372:	495f      	ldr	r1, [pc, #380]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8003374:	4613      	mov	r3, r2
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	4413      	add	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	3304      	adds	r3, #4
 8003380:	6819      	ldr	r1, [r3, #0]
 8003382:	485b      	ldr	r0, [pc, #364]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4613      	mov	r3, r2
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	4413      	add	r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	4403      	add	r3, r0
 8003390:	3304      	adds	r3, #4
 8003392:	6019      	str	r1, [r3, #0]
      gyro_x_pre[i].AXIS_Z = gyro_x_pre[i-1].AXIS_Z;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	1e5a      	subs	r2, r3, #1
 8003398:	4955      	ldr	r1, [pc, #340]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 800339a:	4613      	mov	r3, r2
 800339c:	005b      	lsls	r3, r3, #1
 800339e:	4413      	add	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	440b      	add	r3, r1
 80033a4:	3308      	adds	r3, #8
 80033a6:	6819      	ldr	r1, [r3, #0]
 80033a8:	4851      	ldr	r0, [pc, #324]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 80033aa:	68fa      	ldr	r2, [r7, #12]
 80033ac:	4613      	mov	r3, r2
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	4413      	add	r3, r2
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	4403      	add	r3, r0
 80033b6:	3308      	adds	r3, #8
 80033b8:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_X = gyro_y_pre[i-1].AXIS_X;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	1e5a      	subs	r2, r3, #1
 80033be:	494d      	ldr	r1, [pc, #308]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 80033c0:	4613      	mov	r3, r2
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	4413      	add	r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	6819      	ldr	r1, [r3, #0]
 80033cc:	4849      	ldr	r0, [pc, #292]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 80033ce:	68fa      	ldr	r2, [r7, #12]
 80033d0:	4613      	mov	r3, r2
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4403      	add	r3, r0
 80033da:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_Y = gyro_y_pre[i-1].AXIS_Y;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	1e5a      	subs	r2, r3, #1
 80033e0:	4944      	ldr	r1, [pc, #272]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 80033e2:	4613      	mov	r3, r2
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	4413      	add	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	440b      	add	r3, r1
 80033ec:	3304      	adds	r3, #4
 80033ee:	6819      	ldr	r1, [r3, #0]
 80033f0:	4840      	ldr	r0, [pc, #256]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	4403      	add	r3, r0
 80033fe:	3304      	adds	r3, #4
 8003400:	6019      	str	r1, [r3, #0]
      gyro_y_pre[i].AXIS_Z = gyro_y_pre[i-1].AXIS_Z;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	1e5a      	subs	r2, r3, #1
 8003406:	493b      	ldr	r1, [pc, #236]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 8003408:	4613      	mov	r3, r2
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	4413      	add	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	3308      	adds	r3, #8
 8003414:	6819      	ldr	r1, [r3, #0]
 8003416:	4837      	ldr	r0, [pc, #220]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4613      	mov	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	4413      	add	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4403      	add	r3, r0
 8003424:	3308      	adds	r3, #8
 8003426:	6019      	str	r1, [r3, #0]
    for(int i=1;i>0;i--)
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	3b01      	subs	r3, #1
 800342c:	60fb      	str	r3, [r7, #12]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2b00      	cmp	r3, #0
 8003432:	dc8b      	bgt.n	800334c <HAL_TIM_PeriodElapsedCallback+0x634>
    }
    gyro_x_pre[0].AXIS_X = gyro.AXIS_X;
 8003434:	4b30      	ldr	r3, [pc, #192]	; (80034f8 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	ee07 3a90 	vmov	s15, r3
 800343c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003440:	4b2b      	ldr	r3, [pc, #172]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8003442:	edc3 7a00 	vstr	s15, [r3]
    gyro_x_pre[0].AXIS_Y = gyro.AXIS_Y;
 8003446:	4b2c      	ldr	r3, [pc, #176]	; (80034f8 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	ee07 3a90 	vmov	s15, r3
 800344e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003452:	4b27      	ldr	r3, [pc, #156]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8003454:	edc3 7a01 	vstr	s15, [r3, #4]
    gyro_x_pre[0].AXIS_Z = gyro.AXIS_Z;
 8003458:	4b27      	ldr	r3, [pc, #156]	; (80034f8 <HAL_TIM_PeriodElapsedCallback+0x7e0>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	ee07 3a90 	vmov	s15, r3
 8003460:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003464:	4b22      	ldr	r3, [pc, #136]	; (80034f0 <HAL_TIM_PeriodElapsedCallback+0x7d8>)
 8003466:	edc3 7a02 	vstr	s15, [r3, #8]
    gyro_y_pre[0].AXIS_X = gyro_fil.AXIS_X;
 800346a:	4b20      	ldr	r3, [pc, #128]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a21      	ldr	r2, [pc, #132]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 8003470:	6013      	str	r3, [r2, #0]
    gyro_y_pre[0].AXIS_Y = gyro_fil.AXIS_Y;
 8003472:	4b1e      	ldr	r3, [pc, #120]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	4a1f      	ldr	r2, [pc, #124]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 8003478:	6053      	str	r3, [r2, #4]
    gyro_y_pre[0].AXIS_Z = gyro_fil.AXIS_Z;
 800347a:	4b1c      	ldr	r3, [pc, #112]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	4a1d      	ldr	r2, [pc, #116]	; (80034f4 <HAL_TIM_PeriodElapsedCallback+0x7dc>)
 8003480:	6093      	str	r3, [r2, #8]

    //  Save filtered data to gyro_FIFO
    gyro_FIFO[tim9_cnt2-1].AXIS_X = gyro_fil.AXIS_X;
 8003482:	4b1e      	ldr	r3, [pc, #120]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	1e5a      	subs	r2, r3, #1
 8003488:	4b18      	ldr	r3, [pc, #96]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 800348a:	6819      	ldr	r1, [r3, #0]
 800348c:	481c      	ldr	r0, [pc, #112]	; (8003500 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 800348e:	4613      	mov	r3, r2
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	4413      	add	r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4403      	add	r3, r0
 8003498:	6019      	str	r1, [r3, #0]
    gyro_FIFO[tim9_cnt2-1].AXIS_Y = gyro_fil.AXIS_Y;
 800349a:	4b18      	ldr	r3, [pc, #96]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	1e5a      	subs	r2, r3, #1
 80034a0:	4b12      	ldr	r3, [pc, #72]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 80034a2:	6859      	ldr	r1, [r3, #4]
 80034a4:	4816      	ldr	r0, [pc, #88]	; (8003500 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 80034a6:	4613      	mov	r3, r2
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	4403      	add	r3, r0
 80034b0:	3304      	adds	r3, #4
 80034b2:	6019      	str	r1, [r3, #0]
    gyro_FIFO[tim9_cnt2-1].AXIS_Z = gyro_fil.AXIS_Z;
 80034b4:	4b11      	ldr	r3, [pc, #68]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	1e5a      	subs	r2, r3, #1
 80034ba:	4b0c      	ldr	r3, [pc, #48]	; (80034ec <HAL_TIM_PeriodElapsedCallback+0x7d4>)
 80034bc:	6899      	ldr	r1, [r3, #8]
 80034be:	4810      	ldr	r0, [pc, #64]	; (8003500 <HAL_TIM_PeriodElapsedCallback+0x7e8>)
 80034c0:	4613      	mov	r3, r2
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	4413      	add	r3, r2
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	4403      	add	r3, r0
 80034ca:	3308      	adds	r3, #8
 80034cc:	6019      	str	r1, [r3, #0]
    

    if(tim9_cnt2 == FIFO_Order)
 80034ce:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2b05      	cmp	r3, #5
 80034d4:	f040 8086 	bne.w	80035e4 <HAL_TIM_PeriodElapsedCallback+0x8cc>
    {
      tim9_cnt2 = 0;
 80034d8:	4b08      	ldr	r3, [pc, #32]	; (80034fc <HAL_TIM_PeriodElapsedCallback+0x7e4>)
 80034da:	2200      	movs	r2, #0
 80034dc:	601a      	str	r2, [r3, #0]
      tim9_event_flag = 1;
 80034de:	4b09      	ldr	r3, [pc, #36]	; (8003504 <HAL_TIM_PeriodElapsedCallback+0x7ec>)
 80034e0:	2201      	movs	r2, #1
 80034e2:	601a      	str	r2, [r3, #0]
      for(int i=0;i<FIFO_Order;i++)
 80034e4:	2300      	movs	r3, #0
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	e079      	b.n	80035de <HAL_TIM_PeriodElapsedCallback+0x8c6>
 80034ea:	bf00      	nop
 80034ec:	200008f4 	.word	0x200008f4
 80034f0:	20000930 	.word	0x20000930
 80034f4:	20000900 	.word	0x20000900
 80034f8:	200007c8 	.word	0x200007c8
 80034fc:	200006c0 	.word	0x200006c0
 8003500:	2000099c 	.word	0x2000099c
 8003504:	200006b8 	.word	0x200006b8
      {
        acc_ahrs_FIFO[i].AXIS_X = acc_FIFO[i].AXIS_X;
 8003508:	497f      	ldr	r1, [pc, #508]	; (8003708 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 800350a:	68ba      	ldr	r2, [r7, #8]
 800350c:	4613      	mov	r3, r2
 800350e:	005b      	lsls	r3, r3, #1
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	440b      	add	r3, r1
 8003516:	6819      	ldr	r1, [r3, #0]
 8003518:	487c      	ldr	r0, [pc, #496]	; (800370c <HAL_TIM_PeriodElapsedCallback+0x9f4>)
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	4613      	mov	r3, r2
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	4413      	add	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4403      	add	r3, r0
 8003526:	6019      	str	r1, [r3, #0]
        acc_ahrs_FIFO[i].AXIS_Y = acc_FIFO[i].AXIS_Y;
 8003528:	4977      	ldr	r1, [pc, #476]	; (8003708 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 800352a:	68ba      	ldr	r2, [r7, #8]
 800352c:	4613      	mov	r3, r2
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	4413      	add	r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	3304      	adds	r3, #4
 8003538:	6819      	ldr	r1, [r3, #0]
 800353a:	4874      	ldr	r0, [pc, #464]	; (800370c <HAL_TIM_PeriodElapsedCallback+0x9f4>)
 800353c:	68ba      	ldr	r2, [r7, #8]
 800353e:	4613      	mov	r3, r2
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	4413      	add	r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	4403      	add	r3, r0
 8003548:	3304      	adds	r3, #4
 800354a:	6019      	str	r1, [r3, #0]
        acc_ahrs_FIFO[i].AXIS_Z = acc_FIFO[i].AXIS_Z;
 800354c:	496e      	ldr	r1, [pc, #440]	; (8003708 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 800354e:	68ba      	ldr	r2, [r7, #8]
 8003550:	4613      	mov	r3, r2
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	4413      	add	r3, r2
 8003556:	009b      	lsls	r3, r3, #2
 8003558:	440b      	add	r3, r1
 800355a:	3308      	adds	r3, #8
 800355c:	6819      	ldr	r1, [r3, #0]
 800355e:	486b      	ldr	r0, [pc, #428]	; (800370c <HAL_TIM_PeriodElapsedCallback+0x9f4>)
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	4613      	mov	r3, r2
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	4413      	add	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4403      	add	r3, r0
 800356c:	3308      	adds	r3, #8
 800356e:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_X = gyro_FIFO[i].AXIS_X;
 8003570:	4967      	ldr	r1, [pc, #412]	; (8003710 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 8003572:	68ba      	ldr	r2, [r7, #8]
 8003574:	4613      	mov	r3, r2
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	4413      	add	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	440b      	add	r3, r1
 800357e:	6819      	ldr	r1, [r3, #0]
 8003580:	4864      	ldr	r0, [pc, #400]	; (8003714 <HAL_TIM_PeriodElapsedCallback+0x9fc>)
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	4613      	mov	r3, r2
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	4413      	add	r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	4403      	add	r3, r0
 800358e:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_Y = gyro_FIFO[i].AXIS_Y;
 8003590:	495f      	ldr	r1, [pc, #380]	; (8003710 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	4613      	mov	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	440b      	add	r3, r1
 800359e:	3304      	adds	r3, #4
 80035a0:	6819      	ldr	r1, [r3, #0]
 80035a2:	485c      	ldr	r0, [pc, #368]	; (8003714 <HAL_TIM_PeriodElapsedCallback+0x9fc>)
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	4613      	mov	r3, r2
 80035a8:	005b      	lsls	r3, r3, #1
 80035aa:	4413      	add	r3, r2
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	4403      	add	r3, r0
 80035b0:	3304      	adds	r3, #4
 80035b2:	6019      	str	r1, [r3, #0]
        gyro_ahrs_FIFO[i].AXIS_Z = gyro_FIFO[i].AXIS_Z;
 80035b4:	4956      	ldr	r1, [pc, #344]	; (8003710 <HAL_TIM_PeriodElapsedCallback+0x9f8>)
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	4613      	mov	r3, r2
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4413      	add	r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	3308      	adds	r3, #8
 80035c4:	6819      	ldr	r1, [r3, #0]
 80035c6:	4853      	ldr	r0, [pc, #332]	; (8003714 <HAL_TIM_PeriodElapsedCallback+0x9fc>)
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	4613      	mov	r3, r2
 80035cc:	005b      	lsls	r3, r3, #1
 80035ce:	4413      	add	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	4403      	add	r3, r0
 80035d4:	3308      	adds	r3, #8
 80035d6:	6019      	str	r1, [r3, #0]
      for(int i=0;i<FIFO_Order;i++)
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	3301      	adds	r3, #1
 80035dc:	60bb      	str	r3, [r7, #8]
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	2b04      	cmp	r3, #4
 80035e2:	dd91      	ble.n	8003508 <HAL_TIM_PeriodElapsedCallback+0x7f0>
      }
    }

      
      gyro_rad.gx = gyro_fil.AXIS_X*COE_MDPS_TO_RADPS;
 80035e4:	4b4c      	ldr	r3, [pc, #304]	; (8003718 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fc ffad 	bl	8000548 <__aeabi_f2d>
 80035ee:	a342      	add	r3, pc, #264	; (adr r3, 80036f8 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 80035f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035f4:	f7fd f800 	bl	80005f8 <__aeabi_dmul>
 80035f8:	4602      	mov	r2, r0
 80035fa:	460b      	mov	r3, r1
 80035fc:	4610      	mov	r0, r2
 80035fe:	4619      	mov	r1, r3
 8003600:	f7fd fad2 	bl	8000ba8 <__aeabi_d2f>
 8003604:	4603      	mov	r3, r0
 8003606:	4a45      	ldr	r2, [pc, #276]	; (800371c <HAL_TIM_PeriodElapsedCallback+0xa04>)
 8003608:	6013      	str	r3, [r2, #0]
      gyro_rad.gy = gyro_fil.AXIS_Y*COE_MDPS_TO_RADPS;
 800360a:	4b43      	ldr	r3, [pc, #268]	; (8003718 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	4618      	mov	r0, r3
 8003610:	f7fc ff9a 	bl	8000548 <__aeabi_f2d>
 8003614:	a338      	add	r3, pc, #224	; (adr r3, 80036f8 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 8003616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361a:	f7fc ffed 	bl	80005f8 <__aeabi_dmul>
 800361e:	4602      	mov	r2, r0
 8003620:	460b      	mov	r3, r1
 8003622:	4610      	mov	r0, r2
 8003624:	4619      	mov	r1, r3
 8003626:	f7fd fabf 	bl	8000ba8 <__aeabi_d2f>
 800362a:	4603      	mov	r3, r0
 800362c:	4a3b      	ldr	r2, [pc, #236]	; (800371c <HAL_TIM_PeriodElapsedCallback+0xa04>)
 800362e:	6053      	str	r3, [r2, #4]
      gyro_rad.gz = gyro_fil.AXIS_Z*COE_MDPS_TO_RADPS;
 8003630:	4b39      	ldr	r3, [pc, #228]	; (8003718 <HAL_TIM_PeriodElapsedCallback+0xa00>)
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	4618      	mov	r0, r3
 8003636:	f7fc ff87 	bl	8000548 <__aeabi_f2d>
 800363a:	a32f      	add	r3, pc, #188	; (adr r3, 80036f8 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 800363c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003640:	f7fc ffda 	bl	80005f8 <__aeabi_dmul>
 8003644:	4602      	mov	r2, r0
 8003646:	460b      	mov	r3, r1
 8003648:	4610      	mov	r0, r2
 800364a:	4619      	mov	r1, r3
 800364c:	f7fd faac 	bl	8000ba8 <__aeabi_d2f>
 8003650:	4603      	mov	r3, r0
 8003652:	4a32      	ldr	r2, [pc, #200]	; (800371c <HAL_TIM_PeriodElapsedCallback+0xa04>)
 8003654:	6093      	str	r3, [r2, #8]

      euler_ahrs.thz += gyro_rad.gz*PID_SAMPLING_TIME;
 8003656:	4b32      	ldr	r3, [pc, #200]	; (8003720 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	4618      	mov	r0, r3
 800365c:	f7fc ff74 	bl	8000548 <__aeabi_f2d>
 8003660:	4604      	mov	r4, r0
 8003662:	460d      	mov	r5, r1
 8003664:	4b2d      	ldr	r3, [pc, #180]	; (800371c <HAL_TIM_PeriodElapsedCallback+0xa04>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	4618      	mov	r0, r3
 800366a:	f7fc ff6d 	bl	8000548 <__aeabi_f2d>
 800366e:	a324      	add	r3, pc, #144	; (adr r3, 8003700 <HAL_TIM_PeriodElapsedCallback+0x9e8>)
 8003670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003674:	f7fc ffc0 	bl	80005f8 <__aeabi_dmul>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4620      	mov	r0, r4
 800367e:	4629      	mov	r1, r5
 8003680:	f7fc fe04 	bl	800028c <__adddf3>
 8003684:	4602      	mov	r2, r0
 8003686:	460b      	mov	r3, r1
 8003688:	4610      	mov	r0, r2
 800368a:	4619      	mov	r1, r3
 800368c:	f7fd fa8c 	bl	8000ba8 <__aeabi_d2f>
 8003690:	4603      	mov	r3, r0
 8003692:	4a23      	ldr	r2, [pc, #140]	; (8003720 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 8003694:	6093      	str	r3, [r2, #8]

      if(gTHR<MIN_THR)
 8003696:	4b23      	ldr	r3, [pc, #140]	; (8003724 <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 8003698:	f9b3 3000 	ldrsh.w	r3, [r3]
 800369c:	2bc7      	cmp	r3, #199	; 0xc7
 800369e:	dc07      	bgt.n	80036b0 <HAL_TIM_PeriodElapsedCallback+0x998>
      {
        euler_rc.thz = 0;
 80036a0:	4b21      	ldr	r3, [pc, #132]	; (8003728 <HAL_TIM_PeriodElapsedCallback+0xa10>)
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	609a      	str	r2, [r3, #8]
        euler_ahrs.thz = 0;
 80036a8:	4b1d      	ldr	r3, [pc, #116]	; (8003720 <HAL_TIM_PeriodElapsedCallback+0xa08>)
 80036aa:	f04f 0200 	mov.w	r2, #0
 80036ae:	609a      	str	r2, [r3, #8]
      }


      if (rc_connection_flag && rc_enable_motor)
 80036b0:	4b1e      	ldr	r3, [pc, #120]	; (800372c <HAL_TIM_PeriodElapsedCallback+0xa14>)
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d00c      	beq.n	80036d2 <HAL_TIM_PeriodElapsedCallback+0x9ba>
 80036b8:	4b1d      	ldr	r3, [pc, #116]	; (8003730 <HAL_TIM_PeriodElapsedCallback+0xa18>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d008      	beq.n	80036d2 <HAL_TIM_PeriodElapsedCallback+0x9ba>
      {   // Do PID Control
        FlightControlPID_innerLoop(&euler_rc_fil, &gyro_rad, &ahrs, &pid, &motor_pwm);
 80036c0:	4b1c      	ldr	r3, [pc, #112]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	4b1c      	ldr	r3, [pc, #112]	; (8003738 <HAL_TIM_PeriodElapsedCallback+0xa20>)
 80036c6:	4a1d      	ldr	r2, [pc, #116]	; (800373c <HAL_TIM_PeriodElapsedCallback+0xa24>)
 80036c8:	4914      	ldr	r1, [pc, #80]	; (800371c <HAL_TIM_PeriodElapsedCallback+0xa04>)
 80036ca:	481d      	ldr	r0, [pc, #116]	; (8003740 <HAL_TIM_PeriodElapsedCallback+0xa28>)
 80036cc:	f7fe f9c4 	bl	8001a58 <FlightControlPID_innerLoop>
 80036d0:	e002      	b.n	80036d8 <HAL_TIM_PeriodElapsedCallback+0x9c0>
      }
      else
      {
        // set motor output zero
        set_motor_pwm_zero(&motor_pwm);
 80036d2:	4818      	ldr	r0, [pc, #96]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 80036d4:	f000 f940 	bl	8003958 <set_motor_pwm_zero>
      }

      if(gTHR<MIN_THR)
 80036d8:	4b12      	ldr	r3, [pc, #72]	; (8003724 <HAL_TIM_PeriodElapsedCallback+0xa0c>)
 80036da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80036de:	2bc7      	cmp	r3, #199	; 0xc7
 80036e0:	dc02      	bgt.n	80036e8 <HAL_TIM_PeriodElapsedCallback+0x9d0>
      {
        set_motor_pwm_zero(&motor_pwm);
 80036e2:	4814      	ldr	r0, [pc, #80]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 80036e4:	f000 f938 	bl	8003958 <set_motor_pwm_zero>
      }

      set_motor_pwm(&motor_pwm);      /* To comment if want to debug remocon calibration switching off the motors */
 80036e8:	4812      	ldr	r0, [pc, #72]	; (8003734 <HAL_TIM_PeriodElapsedCallback+0xa1c>)
 80036ea:	f000 f88b 	bl	8003804 <set_motor_pwm>
  }
}
 80036ee:	bf00      	nop
 80036f0:	3710      	adds	r7, #16
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bdb0      	pop	{r4, r5, r7, pc}
 80036f6:	bf00      	nop
 80036f8:	211975d4 	.word	0x211975d4
 80036fc:	3ef24d15 	.word	0x3ef24d15
 8003700:	47ae147b 	.word	0x47ae147b
 8003704:	3f547ae1 	.word	0x3f547ae1
 8003708:	200008ac 	.word	0x200008ac
 800370c:	20000870 	.word	0x20000870
 8003710:	2000099c 	.word	0x2000099c
 8003714:	20000960 	.word	0x20000960
 8003718:	200008f4 	.word	0x200008f4
 800371c:	20000a50 	.word	0x20000a50
 8003720:	20000744 	.word	0x20000744
 8003724:	20000b1c 	.word	0x20000b1c
 8003728:	20000738 	.word	0x20000738
 800372c:	20000ae0 	.word	0x20000ae0
 8003730:	200006a8 	.word	0x200006a8
 8003734:	20000a74 	.word	0x20000a74
 8003738:	200006c8 	.word	0x200006c8
 800373c:	20000a8c 	.word	0x20000a8c
 8003740:	20000750 	.word	0x20000750

08003744 <initializeAllSensors>:
* @brief  Initialize all sensors
* @param  None
* @retval None
*/
static void initializeAllSensors( void )
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  if (BSP_ACCELERO_Init( LSM6DSL_X_0, &LSM6DSL_X_0_handle ) != COMPONENT_OK)
 8003748:	4910      	ldr	r1, [pc, #64]	; (800378c <initializeAllSensors+0x48>)
 800374a:	2000      	movs	r0, #0
 800374c:	f001 fd80 	bl	8005250 <BSP_ACCELERO_Init>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d000      	beq.n	8003758 <initializeAllSensors+0x14>
  {
    while(1);
 8003756:	e7fe      	b.n	8003756 <initializeAllSensors+0x12>
  }
  
  if (BSP_GYRO_Init( LSM6DSL_G_0, &LSM6DSL_G_0_handle ) != COMPONENT_OK)
 8003758:	490d      	ldr	r1, [pc, #52]	; (8003790 <initializeAllSensors+0x4c>)
 800375a:	2000      	movs	r0, #0
 800375c:	f001 ffb9 	bl	80056d2 <BSP_GYRO_Init>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d000      	beq.n	8003768 <initializeAllSensors+0x24>
  {
    while(1);
 8003766:	e7fe      	b.n	8003766 <initializeAllSensors+0x22>
  }
  
  if (BSP_MAGNETO_Init( LIS2MDL_M_0, &LIS2MDL_M_0_handle ) != COMPONENT_OK)
 8003768:	490a      	ldr	r1, [pc, #40]	; (8003794 <initializeAllSensors+0x50>)
 800376a:	2000      	movs	r0, #0
 800376c:	f002 f8eb 	bl	8005946 <BSP_MAGNETO_Init>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d000      	beq.n	8003778 <initializeAllSensors+0x34>
  {
    while(1);
 8003776:	e7fe      	b.n	8003776 <initializeAllSensors+0x32>
  }
  
  
  if (BSP_PRESSURE_Init( LPS22HB_P_0, &LPS22HB_P_0_handle ) != COMPONENT_OK)
 8003778:	4907      	ldr	r1, [pc, #28]	; (8003798 <initializeAllSensors+0x54>)
 800377a:	2000      	movs	r0, #0
 800377c:	f002 f9c2 	bl	8005b04 <BSP_PRESSURE_Init>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d000      	beq.n	8003788 <initializeAllSensors+0x44>
  {
    while(1);
 8003786:	e7fe      	b.n	8003786 <initializeAllSensors+0x42>
//  {
//    while(1);
//  }
//  
  
}
 8003788:	bf00      	nop
 800378a:	bd80      	pop	{r7, pc}
 800378c:	20000694 	.word	0x20000694
 8003790:	20000698 	.word	0x20000698
 8003794:	2000069c 	.word	0x2000069c
 8003798:	200006a0 	.word	0x200006a0

0800379c <enableAllSensors>:
* @brief  Enable all sensors
* @param  None
* @retval None
*/
void enableAllSensors( void )
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
  BSP_ACCELERO_Sensor_Enable( LSM6DSL_X_0_handle );
 80037a0:	4b10      	ldr	r3, [pc, #64]	; (80037e4 <enableAllSensors+0x48>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f001 fe9d 	bl	80054e4 <BSP_ACCELERO_Sensor_Enable>
  PRINTF("LSM6DSL MEMS Accelerometer initialized and enabled\n");
 80037aa:	480f      	ldr	r0, [pc, #60]	; (80037e8 <enableAllSensors+0x4c>)
 80037ac:	f7fd ff88 	bl	80016c0 <myprintf>
  BSP_GYRO_Sensor_Enable( LSM6DSL_G_0_handle );
 80037b0:	4b0e      	ldr	r3, [pc, #56]	; (80037ec <enableAllSensors+0x50>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4618      	mov	r0, r3
 80037b6:	f002 f84d 	bl	8005854 <BSP_GYRO_Sensor_Enable>
  PRINTF("LSM6DSL MEMS Gyroscope initialized and enabled\n");
 80037ba:	480d      	ldr	r0, [pc, #52]	; (80037f0 <enableAllSensors+0x54>)
 80037bc:	f7fd ff80 	bl	80016c0 <myprintf>
  BSP_MAGNETO_Sensor_Enable( LIS2MDL_M_0_handle );
 80037c0:	4b0c      	ldr	r3, [pc, #48]	; (80037f4 <enableAllSensors+0x58>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4618      	mov	r0, r3
 80037c6:	f002 f94f 	bl	8005a68 <BSP_MAGNETO_Sensor_Enable>
  PRINTF("LIS2MDL Magnetometer initialized and enabled\n");
 80037ca:	480b      	ldr	r0, [pc, #44]	; (80037f8 <enableAllSensors+0x5c>)
 80037cc:	f7fd ff78 	bl	80016c0 <myprintf>
  BSP_PRESSURE_Sensor_Enable( LPS22HB_P_0_handle );
 80037d0:	4b0a      	ldr	r3, [pc, #40]	; (80037fc <enableAllSensors+0x60>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4618      	mov	r0, r3
 80037d6:	f002 fa73 	bl	8005cc0 <BSP_PRESSURE_Sensor_Enable>
  PRINTF("LPS22HB Pressure sensor initialized and enabled\n");
 80037da:	4809      	ldr	r0, [pc, #36]	; (8003800 <enableAllSensors+0x64>)
 80037dc:	f7fd ff70 	bl	80016c0 <myprintf>
//  BSP_TEMPERATURE_Sensor_Enable( LPS22HB_T_0_handle );
}
 80037e0:	bf00      	nop
 80037e2:	bd80      	pop	{r7, pc}
 80037e4:	20000694 	.word	0x20000694
 80037e8:	0801492c 	.word	0x0801492c
 80037ec:	20000698 	.word	0x20000698
 80037f0:	08014960 	.word	0x08014960
 80037f4:	2000069c 	.word	0x2000069c
 80037f8:	08014990 	.word	0x08014990
 80037fc:	200006a0 	.word	0x200006a0
 8003800:	080149c0 	.word	0x080149c0

08003804 <set_motor_pwm>:
/*
 * Setup the driving power for 4 motors. p1~p4 data range is 0~1999, which equals
 * to 0~100% duty cycle (for DC motor configuration)
 */
void set_motor_pwm(MotorControlTypeDef *motor_pwm)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  if (motor_pwm->motor1_pwm >= MOTOR_MAX_PWM_VALUE)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	edd3 7a00 	vldr	s15, [r3]
 8003812:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8003950 <set_motor_pwm+0x14c>
 8003816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800381a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800381e:	db05      	blt.n	800382c <set_motor_pwm+0x28>
    htim4.Instance->CCR1 = MOTOR_MAX_PWM_VALUE;
 8003820:	4b4c      	ldr	r3, [pc, #304]	; (8003954 <set_motor_pwm+0x150>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f240 726c 	movw	r2, #1900	; 0x76c
 8003828:	635a      	str	r2, [r3, #52]	; 0x34
 800382a:	e016      	b.n	800385a <set_motor_pwm+0x56>
  else if (motor_pwm->motor1_pwm <= MOTOR_MIN_PWM_VALUE)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	edd3 7a00 	vldr	s15, [r3]
 8003832:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800383a:	d804      	bhi.n	8003846 <set_motor_pwm+0x42>
    htim4.Instance->CCR1 = MOTOR_MIN_PWM_VALUE;
 800383c:	4b45      	ldr	r3, [pc, #276]	; (8003954 <set_motor_pwm+0x150>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2200      	movs	r2, #0
 8003842:	635a      	str	r2, [r3, #52]	; 0x34
 8003844:	e009      	b.n	800385a <set_motor_pwm+0x56>
  else
    htim4.Instance->CCR1 = motor_pwm->motor1_pwm;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	edd3 7a00 	vldr	s15, [r3]
 800384c:	4b41      	ldr	r3, [pc, #260]	; (8003954 <set_motor_pwm+0x150>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003854:	ee17 2a90 	vmov	r2, s15
 8003858:	635a      	str	r2, [r3, #52]	; 0x34
  
  if (motor_pwm->motor2_pwm >= MOTOR_MAX_PWM_VALUE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003860:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8003950 <set_motor_pwm+0x14c>
 8003864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800386c:	db05      	blt.n	800387a <set_motor_pwm+0x76>
    htim4.Instance->CCR2 = MOTOR_MAX_PWM_VALUE;
 800386e:	4b39      	ldr	r3, [pc, #228]	; (8003954 <set_motor_pwm+0x150>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f240 726c 	movw	r2, #1900	; 0x76c
 8003876:	639a      	str	r2, [r3, #56]	; 0x38
 8003878:	e016      	b.n	80038a8 <set_motor_pwm+0xa4>
  else if (motor_pwm->motor2_pwm <= MOTOR_MIN_PWM_VALUE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	edd3 7a01 	vldr	s15, [r3, #4]
 8003880:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003888:	d804      	bhi.n	8003894 <set_motor_pwm+0x90>
    htim4.Instance->CCR2 = MOTOR_MIN_PWM_VALUE;
 800388a:	4b32      	ldr	r3, [pc, #200]	; (8003954 <set_motor_pwm+0x150>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2200      	movs	r2, #0
 8003890:	639a      	str	r2, [r3, #56]	; 0x38
 8003892:	e009      	b.n	80038a8 <set_motor_pwm+0xa4>
  else
    htim4.Instance->CCR2 = motor_pwm->motor2_pwm;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	edd3 7a01 	vldr	s15, [r3, #4]
 800389a:	4b2e      	ldr	r3, [pc, #184]	; (8003954 <set_motor_pwm+0x150>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038a2:	ee17 2a90 	vmov	r2, s15
 80038a6:	639a      	str	r2, [r3, #56]	; 0x38
  
  if (motor_pwm->motor3_pwm >= MOTOR_MAX_PWM_VALUE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	edd3 7a02 	vldr	s15, [r3, #8]
 80038ae:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003950 <set_motor_pwm+0x14c>
 80038b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038ba:	db05      	blt.n	80038c8 <set_motor_pwm+0xc4>
    htim4.Instance->CCR3 = MOTOR_MAX_PWM_VALUE;
 80038bc:	4b25      	ldr	r3, [pc, #148]	; (8003954 <set_motor_pwm+0x150>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f240 726c 	movw	r2, #1900	; 0x76c
 80038c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80038c6:	e016      	b.n	80038f6 <set_motor_pwm+0xf2>
  else if (motor_pwm->motor3_pwm <= MOTOR_MIN_PWM_VALUE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	edd3 7a02 	vldr	s15, [r3, #8]
 80038ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038d6:	d804      	bhi.n	80038e2 <set_motor_pwm+0xde>
    htim4.Instance->CCR3 = MOTOR_MIN_PWM_VALUE;
 80038d8:	4b1e      	ldr	r3, [pc, #120]	; (8003954 <set_motor_pwm+0x150>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	2200      	movs	r2, #0
 80038de:	63da      	str	r2, [r3, #60]	; 0x3c
 80038e0:	e009      	b.n	80038f6 <set_motor_pwm+0xf2>
  else
    htim4.Instance->CCR3 = motor_pwm->motor3_pwm;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80038e8:	4b1a      	ldr	r3, [pc, #104]	; (8003954 <set_motor_pwm+0x150>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038f0:	ee17 2a90 	vmov	r2, s15
 80038f4:	63da      	str	r2, [r3, #60]	; 0x3c
  
  if (motor_pwm->motor4_pwm >= MOTOR_MAX_PWM_VALUE)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80038fc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8003950 <set_motor_pwm+0x14c>
 8003900:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003908:	db05      	blt.n	8003916 <set_motor_pwm+0x112>
    htim4.Instance->CCR4 = MOTOR_MAX_PWM_VALUE;
 800390a:	4b12      	ldr	r3, [pc, #72]	; (8003954 <set_motor_pwm+0x150>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f240 726c 	movw	r2, #1900	; 0x76c
 8003912:	641a      	str	r2, [r3, #64]	; 0x40
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
  else
    htim4.Instance->CCR4 = motor_pwm->motor4_pwm;
}
 8003914:	e016      	b.n	8003944 <set_motor_pwm+0x140>
  else if (motor_pwm->motor4_pwm <= MOTOR_MIN_PWM_VALUE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	edd3 7a03 	vldr	s15, [r3, #12]
 800391c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003924:	d804      	bhi.n	8003930 <set_motor_pwm+0x12c>
    htim4.Instance->CCR4 = MOTOR_MIN_PWM_VALUE;
 8003926:	4b0b      	ldr	r3, [pc, #44]	; (8003954 <set_motor_pwm+0x150>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2200      	movs	r2, #0
 800392c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800392e:	e009      	b.n	8003944 <set_motor_pwm+0x140>
    htim4.Instance->CCR4 = motor_pwm->motor4_pwm;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	edd3 7a03 	vldr	s15, [r3, #12]
 8003936:	4b07      	ldr	r3, [pc, #28]	; (8003954 <set_motor_pwm+0x150>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800393e:	ee17 2a90 	vmov	r2, s15
 8003942:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	44ed8000 	.word	0x44ed8000
 8003954:	200005dc 	.word	0x200005dc

08003958 <set_motor_pwm_zero>:


void set_motor_pwm_zero(MotorControlTypeDef *motor_pwm)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  motor_pwm->motor1_pwm = 0;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	601a      	str	r2, [r3, #0]
  motor_pwm->motor2_pwm = 0;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f04f 0200 	mov.w	r2, #0
 800396e:	605a      	str	r2, [r3, #4]
  motor_pwm->motor3_pwm = 0;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f04f 0200 	mov.w	r2, #0
 8003976:	609a      	str	r2, [r3, #8]
  motor_pwm->motor4_pwm = 0;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	60da      	str	r2, [r3, #12]
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <QuaternionToEuler>:

/*
 * Convert Quaternion to Euler Angle
 */
void QuaternionToEuler(QuaternionTypeDef *qr, EulerAngleTypeDef *ea)
{
 800398c:	b5b0      	push	{r4, r5, r7, lr}
 800398e:	b090      	sub	sp, #64	; 0x40
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
    float q0q0, q1q1, q2q2, q3q3;
    float dq0, dq1, dq2;
    float dq1q3, dq0q2, dq1q2;
    float dq0q1, dq2q3, dq0q3;

    q0q0 = qr->q0*qr->q0;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	ed93 7a00 	vldr	s14, [r3]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	edd3 7a00 	vldr	s15, [r3]
 80039a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039a6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    q1q1 = qr->q1*qr->q1;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	edd3 7a01 	vldr	s15, [r3, #4]
 80039b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ba:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    q2q2 = qr->q2*qr->q2;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	ed93 7a02 	vldr	s14, [r3, #8]
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80039ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039ce:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    q3q3 = qr->q3*qr->q3;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	ed93 7a03 	vldr	s14, [r3, #12]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	edd3 7a03 	vldr	s15, [r3, #12]
 80039de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039e2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    dq0 = 2*qr->q0;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	edd3 7a00 	vldr	s15, [r3]
 80039ec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80039f0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    dq1 = 2*qr->q1;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80039fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80039fe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    dq2 = 2*qr->q2;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a08:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003a0c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    dq1q2 = dq1 * qr->q2;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a16:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a1e:	edc7 7a08 	vstr	s15, [r7, #32]
    dq1q3 = dq1 * qr->q3;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	edd3 7a03 	vldr	s15, [r3, #12]
 8003a28:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8003a2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a30:	edc7 7a07 	vstr	s15, [r7, #28]
    dq0q2 = dq0 * qr->q2;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	edd3 7a02 	vldr	s15, [r3, #8]
 8003a3a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a42:	edc7 7a06 	vstr	s15, [r7, #24]
    dq0q3 = dq0 * qr->q3;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	edd3 7a03 	vldr	s15, [r3, #12]
 8003a4c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a54:	edc7 7a05 	vstr	s15, [r7, #20]
    dq0q1 = dq0 * qr->q1;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	edd3 7a01 	vldr	s15, [r3, #4]
 8003a5e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8003a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a66:	edc7 7a04 	vstr	s15, [r7, #16]
    dq2q3 = dq2 * qr->q3;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	edd3 7a03 	vldr	s15, [r3, #12]
 8003a70:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a78:	edc7 7a03 	vstr	s15, [r7, #12]

    ea->thx = atan2(dq0q1+dq2q3, q0q0+q3q3-q1q1-q2q2);
 8003a7c:	ed97 7a04 	vldr	s14, [r7, #16]
 8003a80:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a88:	ee17 0a90 	vmov	r0, s15
 8003a8c:	f7fc fd5c 	bl	8000548 <__aeabi_f2d>
 8003a90:	4604      	mov	r4, r0
 8003a92:	460d      	mov	r5, r1
 8003a94:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003a98:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003a9c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003aa0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003aa4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003aa8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003aac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ab0:	ee17 0a90 	vmov	r0, s15
 8003ab4:	f7fc fd48 	bl	8000548 <__aeabi_f2d>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	460b      	mov	r3, r1
 8003abc:	ec43 2b11 	vmov	d1, r2, r3
 8003ac0:	ec45 4b10 	vmov	d0, r4, r5
 8003ac4:	f010 f9a8 	bl	8013e18 <atan2>
 8003ac8:	ec53 2b10 	vmov	r2, r3, d0
 8003acc:	4610      	mov	r0, r2
 8003ace:	4619      	mov	r1, r3
 8003ad0:	f7fd f86a 	bl	8000ba8 <__aeabi_d2f>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	601a      	str	r2, [r3, #0]
    ea->thy = asin(dq0q2-dq1q3);
 8003ada:	ed97 7a06 	vldr	s14, [r7, #24]
 8003ade:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ae2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ae6:	ee17 0a90 	vmov	r0, s15
 8003aea:	f7fc fd2d 	bl	8000548 <__aeabi_f2d>
 8003aee:	4602      	mov	r2, r0
 8003af0:	460b      	mov	r3, r1
 8003af2:	ec43 2b10 	vmov	d0, r2, r3
 8003af6:	f010 f95b 	bl	8013db0 <asin>
 8003afa:	ec53 2b10 	vmov	r2, r3, d0
 8003afe:	4610      	mov	r0, r2
 8003b00:	4619      	mov	r1, r3
 8003b02:	f7fd f851 	bl	8000ba8 <__aeabi_d2f>
 8003b06:	4602      	mov	r2, r0
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	605a      	str	r2, [r3, #4]
    
    

    //ea->thz = atan2(dq1q2+dq0q3, q0q0+q1q1-q2q2-q3q3);

 8003b0c:	bf00      	nop
 8003b0e:	3740      	adds	r7, #64	; 0x40
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bdb0      	pop	{r4, r5, r7, pc}

08003b14 <init_remote_control>:

// privite function
void init_rc_variables(void);

void init_remote_control(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	af00      	add	r7, sp, #0
  rc_connection_flag = 0;
 8003b18:	4b0e      	ldr	r3, [pc, #56]	; (8003b54 <init_remote_control+0x40>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	701a      	strb	r2, [r3, #0]
  rc_timeout = 1000;
 8003b1e:	4b0e      	ldr	r3, [pc, #56]	; (8003b58 <init_remote_control+0x44>)
 8003b20:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003b24:	601a      	str	r2, [r3, #0]

  // Initial R/C global variables
  gAIL = 0;
 8003b26:	4b0d      	ldr	r3, [pc, #52]	; (8003b5c <init_remote_control+0x48>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	801a      	strh	r2, [r3, #0]
  gELE = 0;
 8003b2c:	4b0c      	ldr	r3, [pc, #48]	; (8003b60 <init_remote_control+0x4c>)
 8003b2e:	2200      	movs	r2, #0
 8003b30:	801a      	strh	r2, [r3, #0]
  gTHR = 0;
 8003b32:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <init_remote_control+0x50>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	801a      	strh	r2, [r3, #0]
  gRUD = 0;
 8003b38:	4b0b      	ldr	r3, [pc, #44]	; (8003b68 <init_remote_control+0x54>)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	801a      	strh	r2, [r3, #0]

  init_rc_variables();
 8003b3e:	f000 f819 	bl	8003b74 <init_rc_variables>
  // queue for test purpose
  cnt = 0;
 8003b42:	4b0a      	ldr	r3, [pc, #40]	; (8003b6c <init_remote_control+0x58>)
 8003b44:	2200      	movs	r2, #0
 8003b46:	601a      	str	r2, [r3, #0]
  init_queue(&que);
 8003b48:	4809      	ldr	r0, [pc, #36]	; (8003b70 <init_remote_control+0x5c>)
 8003b4a:	f000 fa7b 	bl	8004044 <init_queue>
}
 8003b4e:	bf00      	nop
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	20000ae0 	.word	0x20000ae0
 8003b58:	20000adc 	.word	0x20000adc
 8003b5c:	20000b18 	.word	0x20000b18
 8003b60:	20000b1a 	.word	0x20000b1a
 8003b64:	20000b1c 	.word	0x20000b1c
 8003b68:	20000b1e 	.word	0x20000b1e
 8003b6c:	20000b6c 	.word	0x20000b6c
 8003b70:	20000b20 	.word	0x20000b20

08003b74 <init_rc_variables>:

void init_rc_variables(void)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
  uint32_t i;
  rc_connection_flag = 0;
 8003b7a:	4b13      	ldr	r3, [pc, #76]	; (8003bc8 <init_rc_variables+0x54>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	701a      	strb	r2, [r3, #0]
  for (i=0;i<4;i++)
 8003b80:	2300      	movs	r3, #0
 8003b82:	607b      	str	r3, [r7, #4]
 8003b84:	e016      	b.n	8003bb4 <init_rc_variables+0x40>
  {
    rc_flag[i] = 0;
 8003b86:	4a11      	ldr	r2, [pc, #68]	; (8003bcc <init_rc_variables+0x58>)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	701a      	strb	r2, [r3, #0]
    rc_t_rise[i] = 0;
 8003b90:	4a0f      	ldr	r2, [pc, #60]	; (8003bd0 <init_rc_variables+0x5c>)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2100      	movs	r1, #0
 8003b96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t_fall[i] = 0;
 8003b9a:	4a0e      	ldr	r2, [pc, #56]	; (8003bd4 <init_rc_variables+0x60>)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    rc_t[i] = 0;
 8003ba4:	4a0c      	ldr	r2, [pc, #48]	; (8003bd8 <init_rc_variables+0x64>)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2100      	movs	r1, #0
 8003baa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i=0;i<4;i++)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	607b      	str	r3, [r7, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b03      	cmp	r3, #3
 8003bb8:	d9e5      	bls.n	8003b86 <init_rc_variables+0x12>
  }
}
 8003bba:	bf00      	nop
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	20000ae0 	.word	0x20000ae0
 8003bcc:	20000ae4 	.word	0x20000ae4
 8003bd0:	20000ae8 	.word	0x20000ae8
 8003bd4:	20000af8 	.word	0x20000af8
 8003bd8:	20000b08 	.word	0x20000b08

08003bdc <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  int32_t timcnt, idx;

  // save the counter data
  switch (htim->Channel)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	7e1b      	ldrb	r3, [r3, #24]
 8003be8:	3b01      	subs	r3, #1
 8003bea:	2b07      	cmp	r3, #7
 8003bec:	d82e      	bhi.n	8003c4c <HAL_TIM_IC_CaptureCallback+0x70>
 8003bee:	a201      	add	r2, pc, #4	; (adr r2, 8003bf4 <HAL_TIM_IC_CaptureCallback+0x18>)
 8003bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf4:	08003c15 	.word	0x08003c15
 8003bf8:	08003c23 	.word	0x08003c23
 8003bfc:	08003c4d 	.word	0x08003c4d
 8003c00:	08003c31 	.word	0x08003c31
 8003c04:	08003c4d 	.word	0x08003c4d
 8003c08:	08003c4d 	.word	0x08003c4d
 8003c0c:	08003c4d 	.word	0x08003c4d
 8003c10:	08003c3f 	.word	0x08003c3f
  {
    case HAL_TIM_ACTIVE_CHANNEL_1: idx = 0; timcnt = htim->Instance->CCR1; break;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60bb      	str	r3, [r7, #8]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c1e:	60fb      	str	r3, [r7, #12]
 8003c20:	e017      	b.n	8003c52 <HAL_TIM_IC_CaptureCallback+0x76>
    case HAL_TIM_ACTIVE_CHANNEL_2: idx = 1; timcnt = htim->Instance->CCR2; break;
 8003c22:	2301      	movs	r3, #1
 8003c24:	60bb      	str	r3, [r7, #8]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c2c:	60fb      	str	r3, [r7, #12]
 8003c2e:	e010      	b.n	8003c52 <HAL_TIM_IC_CaptureCallback+0x76>
    case HAL_TIM_ACTIVE_CHANNEL_3: idx = 2; timcnt = htim->Instance->CCR3; break;
 8003c30:	2302      	movs	r3, #2
 8003c32:	60bb      	str	r3, [r7, #8]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3a:	60fb      	str	r3, [r7, #12]
 8003c3c:	e009      	b.n	8003c52 <HAL_TIM_IC_CaptureCallback+0x76>
    case HAL_TIM_ACTIVE_CHANNEL_4: idx = 3; timcnt = htim->Instance->CCR4; break;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	60bb      	str	r3, [r7, #8]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	e002      	b.n	8003c52 <HAL_TIM_IC_CaptureCallback+0x76>
    default: idx = -1;
 8003c4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c50:	60bb      	str	r3, [r7, #8]
  }

  if (idx != -1)
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c58:	d068      	beq.n	8003d2c <HAL_TIM_IC_CaptureCallback+0x150>
  {
    rc_timeout = 0;     // Reset timeout count
 8003c5a:	4b36      	ldr	r3, [pc, #216]	; (8003d34 <HAL_TIM_IC_CaptureCallback+0x158>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	601a      	str	r2, [r3, #0]
    if (rc_flag[idx] < 2)
 8003c60:	4a35      	ldr	r2, [pc, #212]	; (8003d38 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	4413      	add	r3, r2
 8003c66:	781b      	ldrb	r3, [r3, #0]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d80a      	bhi.n	8003c82 <HAL_TIM_IC_CaptureCallback+0xa6>
      rc_flag[idx]++;
 8003c6c:	4a32      	ldr	r2, [pc, #200]	; (8003d38 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	4413      	add	r3, r2
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	3301      	adds	r3, #1
 8003c76:	b2d9      	uxtb	r1, r3
 8003c78:	4a2f      	ldr	r2, [pc, #188]	; (8003d38 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	460a      	mov	r2, r1
 8003c80:	701a      	strb	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(RC_Channel_Ports[idx], RC_Channel_Pins[idx]) == GPIO_PIN_SET)
 8003c82:	4a2e      	ldr	r2, [pc, #184]	; (8003d3c <HAL_TIM_IC_CaptureCallback+0x160>)
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003c8a:	492d      	ldr	r1, [pc, #180]	; (8003d40 <HAL_TIM_IC_CaptureCallback+0x164>)
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8003c92:	4619      	mov	r1, r3
 8003c94:	4610      	mov	r0, r2
 8003c96:	f00a fb0f 	bl	800e2b8 <HAL_GPIO_ReadPin>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d105      	bne.n	8003cac <HAL_TIM_IC_CaptureCallback+0xd0>
    {   // rising edge
      rc_t_rise[idx] = timcnt;
 8003ca0:	4928      	ldr	r1, [pc, #160]	; (8003d44 <HAL_TIM_IC_CaptureCallback+0x168>)
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	68fa      	ldr	r2, [r7, #12]
 8003ca6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      // For debug purpose
      // Add channel & width info into a queue for printing
      add_queue(&que, idx, rc_t[idx]);
    }
  }
}
 8003caa:	e03f      	b.n	8003d2c <HAL_TIM_IC_CaptureCallback+0x150>
      rc_t_fall[idx] = timcnt;
 8003cac:	4926      	ldr	r1, [pc, #152]	; (8003d48 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	68fa      	ldr	r2, [r7, #12]
 8003cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      if (rc_flag[idx] >= 2)  // be sure to calculate signal width after at least a pair of interrupt
 8003cb6:	4a20      	ldr	r2, [pc, #128]	; (8003d38 <HAL_TIM_IC_CaptureCallback+0x15c>)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	4413      	add	r3, r2
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d926      	bls.n	8003d10 <HAL_TIM_IC_CaptureCallback+0x134>
        if (rc_t_fall[idx] > rc_t_rise[idx])
 8003cc2:	4a21      	ldr	r2, [pc, #132]	; (8003d48 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003cca:	491e      	ldr	r1, [pc, #120]	; (8003d44 <HAL_TIM_IC_CaptureCallback+0x168>)
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	dd0d      	ble.n	8003cf2 <HAL_TIM_IC_CaptureCallback+0x116>
          rc_t[idx] = rc_t_fall[idx] - rc_t_rise[idx];
 8003cd6:	4a1c      	ldr	r2, [pc, #112]	; (8003d48 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003cde:	4919      	ldr	r1, [pc, #100]	; (8003d44 <HAL_TIM_IC_CaptureCallback+0x168>)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003ce6:	1ad2      	subs	r2, r2, r3
 8003ce8:	4918      	ldr	r1, [pc, #96]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003cf0:	e00e      	b.n	8003d10 <HAL_TIM_IC_CaptureCallback+0x134>
          rc_t[idx] = rc_t_fall[idx] - rc_t_rise[idx] + 32768;
 8003cf2:	4a15      	ldr	r2, [pc, #84]	; (8003d48 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8003cf4:	68bb      	ldr	r3, [r7, #8]
 8003cf6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003cfa:	4912      	ldr	r1, [pc, #72]	; (8003d44 <HAL_TIM_IC_CaptureCallback+0x168>)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003d08:	4910      	ldr	r1, [pc, #64]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      update_rc_data(idx);
 8003d10:	68b8      	ldr	r0, [r7, #8]
 8003d12:	f000 f843 	bl	8003d9c <update_rc_data>
      add_queue(&que, idx, rc_t[idx]);
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	b219      	sxth	r1, r3
 8003d1a:	4a0c      	ldr	r2, [pc, #48]	; (8003d4c <HAL_TIM_IC_CaptureCallback+0x170>)
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d22:	b21b      	sxth	r3, r3
 8003d24:	461a      	mov	r2, r3
 8003d26:	480a      	ldr	r0, [pc, #40]	; (8003d50 <HAL_TIM_IC_CaptureCallback+0x174>)
 8003d28:	f000 f9bc 	bl	80040a4 <add_queue>
}
 8003d2c:	bf00      	nop
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	20000adc 	.word	0x20000adc
 8003d38:	20000ae4 	.word	0x20000ae4
 8003d3c:	2000002c 	.word	0x2000002c
 8003d40:	2000003c 	.word	0x2000003c
 8003d44:	20000ae8 	.word	0x20000ae8
 8003d48:	20000af8 	.word	0x20000af8
 8003d4c:	20000b08 	.word	0x20000b08
 8003d50:	20000b20 	.word	0x20000b20

08003d54 <HAL_SYSTICK_Callback>:


void HAL_SYSTICK_Callback(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  // Process user timer
  User_Timer_Callback();
 8003d58:	f000 fc34 	bl	80045c4 <User_Timer_Callback>
  // Count rc_timeout up to 1s
  if (rc_timeout < 1000)
 8003d5c:	4b0d      	ldr	r3, [pc, #52]	; (8003d94 <HAL_SYSTICK_Callback+0x40>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d64:	da04      	bge.n	8003d70 <HAL_SYSTICK_Callback+0x1c>
    rc_timeout++;
 8003d66:	4b0b      	ldr	r3, [pc, #44]	; (8003d94 <HAL_SYSTICK_Callback+0x40>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3301      	adds	r3, #1
 8003d6c:	4a09      	ldr	r2, [pc, #36]	; (8003d94 <HAL_SYSTICK_Callback+0x40>)
 8003d6e:	6013      	str	r3, [r2, #0]
  if (rc_timeout > RC_TIMEOUT_VALUE)
 8003d70:	4b08      	ldr	r3, [pc, #32]	; (8003d94 <HAL_SYSTICK_Callback+0x40>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b1e      	cmp	r3, #30
 8003d76:	dd01      	ble.n	8003d7c <HAL_SYSTICK_Callback+0x28>
    init_rc_variables();
 8003d78:	f7ff fefc 	bl	8003b74 <init_rc_variables>
  rc_connection_flag = (rc_timeout <= RC_TIMEOUT_VALUE);
 8003d7c:	4b05      	ldr	r3, [pc, #20]	; (8003d94 <HAL_SYSTICK_Callback+0x40>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b1e      	cmp	r3, #30
 8003d82:	bfd4      	ite	le
 8003d84:	2301      	movle	r3, #1
 8003d86:	2300      	movgt	r3, #0
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	461a      	mov	r2, r3
 8003d8c:	4b02      	ldr	r3, [pc, #8]	; (8003d98 <HAL_SYSTICK_Callback+0x44>)
 8003d8e:	701a      	strb	r2, [r3, #0]
}
 8003d90:	bf00      	nop
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	20000adc 	.word	0x20000adc
 8003d98:	20000ae0 	.word	0x20000ae0

08003d9c <update_rc_data>:


/* Update global variables of R/C data */
void update_rc_data(int32_t idx)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  switch (idx)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2b03      	cmp	r3, #3
 8003da8:	d83e      	bhi.n	8003e28 <update_rc_data+0x8c>
 8003daa:	a201      	add	r2, pc, #4	; (adr r2, 8003db0 <update_rc_data+0x14>)
 8003dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db0:	08003dc1 	.word	0x08003dc1
 8003db4:	08003dd9 	.word	0x08003dd9
 8003db8:	08003df1 	.word	0x08003df1
 8003dbc:	08003e11 	.word	0x08003e11
  {
    case 0: gAIL = rc_t[0] - ail_center; break;
 8003dc0:	4b38      	ldr	r3, [pc, #224]	; (8003ea4 <update_rc_data+0x108>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	4b38      	ldr	r3, [pc, #224]	; (8003ea8 <update_rc_data+0x10c>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	b21a      	sxth	r2, r3
 8003dd2:	4b36      	ldr	r3, [pc, #216]	; (8003eac <update_rc_data+0x110>)
 8003dd4:	801a      	strh	r2, [r3, #0]
 8003dd6:	e028      	b.n	8003e2a <update_rc_data+0x8e>
    case 1: gELE = rc_t[1] - ele_center; break;
 8003dd8:	4b32      	ldr	r3, [pc, #200]	; (8003ea4 <update_rc_data+0x108>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	b29a      	uxth	r2, r3
 8003dde:	4b34      	ldr	r3, [pc, #208]	; (8003eb0 <update_rc_data+0x114>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	b21a      	sxth	r2, r3
 8003dea:	4b32      	ldr	r3, [pc, #200]	; (8003eb4 <update_rc_data+0x118>)
 8003dec:	801a      	strh	r2, [r3, #0]
 8003dee:	e01c      	b.n	8003e2a <update_rc_data+0x8e>
    case 2: gTHR = (rc_t[2] > THR_BOTTOM) ? (rc_t[2] - THR_BOTTOM) : 0; break;
 8003df0:	4b2c      	ldr	r3, [pc, #176]	; (8003ea4 <update_rc_data+0x108>)
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f241 1262 	movw	r2, #4450	; 0x1162
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	bfb8      	it	lt
 8003dfc:	4613      	movlt	r3, r2
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	f5a3 538b 	sub.w	r3, r3, #4448	; 0x1160
 8003e04:	3b02      	subs	r3, #2
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	b21a      	sxth	r2, r3
 8003e0a:	4b2b      	ldr	r3, [pc, #172]	; (8003eb8 <update_rc_data+0x11c>)
 8003e0c:	801a      	strh	r2, [r3, #0]
 8003e0e:	e00c      	b.n	8003e2a <update_rc_data+0x8e>
    case 3: gRUD = rc_t[3] - rud_center; break;
 8003e10:	4b24      	ldr	r3, [pc, #144]	; (8003ea4 <update_rc_data+0x108>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	b29a      	uxth	r2, r3
 8003e16:	4b29      	ldr	r3, [pc, #164]	; (8003ebc <update_rc_data+0x120>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	b21a      	sxth	r2, r3
 8003e22:	4b27      	ldr	r3, [pc, #156]	; (8003ec0 <update_rc_data+0x124>)
 8003e24:	801a      	strh	r2, [r3, #0]
 8003e26:	e000      	b.n	8003e2a <update_rc_data+0x8e>
    default: break;
 8003e28:	bf00      	nop
  }

  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL > RC_CAL_THRESHOLD) && (gRUD < - RC_CAL_THRESHOLD))
 8003e2a:	4b23      	ldr	r3, [pc, #140]	; (8003eb8 <update_rc_data+0x11c>)
 8003e2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d114      	bne.n	8003e5e <update_rc_data+0xc2>
 8003e34:	4b1f      	ldr	r3, [pc, #124]	; (8003eb4 <update_rc_data+0x118>)
 8003e36:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e3a:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8003e3e:	da0e      	bge.n	8003e5e <update_rc_data+0xc2>
 8003e40:	4b1a      	ldr	r3, [pc, #104]	; (8003eac <update_rc_data+0x110>)
 8003e42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e46:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8003e4a:	dd08      	ble.n	8003e5e <update_rc_data+0xc2>
 8003e4c:	4b1c      	ldr	r3, [pc, #112]	; (8003ec0 <update_rc_data+0x124>)
 8003e4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e52:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8003e56:	da02      	bge.n	8003e5e <update_rc_data+0xc2>
  {
    rc_cal_flag = 1;
 8003e58:	4b1a      	ldr	r3, [pc, #104]	; (8003ec4 <update_rc_data+0x128>)
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	601a      	str	r2, [r3, #0]
  }

  if ( (gTHR == 0) && (gELE < - RC_CAL_THRESHOLD) && (gAIL < - RC_CAL_THRESHOLD) && (gRUD > RC_CAL_THRESHOLD))
 8003e5e:	4b16      	ldr	r3, [pc, #88]	; (8003eb8 <update_rc_data+0x11c>)
 8003e60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d117      	bne.n	8003e98 <update_rc_data+0xfc>
 8003e68:	4b12      	ldr	r3, [pc, #72]	; (8003eb4 <update_rc_data+0x118>)
 8003e6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e6e:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8003e72:	da11      	bge.n	8003e98 <update_rc_data+0xfc>
 8003e74:	4b0d      	ldr	r3, [pc, #52]	; (8003eac <update_rc_data+0x110>)
 8003e76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e7a:	f513 6f96 	cmn.w	r3, #1200	; 0x4b0
 8003e7e:	da0b      	bge.n	8003e98 <update_rc_data+0xfc>
 8003e80:	4b0f      	ldr	r3, [pc, #60]	; (8003ec0 <update_rc_data+0x124>)
 8003e82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003e86:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 8003e8a:	dd05      	ble.n	8003e98 <update_rc_data+0xfc>
  {
    rc_enable_motor = 1;
 8003e8c:	4b0e      	ldr	r3, [pc, #56]	; (8003ec8 <update_rc_data+0x12c>)
 8003e8e:	2201      	movs	r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
    fly_ready = 1;
 8003e92:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <update_rc_data+0x130>)
 8003e94:	2201      	movs	r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
  }
}
 8003e98:	bf00      	nop
 8003e9a:	370c      	adds	r7, #12
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr
 8003ea4:	20000b08 	.word	0x20000b08
 8003ea8:	2000001c 	.word	0x2000001c
 8003eac:	20000b18 	.word	0x20000b18
 8003eb0:	20000020 	.word	0x20000020
 8003eb4:	20000b1a 	.word	0x20000b1a
 8003eb8:	20000b1c 	.word	0x20000b1c
 8003ebc:	20000024 	.word	0x20000024
 8003ec0:	20000b1e 	.word	0x20000b1e
 8003ec4:	200006a4 	.word	0x200006a4
 8003ec8:	200006a8 	.word	0x200006a8
 8003ecc:	200006b0 	.word	0x200006b0

08003ed0 <GetTargetEulerAngle>:

/*
 * Convert RC received gAIL, gELE, gRUD
 */
void GetTargetEulerAngle(EulerAngleTypeDef *euler_rc, EulerAngleTypeDef *euler_ahrs)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
    t1 = gELE;
 8003eda:	4b51      	ldr	r3, [pc, #324]	; (8004020 <GetTargetEulerAngle+0x150>)
 8003edc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	4b50      	ldr	r3, [pc, #320]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003ee4:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 8003ee6:	4b4f      	ldr	r3, [pc, #316]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8003eee:	dd04      	ble.n	8003efa <GetTargetEulerAngle+0x2a>
        t1 = RC_FULLSCALE;
 8003ef0:	4b4c      	ldr	r3, [pc, #304]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003ef2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8003ef6:	601a      	str	r2, [r3, #0]
 8003ef8:	e007      	b.n	8003f0a <GetTargetEulerAngle+0x3a>
    else if (t1 < -RC_FULLSCALE)
 8003efa:	4b4a      	ldr	r3, [pc, #296]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f513 6fe1 	cmn.w	r3, #1800	; 0x708
 8003f02:	da02      	bge.n	8003f0a <GetTargetEulerAngle+0x3a>
        t1 = - RC_FULLSCALE;
 8003f04:	4b47      	ldr	r3, [pc, #284]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f06:	4a48      	ldr	r2, [pc, #288]	; (8004028 <GetTargetEulerAngle+0x158>)
 8003f08:	601a      	str	r2, [r3, #0]
    euler_rc->thx = -t1 * max_pitch_rad / RC_FULLSCALE;
 8003f0a:	4b46      	ldr	r3, [pc, #280]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	425b      	negs	r3, r3
 8003f10:	ee07 3a90 	vmov	s15, r3
 8003f14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f18:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800402c <GetTargetEulerAngle+0x15c>
 8003f1c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f20:	eddf 6a43 	vldr	s13, [pc, #268]	; 8004030 <GetTargetEulerAngle+0x160>
 8003f24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	edc3 7a00 	vstr	s15, [r3]

    t1 = gAIL;
 8003f2e:	4b41      	ldr	r3, [pc, #260]	; (8004034 <GetTargetEulerAngle+0x164>)
 8003f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f34:	461a      	mov	r2, r3
 8003f36:	4b3b      	ldr	r3, [pc, #236]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f38:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 8003f3a:	4b3a      	ldr	r3, [pc, #232]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8003f42:	dd04      	ble.n	8003f4e <GetTargetEulerAngle+0x7e>
        t1 = RC_FULLSCALE;
 8003f44:	4b37      	ldr	r3, [pc, #220]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f46:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8003f4a:	601a      	str	r2, [r3, #0]
 8003f4c:	e007      	b.n	8003f5e <GetTargetEulerAngle+0x8e>
    else if (t1 < -RC_FULLSCALE)
 8003f4e:	4b35      	ldr	r3, [pc, #212]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f513 6fe1 	cmn.w	r3, #1800	; 0x708
 8003f56:	da02      	bge.n	8003f5e <GetTargetEulerAngle+0x8e>
        t1 = - RC_FULLSCALE;
 8003f58:	4b32      	ldr	r3, [pc, #200]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f5a:	4a33      	ldr	r2, [pc, #204]	; (8004028 <GetTargetEulerAngle+0x158>)
 8003f5c:	601a      	str	r2, [r3, #0]
    euler_rc->thy = -t1 * max_roll_rad / RC_FULLSCALE;
 8003f5e:	4b31      	ldr	r3, [pc, #196]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	425b      	negs	r3, r3
 8003f64:	ee07 3a90 	vmov	s15, r3
 8003f68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f6c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800402c <GetTargetEulerAngle+0x15c>
 8003f70:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003f74:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8004030 <GetTargetEulerAngle+0x160>
 8003f78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	edc3 7a01 	vstr	s15, [r3, #4]

    t1 = gRUD;
 8003f82:	4b2d      	ldr	r3, [pc, #180]	; (8004038 <GetTargetEulerAngle+0x168>)
 8003f84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	4b26      	ldr	r3, [pc, #152]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f8c:	601a      	str	r2, [r3, #0]
    if (t1 > RC_FULLSCALE)
 8003f8e:	4b25      	ldr	r3, [pc, #148]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8003f96:	dd04      	ble.n	8003fa2 <GetTargetEulerAngle+0xd2>
        t1 = RC_FULLSCALE;
 8003f98:	4b22      	ldr	r3, [pc, #136]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003f9a:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8003f9e:	601a      	str	r2, [r3, #0]
 8003fa0:	e007      	b.n	8003fb2 <GetTargetEulerAngle+0xe2>
    else if (t1 < -RC_FULLSCALE)
 8003fa2:	4b20      	ldr	r3, [pc, #128]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f513 6fe1 	cmn.w	r3, #1800	; 0x708
 8003faa:	da02      	bge.n	8003fb2 <GetTargetEulerAngle+0xe2>
        t1 = - RC_FULLSCALE;
 8003fac:	4b1d      	ldr	r3, [pc, #116]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003fae:	4a1e      	ldr	r2, [pc, #120]	; (8004028 <GetTargetEulerAngle+0x158>)
 8003fb0:	601a      	str	r2, [r3, #0]

    if(rc_z_control_flag == 1)
 8003fb2:	4b22      	ldr	r3, [pc, #136]	; (800403c <GetTargetEulerAngle+0x16c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d11f      	bne.n	8003ffa <GetTargetEulerAngle+0x12a>
    {
      if(t1 > EULER_Z_TH)
 8003fba:	4b1a      	ldr	r3, [pc, #104]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8003fc2:	dd0a      	ble.n	8003fda <GetTargetEulerAngle+0x10a>
      {
        euler_rc->thz = euler_rc->thz + max_yaw_rad;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	edd3 7a02 	vldr	s15, [r3, #8]
 8003fca:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004040 <GetTargetEulerAngle+0x170>
 8003fce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	edc3 7a02 	vstr	s15, [r3, #8]
      if(t1 > -EULER_Z_TH&&t1 < EULER_Z_TH)
      {
           rc_z_control_flag = 1;
      }
    }
}
 8003fd8:	e01c      	b.n	8004014 <GetTargetEulerAngle+0x144>
      else if(t1 < -EULER_Z_TH)
 8003fda:	4b12      	ldr	r3, [pc, #72]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8003fe2:	da17      	bge.n	8004014 <GetTargetEulerAngle+0x144>
        euler_rc->thz = euler_rc->thz - max_yaw_rad;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	edd3 7a02 	vldr	s15, [r3, #8]
 8003fea:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004040 <GetTargetEulerAngle+0x170>
 8003fee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8003ff8:	e00c      	b.n	8004014 <GetTargetEulerAngle+0x144>
      if(t1 > -EULER_Z_TH&&t1 < EULER_Z_TH)
 8003ffa:	4b0a      	ldr	r3, [pc, #40]	; (8004024 <GetTargetEulerAngle+0x154>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f513 7f16 	cmn.w	r3, #600	; 0x258
 8004002:	dd07      	ble.n	8004014 <GetTargetEulerAngle+0x144>
 8004004:	4b07      	ldr	r3, [pc, #28]	; (8004024 <GetTargetEulerAngle+0x154>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800400c:	da02      	bge.n	8004014 <GetTargetEulerAngle+0x144>
           rc_z_control_flag = 1;
 800400e:	4b0b      	ldr	r3, [pc, #44]	; (800403c <GetTargetEulerAngle+0x16c>)
 8004010:	2201      	movs	r2, #1
 8004012:	601a      	str	r2, [r3, #0]
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	20000b1a 	.word	0x20000b1a
 8004024:	20000ac4 	.word	0x20000ac4
 8004028:	fffff8f8 	.word	0xfffff8f8
 800402c:	3eb2b8c2 	.word	0x3eb2b8c2
 8004030:	44e10000 	.word	0x44e10000
 8004034:	20000b18 	.word	0x20000b18
 8004038:	20000b1e 	.word	0x20000b1e
 800403c:	20000028 	.word	0x20000028
 8004040:	3c567750 	.word	0x3c567750

08004044 <init_queue>:


void init_queue(Queue_TypeDef *q)
{
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  int32_t i;

  q->header = 0;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	801a      	strh	r2, [r3, #0]
  q->tail = 0;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	805a      	strh	r2, [r3, #2]
  q->length = QUEUE_LENGTH;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2210      	movs	r2, #16
 800405c:	809a      	strh	r2, [r3, #4]
  q->full = 0;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2200      	movs	r2, #0
 8004062:	80da      	strh	r2, [r3, #6]
  q->empty = 1;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	811a      	strh	r2, [r3, #8]
  for (i=0;i<QUEUE_LENGTH;i++)
 800406a:	2300      	movs	r3, #0
 800406c:	60fb      	str	r3, [r7, #12]
 800406e:	e00f      	b.n	8004090 <init_queue+0x4c>
  {
    q->buffer[i][0] = 0;
 8004070:	687a      	ldr	r2, [r7, #4]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	3302      	adds	r3, #2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	2200      	movs	r2, #0
 800407c:	805a      	strh	r2, [r3, #2]
    q->buffer[i][1] = 0;
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	4413      	add	r3, r2
 8004086:	2200      	movs	r2, #0
 8004088:	819a      	strh	r2, [r3, #12]
  for (i=0;i<QUEUE_LENGTH;i++)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	3301      	adds	r3, #1
 800408e:	60fb      	str	r3, [r7, #12]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2b0f      	cmp	r3, #15
 8004094:	ddec      	ble.n	8004070 <init_queue+0x2c>
  }
}
 8004096:	bf00      	nop
 8004098:	bf00      	nop
 800409a:	3714      	adds	r7, #20
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <add_queue>:

void add_queue(Queue_TypeDef *q, int16_t idx, int16_t value)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	460b      	mov	r3, r1
 80040ae:	807b      	strh	r3, [r7, #2]
 80040b0:	4613      	mov	r3, r2
 80040b2:	803b      	strh	r3, [r7, #0]
  int h;
  cnt++;
 80040b4:	4b30      	ldr	r3, [pc, #192]	; (8004178 <add_queue+0xd4>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	3301      	adds	r3, #1
 80040ba:	4a2f      	ldr	r2, [pc, #188]	; (8004178 <add_queue+0xd4>)
 80040bc:	6013      	str	r3, [r2, #0]
  if (q->full==1)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d11e      	bne.n	8004106 <add_queue+0x62>
  {
    if (q->header == 0)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d105      	bne.n	80040de <add_queue+0x3a>
      h = q->length - 1;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80040d8:	3b01      	subs	r3, #1
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	e004      	b.n	80040e8 <add_queue+0x44>
    else
      h = q->header - 1;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80040e4:	3b01      	subs	r3, #1
 80040e6:	60fb      	str	r3, [r7, #12]
    q->buffer[h][0] = idx;
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	3302      	adds	r3, #2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4413      	add	r3, r2
 80040f2:	887a      	ldrh	r2, [r7, #2]
 80040f4:	805a      	strh	r2, [r3, #2]
    q->buffer[h][1] = -1;   // set error flag
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	009b      	lsls	r3, r3, #2
 80040fc:	4413      	add	r3, r2
 80040fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004102:	819a      	strh	r2, [r3, #12]
    if (q->header == q->tail)
      q->full = 1;
    // it will not empty any more
    q->empty = 0;
  }
}
 8004104:	e032      	b.n	800416c <add_queue+0xc8>
    q->buffer[q->header][0] = idx;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f9b3 3000 	ldrsh.w	r3, [r3]
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	3302      	adds	r3, #2
 8004110:	009b      	lsls	r3, r3, #2
 8004112:	4413      	add	r3, r2
 8004114:	887a      	ldrh	r2, [r7, #2]
 8004116:	805a      	strh	r2, [r3, #2]
    q->buffer[q->header][1] = value;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4413      	add	r3, r2
 8004124:	883a      	ldrh	r2, [r7, #0]
 8004126:	819a      	strh	r2, [r3, #12]
    q->header++;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800412e:	b29b      	uxth	r3, r3
 8004130:	3301      	adds	r3, #1
 8004132:	b29b      	uxth	r3, r3
 8004134:	b21a      	sxth	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	801a      	strh	r2, [r3, #0]
    if (q->header >= q->length)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004146:	429a      	cmp	r2, r3
 8004148:	db02      	blt.n	8004150 <add_queue+0xac>
      q->header = 0;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	801a      	strh	r2, [r3, #0]
    if (q->header == q->tail)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800415c:	429a      	cmp	r2, r3
 800415e:	d102      	bne.n	8004166 <add_queue+0xc2>
      q->full = 1;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	80da      	strh	r2, [r3, #6]
    q->empty = 0;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	811a      	strh	r2, [r3, #8]
}
 800416c:	bf00      	nop
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	20000b6c 	.word	0x20000b6c

0800417c <ReadSensorRawData>:
 *      Acc - mg
 *      Gyro - mdps
 *      Mag - mguass
 */
void ReadSensorRawData(void *ACC_handle, void *GYR_handle, void *MAG_handle, void *PRE_handle, AxesRaw_TypeDef *acc, AxesRaw_TypeDef *gyro, AxesRaw_TypeDef *mag, float *pre)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b094      	sub	sp, #80	; 0x50
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
 8004188:	603b      	str	r3, [r7, #0]
    int32_t t1;
    SensorAxes_t acc_temp_int16, gyro_temp_int16, mag_temp_int16;            /* Data Type int16_t */
    AxesRaw_TypeDef acc_temp, gyro_temp;                                        /* Data Type int32_t */
    // Read data is in mg unit
    BSP_ACCELERO_Get_Axes(ACC_handle, &acc_temp_int16);
 800418a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800418e:	4619      	mov	r1, r3
 8004190:	68f8      	ldr	r0, [r7, #12]
 8004192:	f001 f9cb 	bl	800552c <BSP_ACCELERO_Get_Axes>
    acc_temp.AXIS_X = (int32_t) acc_temp_int16.AXIS_X;                /* Casting data to int32_t */
 8004196:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004198:	61fb      	str	r3, [r7, #28]
    acc_temp.AXIS_Y = (int32_t) acc_temp_int16.AXIS_Y;
 800419a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800419c:	623b      	str	r3, [r7, #32]
    acc_temp.AXIS_Z = (int32_t) acc_temp_int16.AXIS_Z;
 800419e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041a0:	627b      	str	r3, [r7, #36]	; 0x24
    // Read data is in mdps unit
    BSP_GYRO_Get_Axes(GYR_handle, &gyro_temp_int16);
 80041a2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80041a6:	4619      	mov	r1, r3
 80041a8:	68b8      	ldr	r0, [r7, #8]
 80041aa:	f001 fb77 	bl	800589c <BSP_GYRO_Get_Axes>
    gyro_temp.AXIS_X = (int32_t) gyro_temp_int16.AXIS_X;                /* Casting data to int32_t */
 80041ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b0:	613b      	str	r3, [r7, #16]
    gyro_temp.AXIS_Y = (int32_t) gyro_temp_int16.AXIS_Y;
 80041b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041b4:	617b      	str	r3, [r7, #20]
    gyro_temp.AXIS_Z = (int32_t) gyro_temp_int16.AXIS_Z;
 80041b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041b8:	61bb      	str	r3, [r7, #24]
        mag->AXIS_Y = (int32_t) mag_temp_int16.AXIS_Y;
        mag->AXIS_Z = (int32_t) mag_temp_int16.AXIS_Z;
    }
    else
    {
        mag->AXIS_X = 0;
 80041ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]
        mag->AXIS_Y = 0;
 80041c0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041c2:	2200      	movs	r2, #0
 80041c4:	605a      	str	r2, [r3, #4]
        mag->AXIS_Z = 0;
 80041c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041c8:	2200      	movs	r2, #0
 80041ca:	609a      	str	r2, [r3, #8]
    }
    
    if (USE_PRESSURE_SENSOR)
        BSP_PRESSURE_Get_Press(PRE_handle, &pre);
 80041cc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80041d0:	4619      	mov	r1, r3
 80041d2:	6838      	ldr	r0, [r7, #0]
 80041d4:	f001 fd98 	bl	8005d08 <BSP_PRESSURE_Get_Press>
        // No need to convert in this case
    }
    else if (COORDINATE_SYSTEM == 3)
    {
     
      acc->AXIS_X = -acc_temp.AXIS_Y;
 80041d8:	6a3b      	ldr	r3, [r7, #32]
 80041da:	425a      	negs	r2, r3
 80041dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041de:	601a      	str	r2, [r3, #0]
      acc->AXIS_Y = acc_temp.AXIS_X;
 80041e0:	69fa      	ldr	r2, [r7, #28]
 80041e2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041e4:	605a      	str	r2, [r3, #4]
      acc->AXIS_Z = acc_temp.AXIS_Z;
 80041e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041ea:	609a      	str	r2, [r3, #8]
      
      gyro->AXIS_X = -gyro_temp.AXIS_Y;
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	425a      	negs	r2, r3
 80041f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041f2:	601a      	str	r2, [r3, #0]
      gyro->AXIS_Y = gyro_temp.AXIS_X;
 80041f4:	693a      	ldr	r2, [r7, #16]
 80041f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041f8:	605a      	str	r2, [r3, #4]
      gyro->AXIS_Z = gyro_temp.AXIS_Z;
 80041fa:	69ba      	ldr	r2, [r7, #24]
 80041fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041fe:	609a      	str	r2, [r3, #8]
      
      // convert mag
      t1 = mag->AXIS_X;
 8004200:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	64fb      	str	r3, [r7, #76]	; 0x4c
      mag->AXIS_X = - mag->AXIS_Y;
 8004206:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	425a      	negs	r2, r3
 800420c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800420e:	601a      	str	r2, [r3, #0]
      mag->AXIS_Y = t1;
 8004210:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004212:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004214:	605a      	str	r2, [r3, #4]
        gyro->AXIS_Y = - gyro->AXIS_Y;
        // convert mag
        mag->AXIS_X = - mag->AXIS_X;
        mag->AXIS_Y = - mag->AXIS_Y;
    }
}
 8004216:	bf00      	nop
 8004218:	3750      	adds	r7, #80	; 0x50
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004222:	2003      	movs	r0, #3
 8004224:	f009 fe3e 	bl	800dea4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
/* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004228:	2200      	movs	r2, #0
 800422a:	2100      	movs	r1, #0
 800422c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004230:	f009 fe43 	bl	800deba <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004234:	bf00      	nop
 8004236:	bd80      	pop	{r7, pc}

08004238 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b088      	sub	sp, #32
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a10      	ldr	r2, [pc, #64]	; (8004288 <HAL_ADC_MspInit+0x50>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d119      	bne.n	800427e <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __ADC1_CLK_ENABLE();
 800424a:	2300      	movs	r3, #0
 800424c:	60bb      	str	r3, [r7, #8]
 800424e:	4b0f      	ldr	r3, [pc, #60]	; (800428c <HAL_ADC_MspInit+0x54>)
 8004250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004252:	4a0e      	ldr	r2, [pc, #56]	; (800428c <HAL_ADC_MspInit+0x54>)
 8004254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004258:	6453      	str	r3, [r2, #68]	; 0x44
 800425a:	4b0c      	ldr	r3, [pc, #48]	; (800428c <HAL_ADC_MspInit+0x54>)
 800425c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800425e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004262:	60bb      	str	r3, [r7, #8]
 8004264:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004266:	2302      	movs	r3, #2
 8004268:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800426a:	2303      	movs	r3, #3
 800426c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800426e:	2300      	movs	r3, #0
 8004270:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004272:	f107 030c 	add.w	r3, r7, #12
 8004276:	4619      	mov	r1, r3
 8004278:	4805      	ldr	r0, [pc, #20]	; (8004290 <HAL_ADC_MspInit+0x58>)
 800427a:	f009 fe99 	bl	800dfb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800427e:	bf00      	nop
 8004280:	3720      	adds	r7, #32
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40012000 	.word	0x40012000
 800428c:	40023800 	.word	0x40023800
 8004290:	40020400 	.word	0x40020400

08004294 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b088      	sub	sp, #32
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a16      	ldr	r2, [pc, #88]	; (80042fc <HAL_SPI_MspInit+0x68>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d125      	bne.n	80042f2 <HAL_SPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __SPI1_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	4b15      	ldr	r3, [pc, #84]	; (8004300 <HAL_SPI_MspInit+0x6c>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ae:	4a14      	ldr	r2, [pc, #80]	; (8004300 <HAL_SPI_MspInit+0x6c>)
 80042b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042b4:	6453      	str	r3, [r2, #68]	; 0x44
 80042b6:	4b12      	ldr	r3, [pc, #72]	; (8004300 <HAL_SPI_MspInit+0x6c>)
 80042b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042be:	60bb      	str	r3, [r7, #8]
 80042c0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042c2:	23e0      	movs	r3, #224	; 0xe0
 80042c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c6:	2302      	movs	r3, #2
 80042c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ca:	2300      	movs	r3, #0
 80042cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80042ce:	2303      	movs	r3, #3
 80042d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042d2:	2305      	movs	r3, #5
 80042d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042d6:	f107 030c 	add.w	r3, r7, #12
 80042da:	4619      	mov	r1, r3
 80042dc:	4809      	ldr	r0, [pc, #36]	; (8004304 <HAL_SPI_MspInit+0x70>)
 80042de:	f009 fe67 	bl	800dfb0 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 80042e2:	2200      	movs	r2, #0
 80042e4:	2103      	movs	r1, #3
 80042e6:	2023      	movs	r0, #35	; 0x23
 80042e8:	f009 fde7 	bl	800deba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80042ec:	2023      	movs	r0, #35	; 0x23
 80042ee:	f009 fe00 	bl	800def2 <HAL_NVIC_EnableIRQ>
//    SPI_1LINE_TX(&SPI_Sensor_Handle);
//    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
//  }  
  
  
}
 80042f2:	bf00      	nop
 80042f4:	3720      	adds	r7, #32
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	40013000 	.word	0x40013000
 8004300:	40023800 	.word	0x40023800
 8004304:	40020000 	.word	0x40020000

08004308 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b08a      	sub	sp, #40	; 0x28
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004318:	d126      	bne.n	8004368 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __TIM2_CLK_ENABLE();
 800431a:	2300      	movs	r3, #0
 800431c:	613b      	str	r3, [r7, #16]
 800431e:	4b34      	ldr	r3, [pc, #208]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 8004320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004322:	4a33      	ldr	r2, [pc, #204]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	6413      	str	r3, [r2, #64]	; 0x40
 800432a:	4b31      	ldr	r3, [pc, #196]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 800432c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	613b      	str	r3, [r7, #16]
 8004334:	693b      	ldr	r3, [r7, #16]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004336:	230f      	movs	r3, #15
 8004338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800433a:	2302      	movs	r3, #2
 800433c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800433e:	2302      	movs	r3, #2
 8004340:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8004342:	2302      	movs	r3, #2
 8004344:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004346:	2301      	movs	r3, #1
 8004348:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800434a:	f107 0314 	add.w	r3, r7, #20
 800434e:	4619      	mov	r1, r3
 8004350:	4828      	ldr	r0, [pc, #160]	; (80043f4 <HAL_TIM_Base_MspInit+0xec>)
 8004352:	f009 fe2d 	bl	800dfb0 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8004356:	2200      	movs	r2, #0
 8004358:	2102      	movs	r1, #2
 800435a:	201c      	movs	r0, #28
 800435c:	f009 fdad 	bl	800deba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004360:	201c      	movs	r0, #28
 8004362:	f009 fdc6 	bl	800def2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8004366:	e03f      	b.n	80043e8 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a22      	ldr	r2, [pc, #136]	; (80043f8 <HAL_TIM_Base_MspInit+0xf0>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d11f      	bne.n	80043b2 <HAL_TIM_Base_MspInit+0xaa>
    __TIM4_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	4b1e      	ldr	r3, [pc, #120]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	4a1d      	ldr	r2, [pc, #116]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 800437c:	f043 0304 	orr.w	r3, r3, #4
 8004380:	6413      	str	r3, [r2, #64]	; 0x40
 8004382:	4b1b      	ldr	r3, [pc, #108]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	f003 0304 	and.w	r3, r3, #4
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800438e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8004392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004394:	2302      	movs	r3, #2
 8004396:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004398:	2300      	movs	r3, #0
 800439a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800439c:	2300      	movs	r3, #0
 800439e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80043a0:	2302      	movs	r3, #2
 80043a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043a4:	f107 0314 	add.w	r3, r7, #20
 80043a8:	4619      	mov	r1, r3
 80043aa:	4814      	ldr	r0, [pc, #80]	; (80043fc <HAL_TIM_Base_MspInit+0xf4>)
 80043ac:	f009 fe00 	bl	800dfb0 <HAL_GPIO_Init>
}
 80043b0:	e01a      	b.n	80043e8 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM9)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a12      	ldr	r2, [pc, #72]	; (8004400 <HAL_TIM_Base_MspInit+0xf8>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d115      	bne.n	80043e8 <HAL_TIM_Base_MspInit+0xe0>
    __TIM9_CLK_ENABLE();
 80043bc:	2300      	movs	r3, #0
 80043be:	60bb      	str	r3, [r7, #8]
 80043c0:	4b0b      	ldr	r3, [pc, #44]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 80043c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c4:	4a0a      	ldr	r2, [pc, #40]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 80043c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043ca:	6453      	str	r3, [r2, #68]	; 0x44
 80043cc:	4b08      	ldr	r3, [pc, #32]	; (80043f0 <HAL_TIM_Base_MspInit+0xe8>)
 80043ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043d4:	60bb      	str	r3, [r7, #8]
 80043d6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 3, 0);
 80043d8:	2200      	movs	r2, #0
 80043da:	2103      	movs	r1, #3
 80043dc:	2018      	movs	r0, #24
 80043de:	f009 fd6c 	bl	800deba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80043e2:	2018      	movs	r0, #24
 80043e4:	f009 fd85 	bl	800def2 <HAL_NVIC_EnableIRQ>
}
 80043e8:	bf00      	nop
 80043ea:	3728      	adds	r7, #40	; 0x28
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	40023800 	.word	0x40023800
 80043f4:	40020000 	.word	0x40020000
 80043f8:	40000800 	.word	0x40000800
 80043fc:	40020400 	.word	0x40020400
 8004400:	40014000 	.word	0x40014000

08004404 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b088      	sub	sp, #32
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a16      	ldr	r2, [pc, #88]	; (800446c <HAL_UART_MspInit+0x68>)
 8004412:	4293      	cmp	r3, r2
 8004414:	d126      	bne.n	8004464 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __USART1_CLK_ENABLE();
 8004416:	2300      	movs	r3, #0
 8004418:	60bb      	str	r3, [r7, #8]
 800441a:	4b15      	ldr	r3, [pc, #84]	; (8004470 <HAL_UART_MspInit+0x6c>)
 800441c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800441e:	4a14      	ldr	r2, [pc, #80]	; (8004470 <HAL_UART_MspInit+0x6c>)
 8004420:	f043 0310 	orr.w	r3, r3, #16
 8004424:	6453      	str	r3, [r2, #68]	; 0x44
 8004426:	4b12      	ldr	r3, [pc, #72]	; (8004470 <HAL_UART_MspInit+0x6c>)
 8004428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800442a:	f003 0310 	and.w	r3, r3, #16
 800442e:	60bb      	str	r3, [r7, #8]
 8004430:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004432:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004436:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004438:	2302      	movs	r3, #2
 800443a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800443c:	2301      	movs	r3, #1
 800443e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004440:	2303      	movs	r3, #3
 8004442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004444:	2307      	movs	r3, #7
 8004446:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004448:	f107 030c 	add.w	r3, r7, #12
 800444c:	4619      	mov	r1, r3
 800444e:	4809      	ldr	r0, [pc, #36]	; (8004474 <HAL_UART_MspInit+0x70>)
 8004450:	f009 fdae 	bl	800dfb0 <HAL_GPIO_Init>

  /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(USART1_IRQn, 4, 0);
 8004454:	2200      	movs	r2, #0
 8004456:	2104      	movs	r1, #4
 8004458:	2025      	movs	r0, #37	; 0x25
 800445a:	f009 fd2e 	bl	800deba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800445e:	2025      	movs	r0, #37	; 0x25
 8004460:	f009 fd47 	bl	800def2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004464:	bf00      	nop
 8004466:	3720      	adds	r7, #32
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	40011000 	.word	0x40011000
 8004470:	40023800 	.word	0x40023800
 8004474:	40020000 	.word	0x40020000

08004478 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800447c:	f009 f9ae 	bl	800d7dc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8004480:	f009 fd6e 	bl	800df60 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004484:	bf00      	nop
 8004486:	bd80      	pop	{r7, pc}

08004488 <TIM1_BRK_TIM9_IRQHandler>:

/**
* @brief This function handles TIM1 Break interrupt and TIM9 global interrupt.
*/
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800448c:	4802      	ldr	r0, [pc, #8]	; (8004498 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800448e:	f00b fd13 	bl	800feb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004492:	bf00      	nop
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	20000618 	.word	0x20000618

0800449c <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80044a0:	4802      	ldr	r0, [pc, #8]	; (80044ac <TIM2_IRQHandler+0x10>)
 80044a2:	f00b fd09 	bl	800feb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80044a6:	bf00      	nop
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	200005a0 	.word	0x200005a0

080044b0 <SPI1_IRQHandler>:

/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80044b4:	4802      	ldr	r0, [pc, #8]	; (80044c0 <SPI1_IRQHandler+0x10>)
 80044b6:	f00b fac1 	bl	800fa3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	200004f0 	.word	0x200004f0

080044c4 <SPI2_IRQHandler>:

/**
* @brief This function handles SPI2 global interrupt.
*/
void SPI2_IRQHandler(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80044c8:	4802      	ldr	r0, [pc, #8]	; (80044d4 <SPI2_IRQHandler+0x10>)
 80044ca:	f00b fab7 	bl	800fa3c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	20000548 	.word	0x20000548

080044d8 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80044dc:	4802      	ldr	r0, [pc, #8]	; (80044e8 <USART1_IRQHandler+0x10>)
 80044de:	f00c fdb9 	bl	8011054 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80044e2:	bf00      	nop
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	20000654 	.word	0x20000654

080044ec <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80044f0:	4802      	ldr	r0, [pc, #8]	; (80044fc <OTG_FS_IRQHandler+0x10>)
 80044f2:	f009 ff25 	bl	800e340 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80044f6:	bf00      	nop
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	20000b84 	.word	0x20000b84

08004500 <SetupTimer>:


tUserTimer tim;

void SetupTimer(tUserTimer *t, uint32_t interval)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
    t->interval = interval;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	605a      	str	r2, [r3, #4]
    t->flag = 0;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	609a      	str	r2, [r3, #8]
    t->flag2 = 0;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	60da      	str	r2, [r3, #12]
    t->event_cnt = 0;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	611a      	str	r2, [r3, #16]
}
 8004522:	bf00      	nop
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <StartTimer>:

void StartTimer(tUserTimer *t)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b082      	sub	sp, #8
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
    t->target_tick = HAL_GetTick() + t->interval;
 8004536:	f009 f95f 	bl	800d7f8 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	441a      	add	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	601a      	str	r2, [r3, #0]
    t->flag = 1;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2201      	movs	r2, #1
 800454a:	609a      	str	r2, [r3, #8]
}
 800454c:	bf00      	nop
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <ClearTimer>:
{
    t->flag = 0;
}

void ClearTimer(tUserTimer *t)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
    t->event_cnt = 0;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	611a      	str	r2, [r3, #16]
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <TimerProcess>:

void TimerProcess(tUserTimer *t)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b082      	sub	sp, #8
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
    if (t->flag && HAL_GetTick() >= t->target_tick)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d012      	beq.n	80045a4 <TimerProcess+0x36>
 800457e:	f009 f93b 	bl	800d7f8 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	429a      	cmp	r2, r3
 800458a:	d30b      	bcc.n	80045a4 <TimerProcess+0x36>
    {
        t->event_cnt++;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	1c5a      	adds	r2, r3, #1
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	611a      	str	r2, [r3, #16]
        t->target_tick = t->target_tick + t->interval;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	441a      	add	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	601a      	str	r2, [r3, #0]
    }
}
 80045a4:	bf00      	nop
 80045a6:	3708      	adds	r7, #8
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <isTimerEventExist>:

uint32_t isTimerEventExist(tUserTimer *t)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
    return t->event_cnt;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	691b      	ldr	r3, [r3, #16]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <User_Timer_Callback>:

void User_Timer_Callback(void)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	af00      	add	r7, sp, #0
    TimerProcess(&tim);
 80045c8:	4802      	ldr	r0, [pc, #8]	; (80045d4 <User_Timer_Callback+0x10>)
 80045ca:	f7ff ffd0 	bl	800456e <TimerProcess>
    // Add additional timer processing if more user timers
 80045ce:	bf00      	nop
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	20000b70 	.word	0x20000b70

080045d8 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f8d3 23ec 	ldr.w	r2, [r3, #1004]	; 0x3ec
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 80045ec:	4619      	mov	r1, r3
 80045ee:	4610      	mov	r0, r2
 80045f0:	f00e f8c7 	bl	8012782 <USBD_LL_SetupStage>
}
 80045f4:	bf00      	nop
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b082      	sub	sp, #8
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	460b      	mov	r3, r1
 8004606:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 800460e:	78fa      	ldrb	r2, [r7, #3]
 8004610:	6879      	ldr	r1, [r7, #4]
 8004612:	4613      	mov	r3, r2
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	1a9b      	subs	r3, r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	440b      	add	r3, r1
 800461c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	78fb      	ldrb	r3, [r7, #3]
 8004624:	4619      	mov	r1, r3
 8004626:	f00e f8f9 	bl	801281c <USBD_LL_DataOutStage>
}
 800462a:	bf00      	nop
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	460b      	mov	r3, r1
 800463c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f8d3 03ec 	ldr.w	r0, [r3, #1004]	; 0x3ec
 8004644:	78fa      	ldrb	r2, [r7, #3]
 8004646:	6879      	ldr	r1, [r7, #4]
 8004648:	4613      	mov	r3, r2
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	1a9b      	subs	r3, r3, r2
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	440b      	add	r3, r1
 8004652:	3344      	adds	r3, #68	; 0x44
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	78fb      	ldrb	r3, [r7, #3]
 8004658:	4619      	mov	r1, r3
 800465a:	f00e f93a 	bl	80128d2 <USBD_LL_DataInStage>
}
 800465e:	bf00      	nop
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b082      	sub	sp, #8
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF(hpcd->pData);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8004674:	4618      	mov	r0, r3
 8004676:	f00e fa20 	bl	8012aba <USBD_LL_SOF>
}
 800467a:	bf00      	nop
 800467c:	3708      	adds	r7, #8
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8004682:	b580      	push	{r7, lr}
 8004684:	b084      	sub	sp, #16
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800468a:	2301      	movs	r3, #1
 800468c:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <HAL_PCD_ResetCallback+0x1a>
 8004696:	2b02      	cmp	r3, #2
 8004698:	d003      	beq.n	80046a2 <HAL_PCD_ResetCallback+0x20>
 800469a:	e005      	b.n	80046a8 <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 800469c:	2300      	movs	r3, #0
 800469e:	73fb      	strb	r3, [r7, #15]
    break;
 80046a0:	e005      	b.n	80046ae <HAL_PCD_ResetCallback+0x2c>
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 80046a2:	2301      	movs	r3, #1
 80046a4:	73fb      	strb	r3, [r7, #15]
    break;
 80046a6:	e002      	b.n	80046ae <HAL_PCD_ResetCallback+0x2c>
	
  default:
    speed = USBD_SPEED_FULL;    
 80046a8:	2301      	movs	r3, #1
 80046aa:	73fb      	strb	r3, [r7, #15]
    break;    
 80046ac:	bf00      	nop
  }
  USBD_LL_SetSpeed(hpcd->pData, speed);  
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80046b4:	7bfa      	ldrb	r2, [r7, #15]
 80046b6:	4611      	mov	r1, r2
 80046b8:	4618      	mov	r0, r3
 80046ba:	f00e f9c8 	bl	8012a4e <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset(hpcd->pData);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80046c4:	4618      	mov	r0, r3
 80046c6:	f00e f993 	bl	80129f0 <USBD_LL_Reset>
}
 80046ca:	bf00      	nop
 80046cc:	3710      	adds	r7, #16
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
	...

080046d4 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{  
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
   /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend(hpcd->pData);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80046e2:	4618      	mov	r0, r3
 80046e4:	f00e f9c3 	bl	8012a6e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	6812      	ldr	r2, [r2, #0]
 80046f6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	6013      	str	r3, [r2, #0]
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6a1b      	ldr	r3, [r3, #32]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d005      	beq.n	8004714 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004708:	4b04      	ldr	r3, [pc, #16]	; (800471c <HAL_PCD_SuspendCallback+0x48>)
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	4a03      	ldr	r2, [pc, #12]	; (800471c <HAL_PCD_SuspendCallback+0x48>)
 800470e:	f043 0306 	orr.w	r3, r3, #6
 8004712:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8004714:	bf00      	nop
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}
 800471c:	e000ed00 	.word	0xe000ed00

08004720 <HAL_PCD_ResumeCallback>:
    When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume(hpcd->pData);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800472e:	4618      	mov	r0, r3
 8004730:	f00e f9b2 	bl	8012a98 <USBD_LL_Resume>
}
 8004734:	bf00      	nop
 8004736:	3708      	adds	r7, #8
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}

0800473c <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	460b      	mov	r3, r1
 8004746:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete(hpcd->pData, epnum);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800474e:	78fa      	ldrb	r2, [r7, #3]
 8004750:	4611      	mov	r1, r2
 8004752:	4618      	mov	r0, r3
 8004754:	f00e f9d8 	bl	8012b08 <USBD_LL_IsoOUTIncomplete>
}
 8004758:	bf00      	nop
 800475a:	3708      	adds	r7, #8
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}

08004760 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b082      	sub	sp, #8
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	460b      	mov	r3, r1
 800476a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete(hpcd->pData, epnum);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8004772:	78fa      	ldrb	r2, [r7, #3]
 8004774:	4611      	mov	r1, r2
 8004776:	4618      	mov	r0, r3
 8004778:	f00e f9b9 	bl	8012aee <USBD_LL_IsoINIncomplete>
}
 800477c:	bf00      	nop
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_PCD_ConnectCallback>:
  * @brief  Connect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected(hpcd->pData);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 8004792:	4618      	mov	r0, r3
 8004794:	f00e f9c5 	bl	8012b22 <USBD_LL_DevConnected>
}
 8004798:	bf00      	nop
 800479a:	3708      	adds	r7, #8
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b082      	sub	sp, #8
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected(hpcd->pData);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 80047ae:	4618      	mov	r0, r3
 80047b0:	f00e f9c2 	bl	8012b38 <USBD_LL_DevDisconnected>
}
 80047b4:	bf00      	nop
 80047b6:	3708      	adds	r7, #8
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bd80      	pop	{r7, pc}

080047bc <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	4608      	mov	r0, r1
 80047c6:	4611      	mov	r1, r2
 80047c8:	461a      	mov	r2, r3
 80047ca:	4603      	mov	r3, r0
 80047cc:	70fb      	strb	r3, [r7, #3]
 80047ce:	460b      	mov	r3, r1
 80047d0:	70bb      	strb	r3, [r7, #2]
 80047d2:	4613      	mov	r3, r2
 80047d4:	803b      	strh	r3, [r7, #0]

  HAL_PCD_EP_Open(pdev->pData, 
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80047dc:	78bb      	ldrb	r3, [r7, #2]
 80047de:	883a      	ldrh	r2, [r7, #0]
 80047e0:	78f9      	ldrb	r1, [r7, #3]
 80047e2:	f00a fa4c 	bl	800ec7e <HAL_PCD_EP_Open>
                  ep_addr, 
                  ep_mps, 
                  ep_type);
  
  return USBD_OK; 
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3708      	adds	r7, #8
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	460b      	mov	r3, r1
 80047fa:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004802:	78fa      	ldrb	r2, [r7, #3]
 8004804:	4611      	mov	r1, r2
 8004806:	4618      	mov	r0, r3
 8004808:	f00a fb52 	bl	800eeb0 <HAL_PCD_EP_SetStall>
  return USBD_OK; 
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3708      	adds	r7, #8
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b082      	sub	sp, #8
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
 800481e:	460b      	mov	r3, r1
 8004820:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8004828:	78fa      	ldrb	r2, [r7, #3]
 800482a:	4611      	mov	r1, r2
 800482c:	4618      	mov	r0, r3
 800482e:	f00a fb9a 	bl	800ef66 <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
 8004832:	2300      	movs	r3, #0
}
 8004834:	4618      	mov	r0, r3
 8004836:	3708      	adds	r7, #8
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	460b      	mov	r3, r1
 8004846:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = pdev->pData; 
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800484e:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8004850:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004854:	2b00      	cmp	r3, #0
 8004856:	da0b      	bge.n	8004870 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004858:	78fb      	ldrb	r3, [r7, #3]
 800485a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800485e:	68f9      	ldr	r1, [r7, #12]
 8004860:	4613      	mov	r3, r2
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	1a9b      	subs	r3, r3, r2
 8004866:	009b      	lsls	r3, r3, #2
 8004868:	440b      	add	r3, r1
 800486a:	333a      	adds	r3, #58	; 0x3a
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	e00b      	b.n	8004888 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004870:	78fb      	ldrb	r3, [r7, #3]
 8004872:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004876:	68f9      	ldr	r1, [r7, #12]
 8004878:	4613      	mov	r3, r2
 800487a:	00db      	lsls	r3, r3, #3
 800487c:	1a9b      	subs	r3, r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8004886:	781b      	ldrb	r3, [r3, #0]
  }
}
 8004888:	4618      	mov	r0, r3
 800488a:	3714      	adds	r7, #20
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	460b      	mov	r3, r1
 800489e:	70fb      	strb	r3, [r7, #3]
  
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80048a6:	78fa      	ldrb	r2, [r7, #3]
 80048a8:	4611      	mov	r1, r2
 80048aa:	4618      	mov	r0, r3
 80048ac:	f00a f9c6 	bl	800ec3c <HAL_PCD_SetAddress>
  return USBD_OK; 
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b084      	sub	sp, #16
 80048be:	af00      	add	r7, sp, #0
 80048c0:	60f8      	str	r0, [r7, #12]
 80048c2:	607a      	str	r2, [r7, #4]
 80048c4:	461a      	mov	r2, r3
 80048c6:	460b      	mov	r3, r1
 80048c8:	72fb      	strb	r3, [r7, #11]
 80048ca:	4613      	mov	r3, r2
 80048cc:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80048d4:	893b      	ldrh	r3, [r7, #8]
 80048d6:	7af9      	ldrb	r1, [r7, #11]
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	f00a fa91 	bl	800ee00 <HAL_PCD_EP_Transmit>
  return USBD_OK;   
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3710      	adds	r7, #16
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	607a      	str	r2, [r7, #4]
 80048f2:	461a      	mov	r2, r3
 80048f4:	460b      	mov	r3, r1
 80048f6:	72fb      	strb	r3, [r7, #11]
 80048f8:	4613      	mov	r3, r2
 80048fa:	813b      	strh	r3, [r7, #8]

  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8004902:	893b      	ldrh	r3, [r7, #8]
 8004904:	7af9      	ldrb	r1, [r7, #11]
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	f00a fa21 	bl	800ed4e <HAL_PCD_EP_Receive>
  return USBD_OK;   
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}
	...

08004918 <BSP_LED_Init>:
*          This parameter can be one of the following values:
*            @arg  LED1
* @retval None
*/
void BSP_LED_Init(Led_TypeDef Led)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b08a      	sub	sp, #40	; 0x28
 800491c:	af00      	add	r7, sp, #0
 800491e:	4603      	mov	r3, r0
 8004920:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  

  /* Enable the GPIO_LED clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d10d      	bne.n	8004944 <BSP_LED_Init+0x2c>
 8004928:	2300      	movs	r3, #0
 800492a:	613b      	str	r3, [r7, #16]
 800492c:	4b1a      	ldr	r3, [pc, #104]	; (8004998 <BSP_LED_Init+0x80>)
 800492e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004930:	4a19      	ldr	r2, [pc, #100]	; (8004998 <BSP_LED_Init+0x80>)
 8004932:	f043 0302 	orr.w	r3, r3, #2
 8004936:	6313      	str	r3, [r2, #48]	; 0x30
 8004938:	4b17      	ldr	r3, [pc, #92]	; (8004998 <BSP_LED_Init+0x80>)
 800493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	613b      	str	r3, [r7, #16]
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	79fb      	ldrb	r3, [r7, #7]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d10d      	bne.n	8004966 <BSP_LED_Init+0x4e>
 800494a:	2300      	movs	r3, #0
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	4b12      	ldr	r3, [pc, #72]	; (8004998 <BSP_LED_Init+0x80>)
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	4a11      	ldr	r2, [pc, #68]	; (8004998 <BSP_LED_Init+0x80>)
 8004954:	f043 0302 	orr.w	r3, r3, #2
 8004958:	6313      	str	r3, [r2, #48]	; 0x30
 800495a:	4b0f      	ldr	r3, [pc, #60]	; (8004998 <BSP_LED_Init+0x80>)
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	f003 0302 	and.w	r3, r3, #2
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]
  
  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8004966:	79fb      	ldrb	r3, [r7, #7]
 8004968:	4a0c      	ldr	r2, [pc, #48]	; (800499c <BSP_LED_Init+0x84>)
 800496a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800496e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004970:	2301      	movs	r3, #1
 8004972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004974:	2300      	movs	r3, #0
 8004976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8004978:	2302      	movs	r3, #2
 800497a:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800497c:	79fb      	ldrb	r3, [r7, #7]
 800497e:	4a08      	ldr	r2, [pc, #32]	; (80049a0 <BSP_LED_Init+0x88>)
 8004980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004984:	f107 0214 	add.w	r2, r7, #20
 8004988:	4611      	mov	r1, r2
 800498a:	4618      	mov	r0, r3
 800498c:	f009 fb10 	bl	800dfb0 <HAL_GPIO_Init>
}
 8004990:	bf00      	nop
 8004992:	3728      	adds	r7, #40	; 0x28
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}
 8004998:	40023800 	.word	0x40023800
 800499c:	080149f4 	.word	0x080149f4
 80049a0:	20000044 	.word	0x20000044

080049a4 <BSP_LED_On>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_On(Led_TypeDef Led)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	4603      	mov	r3, r0
 80049ac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80049ae:	79fb      	ldrb	r3, [r7, #7]
 80049b0:	4a07      	ldr	r2, [pc, #28]	; (80049d0 <BSP_LED_On+0x2c>)
 80049b2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80049b6:	79fb      	ldrb	r3, [r7, #7]
 80049b8:	4a06      	ldr	r2, [pc, #24]	; (80049d4 <BSP_LED_On+0x30>)
 80049ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049be:	b29b      	uxth	r3, r3
 80049c0:	2200      	movs	r2, #0
 80049c2:	4619      	mov	r1, r3
 80049c4:	f009 fc90 	bl	800e2e8 <HAL_GPIO_WritePin>
}
 80049c8:	bf00      	nop
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	20000044 	.word	0x20000044
 80049d4:	080149f4 	.word	0x080149f4

080049d8 <BSP_LED_Off>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Off(Led_TypeDef Led)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
 80049de:	4603      	mov	r3, r0
 80049e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	4a07      	ldr	r2, [pc, #28]	; (8004a04 <BSP_LED_Off+0x2c>)
 80049e6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80049ea:	79fb      	ldrb	r3, [r7, #7]
 80049ec:	4a06      	ldr	r2, [pc, #24]	; (8004a08 <BSP_LED_Off+0x30>)
 80049ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	2201      	movs	r2, #1
 80049f6:	4619      	mov	r1, r3
 80049f8:	f009 fc76 	bl	800e2e8 <HAL_GPIO_WritePin>
}
 80049fc:	bf00      	nop
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	20000044 	.word	0x20000044
 8004a08:	080149f4 	.word	0x080149f4

08004a0c <BSP_LED_Toggle>:
*            @arg  LED3
*            @arg  LED4
* @retval None
*/
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8004a16:	79fb      	ldrb	r3, [r7, #7]
 8004a18:	4a07      	ldr	r2, [pc, #28]	; (8004a38 <BSP_LED_Toggle+0x2c>)
 8004a1a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a1e:	79fb      	ldrb	r3, [r7, #7]
 8004a20:	4906      	ldr	r1, [pc, #24]	; (8004a3c <BSP_LED_Toggle+0x30>)
 8004a22:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	4619      	mov	r1, r3
 8004a2a:	4610      	mov	r0, r2
 8004a2c:	f009 fc75 	bl	800e31a <HAL_GPIO_TogglePin>
}
 8004a30:	bf00      	nop
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	20000044 	.word	0x20000044
 8004a3c:	080149f4 	.word	0x080149f4

08004a40 <Sensor_IO_SPI_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_SPI_Init( void )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b088      	sub	sp, #32
 8004a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if(HAL_SPI_GetState( &SPI_Sensor_Handle) == HAL_SPI_STATE_RESET )
 8004a46:	483e      	ldr	r0, [pc, #248]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004a48:	f00b f8da 	bl	800fc00 <HAL_SPI_GetState>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d171      	bne.n	8004b36 <Sensor_IO_SPI_Init+0xf6>
  {
    STEVAL_FCU001_V1_SENSORS_SPI_CLK_ENABLE();
 8004a52:	2300      	movs	r3, #0
 8004a54:	60bb      	str	r3, [r7, #8]
 8004a56:	4b3b      	ldr	r3, [pc, #236]	; (8004b44 <Sensor_IO_SPI_Init+0x104>)
 8004a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5a:	4a3a      	ldr	r2, [pc, #232]	; (8004b44 <Sensor_IO_SPI_Init+0x104>)
 8004a5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a60:	6413      	str	r3, [r2, #64]	; 0x40
 8004a62:	4b38      	ldr	r3, [pc, #224]	; (8004b44 <Sensor_IO_SPI_Init+0x104>)
 8004a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a6a:	60bb      	str	r3, [r7, #8]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
    STEVAL_FCU001_V1_SENSORS_SPI_GPIO_CLK_ENABLE();
 8004a6e:	2300      	movs	r3, #0
 8004a70:	607b      	str	r3, [r7, #4]
 8004a72:	4b34      	ldr	r3, [pc, #208]	; (8004b44 <Sensor_IO_SPI_Init+0x104>)
 8004a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a76:	4a33      	ldr	r2, [pc, #204]	; (8004b44 <Sensor_IO_SPI_Init+0x104>)
 8004a78:	f043 0302 	orr.w	r3, r3, #2
 8004a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a7e:	4b31      	ldr	r3, [pc, #196]	; (8004b44 <Sensor_IO_SPI_Init+0x104>)
 8004a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a82:	f003 0302 	and.w	r3, r3, #2
 8004a86:	607b      	str	r3, [r7, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_MOSI_Pin;
 8004a8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a8e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a90:	2302      	movs	r3, #2
 8004a92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a94:	2300      	movs	r3, #0
 8004a96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004a98:	2303      	movs	r3, #3
 8004a9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004a9c:	2305      	movs	r3, #5
 8004a9e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 8004aa0:	f107 030c 	add.w	r3, r7, #12
 8004aa4:	4619      	mov	r1, r3
 8004aa6:	4828      	ldr	r0, [pc, #160]	; (8004b48 <Sensor_IO_SPI_Init+0x108>)
 8004aa8:	f009 fa82 	bl	800dfb0 <HAL_GPIO_Init>
    
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_SENSORS_SPI_SCK_Pin;
 8004aac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004ab0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(STEVAL_FCU001_V1_SENSORS_SPI_Port, &GPIO_InitStruct);
 8004ab6:	f107 030c 	add.w	r3, r7, #12
 8004aba:	4619      	mov	r1, r3
 8004abc:	4822      	ldr	r0, [pc, #136]	; (8004b48 <Sensor_IO_SPI_Init+0x108>)
 8004abe:	f009 fa77 	bl	800dfb0 <HAL_GPIO_Init>
    
    SPI_Sensor_Handle.Instance = STEVAL_FCU001_V1_SENSORS_SPI;
 8004ac2:	4b1f      	ldr	r3, [pc, #124]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004ac4:	4a21      	ldr	r2, [pc, #132]	; (8004b4c <Sensor_IO_SPI_Init+0x10c>)
 8004ac6:	601a      	str	r2, [r3, #0]
    SPI_Sensor_Handle.Init.Mode = SPI_MODE_MASTER;
 8004ac8:	4b1d      	ldr	r3, [pc, #116]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004aca:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004ace:	605a      	str	r2, [r3, #4]
    SPI_Sensor_Handle.Init.Direction = SPI_DIRECTION_1LINE;
 8004ad0:	4b1b      	ldr	r3, [pc, #108]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004ad2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004ad6:	609a      	str	r2, [r3, #8]
    SPI_Sensor_Handle.Init.DataSize = SPI_DATASIZE_8BIT;
 8004ad8:	4b19      	ldr	r3, [pc, #100]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004ada:	2200      	movs	r2, #0
 8004adc:	60da      	str	r2, [r3, #12]
    SPI_Sensor_Handle.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004ade:	4b18      	ldr	r3, [pc, #96]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004ae0:	2202      	movs	r2, #2
 8004ae2:	611a      	str	r2, [r3, #16]
    SPI_Sensor_Handle.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004ae4:	4b16      	ldr	r3, [pc, #88]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	615a      	str	r2, [r3, #20]
    SPI_Sensor_Handle.Init.NSS = SPI_NSS_SOFT;
 8004aea:	4b15      	ldr	r3, [pc, #84]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004aec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004af0:	619a      	str	r2, [r3, #24]
    SPI_Sensor_Handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // 2.5 MHz
 8004af2:	4b13      	ldr	r3, [pc, #76]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004af4:	2218      	movs	r2, #24
 8004af6:	61da      	str	r2, [r3, #28]
    SPI_Sensor_Handle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004af8:	4b11      	ldr	r3, [pc, #68]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	621a      	str	r2, [r3, #32]
    SPI_Sensor_Handle.Init.TIMode = SPI_TIMODE_DISABLED;
 8004afe:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	625a      	str	r2, [r3, #36]	; 0x24
    SPI_Sensor_Handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8004b04:	4b0e      	ldr	r3, [pc, #56]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	629a      	str	r2, [r3, #40]	; 0x28
    SPI_Sensor_Handle.Init.CRCPolynomial = 7;
 8004b0a:	4b0d      	ldr	r3, [pc, #52]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b0c:	2207      	movs	r2, #7
 8004b0e:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_SPI_Init(&SPI_Sensor_Handle);
 8004b10:	480b      	ldr	r0, [pc, #44]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b12:	f00a ff2f 	bl	800f974 <HAL_SPI_Init>
    
    SPI_1LINE_TX(&SPI_Sensor_Handle);
 8004b16:	4b0a      	ldr	r3, [pc, #40]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	4b08      	ldr	r3, [pc, #32]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b24:	601a      	str	r2, [r3, #0]
    __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8004b26:	4b06      	ldr	r3, [pc, #24]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	4b04      	ldr	r3, [pc, #16]	; (8004b40 <Sensor_IO_SPI_Init+0x100>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b34:	601a      	str	r2, [r3, #0]
  }  
  return COMPONENT_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3720      	adds	r7, #32
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	20000f74 	.word	0x20000f74
 8004b44:	40023800 	.word	0x40023800
 8004b48:	40020400 	.word	0x40020400
 8004b4c:	40003800 	.word	0x40003800

08004b50 <Sensor_IO_SPI_CS_Init_All>:

uint8_t Sensor_IO_SPI_CS_Init_All(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b088      	sub	sp, #32
 8004b54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Set all the pins before init to avoid glitch */
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8004b56:	2201      	movs	r2, #1
 8004b58:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b5c:	4838      	ldr	r0, [pc, #224]	; (8004c40 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8004b5e:	f009 fbc3 	bl	800e2e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004b62:	2201      	movs	r2, #1
 8004b64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004b68:	4836      	ldr	r0, [pc, #216]	; (8004c44 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8004b6a:	f009 fbbd 	bl	800e2e8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b74:	4834      	ldr	r0, [pc, #208]	; (8004c48 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8004b76:	f009 fbb7 	bl	800e2e8 <HAL_GPIO_WritePin>
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004b7a:	2303      	movs	r3, #3
 8004b7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b82:	2301      	movs	r3, #1
 8004b84:	613b      	str	r3, [r7, #16]
  
  STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 8004b86:	2300      	movs	r3, #0
 8004b88:	60bb      	str	r3, [r7, #8]
 8004b8a:	4b30      	ldr	r3, [pc, #192]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8e:	4a2f      	ldr	r2, [pc, #188]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004b90:	f043 0301 	orr.w	r3, r3, #1
 8004b94:	6313      	str	r3, [r2, #48]	; 0x30
 8004b96:	4b2d      	ldr	r3, [pc, #180]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	60bb      	str	r3, [r7, #8]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 8004ba2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ba6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 8004ba8:	f107 030c 	add.w	r3, r7, #12
 8004bac:	4619      	mov	r1, r3
 8004bae:	4824      	ldr	r0, [pc, #144]	; (8004c40 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8004bb0:	f009 f9fe 	bl	800dfb0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bba:	4821      	ldr	r0, [pc, #132]	; (8004c40 <Sensor_IO_SPI_CS_Init_All+0xf0>)
 8004bbc:	f009 fb94 	bl	800e2e8 <HAL_GPIO_WritePin>
    
  STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	607b      	str	r3, [r7, #4]
 8004bc4:	4b21      	ldr	r3, [pc, #132]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc8:	4a20      	ldr	r2, [pc, #128]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004bca:	f043 0302 	orr.w	r3, r3, #2
 8004bce:	6313      	str	r3, [r2, #48]	; 0x30
 8004bd0:	4b1e      	ldr	r3, [pc, #120]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	607b      	str	r3, [r7, #4]
 8004bda:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 8004bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004be0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8004be2:	f107 030c 	add.w	r3, r7, #12
 8004be6:	4619      	mov	r1, r3
 8004be8:	4817      	ldr	r0, [pc, #92]	; (8004c48 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8004bea:	f009 f9e1 	bl	800dfb0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004bf4:	4814      	ldr	r0, [pc, #80]	; (8004c48 <Sensor_IO_SPI_CS_Init_All+0xf8>)
 8004bf6:	f009 fb77 	bl	800e2e8 <HAL_GPIO_WritePin>

  
  STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	603b      	str	r3, [r7, #0]
 8004bfe:	4b13      	ldr	r3, [pc, #76]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c02:	4a12      	ldr	r2, [pc, #72]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004c04:	f043 0304 	orr.w	r3, r3, #4
 8004c08:	6313      	str	r3, [r2, #48]	; 0x30
 8004c0a:	4b10      	ldr	r3, [pc, #64]	; (8004c4c <Sensor_IO_SPI_CS_Init_All+0xfc>)
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	f003 0304 	and.w	r3, r3, #4
 8004c12:	603b      	str	r3, [r7, #0]
 8004c14:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8004c16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c1a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8004c1c:	f107 030c 	add.w	r3, r7, #12
 8004c20:	4619      	mov	r1, r3
 8004c22:	4808      	ldr	r0, [pc, #32]	; (8004c44 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8004c24:	f009 f9c4 	bl	800dfb0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004c2e:	4805      	ldr	r0, [pc, #20]	; (8004c44 <Sensor_IO_SPI_CS_Init_All+0xf4>)
 8004c30:	f009 fb5a 	bl	800e2e8 <HAL_GPIO_WritePin>

  return COMPONENT_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3720      	adds	r7, #32
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bd80      	pop	{r7, pc}
 8004c3e:	bf00      	nop
 8004c40:	40020000 	.word	0x40020000
 8004c44:	40020800 	.word	0x40020800
 8004c48:	40020400 	.word	0x40020400
 8004c4c:	40023800 	.word	0x40023800

08004c50 <Sensor_IO_SPI_CS_Init>:

uint8_t Sensor_IO_SPI_CS_Init(void *handle)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b08c      	sub	sp, #48	; 0x30
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c64:	2301      	movs	r3, #1
 8004c66:	61fb      	str	r3, [r7, #28]
  
  switch(ctx->spiDevice)
 8004c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c6a:	78db      	ldrb	r3, [r3, #3]
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d042      	beq.n	8004cf6 <Sensor_IO_SPI_CS_Init+0xa6>
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	dc5e      	bgt.n	8004d32 <Sensor_IO_SPI_CS_Init+0xe2>
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d002      	beq.n	8004c7e <Sensor_IO_SPI_CS_Init+0x2e>
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d01e      	beq.n	8004cba <Sensor_IO_SPI_CS_Init+0x6a>
 8004c7c:	e059      	b.n	8004d32 <Sensor_IO_SPI_CS_Init+0xe2>
  {
  case LSM6DSL:
    STEVAL_FCU001_V1_LSM6DSL_SPI_CS_GPIO_CLK_ENABLE();
 8004c7e:	2300      	movs	r3, #0
 8004c80:	617b      	str	r3, [r7, #20]
 8004c82:	4b2f      	ldr	r3, [pc, #188]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c86:	4a2e      	ldr	r2, [pc, #184]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004c88:	f043 0301 	orr.w	r3, r3, #1
 8004c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8004c8e:	4b2c      	ldr	r3, [pc, #176]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c92:	f003 0301 	and.w	r3, r3, #1
 8004c96:	617b      	str	r3, [r7, #20]
 8004c98:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin;
 8004c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c9e:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ca6:	4827      	ldr	r0, [pc, #156]	; (8004d44 <Sensor_IO_SPI_CS_Init+0xf4>)
 8004ca8:	f009 fb1e 	bl	800e2e8 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, &GPIO_InitStruct);
 8004cac:	f107 0318 	add.w	r3, r7, #24
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4824      	ldr	r0, [pc, #144]	; (8004d44 <Sensor_IO_SPI_CS_Init+0xf4>)
 8004cb4:	f009 f97c 	bl	800dfb0 <HAL_GPIO_Init>
    break;
 8004cb8:	e03d      	b.n	8004d36 <Sensor_IO_SPI_CS_Init+0xe6>
  case LIS2MDL:
    STEVAL_FCU001_V1_LIS2MDL_SPI_CS_GPIO_CLK_ENABLE();
 8004cba:	2300      	movs	r3, #0
 8004cbc:	613b      	str	r3, [r7, #16]
 8004cbe:	4b20      	ldr	r3, [pc, #128]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cc2:	4a1f      	ldr	r2, [pc, #124]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004cc4:	f043 0302 	orr.w	r3, r3, #2
 8004cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8004cca:	4b1d      	ldr	r3, [pc, #116]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	613b      	str	r3, [r7, #16]
 8004cd4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin;
 8004cd6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004cda:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ce2:	4819      	ldr	r0, [pc, #100]	; (8004d48 <Sensor_IO_SPI_CS_Init+0xf8>)
 8004ce4:	f009 fb00 	bl	800e2e8 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, &GPIO_InitStruct);
 8004ce8:	f107 0318 	add.w	r3, r7, #24
 8004cec:	4619      	mov	r1, r3
 8004cee:	4816      	ldr	r0, [pc, #88]	; (8004d48 <Sensor_IO_SPI_CS_Init+0xf8>)
 8004cf0:	f009 f95e 	bl	800dfb0 <HAL_GPIO_Init>
    break;  
 8004cf4:	e01f      	b.n	8004d36 <Sensor_IO_SPI_CS_Init+0xe6>
  case LPS22HB:
    STEVAL_FCU001_V1_LPS22HB_SPI_CS_GPIO_CLK_ENABLE();
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	60fb      	str	r3, [r7, #12]
 8004cfa:	4b11      	ldr	r3, [pc, #68]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cfe:	4a10      	ldr	r2, [pc, #64]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004d00:	f043 0304 	orr.w	r3, r3, #4
 8004d04:	6313      	str	r3, [r2, #48]	; 0x30
 8004d06:	4b0e      	ldr	r3, [pc, #56]	; (8004d40 <Sensor_IO_SPI_CS_Init+0xf0>)
 8004d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d0a:	f003 0304 	and.w	r3, r3, #4
 8004d0e:	60fb      	str	r3, [r7, #12]
 8004d10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin;
 8004d12:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d16:	61bb      	str	r3, [r7, #24]
    /* Set the pin before init to avoid glitch */
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004d1e:	480b      	ldr	r0, [pc, #44]	; (8004d4c <Sensor_IO_SPI_CS_Init+0xfc>)
 8004d20:	f009 fae2 	bl	800e2e8 <HAL_GPIO_WritePin>
    HAL_GPIO_Init(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, &GPIO_InitStruct);
 8004d24:	f107 0318 	add.w	r3, r7, #24
 8004d28:	4619      	mov	r1, r3
 8004d2a:	4808      	ldr	r0, [pc, #32]	; (8004d4c <Sensor_IO_SPI_CS_Init+0xfc>)
 8004d2c:	f009 f940 	bl	800dfb0 <HAL_GPIO_Init>
    break;
 8004d30:	e001      	b.n	8004d36 <Sensor_IO_SPI_CS_Init+0xe6>
  default:
    return COMPONENT_NOT_IMPLEMENTED;
 8004d32:	2303      	movs	r3, #3
 8004d34:	e000      	b.n	8004d38 <Sensor_IO_SPI_CS_Init+0xe8>
  }
  return COMPONENT_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3730      	adds	r7, #48	; 0x30
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40023800 	.word	0x40023800
 8004d44:	40020000 	.word	0x40020000
 8004d48:	40020400 	.word	0x40020400
 8004d4c:	40020800 	.word	0x40020800

08004d50 <Sensor_IO_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{  
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	60f8      	str	r0, [r7, #12]
 8004d58:	607a      	str	r2, [r7, #4]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	72fb      	strb	r3, [r7, #11]
 8004d60:	4613      	mov	r3, r2
 8004d62:	813b      	strh	r3, [r7, #8]
   return Sensor_IO_SPI_Write( handle, WriteAddr, pBuffer, nBytesToWrite ); 
 8004d64:	893b      	ldrh	r3, [r7, #8]
 8004d66:	7af9      	ldrb	r1, [r7, #11]
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f000 f840 	bl	8004df0 <Sensor_IO_SPI_Write>
 8004d70:	4603      	mov	r3, r0
  return COMPONENT_ERROR;
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3710      	adds	r7, #16
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}

08004d7a <Sensor_IO_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 8004d7a:	b580      	push	{r7, lr}
 8004d7c:	b086      	sub	sp, #24
 8004d7e:	af00      	add	r7, sp, #0
 8004d80:	60f8      	str	r0, [r7, #12]
 8004d82:	607a      	str	r2, [r7, #4]
 8004d84:	461a      	mov	r2, r3
 8004d86:	460b      	mov	r3, r1
 8004d88:	72fb      	strb	r3, [r7, #11]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	813b      	strh	r3, [r7, #8]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	617b      	str	r3, [r7, #20]
  
  if(ctx->ifType == 0)
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	785b      	ldrb	r3, [r3, #1]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d10a      	bne.n	8004db0 <Sensor_IO_Read+0x36>
  {
     
  if ( nBytesToRead > 1 ) 
 8004d9a:	893b      	ldrh	r3, [r7, #8]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d907      	bls.n	8004db0 <Sensor_IO_Read+0x36>
    if (ctx->who_am_i == HTS221_WHO_AM_I_VAL)
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	2bbc      	cmp	r3, #188	; 0xbc
 8004da6:	d103      	bne.n	8004db0 <Sensor_IO_Read+0x36>
        ReadAddr |= 0x80;  /* Enable I2C multi-bytes Write */
 8004da8:	7afb      	ldrb	r3, [r7, #11]
 8004daa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004dae:	72fb      	strb	r3, [r7, #11]
  
  }
  
  if(ctx->ifType == 1 )
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	785b      	ldrb	r3, [r3, #1]
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d116      	bne.n	8004de6 <Sensor_IO_Read+0x6c>
  {
    if ( nBytesToRead > 1 ) {
 8004db8:	893b      	ldrh	r3, [r7, #8]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d90a      	bls.n	8004dd4 <Sensor_IO_Read+0x5a>
      switch(ctx->who_am_i)
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	2b33      	cmp	r3, #51	; 0x33
 8004dc4:	d001      	beq.n	8004dca <Sensor_IO_Read+0x50>
 8004dc6:	2b40      	cmp	r3, #64	; 0x40
        {
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
          case LSM303AGR_MAG_WHO_AM_I: break;
 8004dc8:	e005      	b.n	8004dd6 <Sensor_IO_Read+0x5c>
          case LSM303AGR_ACC_WHO_AM_I: ReadAddr |= 0x40; break; /* Enable I2C multi-bytes Write */
 8004dca:	7afb      	ldrb	r3, [r7, #11]
 8004dcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dd0:	72fb      	strb	r3, [r7, #11]
 8004dd2:	e000      	b.n	8004dd6 <Sensor_IO_Read+0x5c>
          default:;
 8004dd4:	bf00      	nop
        }
    }
   return Sensor_IO_SPI_Read( handle, ReadAddr, pBuffer, nBytesToRead );
 8004dd6:	893b      	ldrh	r3, [r7, #8]
 8004dd8:	7af9      	ldrb	r1, [r7, #11]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68f8      	ldr	r0, [r7, #12]
 8004dde:	f000 f837 	bl	8004e50 <Sensor_IO_SPI_Read>
 8004de2:	4603      	mov	r3, r0
 8004de4:	e000      	b.n	8004de8 <Sensor_IO_Read+0x6e>
  }
  
  return COMPONENT_ERROR;
 8004de6:	2301      	movs	r3, #1
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3718      	adds	r7, #24
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <Sensor_IO_SPI_Write>:
 * @param  nBytesToWrite number of bytes to be written
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Write( void *handle, uint8_t WriteAddr, uint8_t *pBuffer, uint16_t nBytesToWrite )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	607a      	str	r2, [r7, #4]
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	460b      	mov	r3, r1
 8004dfe:	72fb      	strb	r3, [r7, #11]
 8004e00:	4613      	mov	r3, r2
 8004e02:	813b      	strh	r3, [r7, #8]
  uint8_t i;
  
// Select the correct device
  Sensor_IO_SPI_CS_Enable(handle);
 8004e04:	68f8      	ldr	r0, [r7, #12]
 8004e06:	f000 f871 	bl	8004eec <Sensor_IO_SPI_CS_Enable>
  
  SPI_Write(&SPI_Sensor_Handle, WriteAddr);
 8004e0a:	7afb      	ldrb	r3, [r7, #11]
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	480f      	ldr	r0, [pc, #60]	; (8004e4c <Sensor_IO_SPI_Write+0x5c>)
 8004e10:	f000 f9ec 	bl	80051ec <SPI_Write>

  for(i=0;i<nBytesToWrite;i++)
 8004e14:	2300      	movs	r3, #0
 8004e16:	75fb      	strb	r3, [r7, #23]
 8004e18:	e00a      	b.n	8004e30 <Sensor_IO_SPI_Write+0x40>
  {
    SPI_Write(&SPI_Sensor_Handle, pBuffer[i]);
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	4413      	add	r3, r2
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	4619      	mov	r1, r3
 8004e24:	4809      	ldr	r0, [pc, #36]	; (8004e4c <Sensor_IO_SPI_Write+0x5c>)
 8004e26:	f000 f9e1 	bl	80051ec <SPI_Write>
  for(i=0;i<nBytesToWrite;i++)
 8004e2a:	7dfb      	ldrb	r3, [r7, #23]
 8004e2c:	3301      	adds	r3, #1
 8004e2e:	75fb      	strb	r3, [r7, #23]
 8004e30:	7dfb      	ldrb	r3, [r7, #23]
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	893a      	ldrh	r2, [r7, #8]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d8ef      	bhi.n	8004e1a <Sensor_IO_SPI_Write+0x2a>
  }
// Deselect the device
  Sensor_IO_SPI_CS_Disable(handle);
 8004e3a:	68f8      	ldr	r0, [r7, #12]
 8004e3c:	f000 f888 	bl	8004f50 <Sensor_IO_SPI_CS_Disable>
  
  return COMPONENT_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000f74 	.word	0x20000f74

08004e50 <Sensor_IO_SPI_Read>:
 * @param  nBytesToRead number of bytes to be read
 * @retval 0 in case of success
 * @retval 1 in case of failure
 */
uint8_t Sensor_IO_SPI_Read( void *handle, uint8_t ReadAddr, uint8_t *pBuffer, uint16_t nBytesToRead )
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b084      	sub	sp, #16
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	607a      	str	r2, [r7, #4]
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	72fb      	strb	r3, [r7, #11]
 8004e60:	4613      	mov	r3, r2
 8004e62:	813b      	strh	r3, [r7, #8]
  /* Select the correct device */
  Sensor_IO_SPI_CS_Enable(handle);
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	f000 f841 	bl	8004eec <Sensor_IO_SPI_CS_Enable>
  
  /* Write Reg Address */
  SPI_Write(&SPI_Sensor_Handle, ReadAddr | 0x80);
 8004e6a:	7afb      	ldrb	r3, [r7, #11]
 8004e6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	4619      	mov	r1, r3
 8004e74:	481c      	ldr	r0, [pc, #112]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004e76:	f000 f9b9 	bl	80051ec <SPI_Write>

  /* Disable the SPI and change the data line to input */
  __HAL_SPI_DISABLE(&SPI_Sensor_Handle);
 8004e7a:	4b1b      	ldr	r3, [pc, #108]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	4b19      	ldr	r3, [pc, #100]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e88:	601a      	str	r2, [r3, #0]
  SPI_1LINE_RX(&SPI_Sensor_Handle);
 8004e8a:	4b17      	ldr	r3, [pc, #92]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	4b15      	ldr	r3, [pc, #84]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e98:	601a      	str	r2, [r3, #0]

  /* Check if we need to read one byte or more */
  if(nBytesToRead > 1U)
 8004e9a:	893b      	ldrh	r3, [r7, #8]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d906      	bls.n	8004eae <Sensor_IO_SPI_Read+0x5e>
  {
    SPI_Read_nBytes(&SPI_Sensor_Handle, pBuffer, nBytesToRead);
 8004ea0:	893b      	ldrh	r3, [r7, #8]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	6879      	ldr	r1, [r7, #4]
 8004ea6:	4810      	ldr	r0, [pc, #64]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004ea8:	f000 f949 	bl	800513e <SPI_Read_nBytes>
 8004eac:	e003      	b.n	8004eb6 <Sensor_IO_SPI_Read+0x66>
  }
  else
  {
    SPI_Read(&SPI_Sensor_Handle, pBuffer);
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	480d      	ldr	r0, [pc, #52]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004eb2:	f000 f887 	bl	8004fc4 <SPI_Read>
  }
  
  /* Deselect the device */
  Sensor_IO_SPI_CS_Disable(handle);  
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f000 f84a 	bl	8004f50 <Sensor_IO_SPI_CS_Disable>
  
  /* Change the data line to output and enable the SPI */
  SPI_1LINE_TX(&SPI_Sensor_Handle);
 8004ebc:	4b0a      	ldr	r3, [pc, #40]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	4b09      	ldr	r3, [pc, #36]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004eca:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE(&SPI_Sensor_Handle);
 8004ecc:	4b06      	ldr	r3, [pc, #24]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	4b05      	ldr	r3, [pc, #20]	; (8004ee8 <Sensor_IO_SPI_Read+0x98>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eda:	601a      	str	r2, [r3, #0]
  
  return COMPONENT_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	20000f74 	.word	0x20000f74

08004eec <Sensor_IO_SPI_CS_Enable>:


uint8_t Sensor_IO_SPI_CS_Enable(void *handle)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	78db      	ldrb	r3, [r3, #3]
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d014      	beq.n	8004f2a <Sensor_IO_SPI_CS_Enable+0x3e>
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	dc19      	bgt.n	8004f38 <Sensor_IO_SPI_CS_Enable+0x4c>
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d002      	beq.n	8004f0e <Sensor_IO_SPI_CS_Enable+0x22>
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d007      	beq.n	8004f1c <Sensor_IO_SPI_CS_Enable+0x30>
 8004f0c:	e014      	b.n	8004f38 <Sensor_IO_SPI_CS_Enable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_RESET);
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f14:	480b      	ldr	r0, [pc, #44]	; (8004f44 <Sensor_IO_SPI_CS_Enable+0x58>)
 8004f16:	f009 f9e7 	bl	800e2e8 <HAL_GPIO_WritePin>
    break;
 8004f1a:	e00d      	b.n	8004f38 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_RESET);
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f22:	4809      	ldr	r0, [pc, #36]	; (8004f48 <Sensor_IO_SPI_CS_Enable+0x5c>)
 8004f24:	f009 f9e0 	bl	800e2e8 <HAL_GPIO_WritePin>
    break;
 8004f28:	e006      	b.n	8004f38 <Sensor_IO_SPI_CS_Enable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_RESET);
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004f30:	4806      	ldr	r0, [pc, #24]	; (8004f4c <Sensor_IO_SPI_CS_Enable+0x60>)
 8004f32:	f009 f9d9 	bl	800e2e8 <HAL_GPIO_WritePin>
    break;
 8004f36:	bf00      	nop
  }
  return COMPONENT_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3710      	adds	r7, #16
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	40020000 	.word	0x40020000
 8004f48:	40020400 	.word	0x40020400
 8004f4c:	40020800 	.word	0x40020800

08004f50 <Sensor_IO_SPI_CS_Disable>:

uint8_t Sensor_IO_SPI_CS_Disable(void *handle)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	60fb      	str	r3, [r7, #12]
  
  switch(ctx->spiDevice)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	78db      	ldrb	r3, [r3, #3]
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d014      	beq.n	8004f8e <Sensor_IO_SPI_CS_Disable+0x3e>
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	dc19      	bgt.n	8004f9c <Sensor_IO_SPI_CS_Disable+0x4c>
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d002      	beq.n	8004f72 <Sensor_IO_SPI_CS_Disable+0x22>
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d007      	beq.n	8004f80 <Sensor_IO_SPI_CS_Disable+0x30>
 8004f70:	e014      	b.n	8004f9c <Sensor_IO_SPI_CS_Disable+0x4c>
  {
  case LSM6DSL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Port, STEVAL_FCU001_V1_LSM6DSL_SPI_CS_Pin, GPIO_PIN_SET);
 8004f72:	2201      	movs	r2, #1
 8004f74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f78:	480b      	ldr	r0, [pc, #44]	; (8004fa8 <Sensor_IO_SPI_CS_Disable+0x58>)
 8004f7a:	f009 f9b5 	bl	800e2e8 <HAL_GPIO_WritePin>
    break;
 8004f7e:	e00d      	b.n	8004f9c <Sensor_IO_SPI_CS_Disable+0x4c>
  case LIS2MDL:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Port, STEVAL_FCU001_V1_LIS2MDL_SPI_CS_Pin, GPIO_PIN_SET);
 8004f80:	2201      	movs	r2, #1
 8004f82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f86:	4809      	ldr	r0, [pc, #36]	; (8004fac <Sensor_IO_SPI_CS_Disable+0x5c>)
 8004f88:	f009 f9ae 	bl	800e2e8 <HAL_GPIO_WritePin>
    break;
 8004f8c:	e006      	b.n	8004f9c <Sensor_IO_SPI_CS_Disable+0x4c>
  case LPS22HB:
    HAL_GPIO_WritePin(STEVAL_FCU001_V1_LPS22HB_SPI_CS_Port, STEVAL_FCU001_V1_LPS22HB_SPI_CS_Pin, GPIO_PIN_SET);
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004f94:	4806      	ldr	r0, [pc, #24]	; (8004fb0 <Sensor_IO_SPI_CS_Disable+0x60>)
 8004f96:	f009 f9a7 	bl	800e2e8 <HAL_GPIO_WritePin>
    break;
 8004f9a:	bf00      	nop
  }
  return COMPONENT_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	40020000 	.word	0x40020000
 8004fac:	40020400 	.word	0x40020400
 8004fb0:	40020800 	.word	0x40020800

08004fb4 <LSM6DSL_Sensor_IO_ITConfig>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef LSM6DSL_Sensor_IO_ITConfig( void )
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
  return COMPONENT_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc2:	4770      	bx	lr

08004fc4 <SPI_Read>:
 * @param  xSpiHandle : SPI Handler.
 * @param  val : value.
 * @retval None
 */
void SPI_Read(SPI_HandleTypeDef* xSpiHandle, uint8_t *val)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004fce:	b672      	cpsid	i
}
 8004fd0:	bf00      	nop
  disabled after the first bit and before the latest bit */
  /* Interrupts should be disabled during this operation */
  
  __disable_irq();
  //GPIOA->BSRR = (uint32_t)GPIO_PIN_8 << 16U;
  __HAL_SPI_ENABLE(xSpiHandle);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004fe0:	601a      	str	r2, [r3, #0]
  __asm("dsb\n");__asm("dsb\n");
 8004fe2:	f3bf 8f4f 	dsb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005002:	f3bf 8f4f 	dsb	sy
 8005006:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005012:	f3bf 8f4f 	dsb	sy
 8005016:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005022:	f3bf 8f4f 	dsb	sy
 8005026:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005032:	f3bf 8f4f 	dsb	sy
 8005036:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800503a:	f3bf 8f4f 	dsb	sy
 800503e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005052:	f3bf 8f4f 	dsb	sy
 8005056:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005062:	f3bf 8f4f 	dsb	sy
 8005066:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800506a:	f3bf 8f4f 	dsb	sy
 800506e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005072:	f3bf 8f4f 	dsb	sy
 8005076:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005082:	f3bf 8f4f 	dsb	sy
 8005086:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800508a:	f3bf 8f4f 	dsb	sy
 800508e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 8005092:	f3bf 8f4f 	dsb	sy
 8005096:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80050a2:	f3bf 8f4f 	dsb	sy
 80050a6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80050b2:	f3bf 8f4f 	dsb	sy
 80050b6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80050ba:	f3bf 8f4f 	dsb	sy
 80050be:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");__asm("dsb\n");
 80050c2:	f3bf 8f4f 	dsb	sy
 80050c6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050ca:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050ce:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050d2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050d6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050da:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050de:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050e2:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050e6:	f3bf 8f4f 	dsb	sy
  __asm("dsb\n");
 80050ea:	f3bf 8f4f 	dsb	sy
  __HAL_SPI_DISABLE(xSpiHandle);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80050fe:	b662      	cpsie	i
}
 8005100:	bf00      	nop
  
  __enable_irq();

  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8005102:	bf00      	nop
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b01      	cmp	r3, #1
 8005110:	d1f8      	bne.n	8005104 <SPI_Read+0x140>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	330c      	adds	r3, #12
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	b2da      	uxtb	r2, r3
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8005120:	bf00      	nop
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800512c:	2b80      	cmp	r3, #128	; 0x80
 800512e:	d0f8      	beq.n	8005122 <SPI_Read+0x15e>
}
 8005130:	bf00      	nop
 8005132:	bf00      	nop
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <SPI_Read_nBytes>:
 * @param  val: value.
 * @param  nBytesToRead: number of bytes to read.
 * @retval None
 */
void SPI_Read_nBytes(SPI_HandleTypeDef* xSpiHandle, uint8_t *val, uint16_t nBytesToRead)
{
 800513e:	b480      	push	{r7}
 8005140:	b085      	sub	sp, #20
 8005142:	af00      	add	r7, sp, #0
 8005144:	60f8      	str	r0, [r7, #12]
 8005146:	60b9      	str	r1, [r7, #8]
 8005148:	4613      	mov	r3, r2
 800514a:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800514c:	b672      	cpsid	i
}
 800514e:	bf00      	nop
  /* Interrupts should be disabled during this operation */
  __disable_irq();
  __HAL_SPI_ENABLE(xSpiHandle);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681a      	ldr	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800515e:	601a      	str	r2, [r3, #0]
  
  /* Transfer loop */
  while (nBytesToRead > 1U)
 8005160:	e013      	b.n	800518a <SPI_Read_nBytes+0x4c>
  {
    /* Check the RXNE flag */
    if (xSpiHandle->Instance->SR & SPI_FLAG_RXNE)
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	f003 0301 	and.w	r3, r3, #1
 800516c:	2b00      	cmp	r3, #0
 800516e:	d00c      	beq.n	800518a <SPI_Read_nBytes+0x4c>
    {
      /* read the received data */
      *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	330c      	adds	r3, #12
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	b2da      	uxtb	r2, r3
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	701a      	strb	r2, [r3, #0]
      val += sizeof(uint8_t);
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	3301      	adds	r3, #1
 8005182:	60bb      	str	r3, [r7, #8]
      nBytesToRead--;
 8005184:	88fb      	ldrh	r3, [r7, #6]
 8005186:	3b01      	subs	r3, #1
 8005188:	80fb      	strh	r3, [r7, #6]
  while (nBytesToRead > 1U)
 800518a:	88fb      	ldrh	r3, [r7, #6]
 800518c:	2b01      	cmp	r3, #1
 800518e:	d8e8      	bhi.n	8005162 <SPI_Read_nBytes+0x24>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005190:	f3bf 8f4f 	dsb	sy
}
 8005194:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8005196:	f3bf 8f4f 	dsb	sy
}
 800519a:	bf00      	nop
  disabled after the first bit and before the latest bit of the last Byte received */
  /* __DSB instruction are inserted to garantee that clock is Disabled in the right timeframe */
  
  __DSB();
  __DSB();
  __HAL_SPI_DISABLE(xSpiHandle);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	681a      	ldr	r2, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051aa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80051ac:	b662      	cpsie	i
}
 80051ae:	bf00      	nop
  
  __enable_irq();
  
  while ((xSpiHandle->Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 80051b0:	bf00      	nop
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	f003 0301 	and.w	r3, r3, #1
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d1f8      	bne.n	80051b2 <SPI_Read_nBytes+0x74>
  /* read the received data */
  *val = *(__IO uint8_t *) &xSpiHandle->Instance->DR;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	330c      	adds	r3, #12
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	b2da      	uxtb	r2, r3
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	701a      	strb	r2, [r3, #0]
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 80051ce:	bf00      	nop
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051da:	2b80      	cmp	r3, #128	; 0x80
 80051dc:	d0f8      	beq.n	80051d0 <SPI_Read_nBytes+0x92>
}
 80051de:	bf00      	nop
 80051e0:	bf00      	nop
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <SPI_Write>:
 * @param  xSpiHandle: SPI Handler.
 * @param  val: value.
 * @retval None
 */
void SPI_Write(SPI_HandleTypeDef* xSpiHandle, uint8_t val)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	460b      	mov	r3, r1
 80051f6:	70fb      	strb	r3, [r7, #3]
  /* check TXE flag */
  while ((xSpiHandle->Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 80051f8:	bf00      	nop
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 0302 	and.w	r3, r3, #2
 8005204:	2b02      	cmp	r3, #2
 8005206:	d1f8      	bne.n	80051fa <SPI_Write+0xe>
  
  /* Write the data */
  *((__IO uint8_t*) &xSpiHandle->Instance->DR) = val;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	330c      	adds	r3, #12
 800520e:	78fa      	ldrb	r2, [r7, #3]
 8005210:	701a      	strb	r2, [r3, #0]
  
  /* Wait BSY flag */
  while ((xSpiHandle->Instance->SR & SPI_SR_TXE) != SPI_SR_TXE);
 8005212:	bf00      	nop
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	2b02      	cmp	r3, #2
 8005220:	d1f8      	bne.n	8005214 <SPI_Write+0x28>
  while ((xSpiHandle->Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8005222:	bf00      	nop
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800522e:	2b80      	cmp	r3, #128	; 0x80
 8005230:	d0f8      	beq.n	8005224 <SPI_Write+0x38>
}
 8005232:	bf00      	nop
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <Sensor_IO_Init>:
 * @param  None
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef Sensor_IO_Init( void )
{
 8005240:	b480      	push	{r7}
 8005242:	af00      	add	r7, sp, #0
    return COMPONENT_OK;
 8005244:	2300      	movs	r3, #0
}
 8005246:	4618      	mov	r0, r3
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <BSP_ACCELERO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Init( ACCELERO_ID_t id, void **handle )
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b082      	sub	sp, #8
 8005254:	af00      	add	r7, sp, #0
 8005256:	4603      	mov	r3, r0
 8005258:	6039      	str	r1, [r7, #0]
 800525a:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]

  switch(id)
 8005262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00f      	beq.n	800528a <BSP_ACCELERO_Init+0x3a>
 800526a:	2b01      	cmp	r3, #1
 800526c:	d015      	beq.n	800529a <BSP_ACCELERO_Init+0x4a>
  {
    case ACCELERO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL accelerometer before */
      if(BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800526e:	6838      	ldr	r0, [r7, #0]
 8005270:	f000 f826 	bl	80052c0 <BSP_LSM6DSL_ACCELERO_Init>
 8005274:	4603      	mov	r3, r0
 8005276:	2b01      	cmp	r3, #1
 8005278:	d117      	bne.n	80052aa <BSP_ACCELERO_Init+0x5a>
      {
        /* Try to init the LSM303AGR accelerometer */
        if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800527a:	6838      	ldr	r0, [r7, #0]
 800527c:	f000 f8c0 	bl	8005400 <BSP_LSM303AGR_ACCELERO_Init>
 8005280:	4603      	mov	r3, r0
 8005282:	2b01      	cmp	r3, #1
 8005284:	d111      	bne.n	80052aa <BSP_ACCELERO_Init+0x5a>
        {
          return COMPONENT_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e015      	b.n	80052b6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM6DSL_X_0:
    {
      if( BSP_LSM6DSL_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800528a:	6838      	ldr	r0, [r7, #0]
 800528c:	f000 f818 	bl	80052c0 <BSP_LSM6DSL_ACCELERO_Init>
 8005290:	4603      	mov	r3, r0
 8005292:	2b01      	cmp	r3, #1
 8005294:	d10b      	bne.n	80052ae <BSP_ACCELERO_Init+0x5e>
      {
        return COMPONENT_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e00d      	b.n	80052b6 <BSP_ACCELERO_Init+0x66>
      }
      break;
    }
    case LSM303AGR_X_0:
    {
      if( BSP_LSM303AGR_ACCELERO_Init(handle) == COMPONENT_ERROR )
 800529a:	6838      	ldr	r0, [r7, #0]
 800529c:	f000 f8b0 	bl	8005400 <BSP_LSM303AGR_ACCELERO_Init>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d105      	bne.n	80052b2 <BSP_ACCELERO_Init+0x62>
      {
        return COMPONENT_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e005      	b.n	80052b6 <BSP_ACCELERO_Init+0x66>
      break;
 80052aa:	bf00      	nop
 80052ac:	e002      	b.n	80052b4 <BSP_ACCELERO_Init+0x64>
      break;
 80052ae:	bf00      	nop
 80052b0:	e000      	b.n	80052b4 <BSP_ACCELERO_Init+0x64>
      }
      break;
 80052b2:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
	...

080052c0 <BSP_LSM6DSL_ACCELERO_Init>:

static DrvStatusTypeDef BSP_LSM6DSL_ACCELERO_Init( void **handle )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 80052c8:	2300      	movs	r3, #0
 80052ca:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 80052cc:	230c      	movs	r3, #12
 80052ce:	72fb      	strb	r3, [r7, #11]
    
  if(ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized == 1)
 80052d0:	4b45      	ldr	r3, [pc, #276]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80052d2:	795b      	ldrb	r3, [r3, #5]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d101      	bne.n	80052dc <BSP_LSM6DSL_ACCELERO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e080      	b.n	80053de <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 80052dc:	f7ff fbb0 	bl	8004a40 <Sensor_IO_SPI_Init>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d101      	bne.n	80052ea <BSP_LSM6DSL_ACCELERO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e079      	b.n	80053de <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 80052ea:	4b3f      	ldr	r3, [pc, #252]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80052ec:	226a      	movs	r2, #106	; 0x6a
 80052ee:	701a      	strb	r2, [r3, #0]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].ifType        = 1; // SPI interface
 80052f0:	4b3d      	ldr	r3, [pc, #244]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	705a      	strb	r2, [r3, #1]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 80052f6:	4b3c      	ldr	r3, [pc, #240]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80052f8:	22d6      	movs	r2, #214	; 0xd6
 80052fa:	709a      	strb	r2, [r3, #2]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].spiDevice     = LSM6DSL;
 80052fc:	4b3a      	ldr	r3, [pc, #232]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 80052fe:	2200      	movs	r2, #0
 8005300:	70da      	strb	r2, [r3, #3]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].instance      = LSM6DSL_X_0;
 8005302:	4b39      	ldr	r3, [pc, #228]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8005304:	2200      	movs	r2, #0
 8005306:	711a      	strb	r2, [r3, #4]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isInitialized = 0;
 8005308:	4b37      	ldr	r3, [pc, #220]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800530a:	2200      	movs	r2, #0
 800530c:	715a      	strb	r2, [r3, #5]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isEnabled     = 0;
 800530e:	4b36      	ldr	r3, [pc, #216]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8005310:	2200      	movs	r2, #0
 8005312:	719a      	strb	r2, [r3, #6]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].isCombo       = 1;
 8005314:	4b34      	ldr	r3, [pc, #208]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8005316:	2201      	movs	r2, #1
 8005318:	71da      	strb	r2, [r3, #7]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM6DSL_X_0 ];
 800531a:	4b33      	ldr	r3, [pc, #204]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 800531c:	4a33      	ldr	r2, [pc, #204]	; (80053ec <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 800531e:	609a      	str	r2, [r3, #8]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pVTable       = ( void * )&LSM6DSL_X_Drv;
 8005320:	4b31      	ldr	r3, [pc, #196]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8005322:	4a33      	ldr	r2, [pc, #204]	; (80053f0 <BSP_LSM6DSL_ACCELERO_Init+0x130>)
 8005324:	60da      	str	r2, [r3, #12]
  ACCELERO_SensorHandle[ LSM6DSL_X_0 ].pExtVTable    = ( void * )&LSM6DSL_X_ExtDrv;
 8005326:	4b30      	ldr	r3, [pc, #192]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8005328:	4a32      	ldr	r2, [pc, #200]	; (80053f4 <BSP_LSM6DSL_ACCELERO_Init+0x134>)
 800532a:	611a      	str	r2, [r3, #16]
 
  LSM6DSL_X_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 800532c:	4b32      	ldr	r3, [pc, #200]	; (80053f8 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 800532e:	4a33      	ldr	r2, [pc, #204]	; (80053fc <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8005330:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pComponentData = ( void * )&LSM6DSL_X_0_Data;
 8005332:	4b2e      	ldr	r3, [pc, #184]	; (80053ec <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 8005334:	4a30      	ldr	r2, [pc, #192]	; (80053f8 <BSP_LSM6DSL_ACCELERO_Init+0x138>)
 8005336:	601a      	str	r2, [r3, #0]
  ACCELERO_Data[ LSM6DSL_X_0 ].pExtData       = 0;
 8005338:	4b2c      	ldr	r3, [pc, #176]	; (80053ec <BSP_LSM6DSL_ACCELERO_Init+0x12c>)
 800533a:	2200      	movs	r2, #0
 800533c:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&ACCELERO_SensorHandle[ LSM6DSL_X_0 ];
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a29      	ldr	r2, [pc, #164]	; (80053e8 <BSP_LSM6DSL_ACCELERO_Init+0x128>)
 8005342:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff fc81 	bl	8004c50 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isGyroInitialized == 0)
 800534e:	4b2b      	ldr	r3, [pc, #172]	; (80053fc <BSP_LSM6DSL_ACCELERO_Init+0x13c>)
 8005350:	785b      	ldrb	r3, [r3, #1]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10c      	bne.n	8005370 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6818      	ldr	r0, [r3, #0]
 800535a:	f107 020b 	add.w	r2, r7, #11
 800535e:	2301      	movs	r3, #1
 8005360:	2112      	movs	r1, #18
 8005362:	f7ff fcf5 	bl	8004d50 <Sensor_IO_Write>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <BSP_LSM6DSL_ACCELERO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 800536c:	2301      	movs	r3, #1
 800536e:	e036      	b.n	80053de <BSP_LSM6DSL_ACCELERO_Init+0x11e>
    }
  }
 
  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d10b      	bne.n	8005398 <BSP_LSM6DSL_ACCELERO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	2214      	movs	r2, #20
 8005386:	2100      	movs	r1, #0
 8005388:	4618      	mov	r0, r3
 800538a:	f00e f881 	bl	8013490 <memset>
    *handle = NULL;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e022      	b.n	80053de <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	687a      	ldr	r2, [r7, #4]
 800539e:	6812      	ldr	r2, [r2, #0]
 80053a0:	4610      	mov	r0, r2
 80053a2:	4798      	blx	r3
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b01      	cmp	r3, #1
 80053a8:	d10b      	bne.n	80053c2 <BSP_LSM6DSL_ACCELERO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2214      	movs	r2, #20
 80053b0:	2100      	movs	r1, #0
 80053b2:	4618      	mov	r0, r3
 80053b4:	f00e f86c 	bl	8013490 <memset>
    *handle = NULL;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e00d      	b.n	80053de <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2104      	movs	r1, #4
 80053c8:	4618      	mov	r0, r3
 80053ca:	f004 fb15 	bl	80099f8 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d101      	bne.n	80053d8 <BSP_LSM6DSL_ACCELERO_Init+0x118>
  {
    return COMPONENT_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e002      	b.n	80053de <BSP_LSM6DSL_ACCELERO_Init+0x11e>
  }
  
  /* Configure interrupt lines for LSM6DSL */
  LSM6DSL_Sensor_IO_ITConfig();
 80053d8:	f7ff fdec 	bl	8004fb4 <LSM6DSL_Sensor_IO_ITConfig>
  
  return COMPONENT_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
 80053e6:	bf00      	nop
 80053e8:	20001024 	.word	0x20001024
 80053ec:	2000104c 	.word	0x2000104c
 80053f0:	200002d4 	.word	0x200002d4
 80053f4:	200001c8 	.word	0x200001c8
 80053f8:	2000105c 	.word	0x2000105c
 80053fc:	200010d4 	.word	0x200010d4

08005400 <BSP_LSM303AGR_ACCELERO_Init>:


static DrvStatusTypeDef BSP_LSM303AGR_ACCELERO_Init( void **handle )
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  ACCELERO_Drv_t *driver = NULL;
 8005408:	2300      	movs	r3, #0
 800540a:	60fb      	str	r3, [r7, #12]

  if(ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized == 1)
 800540c:	4b2f      	ldr	r3, [pc, #188]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 800540e:	7e5b      	ldrb	r3, [r3, #25]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d101      	bne.n	8005418 <BSP_LSM303AGR_ACCELERO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e054      	b.n	80054c2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( Sensor_IO_Init() == COMPONENT_ERROR )
 8005418:	f7ff ff12 	bl	8005240 <Sensor_IO_Init>
 800541c:	4603      	mov	r3, r0
 800541e:	2b01      	cmp	r3, #1
 8005420:	d101      	bne.n	8005426 <BSP_LSM303AGR_ACCELERO_Init+0x26>
  {
    return COMPONENT_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e04d      	b.n	80054c2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  /* Setup sensor handle. */
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].who_am_i      = LSM303AGR_ACC_WHO_AM_I;
 8005426:	4b29      	ldr	r3, [pc, #164]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8005428:	2233      	movs	r2, #51	; 0x33
 800542a:	751a      	strb	r2, [r3, #20]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].address       = LSM303AGR_ACC_I2C_ADDRESS;
 800542c:	4b27      	ldr	r3, [pc, #156]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 800542e:	2232      	movs	r2, #50	; 0x32
 8005430:	759a      	strb	r2, [r3, #22]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].instance      = LSM303AGR_X_0;
 8005432:	4b26      	ldr	r3, [pc, #152]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8005434:	2201      	movs	r2, #1
 8005436:	761a      	strb	r2, [r3, #24]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isInitialized = 0;
 8005438:	4b24      	ldr	r3, [pc, #144]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 800543a:	2200      	movs	r2, #0
 800543c:	765a      	strb	r2, [r3, #25]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isEnabled     = 0;
 800543e:	4b23      	ldr	r3, [pc, #140]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8005440:	2200      	movs	r2, #0
 8005442:	769a      	strb	r2, [r3, #26]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].isCombo       = 1;
 8005444:	4b21      	ldr	r3, [pc, #132]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8005446:	2201      	movs	r2, #1
 8005448:	76da      	strb	r2, [r3, #27]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pData         = ( void * )&ACCELERO_Data[ LSM303AGR_X_0 ];
 800544a:	4b20      	ldr	r3, [pc, #128]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 800544c:	4a20      	ldr	r2, [pc, #128]	; (80054d0 <BSP_LSM303AGR_ACCELERO_Init+0xd0>)
 800544e:	61da      	str	r2, [r3, #28]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pVTable       = ( void * )&LSM303AGR_X_Drv;
 8005450:	4b1e      	ldr	r3, [pc, #120]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8005452:	4a20      	ldr	r2, [pc, #128]	; (80054d4 <BSP_LSM303AGR_ACCELERO_Init+0xd4>)
 8005454:	621a      	str	r2, [r3, #32]
  ACCELERO_SensorHandle[ LSM303AGR_X_0 ].pExtVTable    = 0;
 8005456:	4b1d      	ldr	r3, [pc, #116]	; (80054cc <BSP_LSM303AGR_ACCELERO_Init+0xcc>)
 8005458:	2200      	movs	r2, #0
 800545a:	625a      	str	r2, [r3, #36]	; 0x24

  ACCELERO_Data[ LSM303AGR_X_0 ].pComponentData = ( void * )&LSM303AGR_X_0_Data;
 800545c:	4b1e      	ldr	r3, [pc, #120]	; (80054d8 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 800545e:	4a1f      	ldr	r2, [pc, #124]	; (80054dc <BSP_LSM303AGR_ACCELERO_Init+0xdc>)
 8005460:	609a      	str	r2, [r3, #8]
  ACCELERO_Data[ LSM303AGR_X_0 ].pExtData       = 0;
 8005462:	4b1d      	ldr	r3, [pc, #116]	; (80054d8 <BSP_LSM303AGR_ACCELERO_Init+0xd8>)
 8005464:	2200      	movs	r2, #0
 8005466:	60da      	str	r2, [r3, #12]

  *handle = (void *)&ACCELERO_SensorHandle[ LSM303AGR_X_0 ];
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a1d      	ldr	r2, [pc, #116]	; (80054e0 <BSP_LSM303AGR_ACCELERO_Init+0xe0>)
 800546c:	601a      	str	r2, [r3, #0]

  driver = ( ACCELERO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10b      	bne.n	8005496 <BSP_LSM303AGR_ACCELERO_Init+0x96>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	2214      	movs	r2, #20
 8005484:	2100      	movs	r1, #0
 8005486:	4618      	mov	r0, r3
 8005488:	f00e f802 	bl	8013490 <memset>
    *handle = NULL;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2200      	movs	r2, #0
 8005490:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e015      	b.n	80054c2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6812      	ldr	r2, [r2, #0]
 800549e:	4610      	mov	r0, r2
 80054a0:	4798      	blx	r3
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d10b      	bne.n	80054c0 <BSP_LSM303AGR_ACCELERO_Init+0xc0>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2214      	movs	r2, #20
 80054ae:	2100      	movs	r1, #0
 80054b0:	4618      	mov	r0, r3
 80054b2:	f00d ffed 	bl	8013490 <memset>
    *handle = NULL;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80054bc:	2301      	movs	r3, #1
 80054be:	e000      	b.n	80054c2 <BSP_LSM303AGR_ACCELERO_Init+0xc2>
  }

  return COMPONENT_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	20001024 	.word	0x20001024
 80054d0:	20001054 	.word	0x20001054
 80054d4:	20000178 	.word	0x20000178
 80054d8:	2000104c 	.word	0x2000104c
 80054dc:	20001064 	.word	0x20001064
 80054e0:	20001038 	.word	0x20001038

080054e4 <BSP_ACCELERO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Sensor_Enable( void *handle )
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 80054f0:	2300      	movs	r3, #0
 80054f2:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <BSP_ACCELERO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e012      	b.n	8005524 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	689b      	ldr	r3, [r3, #8]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d101      	bne.n	8005510 <BSP_ACCELERO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e009      	b.n	8005524 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	68f8      	ldr	r0, [r7, #12]
 8005516:	4798      	blx	r3
 8005518:	4603      	mov	r3, r0
 800551a:	2b01      	cmp	r3, #1
 800551c:	d101      	bne.n	8005522 <BSP_ACCELERO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e000      	b.n	8005524 <BSP_ACCELERO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <BSP_ACCELERO_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written [mg]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Get_Axes( void *handle, SensorAxes_t *acceleration )
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <BSP_ACCELERO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e018      	b.n	800557a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	60bb      	str	r3, [r7, #8]

  if(acceleration == NULL)
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d101      	bne.n	8005558 <BSP_ACCELERO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 8005554:	2301      	movs	r3, #1
 8005556:	e010      	b.n	800557a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes == NULL )
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <BSP_ACCELERO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e00a      	b.n	800557a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  if ( driver->Get_Axes( ctx, acceleration ) == COMPONENT_ERROR )
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	6839      	ldr	r1, [r7, #0]
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	4798      	blx	r3
 800556e:	4603      	mov	r3, r0
 8005570:	2b01      	cmp	r3, #1
 8005572:	d101      	bne.n	8005578 <BSP_ACCELERO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e000      	b.n	800557a <BSP_ACCELERO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	3710      	adds	r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}

08005582 <BSP_ACCELERO_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_ODR_Value( void *handle, float odr )
{
 8005582:	b580      	push	{r7, lr}
 8005584:	b084      	sub	sp, #16
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
 800558a:	ed87 0a00 	vstr	s0, [r7]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8005592:	2300      	movs	r3, #0
 8005594:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d101      	bne.n	80055a0 <BSP_ACCELERO_Set_ODR_Value+0x1e>
  {
    return COMPONENT_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e014      	b.n	80055ca <BSP_ACCELERO_Set_ODR_Value+0x48>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	60bb      	str	r3, [r7, #8]

  if ( driver->Set_ODR_Value == NULL )
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d101      	bne.n	80055b2 <BSP_ACCELERO_Set_ODR_Value+0x30>
  {
    return COMPONENT_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e00b      	b.n	80055ca <BSP_ACCELERO_Set_ODR_Value+0x48>
  }
  if ( driver->Set_ODR_Value( ctx, odr ) == COMPONENT_ERROR )
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b6:	ed97 0a00 	vldr	s0, [r7]
 80055ba:	68f8      	ldr	r0, [r7, #12]
 80055bc:	4798      	blx	r3
 80055be:	4603      	mov	r3, r0
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d101      	bne.n	80055c8 <BSP_ACCELERO_Set_ODR_Value+0x46>
  {
    return COMPONENT_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e000      	b.n	80055ca <BSP_ACCELERO_Set_ODR_Value+0x48>
  }

  return COMPONENT_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3710      	adds	r7, #16
 80055ce:	46bd      	mov	sp, r7
 80055d0:	bd80      	pop	{r7, pc}

080055d2 <BSP_ACCELERO_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Set_FS( void *handle, SensorFs_t fullScale )
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b084      	sub	sp, #16
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	460b      	mov	r3, r1
 80055dc:	70fb      	strb	r3, [r7, #3]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <BSP_ACCELERO_Set_FS+0x1e>
  {
    return COMPONENT_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e014      	b.n	800561a <BSP_ACCELERO_Set_FS+0x48>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	60bb      	str	r3, [r7, #8]

  if ( driver->Set_FS == NULL )
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <BSP_ACCELERO_Set_FS+0x30>
  {
    return COMPONENT_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e00b      	b.n	800561a <BSP_ACCELERO_Set_FS+0x48>
  }
  if ( driver->Set_FS( ctx, fullScale ) == COMPONENT_ERROR )
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005606:	78fa      	ldrb	r2, [r7, #3]
 8005608:	4611      	mov	r1, r2
 800560a:	68f8      	ldr	r0, [r7, #12]
 800560c:	4798      	blx	r3
 800560e:	4603      	mov	r3, r0
 8005610:	2b01      	cmp	r3, #1
 8005612:	d101      	bne.n	8005618 <BSP_ACCELERO_Set_FS+0x46>
  {
    return COMPONENT_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e000      	b.n	800561a <BSP_ACCELERO_Set_FS+0x48>
  }

  return COMPONENT_OK;
 8005618:	2300      	movs	r3, #0
}
 800561a:	4618      	mov	r0, r3
 800561c:	3710      	adds	r7, #16
 800561e:	46bd      	mov	sp, r7
 8005620:	bd80      	pop	{r7, pc}

08005622 <BSP_ACCELERO_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Read_Reg( void *handle, uint8_t reg, uint8_t *data )
{
 8005622:	b580      	push	{r7, lr}
 8005624:	b086      	sub	sp, #24
 8005626:	af00      	add	r7, sp, #0
 8005628:	60f8      	str	r0, [r7, #12]
 800562a:	460b      	mov	r3, r1
 800562c:	607a      	str	r2, [r7, #4]
 800562e:	72fb      	strb	r3, [r7, #11]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	617b      	str	r3, [r7, #20]
  ACCELERO_Drv_t *driver = NULL;
 8005634:	2300      	movs	r3, #0
 8005636:	613b      	str	r3, [r7, #16]

  if(ctx == NULL)
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <BSP_ACCELERO_Read_Reg+0x20>
  {
    return COMPONENT_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e019      	b.n	8005676 <BSP_ACCELERO_Read_Reg+0x54>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	613b      	str	r3, [r7, #16]

  if(data == NULL)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d101      	bne.n	8005652 <BSP_ACCELERO_Read_Reg+0x30>
  {
    return COMPONENT_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e011      	b.n	8005676 <BSP_ACCELERO_Read_Reg+0x54>
  }

  if ( driver->Read_Reg == NULL )
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <BSP_ACCELERO_Read_Reg+0x3c>
  {
    return COMPONENT_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e00b      	b.n	8005676 <BSP_ACCELERO_Read_Reg+0x54>
  }

  if ( driver->Read_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005662:	7af9      	ldrb	r1, [r7, #11]
 8005664:	687a      	ldr	r2, [r7, #4]
 8005666:	6978      	ldr	r0, [r7, #20]
 8005668:	4798      	blx	r3
 800566a:	4603      	mov	r3, r0
 800566c:	2b01      	cmp	r3, #1
 800566e:	d101      	bne.n	8005674 <BSP_ACCELERO_Read_Reg+0x52>
  {
    return COMPONENT_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e000      	b.n	8005676 <BSP_ACCELERO_Read_Reg+0x54>
  }

  return COMPONENT_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3718      	adds	r7, #24
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <BSP_ACCELERO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_ACCELERO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 800567e:	b580      	push	{r7, lr}
 8005680:	b084      	sub	sp, #16
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
 8005686:	460b      	mov	r3, r1
 8005688:	70fb      	strb	r3, [r7, #3]
 800568a:	4613      	mov	r3, r2
 800568c:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	60fb      	str	r3, [r7, #12]
  ACCELERO_Drv_t *driver = NULL;
 8005692:	2300      	movs	r3, #0
 8005694:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d101      	bne.n	80056a0 <BSP_ACCELERO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e014      	b.n	80056ca <BSP_ACCELERO_Write_Reg+0x4c>
  }

  driver = ( ACCELERO_Drv_t * )ctx->pVTable;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <BSP_ACCELERO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e00b      	b.n	80056ca <BSP_ACCELERO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056b6:	78ba      	ldrb	r2, [r7, #2]
 80056b8:	78f9      	ldrb	r1, [r7, #3]
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	4798      	blx	r3
 80056be:	4603      	mov	r3, r0
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d101      	bne.n	80056c8 <BSP_ACCELERO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e000      	b.n	80056ca <BSP_ACCELERO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <BSP_GYRO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Init( GYRO_ID_t id, void **handle )
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b082      	sub	sp, #8
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	4603      	mov	r3, r0
 80056da:	6039      	str	r1, [r7, #0]
 80056dc:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2200      	movs	r2, #0
 80056e2:	601a      	str	r2, [r3, #0]

  switch(id)
 80056e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d007      	beq.n	80056fc <BSP_GYRO_Init+0x2a>
  {
    case GYRO_SENSORS_AUTO:
    default:
    {
      /* Try to init the LSM6DSL first */
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 80056ec:	6838      	ldr	r0, [r7, #0]
 80056ee:	f000 f815 	bl	800571c <BSP_LSM6DSL_GYRO_Init>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d109      	bne.n	800570c <BSP_GYRO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e00b      	b.n	8005714 <BSP_GYRO_Init+0x42>
      }
      break;
    }
    case LSM6DSL_G_0:
    {
      if( BSP_LSM6DSL_GYRO_Init(handle) == COMPONENT_ERROR )
 80056fc:	6838      	ldr	r0, [r7, #0]
 80056fe:	f000 f80d 	bl	800571c <BSP_LSM6DSL_GYRO_Init>
 8005702:	4603      	mov	r3, r0
 8005704:	2b01      	cmp	r3, #1
 8005706:	d103      	bne.n	8005710 <BSP_GYRO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e003      	b.n	8005714 <BSP_GYRO_Init+0x42>
      break;
 800570c:	bf00      	nop
 800570e:	e000      	b.n	8005712 <BSP_GYRO_Init+0x40>
      }
      break;
 8005710:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	3708      	adds	r7, #8
 8005718:	46bd      	mov	sp, r7
 800571a:	bd80      	pop	{r7, pc}

0800571c <BSP_LSM6DSL_GYRO_Init>:


static DrvStatusTypeDef BSP_LSM6DSL_GYRO_Init( void **handle )
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b084      	sub	sp, #16
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  GYRO_Drv_t *driver = NULL;
 8005724:	2300      	movs	r3, #0
 8005726:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x0C;
 8005728:	230c      	movs	r3, #12
 800572a:	72fb      	strb	r3, [r7, #11]
  
  if(GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized == 1)
 800572c:	4b44      	ldr	r3, [pc, #272]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800572e:	795b      	ldrb	r3, [r3, #5]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <BSP_LSM6DSL_GYRO_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e07e      	b.n	8005836 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8005738:	f7ff f982 	bl	8004a40 <Sensor_IO_SPI_Init>
 800573c:	4603      	mov	r3, r0
 800573e:	2b01      	cmp	r3, #1
 8005740:	d101      	bne.n	8005746 <BSP_LSM6DSL_GYRO_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8005742:	2301      	movs	r3, #1
 8005744:	e077      	b.n	8005836 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Setup sensor handle. */
  /* Gyroscope - sensor 0 */
  GYRO_SensorHandle[ LSM6DSL_G_0 ].who_am_i      = LSM6DSL_ACC_GYRO_WHO_AM_I;
 8005746:	4b3e      	ldr	r3, [pc, #248]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005748:	226a      	movs	r2, #106	; 0x6a
 800574a:	701a      	strb	r2, [r3, #0]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].ifType        = 1; // SPI interface
 800574c:	4b3c      	ldr	r3, [pc, #240]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800574e:	2201      	movs	r2, #1
 8005750:	705a      	strb	r2, [r3, #1]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].address       = LSM6DSL_ACC_GYRO_I2C_ADDRESS_HIGH;
 8005752:	4b3b      	ldr	r3, [pc, #236]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005754:	22d6      	movs	r2, #214	; 0xd6
 8005756:	709a      	strb	r2, [r3, #2]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].spiDevice     = LSM6DSL;
 8005758:	4b39      	ldr	r3, [pc, #228]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800575a:	2200      	movs	r2, #0
 800575c:	70da      	strb	r2, [r3, #3]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].instance      = LSM6DSL_G_0;
 800575e:	4b38      	ldr	r3, [pc, #224]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005760:	2200      	movs	r2, #0
 8005762:	711a      	strb	r2, [r3, #4]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isInitialized = 0;
 8005764:	4b36      	ldr	r3, [pc, #216]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005766:	2200      	movs	r2, #0
 8005768:	715a      	strb	r2, [r3, #5]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isEnabled     = 0;
 800576a:	4b35      	ldr	r3, [pc, #212]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800576c:	2200      	movs	r2, #0
 800576e:	719a      	strb	r2, [r3, #6]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].isCombo       = 1;
 8005770:	4b33      	ldr	r3, [pc, #204]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005772:	2201      	movs	r2, #1
 8005774:	71da      	strb	r2, [r3, #7]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pData         = ( void * )&GYRO_Data[ LSM6DSL_G_0 ];
 8005776:	4b32      	ldr	r3, [pc, #200]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005778:	4a32      	ldr	r2, [pc, #200]	; (8005844 <BSP_LSM6DSL_GYRO_Init+0x128>)
 800577a:	609a      	str	r2, [r3, #8]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pVTable       = ( void * )&LSM6DSL_G_Drv;
 800577c:	4b30      	ldr	r3, [pc, #192]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800577e:	4a32      	ldr	r2, [pc, #200]	; (8005848 <BSP_LSM6DSL_GYRO_Init+0x12c>)
 8005780:	60da      	str	r2, [r3, #12]
  GYRO_SensorHandle[ LSM6DSL_G_0 ].pExtVTable    = 0;
 8005782:	4b2f      	ldr	r3, [pc, #188]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 8005784:	2200      	movs	r2, #0
 8005786:	611a      	str	r2, [r3, #16]

  LSM6DSL_G_0_Data.comboData = &LSM6DSL_Combo_Data[0];
 8005788:	4b30      	ldr	r3, [pc, #192]	; (800584c <BSP_LSM6DSL_GYRO_Init+0x130>)
 800578a:	4a31      	ldr	r2, [pc, #196]	; (8005850 <BSP_LSM6DSL_GYRO_Init+0x134>)
 800578c:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pComponentData = ( void * )&LSM6DSL_G_0_Data;
 800578e:	4b2d      	ldr	r3, [pc, #180]	; (8005844 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8005790:	4a2e      	ldr	r2, [pc, #184]	; (800584c <BSP_LSM6DSL_GYRO_Init+0x130>)
 8005792:	601a      	str	r2, [r3, #0]
  GYRO_Data[ LSM6DSL_G_0 ].pExtData       = 0;
 8005794:	4b2b      	ldr	r3, [pc, #172]	; (8005844 <BSP_LSM6DSL_GYRO_Init+0x128>)
 8005796:	2200      	movs	r2, #0
 8005798:	605a      	str	r2, [r3, #4]
  
  *handle = (void *)&GYRO_SensorHandle[ LSM6DSL_G_0 ];
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a28      	ldr	r2, [pc, #160]	; (8005840 <BSP_LSM6DSL_GYRO_Init+0x124>)
 800579e:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7ff fa53 	bl	8004c50 <Sensor_IO_SPI_CS_Init>
  
  if(LSM6DSL_Combo_Data[0].isAccInitialized == 0)
 80057aa:	4b29      	ldr	r3, [pc, #164]	; (8005850 <BSP_LSM6DSL_GYRO_Init+0x134>)
 80057ac:	781b      	ldrb	r3, [r3, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d10c      	bne.n	80057cc <BSP_LSM6DSL_GYRO_Init+0xb0>
  { 
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LSM6DSL_ACC_GYRO_CTRL3_C, &data, 1) )
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6818      	ldr	r0, [r3, #0]
 80057b6:	f107 020b 	add.w	r2, r7, #11
 80057ba:	2301      	movs	r3, #1
 80057bc:	2112      	movs	r1, #18
 80057be:	f7ff fac7 	bl	8004d50 <Sensor_IO_Write>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <BSP_LSM6DSL_GYRO_Init+0xb0>
    {
      return COMPONENT_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e034      	b.n	8005836 <BSP_LSM6DSL_GYRO_Init+0x11a>
    }
  }
  
  driver = ( GYRO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10b      	bne.n	80057f4 <BSP_LSM6DSL_GYRO_Init+0xd8>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2214      	movs	r2, #20
 80057e2:	2100      	movs	r1, #0
 80057e4:	4618      	mov	r0, r3
 80057e6:	f00d fe53 	bl	8013490 <memset>
    *handle = NULL;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e020      	b.n	8005836 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	687a      	ldr	r2, [r7, #4]
 80057fa:	6812      	ldr	r2, [r2, #0]
 80057fc:	4610      	mov	r0, r2
 80057fe:	4798      	blx	r3
 8005800:	4603      	mov	r3, r0
 8005802:	2b01      	cmp	r3, #1
 8005804:	d10b      	bne.n	800581e <BSP_LSM6DSL_GYRO_Init+0x102>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2214      	movs	r2, #20
 800580c:	2100      	movs	r1, #0
 800580e:	4618      	mov	r0, r3
 8005810:	f00d fe3e 	bl	8013490 <memset>
    *handle = NULL;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e00b      	b.n	8005836 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  /* Disable I2C interface */
  if ( LSM6DSL_ACC_GYRO_W_I2C_DISABLE( *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_SPI_ONLY ) == MEMS_ERROR )
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2104      	movs	r1, #4
 8005824:	4618      	mov	r0, r3
 8005826:	f004 f8e7 	bl	80099f8 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d101      	bne.n	8005834 <BSP_LSM6DSL_GYRO_Init+0x118>
  {
    return COMPONENT_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e000      	b.n	8005836 <BSP_LSM6DSL_GYRO_Init+0x11a>
  }
  
  return COMPONENT_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3710      	adds	r7, #16
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	20001068 	.word	0x20001068
 8005844:	2000107c 	.word	0x2000107c
 8005848:	20000324 	.word	0x20000324
 800584c:	20001084 	.word	0x20001084
 8005850:	200010d4 	.word	0x200010d4

08005854 <BSP_GYRO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Sensor_Enable( void *handle )
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8005860:	2300      	movs	r3, #0
 8005862:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d101      	bne.n	800586e <BSP_GYRO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e012      	b.n	8005894 <BSP_GYRO_Sensor_Enable+0x40>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	68db      	ldr	r3, [r3, #12]
 8005872:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d101      	bne.n	8005880 <BSP_GYRO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e009      	b.n	8005894 <BSP_GYRO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	68f8      	ldr	r0, [r7, #12]
 8005886:	4798      	blx	r3
 8005888:	4603      	mov	r3, r0
 800588a:	2b01      	cmp	r3, #1
 800588c:	d101      	bne.n	8005892 <BSP_GYRO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e000      	b.n	8005894 <BSP_GYRO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	bd80      	pop	{r7, pc}

0800589c <BSP_GYRO_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written [mdps]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Get_Axes( void *handle, SensorAxes_t *angular_velocity )
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 80058aa:	2300      	movs	r3, #0
 80058ac:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d101      	bne.n	80058b8 <BSP_GYRO_Get_Axes+0x1c>
  {
    return COMPONENT_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e018      	b.n	80058ea <BSP_GYRO_Get_Axes+0x4e>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	68db      	ldr	r3, [r3, #12]
 80058bc:	60bb      	str	r3, [r7, #8]

  if ( angular_velocity == NULL )
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <BSP_GYRO_Get_Axes+0x2c>
  {
    return COMPONENT_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e010      	b.n	80058ea <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes == NULL )
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d101      	bne.n	80058d4 <BSP_GYRO_Get_Axes+0x38>
  {
    return COMPONENT_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e00a      	b.n	80058ea <BSP_GYRO_Get_Axes+0x4e>
  }
  if ( driver->Get_Axes( ctx, angular_velocity ) == COMPONENT_ERROR )
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	699b      	ldr	r3, [r3, #24]
 80058d8:	6839      	ldr	r1, [r7, #0]
 80058da:	68f8      	ldr	r0, [r7, #12]
 80058dc:	4798      	blx	r3
 80058de:	4603      	mov	r3, r0
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	d101      	bne.n	80058e8 <BSP_GYRO_Get_Axes+0x4c>
  {
    return COMPONENT_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e000      	b.n	80058ea <BSP_GYRO_Get_Axes+0x4e>
  }

  return COMPONENT_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <BSP_GYRO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_GYRO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b084      	sub	sp, #16
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
 80058fa:	460b      	mov	r3, r1
 80058fc:	70fb      	strb	r3, [r7, #3]
 80058fe:	4613      	mov	r3, r2
 8005900:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	60fb      	str	r3, [r7, #12]
  GYRO_Drv_t *driver = NULL;
 8005906:	2300      	movs	r3, #0
 8005908:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <BSP_GYRO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e014      	b.n	800593e <BSP_GYRO_Write_Reg+0x4c>
  }

  driver = ( GYRO_Drv_t * )ctx->pVTable;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800591e:	2b00      	cmp	r3, #0
 8005920:	d101      	bne.n	8005926 <BSP_GYRO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e00b      	b.n	800593e <BSP_GYRO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800592a:	78ba      	ldrb	r2, [r7, #2]
 800592c:	78f9      	ldrb	r1, [r7, #3]
 800592e:	68f8      	ldr	r0, [r7, #12]
 8005930:	4798      	blx	r3
 8005932:	4603      	mov	r3, r0
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <BSP_GYRO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e000      	b.n	800593e <BSP_GYRO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3710      	adds	r7, #16
 8005942:	46bd      	mov	sp, r7
 8005944:	bd80      	pop	{r7, pc}

08005946 <BSP_MAGNETO_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Init( MAGNETO_ID_t id, void **handle )
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b082      	sub	sp, #8
 800594a:	af00      	add	r7, sp, #0
 800594c:	4603      	mov	r3, r0
 800594e:	6039      	str	r1, [r7, #0]
 8005950:	71fb      	strb	r3, [r7, #7]

  *handle = NULL;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]

  switch(id)
 8005958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d007      	beq.n	8005970 <BSP_MAGNETO_Init+0x2a>
  {
    case MAGNETO_SENSORS_AUTO:
    default:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8005960:	6838      	ldr	r0, [r7, #0]
 8005962:	f000 f815 	bl	8005990 <BSP_LIS2MDL_MAGNETO_Init>
 8005966:	4603      	mov	r3, r0
 8005968:	2b01      	cmp	r3, #1
 800596a:	d109      	bne.n	8005980 <BSP_MAGNETO_Init+0x3a>
      {
        return COMPONENT_ERROR;
 800596c:	2301      	movs	r3, #1
 800596e:	e00b      	b.n	8005988 <BSP_MAGNETO_Init+0x42>
      }
      break;
    }
    case LIS2MDL_M_0:
    {
      if( BSP_LIS2MDL_MAGNETO_Init(handle)  == COMPONENT_ERROR )
 8005970:	6838      	ldr	r0, [r7, #0]
 8005972:	f000 f80d 	bl	8005990 <BSP_LIS2MDL_MAGNETO_Init>
 8005976:	4603      	mov	r3, r0
 8005978:	2b01      	cmp	r3, #1
 800597a:	d103      	bne.n	8005984 <BSP_MAGNETO_Init+0x3e>
      {
        return COMPONENT_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e003      	b.n	8005988 <BSP_MAGNETO_Init+0x42>
      break;
 8005980:	bf00      	nop
 8005982:	e000      	b.n	8005986 <BSP_MAGNETO_Init+0x40>
      }
      break;
 8005984:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8005986:	2300      	movs	r3, #0
}
 8005988:	4618      	mov	r0, r3
 800598a:	3708      	adds	r7, #8
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <BSP_LIS2MDL_MAGNETO_Init>:


static DrvStatusTypeDef BSP_LIS2MDL_MAGNETO_Init( void **handle )
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b084      	sub	sp, #16
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  MAGNETO_Drv_t *driver = NULL;
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]

  if(MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized == 1)
 800599c:	4b2e      	ldr	r3, [pc, #184]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 800599e:	795b      	ldrb	r3, [r3, #5]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d101      	bne.n	80059a8 <BSP_LIS2MDL_MAGNETO_Init+0x18>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e053      	b.n	8005a50 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
//  {
//    return COMPONENT_ERROR;
//  }

  /* Setup sensor handle. */
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].who_am_i      = LIS2MDL_MAG_WHO_AM_I_VALUE;
 80059a8:	4b2b      	ldr	r3, [pc, #172]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059aa:	2240      	movs	r2, #64	; 0x40
 80059ac:	701a      	strb	r2, [r3, #0]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].ifType        = 1;                                        /* Matteo - 300417 - Added for SPI interface */
 80059ae:	4b2a      	ldr	r3, [pc, #168]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059b0:	2201      	movs	r2, #1
 80059b2:	705a      	strb	r2, [r3, #1]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].address       = LIS2MDL_MAG_I2C_ADDRESS;
 80059b4:	4b28      	ldr	r3, [pc, #160]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059b6:	223c      	movs	r2, #60	; 0x3c
 80059b8:	709a      	strb	r2, [r3, #2]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].spiDevice     = LIS2MDL;
 80059ba:	4b27      	ldr	r3, [pc, #156]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059bc:	2201      	movs	r2, #1
 80059be:	70da      	strb	r2, [r3, #3]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].instance      = LIS2MDL_M_0;
 80059c0:	4b25      	ldr	r3, [pc, #148]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059c2:	2200      	movs	r2, #0
 80059c4:	711a      	strb	r2, [r3, #4]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isInitialized = 0;
 80059c6:	4b24      	ldr	r3, [pc, #144]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059c8:	2200      	movs	r2, #0
 80059ca:	715a      	strb	r2, [r3, #5]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isEnabled     = 0;
 80059cc:	4b22      	ldr	r3, [pc, #136]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059ce:	2200      	movs	r2, #0
 80059d0:	719a      	strb	r2, [r3, #6]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].isCombo       = 0;                                        /* Matteo - 300417 - Changed to from 1 to 0 for LIS2MDL */
 80059d2:	4b21      	ldr	r3, [pc, #132]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	71da      	strb	r2, [r3, #7]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pData         = ( void * )&MAGNETO_Data[ LIS2MDL_M_0 ];
 80059d8:	4b1f      	ldr	r3, [pc, #124]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059da:	4a20      	ldr	r2, [pc, #128]	; (8005a5c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 80059dc:	609a      	str	r2, [r3, #8]
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LIS2MDLDrv;
 80059de:	4b1e      	ldr	r3, [pc, #120]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059e0:	4a1f      	ldr	r2, [pc, #124]	; (8005a60 <BSP_LIS2MDL_MAGNETO_Init+0xd0>)
 80059e2:	60da      	str	r2, [r3, #12]
  //MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pVTable       = ( void * )&LSM303AGR_M_Drv;
  MAGNETO_SensorHandle[ LIS2MDL_M_0 ].pExtVTable    = 0;
 80059e4:	4b1c      	ldr	r3, [pc, #112]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059e6:	2200      	movs	r2, #0
 80059e8:	611a      	str	r2, [r3, #16]

  MAGNETO_Data[ LIS2MDL_M_0 ].pComponentData = ( void * )&LIS2MDL_M_0_Data;
 80059ea:	4b1c      	ldr	r3, [pc, #112]	; (8005a5c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 80059ec:	4a1d      	ldr	r2, [pc, #116]	; (8005a64 <BSP_LIS2MDL_MAGNETO_Init+0xd4>)
 80059ee:	601a      	str	r2, [r3, #0]
  MAGNETO_Data[ LIS2MDL_M_0 ].pExtData       = 0;
 80059f0:	4b1a      	ldr	r3, [pc, #104]	; (8005a5c <BSP_LIS2MDL_MAGNETO_Init+0xcc>)
 80059f2:	2200      	movs	r2, #0
 80059f4:	605a      	str	r2, [r3, #4]

  *handle = (void *)&MAGNETO_SensorHandle[ LIS2MDL_M_0 ];
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	4a17      	ldr	r2, [pc, #92]	; (8005a58 <BSP_LIS2MDL_MAGNETO_Init+0xc8>)
 80059fa:	601a      	str	r2, [r3, #0]

  driver = ( MAGNETO_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	60fb      	str	r3, [r7, #12]

  if ( driver->Init == NULL )
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d10b      	bne.n	8005a24 <BSP_LIS2MDL_MAGNETO_Init+0x94>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2214      	movs	r2, #20
 8005a12:	2100      	movs	r1, #0
 8005a14:	4618      	mov	r0, r3
 8005a16:	f00d fd3b 	bl	8013490 <memset>
    *handle = NULL;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e015      	b.n	8005a50 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	6812      	ldr	r2, [r2, #0]
 8005a2c:	4610      	mov	r0, r2
 8005a2e:	4798      	blx	r3
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d10b      	bne.n	8005a4e <BSP_LIS2MDL_MAGNETO_Init+0xbe>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2214      	movs	r2, #20
 8005a3c:	2100      	movs	r1, #0
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f00d fd26 	bl	8013490 <memset>
    *handle = NULL;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e000      	b.n	8005a50 <BSP_LIS2MDL_MAGNETO_Init+0xc0>
  }

  return COMPONENT_OK;
 8005a4e:	2300      	movs	r3, #0
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	2000108c 	.word	0x2000108c
 8005a5c:	200010a0 	.word	0x200010a0
 8005a60:	20000050 	.word	0x20000050
 8005a64:	200010a8 	.word	0x200010a8

08005a68 <BSP_MAGNETO_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Sensor_Enable( void *handle )
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8005a74:	2300      	movs	r3, #0
 8005a76:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d101      	bne.n	8005a82 <BSP_MAGNETO_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e012      	b.n	8005aa8 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <BSP_MAGNETO_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e009      	b.n	8005aa8 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	4798      	blx	r3
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d101      	bne.n	8005aa6 <BSP_MAGNETO_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e000      	b.n	8005aa8 <BSP_MAGNETO_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <BSP_MAGNETO_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_MAGNETO_Write_Reg( void *handle, uint8_t reg, uint8_t data )
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	70fb      	strb	r3, [r7, #3]
 8005abc:	4613      	mov	r3, r2
 8005abe:	70bb      	strb	r3, [r7, #2]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	60fb      	str	r3, [r7, #12]
  MAGNETO_Drv_t *driver = NULL;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d101      	bne.n	8005ad2 <BSP_MAGNETO_Write_Reg+0x22>
  {
    return COMPONENT_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e014      	b.n	8005afc <BSP_MAGNETO_Write_Reg+0x4c>
  }

  driver = ( MAGNETO_Drv_t * )ctx->pVTable;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	60bb      	str	r3, [r7, #8]

  if ( driver->Write_Reg == NULL )
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d101      	bne.n	8005ae4 <BSP_MAGNETO_Write_Reg+0x34>
  {
    return COMPONENT_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e00b      	b.n	8005afc <BSP_MAGNETO_Write_Reg+0x4c>
  }

  if ( driver->Write_Reg( ctx, reg, data ) == COMPONENT_ERROR )
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae8:	78ba      	ldrb	r2, [r7, #2]
 8005aea:	78f9      	ldrb	r1, [r7, #3]
 8005aec:	68f8      	ldr	r0, [r7, #12]
 8005aee:	4798      	blx	r3
 8005af0:	4603      	mov	r3, r0
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d101      	bne.n	8005afa <BSP_MAGNETO_Write_Reg+0x4a>
  {
    return COMPONENT_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e000      	b.n	8005afc <BSP_MAGNETO_Write_Reg+0x4c>
  }

  return COMPONENT_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <BSP_PRESSURE_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Init( PRESSURE_ID_t id, void **handle )
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b082      	sub	sp, #8
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	6039      	str	r1, [r7, #0]
 8005b0e:	71fb      	strb	r3, [r7, #7]
  *handle = NULL;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2200      	movs	r2, #0
 8005b14:	601a      	str	r2, [r3, #0]

  switch(id)
 8005b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d007      	beq.n	8005b2e <BSP_PRESSURE_Init+0x2a>
  {
    case PRESSURE_SENSORS_AUTO:
    default:
    {
      /* Try to init the LPS22HB first */
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8005b1e:	6838      	ldr	r0, [r7, #0]
 8005b20:	f000 f816 	bl	8005b50 <BSP_LPS22HB_PRESSURE_Init>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d109      	bne.n	8005b3e <BSP_PRESSURE_Init+0x3a>
      {
        return COMPONENT_ERROR;
 8005b2a:	2301      	movs	r3, #1
 8005b2c:	e00b      	b.n	8005b46 <BSP_PRESSURE_Init+0x42>
      }
      break;
    }
    case LPS22HB_P_0:
    {
      if( BSP_LPS22HB_PRESSURE_Init(handle) == COMPONENT_ERROR )
 8005b2e:	6838      	ldr	r0, [r7, #0]
 8005b30:	f000 f80e 	bl	8005b50 <BSP_LPS22HB_PRESSURE_Init>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d103      	bne.n	8005b42 <BSP_PRESSURE_Init+0x3e>
      {
        return COMPONENT_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e003      	b.n	8005b46 <BSP_PRESSURE_Init+0x42>
      break;
 8005b3e:	bf00      	nop
 8005b40:	e000      	b.n	8005b44 <BSP_PRESSURE_Init+0x40>
      }
      break;
 8005b42:	bf00      	nop
    }
  }

  return COMPONENT_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3708      	adds	r7, #8
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
	...

08005b50 <BSP_LPS22HB_PRESSURE_Init>:


static DrvStatusTypeDef BSP_LPS22HB_PRESSURE_Init( void **handle )
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  PRESSURE_Drv_t *driver = NULL;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	60fb      	str	r3, [r7, #12]
  uint8_t data = 0x01;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	72fb      	strb	r3, [r7, #11]
  
  if(PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized == 1)
 8005b60:	4b52      	ldr	r3, [pc, #328]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005b62:	795b      	ldrb	r3, [r3, #5]
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <BSP_LPS22HB_PRESSURE_Init+0x1c>
  {
    /* We have reached the max num of instance for this component */
    return COMPONENT_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e09b      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( Sensor_IO_SPI_Init() == COMPONENT_ERROR )
 8005b6c:	f7fe ff68 	bl	8004a40 <Sensor_IO_SPI_Init>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d101      	bne.n	8005b7a <BSP_LPS22HB_PRESSURE_Init+0x2a>
  {
    return COMPONENT_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e094      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Setup sensor handle. */
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].who_am_i      = LPS22HB_WHO_AM_I_VAL;
 8005b7a:	4b4c      	ldr	r3, [pc, #304]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005b7c:	22b1      	movs	r2, #177	; 0xb1
 8005b7e:	701a      	strb	r2, [r3, #0]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].ifType        = 1; // SPI interface
 8005b80:	4b4a      	ldr	r3, [pc, #296]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005b82:	2201      	movs	r2, #1
 8005b84:	705a      	strb	r2, [r3, #1]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].address       = LPS22HB_ADDRESS_HIGH;
 8005b86:	4b49      	ldr	r3, [pc, #292]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005b88:	22ba      	movs	r2, #186	; 0xba
 8005b8a:	709a      	strb	r2, [r3, #2]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].spiDevice     = LPS22HB;
 8005b8c:	4b47      	ldr	r3, [pc, #284]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005b8e:	2202      	movs	r2, #2
 8005b90:	70da      	strb	r2, [r3, #3]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].instance      = LPS22HB_P_0;
 8005b92:	4b46      	ldr	r3, [pc, #280]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005b94:	2200      	movs	r2, #0
 8005b96:	711a      	strb	r2, [r3, #4]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isInitialized = 0;
 8005b98:	4b44      	ldr	r3, [pc, #272]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	715a      	strb	r2, [r3, #5]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isEnabled     = 0;
 8005b9e:	4b43      	ldr	r3, [pc, #268]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	719a      	strb	r2, [r3, #6]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].isCombo       = 1;
 8005ba4:	4b41      	ldr	r3, [pc, #260]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	71da      	strb	r2, [r3, #7]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pData         = ( void * )&PRESSURE_Data[ LPS22HB_P_0 ];
 8005baa:	4b40      	ldr	r3, [pc, #256]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005bac:	4a40      	ldr	r2, [pc, #256]	; (8005cb0 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8005bae:	609a      	str	r2, [r3, #8]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pVTable       = ( void * )&LPS22HB_P_Drv;
 8005bb0:	4b3e      	ldr	r3, [pc, #248]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005bb2:	4a40      	ldr	r2, [pc, #256]	; (8005cb4 <BSP_LPS22HB_PRESSURE_Init+0x164>)
 8005bb4:	60da      	str	r2, [r3, #12]
  PRESSURE_SensorHandle[ LPS22HB_P_0 ].pExtVTable    = 0;
 8005bb6:	4b3d      	ldr	r3, [pc, #244]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005bb8:	2200      	movs	r2, #0
 8005bba:	611a      	str	r2, [r3, #16]
      
  LPS22HB_P_0_Data.comboData = &LPS22HB_Combo_Data[0];
 8005bbc:	4b3e      	ldr	r3, [pc, #248]	; (8005cb8 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8005bbe:	4a3f      	ldr	r2, [pc, #252]	; (8005cbc <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8005bc0:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pComponentData = ( void * )&LPS22HB_P_0_Data;
 8005bc2:	4b3b      	ldr	r3, [pc, #236]	; (8005cb0 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8005bc4:	4a3c      	ldr	r2, [pc, #240]	; (8005cb8 <BSP_LPS22HB_PRESSURE_Init+0x168>)
 8005bc6:	601a      	str	r2, [r3, #0]
  PRESSURE_Data[ LPS22HB_P_0 ].pExtData       = 0;
 8005bc8:	4b39      	ldr	r3, [pc, #228]	; (8005cb0 <BSP_LPS22HB_PRESSURE_Init+0x160>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	605a      	str	r2, [r3, #4]
      
  *handle = (void *)&PRESSURE_SensorHandle[ LPS22HB_P_0 ];
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a36      	ldr	r2, [pc, #216]	; (8005cac <BSP_LPS22HB_PRESSURE_Init+0x15c>)
 8005bd2:	601a      	str	r2, [r3, #0]
  
  Sensor_IO_SPI_CS_Init(*handle);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f7ff f839 	bl	8004c50 <Sensor_IO_SPI_CS_Init>
  
  if(LPS22HB_Combo_Data[0].isTempInitialized == 0)
 8005bde:	4b37      	ldr	r3, [pc, #220]	; (8005cbc <BSP_LPS22HB_PRESSURE_Init+0x16c>)
 8005be0:	785b      	ldrb	r3, [r3, #1]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d129      	bne.n	8005c3a <BSP_LPS22HB_PRESSURE_Init+0xea>
  {
    // SPI Serial Interface Mode selection --> 3Wires
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6818      	ldr	r0, [r3, #0]
 8005bea:	f107 020b 	add.w	r2, r7, #11
 8005bee:	2301      	movs	r3, #1
 8005bf0:	2110      	movs	r1, #16
 8005bf2:	f7ff f8ad 	bl	8004d50 <Sensor_IO_Write>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d001      	beq.n	8005c00 <BSP_LPS22HB_PRESSURE_Init+0xb0>
    {
      return COMPONENT_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e051      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    if(LPS22HB_SwResetAndMemoryBoot(*handle))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f000 feb2 	bl	800696e <LPS22HB_SwResetAndMemoryBoot>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d001      	beq.n	8005c14 <BSP_LPS22HB_PRESSURE_Init+0xc4>
    {
      return COMPONENT_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e047      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
    
    HAL_Delay(1000);
 8005c14:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005c18:	f007 fdfa 	bl	800d810 <HAL_Delay>
    
    data = 0x01;
 8005c1c:	2301      	movs	r3, #1
 8005c1e:	72fb      	strb	r3, [r7, #11]
    
    if( Sensor_IO_Write(*handle, LPS22HB_CTRL_REG1, &data, 1) )
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6818      	ldr	r0, [r3, #0]
 8005c24:	f107 020b 	add.w	r2, r7, #11
 8005c28:	2301      	movs	r3, #1
 8005c2a:	2110      	movs	r1, #16
 8005c2c:	f7ff f890 	bl	8004d50 <Sensor_IO_Write>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <BSP_LPS22HB_PRESSURE_Init+0xea>
    {
      return COMPONENT_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e034      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
    }
  }
  
  driver = ( PRESSURE_Drv_t * )((DrvContextTypeDef *)(*handle))->pVTable;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	60fb      	str	r3, [r7, #12]
  
  if ( driver->Init == NULL )
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d10b      	bne.n	8005c62 <BSP_LPS22HB_PRESSURE_Init+0x112>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	2214      	movs	r2, #20
 8005c50:	2100      	movs	r1, #0
 8005c52:	4618      	mov	r0, r3
 8005c54:	f00d fc1c 	bl	8013490 <memset>
    *handle = NULL;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e020      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  if ( driver->Init( (DrvContextTypeDef *)(*handle) ) == COMPONENT_ERROR )
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	6812      	ldr	r2, [r2, #0]
 8005c6a:	4610      	mov	r0, r2
 8005c6c:	4798      	blx	r3
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d10b      	bne.n	8005c8c <BSP_LPS22HB_PRESSURE_Init+0x13c>
  {
    memset((*handle), 0, sizeof(DrvContextTypeDef));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2214      	movs	r2, #20
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f00d fc07 	bl	8013490 <memset>
    *handle = NULL;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2200      	movs	r2, #0
 8005c86:	601a      	str	r2, [r3, #0]
    return COMPONENT_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e00b      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }
  
  /* Disable I2C interface */
  if ( LPS22HB_Set_I2C( *handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2100      	movs	r1, #0
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 ff24 	bl	8006ae0 <LPS22HB_Set_I2C>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b01      	cmp	r3, #1
 8005c9c:	d101      	bne.n	8005ca2 <BSP_LPS22HB_PRESSURE_Init+0x152>
  {
    return COMPONENT_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e000      	b.n	8005ca4 <BSP_LPS22HB_PRESSURE_Init+0x154>
  }

  return COMPONENT_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	200010ac 	.word	0x200010ac
 8005cb0:	200010c0 	.word	0x200010c0
 8005cb4:	20000098 	.word	0x20000098
 8005cb8:	200010c8 	.word	0x200010c8
 8005cbc:	200010cc 	.word	0x200010cc

08005cc0 <BSP_PRESSURE_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Sensor_Enable( void *handle )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d101      	bne.n	8005cda <BSP_PRESSURE_Sensor_Enable+0x1a>
  {
    return COMPONENT_ERROR;
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	e012      	b.n	8005d00 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	60bb      	str	r3, [r7, #8]

  if ( driver->Sensor_Enable == NULL )
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d101      	bne.n	8005cec <BSP_PRESSURE_Sensor_Enable+0x2c>
  {
    return COMPONENT_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e009      	b.n	8005d00 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  if ( driver->Sensor_Enable( ctx ) == COMPONENT_ERROR )
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	689b      	ldr	r3, [r3, #8]
 8005cf0:	68f8      	ldr	r0, [r7, #12]
 8005cf2:	4798      	blx	r3
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	2b01      	cmp	r3, #1
 8005cf8:	d101      	bne.n	8005cfe <BSP_PRESSURE_Sensor_Enable+0x3e>
  {
    return COMPONENT_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e000      	b.n	8005d00 <BSP_PRESSURE_Sensor_Enable+0x40>
  }

  return COMPONENT_OK;
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <BSP_PRESSURE_Get_Press>:
 * @param pressure pointer where the value is written [hPa]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
DrvStatusTypeDef BSP_PRESSURE_Get_Press( void *handle, float *pressure )
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b084      	sub	sp, #16
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]

  DrvContextTypeDef *ctx = (DrvContextTypeDef *)handle;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	60fb      	str	r3, [r7, #12]
  PRESSURE_Drv_t *driver = NULL;
 8005d16:	2300      	movs	r3, #0
 8005d18:	60bb      	str	r3, [r7, #8]

  if(ctx == NULL)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d101      	bne.n	8005d24 <BSP_PRESSURE_Get_Press+0x1c>
  {
    return COMPONENT_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	e018      	b.n	8005d56 <BSP_PRESSURE_Get_Press+0x4e>
  }

  driver = ( PRESSURE_Drv_t * )ctx->pVTable;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	68db      	ldr	r3, [r3, #12]
 8005d28:	60bb      	str	r3, [r7, #8]

  if ( pressure == NULL )
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d101      	bne.n	8005d34 <BSP_PRESSURE_Get_Press+0x2c>
  {
    return COMPONENT_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	e010      	b.n	8005d56 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press == NULL )
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	699b      	ldr	r3, [r3, #24]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d101      	bne.n	8005d40 <BSP_PRESSURE_Get_Press+0x38>
  {
    return COMPONENT_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	e00a      	b.n	8005d56 <BSP_PRESSURE_Get_Press+0x4e>
  }
  if ( driver->Get_Press( ctx, pressure ) == COMPONENT_ERROR )
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	6839      	ldr	r1, [r7, #0]
 8005d46:	68f8      	ldr	r0, [r7, #12]
 8005d48:	4798      	blx	r3
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d101      	bne.n	8005d54 <BSP_PRESSURE_Get_Press+0x4c>
  {
    return COMPONENT_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e000      	b.n	8005d56 <BSP_PRESSURE_Get_Press+0x4e>
  }

  return COMPONENT_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
	...

08005d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005d60:	b480      	push	{r7}
 8005d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005d64:	4b16      	ldr	r3, [pc, #88]	; (8005dc0 <SystemInit+0x60>)
 8005d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d6a:	4a15      	ldr	r2, [pc, #84]	; (8005dc0 <SystemInit+0x60>)
 8005d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005d70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005d74:	4b13      	ldr	r3, [pc, #76]	; (8005dc4 <SystemInit+0x64>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a12      	ldr	r2, [pc, #72]	; (8005dc4 <SystemInit+0x64>)
 8005d7a:	f043 0301 	orr.w	r3, r3, #1
 8005d7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005d80:	4b10      	ldr	r3, [pc, #64]	; (8005dc4 <SystemInit+0x64>)
 8005d82:	2200      	movs	r2, #0
 8005d84:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005d86:	4b0f      	ldr	r3, [pc, #60]	; (8005dc4 <SystemInit+0x64>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a0e      	ldr	r2, [pc, #56]	; (8005dc4 <SystemInit+0x64>)
 8005d8c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005d90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d94:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005d96:	4b0b      	ldr	r3, [pc, #44]	; (8005dc4 <SystemInit+0x64>)
 8005d98:	4a0b      	ldr	r2, [pc, #44]	; (8005dc8 <SystemInit+0x68>)
 8005d9a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005d9c:	4b09      	ldr	r3, [pc, #36]	; (8005dc4 <SystemInit+0x64>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a08      	ldr	r2, [pc, #32]	; (8005dc4 <SystemInit+0x64>)
 8005da2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005da6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005da8:	4b06      	ldr	r3, [pc, #24]	; (8005dc4 <SystemInit+0x64>)
 8005daa:	2200      	movs	r2, #0
 8005dac:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005dae:	4b04      	ldr	r3, [pc, #16]	; (8005dc0 <SystemInit+0x60>)
 8005db0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005db4:	609a      	str	r2, [r3, #8]
#endif
}
 8005db6:	bf00      	nop
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	e000ed00 	.word	0xe000ed00
 8005dc4:	40023800 	.word	0x40023800
 8005dc8:	24003010 	.word	0x24003010

08005dcc <LIS2MDL_MAG_WriteReg>:
* Input        : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	607a      	str	r2, [r7, #4]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	460b      	mov	r3, r1
 8005dda:	72fb      	strb	r3, [r7, #11]
 8005ddc:	4613      	mov	r3, r2
 8005dde:	813b      	strh	r3, [r7, #8]
    
  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8005de0:	893b      	ldrh	r3, [r7, #8]
 8005de2:	7af9      	ldrb	r1, [r7, #11]
 8005de4:	687a      	ldr	r2, [r7, #4]
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f7fe ffb2 	bl	8004d50 <Sensor_IO_Write>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <LIS2MDL_MAG_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 8005df2:	2300      	movs	r3, #0
 8005df4:	e000      	b.n	8005df8 <LIS2MDL_MAG_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8005df6:	2301      	movs	r3, #1
  }
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3710      	adds	r7, #16
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <LIS2MDL_MAG_ReadReg>:
* Input        : Register Address
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LIS2MDL_MAG_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	607a      	str	r2, [r7, #4]
 8005e0a:	461a      	mov	r2, r3
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	72fb      	strb	r3, [r7, #11]
 8005e10:	4613      	mov	r3, r2
 8005e12:	813b      	strh	r3, [r7, #8]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8005e14:	893b      	ldrh	r3, [r7, #8]
 8005e16:	7af9      	ldrb	r1, [r7, #11]
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	68f8      	ldr	r0, [r7, #12]
 8005e1c:	f7fe ffad 	bl	8004d7a <Sensor_IO_Read>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <LIS2MDL_MAG_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 8005e26:	2300      	movs	r3, #0
 8005e28:	e000      	b.n	8005e2c <LIS2MDL_MAG_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 8005e2a:	2301      	movs	r3, #1
  }
}
 8005e2c:	4618      	mov	r0, r3
 8005e2e:	3710      	adds	r7, #16
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bd80      	pop	{r7, pc}

08005e34 <LIS2MDL_MAG_R_WhoAmI_Bits>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_WhoAmI_Bits(void *handle, u8_t *value)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b082      	sub	sp, #8
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_WHO_AM_I, (u8_t *)value, 1) )
 8005e3e:	2301      	movs	r3, #1
 8005e40:	683a      	ldr	r2, [r7, #0]
 8005e42:	214f      	movs	r1, #79	; 0x4f
 8005e44:	6878      	ldr	r0, [r7, #4]
 8005e46:	f7ff ffdb 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <LIS2MDL_MAG_R_WhoAmI_Bits+0x20>
    return MEMS_ERROR;
 8005e50:	2300      	movs	r3, #0
 8005e52:	e008      	b.n	8005e66 <LIS2MDL_MAG_R_WhoAmI_Bits+0x32>

  *value &= LIS2MDL_MAG_WHO_AM_I_BIT_MASK; //coerce  
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	781a      	ldrb	r2, [r3, #0]
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	701a      	strb	r2, [r3, #0]
  *value = *value >> LIS2MDL_MAG_WHO_AM_I_BIT_POSITION; //mask  
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	781a      	ldrb	r2, [r3, #0]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005e64:	2301      	movs	r3, #1
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3708      	adds	r7, #8
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}

08005e6e <LIS2MDL_MAG_W_Operating_Mode>:
* Input          : LIS2MDL_MAG_MD_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_Operating_Mode(void *handle, LIS2MDL_MAG_MD_t newValue)
{
 8005e6e:	b580      	push	{r7, lr}
 8005e70:	b084      	sub	sp, #16
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
 8005e76:	460b      	mov	r3, r1
 8005e78:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8005e7a:	f107 020f 	add.w	r2, r7, #15
 8005e7e:	2301      	movs	r3, #1
 8005e80:	2160      	movs	r1, #96	; 0x60
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f7ff ffbc 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <LIS2MDL_MAG_W_Operating_Mode+0x24>
    return MEMS_ERROR;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	e016      	b.n	8005ec0 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  value &= ~LIS2MDL_MAG_MD_MASK; 
 8005e92:	7bfb      	ldrb	r3, [r7, #15]
 8005e94:	f023 0303 	bic.w	r3, r3, #3
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005e9c:	7bfa      	ldrb	r2, [r7, #15]
 8005e9e:	78fb      	ldrb	r3, [r7, #3]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8005ea6:	f107 020f 	add.w	r2, r7, #15
 8005eaa:	2301      	movs	r3, #1
 8005eac:	2160      	movs	r1, #96	; 0x60
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7ff ff8c 	bl	8005dcc <LIS2MDL_MAG_WriteReg>
 8005eb4:	4603      	mov	r3, r0
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <LIS2MDL_MAG_W_Operating_Mode+0x50>
    return MEMS_ERROR;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	e000      	b.n	8005ec0 <LIS2MDL_MAG_W_Operating_Mode+0x52>

  return MEMS_SUCCESS;
 8005ebe:	2301      	movs	r3, #1
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <LIS2MDL_MAG_W_DataRate>:
* Input          : LIS2MDL_MAG_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_DataRate(void *handle, LIS2MDL_MAG_ODR_t newValue)
{
 8005ec8:	b580      	push	{r7, lr}
 8005eca:	b084      	sub	sp, #16
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8005ed4:	f107 020f 	add.w	r2, r7, #15
 8005ed8:	2301      	movs	r3, #1
 8005eda:	2160      	movs	r1, #96	; 0x60
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f7ff ff8f 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d101      	bne.n	8005eec <LIS2MDL_MAG_W_DataRate+0x24>
    return MEMS_ERROR;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	e016      	b.n	8005f1a <LIS2MDL_MAG_W_DataRate+0x52>

  value &= ~LIS2MDL_MAG_ODR_MASK; 
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
 8005eee:	f023 030c 	bic.w	r3, r3, #12
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005ef6:	7bfa      	ldrb	r2, [r7, #15]
 8005ef8:	78fb      	ldrb	r3, [r7, #3]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_A, &value, 1) )
 8005f00:	f107 020f 	add.w	r2, r7, #15
 8005f04:	2301      	movs	r3, #1
 8005f06:	2160      	movs	r1, #96	; 0x60
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f7ff ff5f 	bl	8005dcc <LIS2MDL_MAG_WriteReg>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d101      	bne.n	8005f18 <LIS2MDL_MAG_W_DataRate+0x50>
    return MEMS_ERROR;
 8005f14:	2300      	movs	r3, #0
 8005f16:	e000      	b.n	8005f1a <LIS2MDL_MAG_W_DataRate+0x52>

  return MEMS_SUCCESS;
 8005f18:	2301      	movs	r3, #1
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <LIS2MDL_MAG_R_DataRate>:
* Input          : Pointer to LIS2MDL_MAG_ODR_t
* Output         : Status of ODR see LIS2MDL_MAG_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_DataRate(void *handle, LIS2MDL_MAG_ODR_t *value)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b082      	sub	sp, #8
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	6078      	str	r0, [r7, #4]
 8005f2a:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_A, (u8_t *)value, 1) )
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	683a      	ldr	r2, [r7, #0]
 8005f30:	2160      	movs	r1, #96	; 0x60
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7ff ff64 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d101      	bne.n	8005f42 <LIS2MDL_MAG_R_DataRate+0x20>
    return MEMS_ERROR;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	e007      	b.n	8005f52 <LIS2MDL_MAG_R_DataRate+0x30>

  *value &= LIS2MDL_MAG_ODR_MASK; //mask
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	781b      	ldrb	r3, [r3, #0]
 8005f46:	f003 030c 	and.w	r3, r3, #12
 8005f4a:	b2da      	uxtb	r2, r3
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8005f50:	2301      	movs	r3, #1
}
 8005f52:	4618      	mov	r0, r3
 8005f54:	3708      	adds	r7, #8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <LIS2MDL_MAG_W_SelfTest>:
* Input          : LIS2MDL_MAG_SELF_TEST_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_SelfTest(void *handle, LIS2MDL_MAG_SELF_TEST_t newValue)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
 8005f62:	460b      	mov	r3, r1
 8005f64:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8005f66:	f107 020f 	add.w	r2, r7, #15
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	2162      	movs	r1, #98	; 0x62
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f7ff ff46 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <LIS2MDL_MAG_W_SelfTest+0x24>
    return MEMS_ERROR;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	e016      	b.n	8005fac <LIS2MDL_MAG_W_SelfTest+0x52>

  value &= ~LIS2MDL_MAG_SELF_TEST_MASK; 
 8005f7e:	7bfb      	ldrb	r3, [r7, #15]
 8005f80:	f023 0302 	bic.w	r3, r3, #2
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005f88:	7bfa      	ldrb	r2, [r7, #15]
 8005f8a:	78fb      	ldrb	r3, [r7, #3]
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8005f92:	f107 020f 	add.w	r2, r7, #15
 8005f96:	2301      	movs	r3, #1
 8005f98:	2162      	movs	r1, #98	; 0x62
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f7ff ff16 	bl	8005dcc <LIS2MDL_MAG_WriteReg>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <LIS2MDL_MAG_W_SelfTest+0x50>
    return MEMS_ERROR;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	e000      	b.n	8005fac <LIS2MDL_MAG_W_SelfTest+0x52>

  return MEMS_SUCCESS;
 8005faa:	2301      	movs	r3, #1
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <LIS2MDL_MAG_W_BlockDataUpdate>:
* Input          : LIS2MDL_MAG_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LIS2MDL_MAG_W_BlockDataUpdate(void *handle, LIS2MDL_MAG_BDU_t newValue)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8005fc0:	f107 020f 	add.w	r2, r7, #15
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	2162      	movs	r1, #98	; 0x62
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f7ff ff19 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <LIS2MDL_MAG_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	e016      	b.n	8006006 <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  value &= ~LIS2MDL_MAG_BDU_MASK; 
 8005fd8:	7bfb      	ldrb	r3, [r7, #15]
 8005fda:	f023 0310 	bic.w	r3, r3, #16
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8005fe2:	7bfa      	ldrb	r2, [r7, #15]
 8005fe4:	78fb      	ldrb	r3, [r7, #3]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	73fb      	strb	r3, [r7, #15]
  
  if( !LIS2MDL_MAG_WriteReg(handle, LIS2MDL_MAG_CFG_REG_C, &value, 1) )
 8005fec:	f107 020f 	add.w	r2, r7, #15
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	2162      	movs	r1, #98	; 0x62
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff fee9 	bl	8005dcc <LIS2MDL_MAG_WriteReg>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d101      	bne.n	8006004 <LIS2MDL_MAG_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8006000:	2300      	movs	r3, #0
 8006002:	e000      	b.n	8006006 <LIS2MDL_MAG_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8006004:	2301      	movs	r3, #1
}
 8006006:	4618      	mov	r0, r3
 8006008:	3710      	adds	r7, #16
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}

0800600e <LIS2MDL_MAG_R_STATUS_bits>:
* Input          : Pointer to LIS2MDL_MAG_STATUS_t
* Output         : Status of STATUS_BIT 
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_R_STATUS_bits(void *handle, LIS2MDL_MAG_STATUS_t *value)
{
 800600e:	b580      	push	{r7, lr}
 8006010:	b082      	sub	sp, #8
 8006012:	af00      	add	r7, sp, #0
 8006014:	6078      	str	r0, [r7, #4]
 8006016:	6039      	str	r1, [r7, #0]
 if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_STATUS_REG, (u8_t *)value, 1) )
 8006018:	2301      	movs	r3, #1
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	2167      	movs	r1, #103	; 0x67
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7ff feee 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <LIS2MDL_MAG_R_STATUS_bits+0x20>
    return MEMS_ERROR;
 800602a:	2300      	movs	r3, #0
 800602c:	e004      	b.n	8006038 <LIS2MDL_MAG_R_STATUS_bits+0x2a>

  *value &= LIS2MDL_MAG_STATUS_BIT_MASK; //coerce  
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	781a      	ldrb	r2, [r3, #0]
 8006032:	683b      	ldr	r3, [r7, #0]
 8006034:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8006036:	2301      	movs	r3, #1
}
 8006038:	4618      	mov	r0, r3
 800603a:	3708      	adds	r7, #8
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <LIS2MDL_MAG_Get_MagneticOutputs>:
* Input          : pointer to [u8_t]
* Output         : MagneticOutputs buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LIS2MDL_MAG_Get_MagneticOutputs(void *handle, u8_t *buff) 
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;
  
  numberOfByteForDimension=6/3;
 800604a:	2302      	movs	r3, #2
 800604c:	733b      	strb	r3, [r7, #12]

  k=0;
 800604e:	2300      	movs	r3, #0
 8006050:	737b      	strb	r3, [r7, #13]
  for (i=0; i<3;i++ ) 
 8006052:	2300      	movs	r3, #0
 8006054:	73fb      	strb	r3, [r7, #15]
 8006056:	e01e      	b.n	8006096 <LIS2MDL_MAG_Get_MagneticOutputs+0x56>
  {
  for (j=0; j<numberOfByteForDimension;j++ )
 8006058:	2300      	movs	r3, #0
 800605a:	73bb      	strb	r3, [r7, #14]
 800605c:	e014      	b.n	8006088 <LIS2MDL_MAG_Get_MagneticOutputs+0x48>
  {  
    if( !LIS2MDL_MAG_ReadReg(handle, LIS2MDL_MAG_OUTX_L_REG+k, &buff[k], 1))
 800605e:	7b7b      	ldrb	r3, [r7, #13]
 8006060:	3368      	adds	r3, #104	; 0x68
 8006062:	b2d9      	uxtb	r1, r3
 8006064:	7b7b      	ldrb	r3, [r7, #13]
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	441a      	add	r2, r3
 800606a:	2301      	movs	r3, #1
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f7ff fec7 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 8006072:	4603      	mov	r3, r0
 8006074:	2b00      	cmp	r3, #0
 8006076:	d101      	bne.n	800607c <LIS2MDL_MAG_Get_MagneticOutputs+0x3c>
      return MEMS_ERROR;
 8006078:	2300      	movs	r3, #0
 800607a:	e010      	b.n	800609e <LIS2MDL_MAG_Get_MagneticOutputs+0x5e>
    k++;  
 800607c:	7b7b      	ldrb	r3, [r7, #13]
 800607e:	3301      	adds	r3, #1
 8006080:	737b      	strb	r3, [r7, #13]
  for (j=0; j<numberOfByteForDimension;j++ )
 8006082:	7bbb      	ldrb	r3, [r7, #14]
 8006084:	3301      	adds	r3, #1
 8006086:	73bb      	strb	r3, [r7, #14]
 8006088:	7bba      	ldrb	r2, [r7, #14]
 800608a:	7b3b      	ldrb	r3, [r7, #12]
 800608c:	429a      	cmp	r2, r3
 800608e:	d3e6      	bcc.n	800605e <LIS2MDL_MAG_Get_MagneticOutputs+0x1e>
  for (i=0; i<3;i++ ) 
 8006090:	7bfb      	ldrb	r3, [r7, #15]
 8006092:	3301      	adds	r3, #1
 8006094:	73fb      	strb	r3, [r7, #15]
 8006096:	7bfb      	ldrb	r3, [r7, #15]
 8006098:	2b02      	cmp	r3, #2
 800609a:	d9dd      	bls.n	8006058 <LIS2MDL_MAG_Get_MagneticOutputs+0x18>
  }
  }

  return MEMS_SUCCESS; 
 800609c:	2301      	movs	r3, #1
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3710      	adds	r7, #16
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <LIS2MDL_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Init( DrvContextTypeDef *handle )
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	b082      	sub	sp, #8
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f000 f89f 	bl	80061f2 <LIS2MDL_Check_WhoAmI>
 80060b4:	4603      	mov	r3, r0
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d101      	bne.n	80060be <LIS2MDL_Init+0x18>
  {
    return COMPONENT_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	e030      	b.n	8006120 <LIS2MDL_Init+0x7a>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 80060be:	2103      	movs	r1, #3
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f7ff fed4 	bl	8005e6e <LIS2MDL_MAG_W_Operating_Mode>
 80060c6:	4603      	mov	r3, r0
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d101      	bne.n	80060d0 <LIS2MDL_Init+0x2a>
  {
    return COMPONENT_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e027      	b.n	8006120 <LIS2MDL_Init+0x7a>
  }

  /* Enable BDU */
  if ( LIS2MDL_MAG_W_BlockDataUpdate( (void *)handle, LIS2MDL_MAG_BDU_ENABLE ) == MEMS_ERROR )
 80060d0:	2110      	movs	r1, #16
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7ff ff6e 	bl	8005fb4 <LIS2MDL_MAG_W_BlockDataUpdate>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <LIS2MDL_Init+0x3c>
  {
    return COMPONENT_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e01e      	b.n	8006120 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_ODR( handle, ODR_HIGH ) == COMPONENT_ERROR )
 80060e2:	2104      	movs	r1, #4
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 f979 	bl	80063dc <LIS2MDL_Set_ODR>
 80060ea:	4603      	mov	r3, r0
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d101      	bne.n	80060f4 <LIS2MDL_Init+0x4e>
  {
    return COMPONENT_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e015      	b.n	8006120 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 80060f4:	2100      	movs	r1, #0
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f000 f9f2 	bl	80064e0 <LIS2MDL_Set_FS>
 80060fc:	4603      	mov	r3, r0
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d101      	bne.n	8006106 <LIS2MDL_Init+0x60>
  {
    return COMPONENT_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	e00c      	b.n	8006120 <LIS2MDL_Init+0x7a>
  }

  if ( LIS2MDL_MAG_W_SelfTest( (void *)handle, LIS2MDL_MAG_SELF_TEST_DISABLE ) == MEMS_ERROR )
 8006106:	2100      	movs	r1, #0
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7ff ff26 	bl	8005f5a <LIS2MDL_MAG_W_SelfTest>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d101      	bne.n	8006118 <LIS2MDL_Init+0x72>
  {
    return COMPONENT_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e003      	b.n	8006120 <LIS2MDL_Init+0x7a>
  }

  handle->isInitialized = 1;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800611e:	2300      	movs	r3, #0
}
 8006120:	4618      	mov	r0, r3
 8006122:	3708      	adds	r7, #8
 8006124:	46bd      	mov	sp, r7
 8006126:	bd80      	pop	{r7, pc}

08006128 <LIS2MDL_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_DeInit( DrvContextTypeDef *handle )
{
 8006128:	b580      	push	{r7, lr}
 800612a:	b082      	sub	sp, #8
 800612c:	af00      	add	r7, sp, #0
 800612e:	6078      	str	r0, [r7, #4]
  if ( LIS2MDL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 f85e 	bl	80061f2 <LIS2MDL_Check_WhoAmI>
 8006136:	4603      	mov	r3, r0
 8006138:	2b01      	cmp	r3, #1
 800613a:	d101      	bne.n	8006140 <LIS2MDL_DeInit+0x18>
  {
    return COMPONENT_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e00b      	b.n	8006158 <LIS2MDL_DeInit+0x30>
  }

  /* Disable the component */
  if ( LIS2MDL_Sensor_Disable( handle ) == COMPONENT_ERROR )
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f000 f828 	bl	8006196 <LIS2MDL_Sensor_Disable>
 8006146:	4603      	mov	r3, r0
 8006148:	2b01      	cmp	r3, #1
 800614a:	d101      	bne.n	8006150 <LIS2MDL_DeInit+0x28>
  {
    return COMPONENT_ERROR;
 800614c:	2301      	movs	r3, #1
 800614e:	e003      	b.n	8006158 <LIS2MDL_DeInit+0x30>
  }

  handle->isInitialized = 0;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	4618      	mov	r0, r3
 800615a:	3708      	adds	r7, #8
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <LIS2MDL_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Enable( DrvContextTypeDef *handle )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	799b      	ldrb	r3, [r3, #6]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d101      	bne.n	8006174 <LIS2MDL_Sensor_Enable+0x14>
  {
    return COMPONENT_OK;
 8006170:	2300      	movs	r3, #0
 8006172:	e00c      	b.n	800618e <LIS2MDL_Sensor_Enable+0x2e>
  }

  /* Operating mode selection */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_CONTINUOUS ) == MEMS_ERROR )
 8006174:	2100      	movs	r1, #0
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7ff fe79 	bl	8005e6e <LIS2MDL_MAG_W_Operating_Mode>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d101      	bne.n	8006186 <LIS2MDL_Sensor_Enable+0x26>
  {
    return COMPONENT_ERROR;
 8006182:	2301      	movs	r3, #1
 8006184:	e003      	b.n	800618e <LIS2MDL_Sensor_Enable+0x2e>
  }

  handle->isEnabled = 1;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2201      	movs	r2, #1
 800618a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3708      	adds	r7, #8
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}

08006196 <LIS2MDL_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Sensor_Disable( DrvContextTypeDef *handle )
{
 8006196:	b580      	push	{r7, lr}
 8006198:	b082      	sub	sp, #8
 800619a:	af00      	add	r7, sp, #0
 800619c:	6078      	str	r0, [r7, #4]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	799b      	ldrb	r3, [r3, #6]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <LIS2MDL_Sensor_Disable+0x14>
  {
    return COMPONENT_OK;
 80061a6:	2300      	movs	r3, #0
 80061a8:	e00c      	b.n	80061c4 <LIS2MDL_Sensor_Disable+0x2e>
  }

  /* Operating mode selection - power down */
  if ( LIS2MDL_MAG_W_Operating_Mode( (void *)handle, LIS2MDL_MAG_MD_IDLE ) == MEMS_ERROR )
 80061aa:	2103      	movs	r1, #3
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff fe5e 	bl	8005e6e <LIS2MDL_MAG_W_Operating_Mode>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d101      	bne.n	80061bc <LIS2MDL_Sensor_Disable+0x26>
  {
    return COMPONENT_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e003      	b.n	80061c4 <LIS2MDL_Sensor_Disable+0x2e>
  }

  handle->isEnabled = 0;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80061c2:	2300      	movs	r3, #0
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3708      	adds	r7, #8
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}

080061cc <LIS2MDL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b082      	sub	sp, #8
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LIS2MDL_MAG_R_WhoAmI_Bits( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f7ff fe2b 	bl	8005e34 <LIS2MDL_MAG_R_WhoAmI_Bits>
 80061de:	4603      	mov	r3, r0
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d101      	bne.n	80061e8 <LIS2MDL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e000      	b.n	80061ea <LIS2MDL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3708      	adds	r7, #8
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}

080061f2 <LIS2MDL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80061f2:	b580      	push	{r7, lr}
 80061f4:	b084      	sub	sp, #16
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 80061fa:	2300      	movs	r3, #0
 80061fc:	73fb      	strb	r3, [r7, #15]

  if ( LIS2MDL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 80061fe:	f107 030f 	add.w	r3, r7, #15
 8006202:	4619      	mov	r1, r3
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f7ff ffe1 	bl	80061cc <LIS2MDL_Get_WhoAmI>
 800620a:	4603      	mov	r3, r0
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <LIS2MDL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8006210:	2301      	movs	r3, #1
 8006212:	e007      	b.n	8006224 <LIS2MDL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	781a      	ldrb	r2, [r3, #0]
 8006218:	7bfb      	ldrb	r3, [r7, #15]
 800621a:	429a      	cmp	r2, r3
 800621c:	d001      	beq.n	8006222 <LIS2MDL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e000      	b.n	8006224 <LIS2MDL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <LIS2MDL_Get_Axes>:
 * @param magnetic_field pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *magnetic_field )
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b086      	sub	sp, #24
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];
  float sensitivity = 0;
 8006236:	f04f 0300 	mov.w	r3, #0
 800623a:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 800623c:	f107 0310 	add.w	r3, r7, #16
 8006240:	4619      	mov	r1, r3
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f9c6 	bl	80065d4 <LIS2MDL_Get_Axes_Raw>
 8006248:	4603      	mov	r3, r0
 800624a:	2b01      	cmp	r3, #1
 800624c:	d101      	bne.n	8006252 <LIS2MDL_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e03b      	b.n	80062ca <LIS2MDL_Get_Axes+0x9e>
  }

  /* Get LIS2MDL actual sensitivity. */
  if ( LIS2MDL_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 8006252:	f107 030c 	add.w	r3, r7, #12
 8006256:	4619      	mov	r1, r3
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f85b 	bl	8006314 <LIS2MDL_Get_Sensitivity>
 800625e:	4603      	mov	r3, r0
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <LIS2MDL_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 8006264:	2301      	movs	r3, #1
 8006266:	e030      	b.n	80062ca <LIS2MDL_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  magnetic_field->AXIS_X = ( int32_t )( pDataRaw[0] * sensitivity );
 8006268:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800626c:	ee07 3a90 	vmov	s15, r3
 8006270:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006274:	edd7 7a03 	vldr	s15, [r7, #12]
 8006278:	ee67 7a27 	vmul.f32	s15, s14, s15
 800627c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006280:	ee17 2a90 	vmov	r2, s15
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	601a      	str	r2, [r3, #0]
  magnetic_field->AXIS_Y = ( int32_t )( pDataRaw[1] * sensitivity );
 8006288:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800628c:	ee07 3a90 	vmov	s15, r3
 8006290:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006294:	edd7 7a03 	vldr	s15, [r7, #12]
 8006298:	ee67 7a27 	vmul.f32	s15, s14, s15
 800629c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80062a0:	ee17 2a90 	vmov	r2, s15
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	605a      	str	r2, [r3, #4]
  magnetic_field->AXIS_Z = ( int32_t )( pDataRaw[2] * sensitivity );
 80062a8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80062ac:	ee07 3a90 	vmov	s15, r3
 80062b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80062b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80062b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80062c0:	ee17 2a90 	vmov	r2, s15
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3718      	adds	r7, #24
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <LIS2MDL_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b084      	sub	sp, #16
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
 80062da:	6039      	str	r1, [r7, #0]

  int16_t pDataRaw[3];

  /* Read raw data from LIS2MDL output register. */
  if ( LIS2MDL_Get_Axes_Raw( handle, pDataRaw ) == COMPONENT_ERROR )
 80062dc:	f107 0308 	add.w	r3, r7, #8
 80062e0:	4619      	mov	r1, r3
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 f976 	bl	80065d4 <LIS2MDL_Get_Axes_Raw>
 80062e8:	4603      	mov	r3, r0
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d101      	bne.n	80062f2 <LIS2MDL_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e00c      	b.n	800630c <LIS2MDL_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = pDataRaw[0];
 80062f2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = pDataRaw[1];
 80062fa:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = pDataRaw[2];
 8006302:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800630a:	2300      	movs	r3, #0
}
 800630c:	4618      	mov	r0, r3
 800630e:	3710      	adds	r7, #16
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <LIS2MDL_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written [LSB/gauss]
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 8006314:	b480      	push	{r7}
 8006316:	b083      	sub	sp, #12
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	6039      	str	r1, [r7, #0]
  *sensitivity = 1.5f;
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8006324:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	370c      	adds	r7, #12
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <LIS2MDL_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	6039      	str	r1, [r7, #0]
  LIS2MDL_MAG_ODR_t odr_low_level;

  if ( LIS2MDL_MAG_R_DataRate( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800633e:	f107 030f 	add.w	r3, r7, #15
 8006342:	4619      	mov	r1, r3
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f7ff fdec 	bl	8005f22 <LIS2MDL_MAG_R_DataRate>
 800634a:	4603      	mov	r3, r0
 800634c:	2b00      	cmp	r3, #0
 800634e:	d101      	bne.n	8006354 <LIS2MDL_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e035      	b.n	80063c0 <LIS2MDL_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8006354:	7bfb      	ldrb	r3, [r7, #15]
 8006356:	2b0c      	cmp	r3, #12
 8006358:	d82c      	bhi.n	80063b4 <LIS2MDL_Get_ODR+0x80>
 800635a:	a201      	add	r2, pc, #4	; (adr r2, 8006360 <LIS2MDL_Get_ODR+0x2c>)
 800635c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006360:	08006395 	.word	0x08006395
 8006364:	080063b5 	.word	0x080063b5
 8006368:	080063b5 	.word	0x080063b5
 800636c:	080063b5 	.word	0x080063b5
 8006370:	0800639d 	.word	0x0800639d
 8006374:	080063b5 	.word	0x080063b5
 8006378:	080063b5 	.word	0x080063b5
 800637c:	080063b5 	.word	0x080063b5
 8006380:	080063a5 	.word	0x080063a5
 8006384:	080063b5 	.word	0x080063b5
 8006388:	080063b5 	.word	0x080063b5
 800638c:	080063b5 	.word	0x080063b5
 8006390:	080063ad 	.word	0x080063ad
  {
    case LIS2MDL_MAG_ODR_10_Hz:
      *odr = 10.000f;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	4a0c      	ldr	r2, [pc, #48]	; (80063c8 <LIS2MDL_Get_ODR+0x94>)
 8006398:	601a      	str	r2, [r3, #0]
      break;
 800639a:	e010      	b.n	80063be <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_20_Hz:
      *odr = 20.000f;
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	4a0b      	ldr	r2, [pc, #44]	; (80063cc <LIS2MDL_Get_ODR+0x98>)
 80063a0:	601a      	str	r2, [r3, #0]
      break;
 80063a2:	e00c      	b.n	80063be <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_50_Hz:
      *odr = 50.000f;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	4a0a      	ldr	r2, [pc, #40]	; (80063d0 <LIS2MDL_Get_ODR+0x9c>)
 80063a8:	601a      	str	r2, [r3, #0]
      break;
 80063aa:	e008      	b.n	80063be <LIS2MDL_Get_ODR+0x8a>
    case LIS2MDL_MAG_ODR_100_Hz:
      *odr = 100.000f;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	4a09      	ldr	r2, [pc, #36]	; (80063d4 <LIS2MDL_Get_ODR+0xa0>)
 80063b0:	601a      	str	r2, [r3, #0]
      break;
 80063b2:	e004      	b.n	80063be <LIS2MDL_Get_ODR+0x8a>
    default:
      *odr = -1.000f;
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	4a08      	ldr	r2, [pc, #32]	; (80063d8 <LIS2MDL_Get_ODR+0xa4>)
 80063b8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e000      	b.n	80063c0 <LIS2MDL_Get_ODR+0x8c>
  }
  return COMPONENT_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	3710      	adds	r7, #16
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	41200000 	.word	0x41200000
 80063cc:	41a00000 	.word	0x41a00000
 80063d0:	42480000 	.word	0x42480000
 80063d4:	42c80000 	.word	0x42c80000
 80063d8:	bf800000 	.word	0xbf800000

080063dc <LIS2MDL_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	460b      	mov	r3, r1
 80063e6:	70fb      	strb	r3, [r7, #3]
  LIS2MDL_MAG_ODR_t new_odr;

  switch( odr )
 80063e8:	78fb      	ldrb	r3, [r7, #3]
 80063ea:	2b04      	cmp	r3, #4
 80063ec:	d81b      	bhi.n	8006426 <LIS2MDL_Set_ODR+0x4a>
 80063ee:	a201      	add	r2, pc, #4	; (adr r2, 80063f4 <LIS2MDL_Set_ODR+0x18>)
 80063f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f4:	08006409 	.word	0x08006409
 80063f8:	0800640f 	.word	0x0800640f
 80063fc:	08006415 	.word	0x08006415
 8006400:	0800641b 	.word	0x0800641b
 8006404:	08006421 	.word	0x08006421
  {
    case ODR_LOW:
      new_odr = LIS2MDL_MAG_ODR_10_Hz;
 8006408:	2300      	movs	r3, #0
 800640a:	73fb      	strb	r3, [r7, #15]
      break;
 800640c:	e00d      	b.n	800642a <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_LOW:
      new_odr = LIS2MDL_MAG_ODR_20_Hz;
 800640e:	2304      	movs	r3, #4
 8006410:	73fb      	strb	r3, [r7, #15]
      break;
 8006412:	e00a      	b.n	800642a <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID:
      new_odr = LIS2MDL_MAG_ODR_50_Hz;
 8006414:	2308      	movs	r3, #8
 8006416:	73fb      	strb	r3, [r7, #15]
      break;
 8006418:	e007      	b.n	800642a <LIS2MDL_Set_ODR+0x4e>
    case ODR_MID_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 800641a:	230c      	movs	r3, #12
 800641c:	73fb      	strb	r3, [r7, #15]
      break;
 800641e:	e004      	b.n	800642a <LIS2MDL_Set_ODR+0x4e>
    case ODR_HIGH:
      new_odr = LIS2MDL_MAG_ODR_100_Hz;
 8006420:	230c      	movs	r3, #12
 8006422:	73fb      	strb	r3, [r7, #15]
      break;
 8006424:	e001      	b.n	800642a <LIS2MDL_Set_ODR+0x4e>
    default:
      return COMPONENT_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e00a      	b.n	8006440 <LIS2MDL_Set_ODR+0x64>
  }

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 800642a:	7bfb      	ldrb	r3, [r7, #15]
 800642c:	4619      	mov	r1, r3
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f7ff fd4a 	bl	8005ec8 <LIS2MDL_MAG_W_DataRate>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d101      	bne.n	800643e <LIS2MDL_Set_ODR+0x62>
  {
    return COMPONENT_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e000      	b.n	8006440 <LIS2MDL_Set_ODR+0x64>
  }

  return COMPONENT_OK;
 800643e:	2300      	movs	r3, #0
}
 8006440:	4618      	mov	r0, r3
 8006442:	3710      	adds	r7, #16
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <LIS2MDL_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	ed87 0a00 	vstr	s0, [r7]
  LIS2MDL_MAG_ODR_t new_odr;

  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
            : ( odr <= 20.000f ) ? LIS2MDL_MAG_ODR_20_Hz
 8006454:	edd7 7a00 	vldr	s15, [r7]
 8006458:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800645c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006464:	d801      	bhi.n	800646a <LIS2MDL_Set_ODR_Value+0x22>
 8006466:	2300      	movs	r3, #0
 8006468:	e016      	b.n	8006498 <LIS2MDL_Set_ODR_Value+0x50>
 800646a:	edd7 7a00 	vldr	s15, [r7]
 800646e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006472:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800647a:	d801      	bhi.n	8006480 <LIS2MDL_Set_ODR_Value+0x38>
 800647c:	2304      	movs	r3, #4
 800647e:	e00b      	b.n	8006498 <LIS2MDL_Set_ODR_Value+0x50>
 8006480:	edd7 7a00 	vldr	s15, [r7]
 8006484:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80064b8 <LIS2MDL_Set_ODR_Value+0x70>
 8006488:	eef4 7ac7 	vcmpe.f32	s15, s14
 800648c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006490:	d801      	bhi.n	8006496 <LIS2MDL_Set_ODR_Value+0x4e>
 8006492:	2308      	movs	r3, #8
 8006494:	e000      	b.n	8006498 <LIS2MDL_Set_ODR_Value+0x50>
 8006496:	230c      	movs	r3, #12
  new_odr = ( ( odr <= 10.000f ) ? LIS2MDL_MAG_ODR_10_Hz
 8006498:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 50.000f ) ? LIS2MDL_MAG_ODR_50_Hz
            :                      LIS2MDL_MAG_ODR_100_Hz );

  if ( LIS2MDL_MAG_W_DataRate( (void *)handle, new_odr ) == MEMS_ERROR )
 800649a:	7bfb      	ldrb	r3, [r7, #15]
 800649c:	4619      	mov	r1, r3
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f7ff fd12 	bl	8005ec8 <LIS2MDL_MAG_W_DataRate>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d101      	bne.n	80064ae <LIS2MDL_Set_ODR_Value+0x66>
  {
    return COMPONENT_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e000      	b.n	80064b0 <LIS2MDL_Set_ODR_Value+0x68>
  }

  return COMPONENT_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3710      	adds	r7, #16
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	42480000 	.word	0x42480000

080064bc <LIS2MDL_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 80064bc:	b480      	push	{r7}
 80064be:	b083      	sub	sp, #12
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  *fullScale = 50.0f;
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	4a04      	ldr	r2, [pc, #16]	; (80064dc <LIS2MDL_Get_FS+0x20>)
 80064ca:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 80064cc:	2300      	movs	r3, #0
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	42480000 	.word	0x42480000

080064e0 <LIS2MDL_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	460b      	mov	r3, r1
 80064ea:	70fb      	strb	r3, [r7, #3]
  return COMPONENT_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	370c      	adds	r7, #12
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr

080064fa <LIS2MDL_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 80064fa:	b480      	push	{r7}
 80064fc:	b083      	sub	sp, #12
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
 8006502:	ed87 0a00 	vstr	s0, [r7]
  return COMPONENT_OK;
 8006506:	2300      	movs	r3, #0
}
 8006508:	4618      	mov	r0, r3
 800650a:	370c      	adds	r7, #12
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <LIS2MDL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	460b      	mov	r3, r1
 800651e:	607a      	str	r2, [r7, #4]
 8006520:	72fb      	strb	r3, [r7, #11]

  if ( LIS2MDL_MAG_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8006522:	7af9      	ldrb	r1, [r7, #11]
 8006524:	2301      	movs	r3, #1
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f7ff fc69 	bl	8005e00 <LIS2MDL_MAG_ReadReg>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d101      	bne.n	8006538 <LIS2MDL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e000      	b.n	800653a <LIS2MDL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3710      	adds	r7, #16
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}

08006542 <LIS2MDL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8006542:	b580      	push	{r7, lr}
 8006544:	b082      	sub	sp, #8
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
 800654a:	460b      	mov	r3, r1
 800654c:	70fb      	strb	r3, [r7, #3]
 800654e:	4613      	mov	r3, r2
 8006550:	70bb      	strb	r3, [r7, #2]

  if ( LIS2MDL_MAG_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8006552:	1cba      	adds	r2, r7, #2
 8006554:	78f9      	ldrb	r1, [r7, #3]
 8006556:	2301      	movs	r3, #1
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f7ff fc37 	bl	8005dcc <LIS2MDL_MAG_WriteReg>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d101      	bne.n	8006568 <LIS2MDL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e000      	b.n	800656a <LIS2MDL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3708      	adds	r7, #8
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <LIS2MDL_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b084      	sub	sp, #16
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
 800657a:	6039      	str	r1, [r7, #0]

  LIS2MDL_MAG_STATUS_t status_raw;

  if ( LIS2MDL_MAG_R_STATUS_bits( (void *)handle, &status_raw ) == MEMS_ERROR )
 800657c:	f107 030f 	add.w	r3, r7, #15
 8006580:	4619      	mov	r1, r3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f7ff fd43 	bl	800600e <LIS2MDL_MAG_R_STATUS_bits>
 8006588:	4603      	mov	r3, r0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d101      	bne.n	8006592 <LIS2MDL_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e01b      	b.n	80065ca <LIS2MDL_Get_DRDY_Status+0x58>
  }

  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 8006592:	7bfb      	ldrb	r3, [r7, #15]
 8006594:	f003 0301 	and.w	r3, r3, #1
 8006598:	2b00      	cmp	r3, #0
 800659a:	d10e      	bne.n	80065ba <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 800659c:	7bfb      	ldrb	r3, [r7, #15]
 800659e:	f003 0302 	and.w	r3, r3, #2
  if ((status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_X) ||
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d109      	bne.n	80065ba <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 80065a6:	7bfb      	ldrb	r3, [r7, #15]
 80065a8:	f003 0304 	and.w	r3, r3, #4
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Y) ||
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d104      	bne.n	80065ba <LIS2MDL_Get_DRDY_Status+0x48>
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE))
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	f003 0308 	and.w	r3, r3, #8
      (status_raw & LIS2MDL_MAG_STATUS_NEW_DATA_AVAILABLE_ON_Z) ||
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d003      	beq.n	80065c2 <LIS2MDL_Get_DRDY_Status+0x50>
  {
    *status = 1;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	2201      	movs	r2, #1
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	e002      	b.n	80065c8 <LIS2MDL_Get_DRDY_Status+0x56>
  }
  else
  {
    *status = 0;
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	2200      	movs	r2, #0
 80065c6:	701a      	strb	r2, [r3, #0]
  }

  return COMPONENT_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
	...

080065d4 <LIS2MDL_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LIS2MDL_Get_Axes_Raw( DrvContextTypeDef *handle, int16_t* pData )
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b086      	sub	sp, #24
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 80065de:	4a16      	ldr	r2, [pc, #88]	; (8006638 <LIS2MDL_Get_Axes_Raw+0x64>)
 80065e0:	f107 030c 	add.w	r3, r7, #12
 80065e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80065e8:	6018      	str	r0, [r3, #0]
 80065ea:	3304      	adds	r3, #4
 80065ec:	8019      	strh	r1, [r3, #0]
  int16_t *regValueInt16;

  /* Read output registers from LIS2MDL_MAG_OUTX_L to LIS2MDL_MAG_OUTZ_H. */
  if ( LIS2MDL_MAG_Get_MagneticOutputs( (void *)handle, regValue ) == MEMS_ERROR )
 80065ee:	f107 030c 	add.w	r3, r7, #12
 80065f2:	4619      	mov	r1, r3
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f7ff fd23 	bl	8006040 <LIS2MDL_MAG_Get_MagneticOutputs>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <LIS2MDL_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e014      	b.n	800662e <LIS2MDL_Get_Axes_Raw+0x5a>
  }

  regValueInt16 = (int16_t *)regValue;
 8006604:	f107 030c 	add.w	r3, r7, #12
 8006608:	617b      	str	r3, [r7, #20]

  /* Format the data. */
  pData[0] = regValueInt16[0];
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	801a      	strh	r2, [r3, #0]
  pData[1] = regValueInt16[1];
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	3302      	adds	r3, #2
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800661e:	801a      	strh	r2, [r3, #0]
  pData[2] = regValueInt16[2];
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	3304      	adds	r3, #4
 8006624:	697a      	ldr	r2, [r7, #20]
 8006626:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800662a:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3718      	adds	r7, #24
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	080149fc 	.word	0x080149fc

0800663c <LPS22HB_ReadReg>:
* Input       : Register Address
* Output      : Data Read
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_ReadReg( void *handle, uint8_t RegAddr, uint16_t NumByteToRead, uint8_t *Data )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b086      	sub	sp, #24
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	607b      	str	r3, [r7, #4]
 8006646:	460b      	mov	r3, r1
 8006648:	72fb      	strb	r3, [r7, #11]
 800664a:	4613      	mov	r3, r2
 800664c:	813b      	strh	r3, [r7, #8]
  int i = 0;
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToRead; i++ )
 8006652:	2300      	movs	r3, #0
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	e013      	b.n	8006680 <LPS22HB_ReadReg+0x44>
  {
    if( Sensor_IO_Read(handle, RegAddr + i, &Data[i], 1 ))
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	b2da      	uxtb	r2, r3
 800665c:	7afb      	ldrb	r3, [r7, #11]
 800665e:	4413      	add	r3, r2
 8006660:	b2d9      	uxtb	r1, r3
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	441a      	add	r2, r3
 8006668:	2301      	movs	r3, #1
 800666a:	68f8      	ldr	r0, [r7, #12]
 800666c:	f7fe fb85 	bl	8004d7a <Sensor_IO_Read>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d001      	beq.n	800667a <LPS22HB_ReadReg+0x3e>
      return LPS22HB_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e007      	b.n	800668a <LPS22HB_ReadReg+0x4e>
  for (i = 0; i < NumByteToRead; i++ )
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	3301      	adds	r3, #1
 800667e:	617b      	str	r3, [r7, #20]
 8006680:	893b      	ldrh	r3, [r7, #8]
 8006682:	697a      	ldr	r2, [r7, #20]
 8006684:	429a      	cmp	r2, r3
 8006686:	dbe7      	blt.n	8006658 <LPS22HB_ReadReg+0x1c>
  }
  
  return LPS22HB_OK;
 8006688:	2300      	movs	r3, #0
  if ( Sensor_IO_Read( handle, RegAddr, Data, NumByteToRead ) )
    return LPS22HB_ERROR;
  else
    return LPS22HB_OK;
  
}
 800668a:	4618      	mov	r0, r3
 800668c:	3718      	adds	r7, #24
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <LPS22HB_WriteReg>:
* Input       : Register Address, Data to be written
* Output      : None
* Return      : None
*******************************************************************************/
LPS22HB_Error_et LPS22HB_WriteReg( void *handle, uint8_t RegAddr, uint16_t NumByteToWrite, uint8_t *Data )
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b086      	sub	sp, #24
 8006696:	af00      	add	r7, sp, #0
 8006698:	60f8      	str	r0, [r7, #12]
 800669a:	607b      	str	r3, [r7, #4]
 800669c:	460b      	mov	r3, r1
 800669e:	72fb      	strb	r3, [r7, #11]
 80066a0:	4613      	mov	r3, r2
 80066a2:	813b      	strh	r3, [r7, #8]
  int i = 0;
 80066a4:	2300      	movs	r3, #0
 80066a6:	617b      	str	r3, [r7, #20]

  for (i = 0; i < NumByteToWrite; i++ )
 80066a8:	2300      	movs	r3, #0
 80066aa:	617b      	str	r3, [r7, #20]
 80066ac:	e013      	b.n	80066d6 <LPS22HB_WriteReg+0x44>
  {
    if( Sensor_IO_Write(handle, RegAddr + i, &Data[i], 1 ))
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	7afb      	ldrb	r3, [r7, #11]
 80066b4:	4413      	add	r3, r2
 80066b6:	b2d9      	uxtb	r1, r3
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	441a      	add	r2, r3
 80066be:	2301      	movs	r3, #1
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	f7fe fb45 	bl	8004d50 <Sensor_IO_Write>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d001      	beq.n	80066d0 <LPS22HB_WriteReg+0x3e>
      return LPS22HB_ERROR;
 80066cc:	2301      	movs	r3, #1
 80066ce:	e007      	b.n	80066e0 <LPS22HB_WriteReg+0x4e>
  for (i = 0; i < NumByteToWrite; i++ )
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	3301      	adds	r3, #1
 80066d4:	617b      	str	r3, [r7, #20]
 80066d6:	893b      	ldrh	r3, [r7, #8]
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	429a      	cmp	r2, r3
 80066dc:	dbe7      	blt.n	80066ae <LPS22HB_WriteReg+0x1c>
  }
  
  return LPS22HB_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <LPS22HB_Get_DeviceID>:
* @param  *handle Device handle.
* @param  Buffer to empty by Device identification Value.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DeviceID(void *handle, uint8_t* deviceid)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_WHO_AM_I_REG, 1, deviceid))
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2201      	movs	r2, #1
 80066f6:	210f      	movs	r1, #15
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f7ff ff9f 	bl	800663c <LPS22HB_ReadReg>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	d001      	beq.n	8006708 <LPS22HB_Get_DeviceID+0x20>
    return LPS22HB_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e000      	b.n	800670a <LPS22HB_Get_DeviceID+0x22>

  return LPS22HB_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3708      	adds	r7, #8
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <LPS22HB_Set_PowerMode>:
* @param  *handle Device handle.
* @param  LPS22HB_LowNoise or LPS22HB_LowPower mode
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_PowerMode(void *handle, LPS22HB_PowerMode_et mode)
{
 8006712:	b580      	push	{r7, lr}
 8006714:	b084      	sub	sp, #16
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
 800671a:	460b      	mov	r3, r1
 800671c:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_PowerMode(mode));

  if(LPS22HB_ReadReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 800671e:	f107 030f 	add.w	r3, r7, #15
 8006722:	2201      	movs	r2, #1
 8006724:	211a      	movs	r1, #26
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7ff ff88 	bl	800663c <LPS22HB_ReadReg>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <LPS22HB_Set_PowerMode+0x24>
    return LPS22HB_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e016      	b.n	8006764 <LPS22HB_Set_PowerMode+0x52>

  tmp &= ~LPS22HB_LCEN_MASK;
 8006736:	7bfb      	ldrb	r3, [r7, #15]
 8006738:	f023 0301 	bic.w	r3, r3, #1
 800673c:	b2db      	uxtb	r3, r3
 800673e:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)mode;
 8006740:	7bfa      	ldrb	r2, [r7, #15]
 8006742:	78fb      	ldrb	r3, [r7, #3]
 8006744:	4313      	orrs	r3, r2
 8006746:	b2db      	uxtb	r3, r3
 8006748:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_RES_CONF_REG, 1, &tmp))
 800674a:	f107 030f 	add.w	r3, r7, #15
 800674e:	2201      	movs	r2, #1
 8006750:	211a      	movs	r1, #26
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f7ff ff9d 	bl	8006692 <LPS22HB_WriteReg>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <LPS22HB_Set_PowerMode+0x50>
    return LPS22HB_ERROR;
 800675e:	2301      	movs	r3, #1
 8006760:	e000      	b.n	8006764 <LPS22HB_Set_PowerMode+0x52>

  return LPS22HB_OK;
 8006762:	2300      	movs	r3, #0
}
 8006764:	4618      	mov	r0, r3
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}

0800676c <LPS22HB_Set_Odr>:
* @param  *handle Device handle.
* @param  Output Data Rate
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_Odr(void *handle, LPS22HB_Odr_et odr)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	460b      	mov	r3, r1
 8006776:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_ODR(odr));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8006778:	f107 030f 	add.w	r3, r7, #15
 800677c:	2201      	movs	r2, #1
 800677e:	2110      	movs	r1, #16
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f7ff ff5b 	bl	800663c <LPS22HB_ReadReg>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d001      	beq.n	8006790 <LPS22HB_Set_Odr+0x24>
    return LPS22HB_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e016      	b.n	80067be <LPS22HB_Set_Odr+0x52>

  tmp &= ~LPS22HB_ODR_MASK;
 8006790:	7bfb      	ldrb	r3, [r7, #15]
 8006792:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006796:	b2db      	uxtb	r3, r3
 8006798:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)odr;
 800679a:	7bfa      	ldrb	r2, [r7, #15]
 800679c:	78fb      	ldrb	r3, [r7, #3]
 800679e:	4313      	orrs	r3, r2
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80067a4:	f107 030f 	add.w	r3, r7, #15
 80067a8:	2201      	movs	r2, #1
 80067aa:	2110      	movs	r1, #16
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f7ff ff70 	bl	8006692 <LPS22HB_WriteReg>
 80067b2:	4603      	mov	r3, r0
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d001      	beq.n	80067bc <LPS22HB_Set_Odr+0x50>
    return LPS22HB_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e000      	b.n	80067be <LPS22HB_Set_Odr+0x52>

  return LPS22HB_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3710      	adds	r7, #16
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <LPS22HB_Get_Odr>:
* @param  *handle Device handle.
* @param  Buffer to empty with Output Data Rate
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Odr(void *handle, LPS22HB_Odr_et* odr)
{
 80067c6:	b580      	push	{r7, lr}
 80067c8:	b084      	sub	sp, #16
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
 80067ce:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80067d0:	f107 030f 	add.w	r3, r7, #15
 80067d4:	2201      	movs	r2, #1
 80067d6:	2110      	movs	r1, #16
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f7ff ff2f 	bl	800663c <LPS22HB_ReadReg>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d001      	beq.n	80067e8 <LPS22HB_Get_Odr+0x22>
    return LPS22HB_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e006      	b.n	80067f6 <LPS22HB_Get_Odr+0x30>

  *odr = (LPS22HB_Odr_et)(tmp & LPS22HB_ODR_MASK);
 80067e8:	7bfb      	ldrb	r3, [r7, #15]
 80067ea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80067ee:	b2da      	uxtb	r2, r3
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 80067f4:	2300      	movs	r3, #0
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <LPS22HB_Set_LowPassFilter>:
* @param  *handle Device handle.
* @param  state: enable or disable
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilter(void *handle, LPS22HB_State_et state)
{
 80067fe:	b580      	push	{r7, lr}
 8006800:	b084      	sub	sp, #16
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
 8006806:	460b      	mov	r3, r1
 8006808:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(state));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800680a:	f107 030f 	add.w	r3, r7, #15
 800680e:	2201      	movs	r2, #1
 8006810:	2110      	movs	r1, #16
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7ff ff12 	bl	800663c <LPS22HB_ReadReg>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d001      	beq.n	8006822 <LPS22HB_Set_LowPassFilter+0x24>
    return LPS22HB_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e01a      	b.n	8006858 <LPS22HB_Set_LowPassFilter+0x5a>

  tmp &= ~LPS22HB_LPFP_MASK;
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	f023 0308 	bic.w	r3, r3, #8
 8006828:	b2db      	uxtb	r3, r3
 800682a:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)state) << LPS22HB_LPFP_BIT;
 800682c:	78fb      	ldrb	r3, [r7, #3]
 800682e:	00db      	lsls	r3, r3, #3
 8006830:	b25a      	sxtb	r2, r3
 8006832:	7bfb      	ldrb	r3, [r7, #15]
 8006834:	b25b      	sxtb	r3, r3
 8006836:	4313      	orrs	r3, r2
 8006838:	b25b      	sxtb	r3, r3
 800683a:	b2db      	uxtb	r3, r3
 800683c:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800683e:	f107 030f 	add.w	r3, r7, #15
 8006842:	2201      	movs	r2, #1
 8006844:	2110      	movs	r1, #16
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f7ff ff23 	bl	8006692 <LPS22HB_WriteReg>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <LPS22HB_Set_LowPassFilter+0x58>
    return LPS22HB_ERROR;
 8006852:	2301      	movs	r3, #1
 8006854:	e000      	b.n	8006858 <LPS22HB_Set_LowPassFilter+0x5a>


  return LPS22HB_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3710      	adds	r7, #16
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <LPS22HB_Set_LowPassFilterCutoff>:
* @param  *handle Device handle.
* @param  Filter Cutoff ODR/9 or ODR/20
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_LowPassFilterCutoff(void *handle, LPS22HB_LPF_Cutoff_et cutoff)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b084      	sub	sp, #16
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	460b      	mov	r3, r1
 800686a:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_LPF_Cutoff(cutoff));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800686c:	f107 030f 	add.w	r3, r7, #15
 8006870:	2201      	movs	r2, #1
 8006872:	2110      	movs	r1, #16
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7ff fee1 	bl	800663c <LPS22HB_ReadReg>
 800687a:	4603      	mov	r3, r0
 800687c:	2b00      	cmp	r3, #0
 800687e:	d001      	beq.n	8006884 <LPS22HB_Set_LowPassFilterCutoff+0x24>
    return LPS22HB_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	e016      	b.n	80068b2 <LPS22HB_Set_LowPassFilterCutoff+0x52>

  tmp &= ~LPS22HB_LPFP_CUTOFF_MASK;
 8006884:	7bfb      	ldrb	r3, [r7, #15]
 8006886:	f023 0304 	bic.w	r3, r3, #4
 800688a:	b2db      	uxtb	r3, r3
 800688c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)cutoff;
 800688e:	7bfa      	ldrb	r2, [r7, #15]
 8006890:	78fb      	ldrb	r3, [r7, #3]
 8006892:	4313      	orrs	r3, r2
 8006894:	b2db      	uxtb	r3, r3
 8006896:	73fb      	strb	r3, [r7, #15]



  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8006898:	f107 030f 	add.w	r3, r7, #15
 800689c:	2201      	movs	r2, #1
 800689e:	2110      	movs	r1, #16
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f7ff fef6 	bl	8006692 <LPS22HB_WriteReg>
 80068a6:	4603      	mov	r3, r0
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d001      	beq.n	80068b0 <LPS22HB_Set_LowPassFilterCutoff+0x50>
    return LPS22HB_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e000      	b.n	80068b2 <LPS22HB_Set_LowPassFilterCutoff+0x52>


  return LPS22HB_OK;
 80068b0:	2300      	movs	r3, #0

}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <LPS22HB_Set_Bdu>:
* @param  LPS22HB_BDU_CONTINUOUS_UPDATE, LPS22HB_BDU_NO_UPDATE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/

LPS22HB_Error_et LPS22HB_Set_Bdu(void *handle, LPS22HB_Bdu_et bdu)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b084      	sub	sp, #16
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
 80068c2:	460b      	mov	r3, r1
 80068c4:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_BDUMode(bdu));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80068c6:	f107 030f 	add.w	r3, r7, #15
 80068ca:	2201      	movs	r2, #1
 80068cc:	2110      	movs	r1, #16
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f7ff feb4 	bl	800663c <LPS22HB_ReadReg>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <LPS22HB_Set_Bdu+0x24>
    return LPS22HB_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e016      	b.n	800690c <LPS22HB_Set_Bdu+0x52>

  tmp &= ~LPS22HB_BDU_MASK;
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	f023 0302 	bic.w	r3, r3, #2
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)bdu);
 80068e8:	7bfa      	ldrb	r2, [r7, #15]
 80068ea:	78fb      	ldrb	r3, [r7, #3]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	b2db      	uxtb	r3, r3
 80068f0:	73fb      	strb	r3, [r7, #15]


  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 80068f2:	f107 030f 	add.w	r3, r7, #15
 80068f6:	2201      	movs	r2, #1
 80068f8:	2110      	movs	r1, #16
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7ff fec9 	bl	8006692 <LPS22HB_WriteReg>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d001      	beq.n	800690a <LPS22HB_Set_Bdu+0x50>
    return LPS22HB_OK;
 8006906:	2300      	movs	r3, #0
 8006908:	e000      	b.n	800690c <LPS22HB_Set_Bdu+0x52>

  return LPS22HB_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3710      	adds	r7, #16
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}

08006914 <LPS22HB_Set_SpiInterface>:
* @param  *handle Device handle.
* @param LPS22HB_SPI_3_WIRE, LPS22HB_SPI_4_WIRE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_SpiInterface(void *handle, LPS22HB_SPIMode_et spimode)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b084      	sub	sp, #16
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	460b      	mov	r3, r1
 800691e:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_SPIMode(spimode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 8006920:	f107 030f 	add.w	r3, r7, #15
 8006924:	2201      	movs	r2, #1
 8006926:	2110      	movs	r1, #16
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f7ff fe87 	bl	800663c <LPS22HB_ReadReg>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d001      	beq.n	8006938 <LPS22HB_Set_SpiInterface+0x24>
    return LPS22HB_ERROR;
 8006934:	2301      	movs	r3, #1
 8006936:	e016      	b.n	8006966 <LPS22HB_Set_SpiInterface+0x52>

  tmp &= ~LPS22HB_SIM_MASK;
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	f023 0301 	bic.w	r3, r3, #1
 800693e:	b2db      	uxtb	r3, r3
 8006940:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)spimode;
 8006942:	7bfa      	ldrb	r2, [r7, #15]
 8006944:	78fb      	ldrb	r3, [r7, #3]
 8006946:	4313      	orrs	r3, r2
 8006948:	b2db      	uxtb	r3, r3
 800694a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG1, 1, &tmp))
 800694c:	f107 030f 	add.w	r3, r7, #15
 8006950:	2201      	movs	r2, #1
 8006952:	2110      	movs	r1, #16
 8006954:	6878      	ldr	r0, [r7, #4]
 8006956:	f7ff fe9c 	bl	8006692 <LPS22HB_WriteReg>
 800695a:	4603      	mov	r3, r0
 800695c:	2b00      	cmp	r3, #0
 800695e:	d001      	beq.n	8006964 <LPS22HB_Set_SpiInterface+0x50>
    return LPS22HB_ERROR;
 8006960:	2301      	movs	r3, #1
 8006962:	e000      	b.n	8006966 <LPS22HB_Set_SpiInterface+0x52>

  return LPS22HB_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <LPS22HB_SwResetAndMemoryBoot>:
 + and BOOT is set to 1; Self-clearing upon completion.
* @param  *handle Device handle.
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_SwResetAndMemoryBoot(void *handle)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006976:	f107 030f 	add.w	r3, r7, #15
 800697a:	2201      	movs	r2, #1
 800697c:	2111      	movs	r1, #17
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7ff fe5c 	bl	800663c <LPS22HB_ReadReg>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d001      	beq.n	800698e <LPS22HB_SwResetAndMemoryBoot+0x20>
    return LPS22HB_ERROR;
 800698a:	2301      	movs	r3, #1
 800698c:	e011      	b.n	80069b2 <LPS22HB_SwResetAndMemoryBoot+0x44>

  tmp |= ((0x01 << LPS22HB_SW_RESET_BIT) | (0x01 << LPS22HB_BOOT_BIT));
 800698e:	7bfb      	ldrb	r3, [r7, #15]
 8006990:	f063 037b 	orn	r3, r3, #123	; 0x7b
 8006994:	b2db      	uxtb	r3, r3
 8006996:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006998:	f107 030f 	add.w	r3, r7, #15
 800699c:	2201      	movs	r2, #1
 800699e:	2111      	movs	r1, #17
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f7ff fe76 	bl	8006692 <LPS22HB_WriteReg>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <LPS22HB_SwResetAndMemoryBoot+0x42>
    return LPS22HB_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e000      	b.n	80069b2 <LPS22HB_SwResetAndMemoryBoot+0x44>

  return LPS22HB_OK;
 80069b0:	2300      	movs	r3, #0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3710      	adds	r7, #16
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}

080069ba <LPS22HB_Set_FifoModeUse>:
* @param  *handle Device handle.
* @param LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoModeUse(void *handle, LPS22HB_State_et status)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b084      	sub	sp, #16
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
 80069c2:	460b      	mov	r3, r1
 80069c4:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80069c6:	f107 030f 	add.w	r3, r7, #15
 80069ca:	2201      	movs	r2, #1
 80069cc:	2111      	movs	r1, #17
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f7ff fe34 	bl	800663c <LPS22HB_ReadReg>
 80069d4:	4603      	mov	r3, r0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d001      	beq.n	80069de <LPS22HB_Set_FifoModeUse+0x24>
    return LPS22HB_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e01a      	b.n	8006a14 <LPS22HB_Set_FifoModeUse+0x5a>

  tmp &= ~LPS22HB_FIFO_EN_MASK;
 80069de:	7bfb      	ldrb	r3, [r7, #15]
 80069e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069e4:	b2db      	uxtb	r3, r3
 80069e6:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_EN_BIT;
 80069e8:	78fb      	ldrb	r3, [r7, #3]
 80069ea:	019b      	lsls	r3, r3, #6
 80069ec:	b25a      	sxtb	r2, r3
 80069ee:	7bfb      	ldrb	r3, [r7, #15]
 80069f0:	b25b      	sxtb	r3, r3
 80069f2:	4313      	orrs	r3, r2
 80069f4:	b25b      	sxtb	r3, r3
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 80069fa:	f107 030f 	add.w	r3, r7, #15
 80069fe:	2201      	movs	r2, #1
 8006a00:	2111      	movs	r1, #17
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7ff fe45 	bl	8006692 <LPS22HB_WriteReg>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d001      	beq.n	8006a12 <LPS22HB_Set_FifoModeUse+0x58>
    return LPS22HB_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e000      	b.n	8006a14 <LPS22HB_Set_FifoModeUse+0x5a>

  return LPS22HB_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <LPS22HB_Set_FifoWatermarkLevelUse>:
* @param  *handle Device handle.
* @param   LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoWatermarkLevelUse(void *handle, LPS22HB_State_et status)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	460b      	mov	r3, r1
 8006a26:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006a28:	f107 030f 	add.w	r3, r7, #15
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	2111      	movs	r1, #17
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f7ff fe03 	bl	800663c <LPS22HB_ReadReg>
 8006a36:	4603      	mov	r3, r0
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d001      	beq.n	8006a40 <LPS22HB_Set_FifoWatermarkLevelUse+0x24>
    return LPS22HB_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e01a      	b.n	8006a76 <LPS22HB_Set_FifoWatermarkLevelUse+0x5a>

  tmp &= ~LPS22HB_WTM_EN_MASK;
 8006a40:	7bfb      	ldrb	r3, [r7, #15]
 8006a42:	f023 0320 	bic.w	r3, r3, #32
 8006a46:	b2db      	uxtb	r3, r3
 8006a48:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_WTM_EN_BIT;
 8006a4a:	78fb      	ldrb	r3, [r7, #3]
 8006a4c:	015b      	lsls	r3, r3, #5
 8006a4e:	b25a      	sxtb	r2, r3
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
 8006a52:	b25b      	sxtb	r3, r3
 8006a54:	4313      	orrs	r3, r2
 8006a56:	b25b      	sxtb	r3, r3
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006a5c:	f107 030f 	add.w	r3, r7, #15
 8006a60:	2201      	movs	r2, #1
 8006a62:	2111      	movs	r1, #17
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	f7ff fe14 	bl	8006692 <LPS22HB_WriteReg>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d001      	beq.n	8006a74 <LPS22HB_Set_FifoWatermarkLevelUse+0x58>
    return LPS22HB_ERROR;
 8006a70:	2301      	movs	r3, #1
 8006a72:	e000      	b.n	8006a76 <LPS22HB_Set_FifoWatermarkLevelUse+0x5a>

  return LPS22HB_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3710      	adds	r7, #16
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <LPS22HB_Set_AutomaticIncrementRegAddress>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE. Default is LPS22HB_ENABLE
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_AutomaticIncrementRegAddress(void *handle, LPS22HB_State_et status)
{
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b084      	sub	sp, #16
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
 8006a86:	460b      	mov	r3, r1
 8006a88:	70fb      	strb	r3, [r7, #3]

  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006a8a:	f107 030f 	add.w	r3, r7, #15
 8006a8e:	2201      	movs	r2, #1
 8006a90:	2111      	movs	r1, #17
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f7ff fdd2 	bl	800663c <LPS22HB_ReadReg>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <LPS22HB_Set_AutomaticIncrementRegAddress+0x24>
    return LPS22HB_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e01a      	b.n	8006ad8 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  tmp &= ~LPS22HB_ADD_INC_MASK;
 8006aa2:	7bfb      	ldrb	r3, [r7, #15]
 8006aa4:	f023 0310 	bic.w	r3, r3, #16
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	73fb      	strb	r3, [r7, #15]
  tmp |= (((uint8_t)status) << LPS22HB_ADD_INC_BIT);
 8006aac:	78fb      	ldrb	r3, [r7, #3]
 8006aae:	011b      	lsls	r3, r3, #4
 8006ab0:	b25a      	sxtb	r2, r3
 8006ab2:	7bfb      	ldrb	r3, [r7, #15]
 8006ab4:	b25b      	sxtb	r3, r3
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	b25b      	sxtb	r3, r3
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006abe:	f107 030f 	add.w	r3, r7, #15
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	2111      	movs	r1, #17
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7ff fde3 	bl	8006692 <LPS22HB_WriteReg>
 8006acc:	4603      	mov	r3, r0
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d001      	beq.n	8006ad6 <LPS22HB_Set_AutomaticIncrementRegAddress+0x58>
    return LPS22HB_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e000      	b.n	8006ad8 <LPS22HB_Set_AutomaticIncrementRegAddress+0x5a>

  return LPS22HB_OK;
 8006ad6:	2300      	movs	r3, #0

}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3710      	adds	r7, #16
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <LPS22HB_Set_I2C>:
* @param  *handle Device handle.
* @param State: LPS22HB_ENABLE (reset bit)/ LPS22HB_DISABLE (set bit)
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_I2C(void *handle, LPS22HB_State_et statei2c)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b084      	sub	sp, #16
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	460b      	mov	r3, r1
 8006aea:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(statei2c));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006aec:	f107 030f 	add.w	r3, r7, #15
 8006af0:	2201      	movs	r2, #1
 8006af2:	2111      	movs	r1, #17
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f7ff fda1 	bl	800663c <LPS22HB_ReadReg>
 8006afa:	4603      	mov	r3, r0
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d001      	beq.n	8006b04 <LPS22HB_Set_I2C+0x24>
    return LPS22HB_ERROR;
 8006b00:	2301      	movs	r3, #1
 8006b02:	e01c      	b.n	8006b3e <LPS22HB_Set_I2C+0x5e>

  /*Reset Bit->I2C Enabled*/
  tmp &= ~LPS22HB_I2C_MASK;
 8006b04:	7bfb      	ldrb	r3, [r7, #15]
 8006b06:	f023 0308 	bic.w	r3, r3, #8
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)~statei2c) << LPS22HB_I2C_BIT;
 8006b0e:	78fb      	ldrb	r3, [r7, #3]
 8006b10:	43db      	mvns	r3, r3
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	00db      	lsls	r3, r3, #3
 8006b16:	b25a      	sxtb	r2, r3
 8006b18:	7bfb      	ldrb	r3, [r7, #15]
 8006b1a:	b25b      	sxtb	r3, r3
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	b25b      	sxtb	r3, r3
 8006b20:	b2db      	uxtb	r3, r3
 8006b22:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG2, 1, &tmp))
 8006b24:	f107 030f 	add.w	r3, r7, #15
 8006b28:	2201      	movs	r2, #1
 8006b2a:	2111      	movs	r1, #17
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f7ff fdb0 	bl	8006692 <LPS22HB_WriteReg>
 8006b32:	4603      	mov	r3, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d001      	beq.n	8006b3c <LPS22HB_Set_I2C+0x5c>
    return LPS22HB_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e000      	b.n	8006b3e <LPS22HB_Set_I2C+0x5e>

  return LPS22HB_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3710      	adds	r7, #16
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <LPS22HB_Set_FIFO_OVR_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_OVR_Interrupt(void *handle, LPS22HB_State_et status)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b084      	sub	sp, #16
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	460b      	mov	r3, r1
 8006b50:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;


  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8006b52:	f107 030f 	add.w	r3, r7, #15
 8006b56:	2201      	movs	r2, #1
 8006b58:	2112      	movs	r1, #18
 8006b5a:	6878      	ldr	r0, [r7, #4]
 8006b5c:	f7ff fd6e 	bl	800663c <LPS22HB_ReadReg>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <LPS22HB_Set_FIFO_OVR_Interrupt+0x24>
    return LPS22HB_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e01a      	b.n	8006ba0 <LPS22HB_Set_FIFO_OVR_Interrupt+0x5a>

  tmp &= ~LPS22HB_FIFO_OVR_MASK;
 8006b6a:	7bfb      	ldrb	r3, [r7, #15]
 8006b6c:	f023 0308 	bic.w	r3, r3, #8
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_OVR_BIT;
 8006b74:	78fb      	ldrb	r3, [r7, #3]
 8006b76:	00db      	lsls	r3, r3, #3
 8006b78:	b25a      	sxtb	r2, r3
 8006b7a:	7bfb      	ldrb	r3, [r7, #15]
 8006b7c:	b25b      	sxtb	r3, r3
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	b25b      	sxtb	r3, r3
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8006b86:	f107 030f 	add.w	r3, r7, #15
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	2112      	movs	r1, #18
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f7ff fd7f 	bl	8006692 <LPS22HB_WriteReg>
 8006b94:	4603      	mov	r3, r0
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d001      	beq.n	8006b9e <LPS22HB_Set_FIFO_OVR_Interrupt+0x58>
    return LPS22HB_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e000      	b.n	8006ba0 <LPS22HB_Set_FIFO_OVR_Interrupt+0x5a>

  return LPS22HB_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <LPS22HB_Set_FIFO_FTH_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_FTH_Interrupt(void *handle, LPS22HB_State_et status)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8006bb4:	f107 030f 	add.w	r3, r7, #15
 8006bb8:	2201      	movs	r2, #1
 8006bba:	2112      	movs	r1, #18
 8006bbc:	6878      	ldr	r0, [r7, #4]
 8006bbe:	f7ff fd3d 	bl	800663c <LPS22HB_ReadReg>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d001      	beq.n	8006bcc <LPS22HB_Set_FIFO_FTH_Interrupt+0x24>
    return LPS22HB_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e01a      	b.n	8006c02 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5a>

  tmp &= ~LPS22HB_FIFO_FTH_MASK;
 8006bcc:	7bfb      	ldrb	r3, [r7, #15]
 8006bce:	f023 0310 	bic.w	r3, r3, #16
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_FTH_BIT;
 8006bd6:	78fb      	ldrb	r3, [r7, #3]
 8006bd8:	011b      	lsls	r3, r3, #4
 8006bda:	b25a      	sxtb	r2, r3
 8006bdc:	7bfb      	ldrb	r3, [r7, #15]
 8006bde:	b25b      	sxtb	r3, r3
 8006be0:	4313      	orrs	r3, r2
 8006be2:	b25b      	sxtb	r3, r3
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8006be8:	f107 030f 	add.w	r3, r7, #15
 8006bec:	2201      	movs	r2, #1
 8006bee:	2112      	movs	r1, #18
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f7ff fd4e 	bl	8006692 <LPS22HB_WriteReg>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d001      	beq.n	8006c00 <LPS22HB_Set_FIFO_FTH_Interrupt+0x58>
    return LPS22HB_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e000      	b.n	8006c02 <LPS22HB_Set_FIFO_FTH_Interrupt+0x5a>

  return LPS22HB_OK;
 8006c00:	2300      	movs	r3, #0
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3710      	adds	r7, #16
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <LPS22HB_Set_FIFO_FULL_Interrupt>:
* @param  *handle Device handle.
* @param  LPS22HB_ENABLE/LPS22HB_DISABLE
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FIFO_FULL_Interrupt(void *handle, LPS22HB_State_et status)
{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b084      	sub	sp, #16
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
 8006c12:	460b      	mov	r3, r1
 8006c14:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_State(status));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8006c16:	f107 030f 	add.w	r3, r7, #15
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	2112      	movs	r1, #18
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f7ff fd0c 	bl	800663c <LPS22HB_ReadReg>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <LPS22HB_Set_FIFO_FULL_Interrupt+0x24>
    return LPS22HB_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e01a      	b.n	8006c64 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5a>

  tmp &= ~LPS22HB_FIFO_FULL_MASK;
 8006c2e:	7bfb      	ldrb	r3, [r7, #15]
 8006c30:	f023 0320 	bic.w	r3, r3, #32
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)status) << LPS22HB_FIFO_FULL_BIT;
 8006c38:	78fb      	ldrb	r3, [r7, #3]
 8006c3a:	015b      	lsls	r3, r3, #5
 8006c3c:	b25a      	sxtb	r2, r3
 8006c3e:	7bfb      	ldrb	r3, [r7, #15]
 8006c40:	b25b      	sxtb	r3, r3
 8006c42:	4313      	orrs	r3, r2
 8006c44:	b25b      	sxtb	r3, r3
 8006c46:	b2db      	uxtb	r3, r3
 8006c48:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_REG3, 1, &tmp))
 8006c4a:	f107 030f 	add.w	r3, r7, #15
 8006c4e:	2201      	movs	r2, #1
 8006c50:	2112      	movs	r1, #18
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f7ff fd1d 	bl	8006692 <LPS22HB_WriteReg>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d001      	beq.n	8006c62 <LPS22HB_Set_FIFO_FULL_Interrupt+0x58>
    return LPS22HB_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e000      	b.n	8006c64 <LPS22HB_Set_FIFO_FULL_Interrupt+0x5a>

  return LPS22HB_OK;
 8006c62:	2300      	movs	r3, #0
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <LPS22HB_Get_DataStatus>:
* @param  *handle Device handle.
* @param  Data Status Flag:  TempDataAvailable, TempDataOverrun, PressDataAvailable, PressDataOverrun
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_DataStatus(void *handle, LPS22HB_DataStatus_st* datastatus)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_REG, 1, &tmp))
 8006c76:	f107 030f 	add.w	r3, r7, #15
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	2127      	movs	r1, #39	; 0x27
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f7ff fcdc 	bl	800663c <LPS22HB_ReadReg>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d001      	beq.n	8006c8e <LPS22HB_Get_DataStatus+0x22>
    return LPS22HB_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e01c      	b.n	8006cc8 <LPS22HB_Get_DataStatus+0x5c>

  datastatus->PressDataAvailable = (uint8_t)(tmp & LPS22HB_PDA_MASK);
 8006c8e:	7bfb      	ldrb	r3, [r7, #15]
 8006c90:	f003 0301 	and.w	r3, r3, #1
 8006c94:	b2da      	uxtb	r2, r3
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	705a      	strb	r2, [r3, #1]
  datastatus->TempDataAvailable = (uint8_t)((tmp & LPS22HB_TDA_MASK) >> LPS22HB_PDA_BIT);
 8006c9a:	7bfb      	ldrb	r3, [r7, #15]
 8006c9c:	f003 0302 	and.w	r3, r3, #2
 8006ca0:	b2da      	uxtb	r2, r3
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	701a      	strb	r2, [r3, #0]
  datastatus->TempDataOverrun = (uint8_t)((tmp & LPS22HB_TOR_MASK) >> LPS22HB_TOR_BIT);
 8006ca6:	7bfb      	ldrb	r3, [r7, #15]
 8006ca8:	115b      	asrs	r3, r3, #5
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	f003 0301 	and.w	r3, r3, #1
 8006cb0:	b2da      	uxtb	r2, r3
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	709a      	strb	r2, [r3, #2]
  datastatus->PressDataOverrun = (uint8_t)((tmp & LPS22HB_POR_MASK) >> LPS22HB_POR_BIT);
 8006cb6:	7bfb      	ldrb	r3, [r7, #15]
 8006cb8:	111b      	asrs	r3, r3, #4
 8006cba:	b2db      	uxtb	r3, r3
 8006cbc:	f003 0301 	and.w	r3, r3, #1
 8006cc0:	b2da      	uxtb	r2, r3
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	70da      	strb	r2, [r3, #3]

  return LPS22HB_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3710      	adds	r7, #16
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <LPS22HB_Get_RawPressure>:
* @param  *handle Device handle.
* @param  The buffer to empty with the pressure raw value
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawPressure(void *handle, int32_t *raw_press)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	60fb      	str	r3, [r7, #12]
  uint8_t i;

  if(LPS22HB_ReadReg(handle, LPS22HB_PRESS_OUT_XL_REG, 3, buffer))
 8006cde:	f107 0308 	add.w	r3, r7, #8
 8006ce2:	2203      	movs	r2, #3
 8006ce4:	2128      	movs	r1, #40	; 0x28
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7ff fca8 	bl	800663c <LPS22HB_ReadReg>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d001      	beq.n	8006cf6 <LPS22HB_Get_RawPressure+0x26>
    return LPS22HB_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e022      	b.n	8006d3c <LPS22HB_Get_RawPressure+0x6c>

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	72fb      	strb	r3, [r7, #11]
 8006cfa:	e00f      	b.n	8006d1c <LPS22HB_Get_RawPressure+0x4c>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8006cfc:	7afb      	ldrb	r3, [r7, #11]
 8006cfe:	3310      	adds	r3, #16
 8006d00:	443b      	add	r3, r7
 8006d02:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8006d06:	461a      	mov	r2, r3
 8006d08:	7afb      	ldrb	r3, [r7, #11]
 8006d0a:	00db      	lsls	r3, r3, #3
 8006d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	60fb      	str	r3, [r7, #12]
  for(i = 0; i < 3; i++)
 8006d16:	7afb      	ldrb	r3, [r7, #11]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	72fb      	strb	r3, [r7, #11]
 8006d1c:	7afb      	ldrb	r3, [r7, #11]
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d9ec      	bls.n	8006cfc <LPS22HB_Get_RawPressure+0x2c>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <LPS22HB_Get_RawPressure+0x64>
    tmp |= 0xFF000000;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d32:	60fb      	str	r3, [r7, #12]

  *raw_press = ((int32_t)tmp);
 8006d34:	68fa      	ldr	r2, [r7, #12]
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3710      	adds	r7, #16
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <LPS22HB_Get_Pressure>:
* @param  *handle Device handle.
* @param      The buffer to empty with the pressure value that must be divided by 100 to get the value in hPA
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Pressure(void *handle, int32_t* Pout)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]
  int32_t raw_press;

  if(LPS22HB_Get_RawPressure(handle, &raw_press))
 8006d4e:	f107 030c 	add.w	r3, r7, #12
 8006d52:	4619      	mov	r1, r3
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f7ff ffbb 	bl	8006cd0 <LPS22HB_Get_RawPressure>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d001      	beq.n	8006d64 <LPS22HB_Get_Pressure+0x20>
    return LPS22HB_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e00c      	b.n	8006d7e <LPS22HB_Get_Pressure+0x3a>

  *Pout = (raw_press * 100) / 4096;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2264      	movs	r2, #100	; 0x64
 8006d68:	fb02 f303 	mul.w	r3, r2, r3
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	da01      	bge.n	8006d74 <LPS22HB_Get_Pressure+0x30>
 8006d70:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8006d74:	131b      	asrs	r3, r3, #12
 8006d76:	461a      	mov	r2, r3
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	601a      	str	r2, [r3, #0]

  return LPS22HB_OK;
 8006d7c:	2300      	movs	r3, #0
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3710      	adds	r7, #16
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}

08006d86 <LPS22HB_Get_RawTemperature>:
* @param  *handle Device handle.
* @param     Buffer to empty with the temperature raw tmp.
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_RawTemperature(void *handle, int16_t* raw_data)
{
 8006d86:	b580      	push	{r7, lr}
 8006d88:	b084      	sub	sp, #16
 8006d8a:	af00      	add	r7, sp, #0
 8006d8c:	6078      	str	r0, [r7, #4]
 8006d8e:	6039      	str	r1, [r7, #0]
  uint8_t buffer[2];
  uint16_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_TEMP_OUT_L_REG, 2, buffer))
 8006d90:	f107 030c 	add.w	r3, r7, #12
 8006d94:	2202      	movs	r2, #2
 8006d96:	212b      	movs	r1, #43	; 0x2b
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f7ff fc4f 	bl	800663c <LPS22HB_ReadReg>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <LPS22HB_Get_RawTemperature+0x22>
    return LPS22HB_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e00c      	b.n	8006dc2 <LPS22HB_Get_RawTemperature+0x3c>

  /* Build the raw tmp */
  tmp = (((uint16_t)buffer[1]) << 8) + (uint16_t)buffer[0];
 8006da8:	7b7b      	ldrb	r3, [r7, #13]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	021b      	lsls	r3, r3, #8
 8006dae:	b29a      	uxth	r2, r3
 8006db0:	7b3b      	ldrb	r3, [r7, #12]
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	4413      	add	r3, r2
 8006db6:	81fb      	strh	r3, [r7, #14]

  *raw_data = ((int16_t)tmp);
 8006db8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8006dc0:	2300      	movs	r3, #0
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	3710      	adds	r7, #16
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
	...

08006dcc <LPS22HB_Get_Temperature>:
* @param  *handle Device handle.
* @param Buffer to empty with the temperature value that must be divided by 10 to get the value in C
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_Temperature(void *handle, int16_t* Tout)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	b084      	sub	sp, #16
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
 8006dd4:	6039      	str	r1, [r7, #0]
  int16_t raw_data;

  if(LPS22HB_Get_RawTemperature(handle, &raw_data))
 8006dd6:	f107 030e 	add.w	r3, r7, #14
 8006dda:	4619      	mov	r1, r3
 8006ddc:	6878      	ldr	r0, [r7, #4]
 8006dde:	f7ff ffd2 	bl	8006d86 <LPS22HB_Get_RawTemperature>
 8006de2:	4603      	mov	r3, r0
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d001      	beq.n	8006dec <LPS22HB_Get_Temperature+0x20>
    return LPS22HB_ERROR;
 8006de8:	2301      	movs	r3, #1
 8006dea:	e00b      	b.n	8006e04 <LPS22HB_Get_Temperature+0x38>

  *Tout = (raw_data * 10) / 100;
 8006dec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006df0:	4a06      	ldr	r2, [pc, #24]	; (8006e0c <LPS22HB_Get_Temperature+0x40>)
 8006df2:	fb82 1203 	smull	r1, r2, r2, r3
 8006df6:	1092      	asrs	r2, r2, #2
 8006df8:	17db      	asrs	r3, r3, #31
 8006dfa:	1ad3      	subs	r3, r2, r3
 8006dfc:	b21a      	sxth	r2, r3
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	801a      	strh	r2, [r3, #0]

  return LPS22HB_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	66666667 	.word	0x66666667

08006e10 <LPS22HB_Set_FifoMode>:
* @param  *handle Device handle.
* @param  Fifo Mode struct
* @retval Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoMode(void *handle, LPS22HB_FifoMode_et fifomode)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	460b      	mov	r3, r1
 8006e1a:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_FifoMode(fifomode));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8006e1c:	f107 030f 	add.w	r3, r7, #15
 8006e20:	2201      	movs	r2, #1
 8006e22:	2114      	movs	r1, #20
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f7ff fc09 	bl	800663c <LPS22HB_ReadReg>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <LPS22HB_Set_FifoMode+0x24>
    return LPS22HB_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	e016      	b.n	8006e62 <LPS22HB_Set_FifoMode+0x52>

  tmp &= ~LPS22HB_FIFO_MODE_MASK;
 8006e34:	7bfb      	ldrb	r3, [r7, #15]
 8006e36:	f003 031f 	and.w	r3, r3, #31
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)fifomode;
 8006e3e:	7bfa      	ldrb	r2, [r7, #15]
 8006e40:	78fb      	ldrb	r3, [r7, #3]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	b2db      	uxtb	r3, r3
 8006e46:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8006e48:	f107 030f 	add.w	r3, r7, #15
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	2114      	movs	r1, #20
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7ff fc1e 	bl	8006692 <LPS22HB_WriteReg>
 8006e56:	4603      	mov	r3, r0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d001      	beq.n	8006e60 <LPS22HB_Set_FifoMode+0x50>
    return LPS22HB_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e000      	b.n	8006e62 <LPS22HB_Set_FifoMode+0x52>

  return LPS22HB_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <LPS22HB_Get_FifoMode>:
* @param  *handle Device handle.
* @param   buffer to empty with fifo mode tmp
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoMode(void *handle, LPS22HB_FifoMode_et* fifomode)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b084      	sub	sp, #16
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
 8006e72:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8006e74:	f107 030f 	add.w	r3, r7, #15
 8006e78:	2201      	movs	r2, #1
 8006e7a:	2114      	movs	r1, #20
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f7ff fbdd 	bl	800663c <LPS22HB_ReadReg>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d001      	beq.n	8006e8c <LPS22HB_Get_FifoMode+0x22>
    return LPS22HB_ERROR;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e008      	b.n	8006e9e <LPS22HB_Get_FifoMode+0x34>

  tmp &= LPS22HB_FIFO_MODE_MASK;
 8006e8c:	7bfb      	ldrb	r3, [r7, #15]
 8006e8e:	f023 031f 	bic.w	r3, r3, #31
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	73fb      	strb	r3, [r7, #15]
  *fifomode = (LPS22HB_FifoMode_et)tmp;
 8006e96:	7bfa      	ldrb	r2, [r7, #15]
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <LPS22HB_Set_FifoWatermarkLevel>:
* @param  *handle Device handle.
* @param    Watermark level value [0 31]
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Set_FifoWatermarkLevel(void *handle, uint8_t wtmlevel)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	460b      	mov	r3, r1
 8006eb0:	70fb      	strb	r3, [r7, #3]
  uint8_t tmp;

  LPS22HB_assert_param(IS_LPS22HB_WtmLevel(wtmlevel));

  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8006eb2:	f107 030f 	add.w	r3, r7, #15
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	2114      	movs	r1, #20
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7ff fbbe 	bl	800663c <LPS22HB_ReadReg>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d001      	beq.n	8006eca <LPS22HB_Set_FifoWatermarkLevel+0x24>
    return LPS22HB_ERROR;
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	e016      	b.n	8006ef8 <LPS22HB_Set_FifoWatermarkLevel+0x52>

  tmp &= ~LPS22HB_WTM_POINT_MASK;
 8006eca:	7bfb      	ldrb	r3, [r7, #15]
 8006ecc:	f023 031f 	bic.w	r3, r3, #31
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	73fb      	strb	r3, [r7, #15]
  tmp |= wtmlevel;
 8006ed4:	7bfa      	ldrb	r2, [r7, #15]
 8006ed6:	78fb      	ldrb	r3, [r7, #3]
 8006ed8:	4313      	orrs	r3, r2
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	73fb      	strb	r3, [r7, #15]

  if(LPS22HB_WriteReg(handle, LPS22HB_CTRL_FIFO_REG, 1, &tmp))
 8006ede:	f107 030f 	add.w	r3, r7, #15
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	2114      	movs	r1, #20
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f7ff fbd3 	bl	8006692 <LPS22HB_WriteReg>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <LPS22HB_Set_FifoWatermarkLevel+0x50>
    return LPS22HB_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e000      	b.n	8006ef8 <LPS22HB_Set_FifoWatermarkLevel+0x52>

  return LPS22HB_OK;
 8006ef6:	2300      	movs	r3, #0
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3710      	adds	r7, #16
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}

08006f00 <LPS22HB_Get_FifoWatermarkLevel>:
* @param  *handle Device handle.
* @param   buffer to empty with watermak level[0,31] value read from sensor
* @retval  Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoWatermarkLevel(void *handle, uint8_t *wtmlevel)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
 8006f08:	6039      	str	r1, [r7, #0]
  if(LPS22HB_ReadReg(handle, LPS22HB_CTRL_FIFO_REG, 1, wtmlevel))
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	2114      	movs	r1, #20
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f7ff fb93 	bl	800663c <LPS22HB_ReadReg>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d001      	beq.n	8006f20 <LPS22HB_Get_FifoWatermarkLevel+0x20>
    return LPS22HB_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e007      	b.n	8006f30 <LPS22HB_Get_FifoWatermarkLevel+0x30>

  *wtmlevel &= LPS22HB_WTM_POINT_MASK;
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	f003 031f 	and.w	r3, r3, #31
 8006f28:	b2da      	uxtb	r2, r3
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	701a      	strb	r2, [r3, #0]

  return LPS22HB_OK;
 8006f2e:	2300      	movs	r3, #0
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3708      	adds	r7, #8
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <LPS22HB_Get_FifoStatus>:
* @param  *handle Device handle.
* @param    Status Flag: FIFO_FTH,FIFO_EMPTY,FIFO_FULL,FIFO_OVR and level of the FIFO->FIFO_LEVEL
* @retval   Error Code [LPS22HB_ERROR, LPS22HB_OK]
*/
LPS22HB_Error_et LPS22HB_Get_FifoStatus(void *handle, LPS22HB_FifoStatus_st* status)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  if(LPS22HB_ReadReg(handle, LPS22HB_STATUS_FIFO_REG, 1, &tmp))
 8006f42:	f107 030f 	add.w	r3, r7, #15
 8006f46:	2201      	movs	r2, #1
 8006f48:	2126      	movs	r1, #38	; 0x26
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f7ff fb76 	bl	800663c <LPS22HB_ReadReg>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d001      	beq.n	8006f5a <LPS22HB_Get_FifoStatus+0x22>
    return LPS22HB_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e029      	b.n	8006fae <LPS22HB_Get_FifoStatus+0x76>

  status->FIFO_FTH = (uint8_t)((tmp & LPS22HB_FTH_FIFO_MASK) >> LPS22HB_FTH_FIFO_BIT);
 8006f5a:	7bfb      	ldrb	r3, [r7, #15]
 8006f5c:	09db      	lsrs	r3, r3, #7
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	711a      	strb	r2, [r3, #4]
  status->FIFO_OVR = (uint8_t)((tmp & LPS22HB_OVR_FIFO_MASK) >> LPS22HB_OVR_FIFO_BIT);
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
 8006f66:	119b      	asrs	r3, r3, #6
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	f003 0301 	and.w	r3, r3, #1
 8006f6e:	b2da      	uxtb	r2, r3
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	70da      	strb	r2, [r3, #3]
  status->FIFO_LEVEL = (uint8_t)(tmp & LPS22HB_LEVEL_FIFO_MASK);
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
 8006f76:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f7a:	b2da      	uxtb	r2, r3
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	701a      	strb	r2, [r3, #0]

  if(status->FIFO_LEVEL == LPS22HB_FIFO_EMPTY)
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d103      	bne.n	8006f90 <LPS22HB_Get_FifoStatus+0x58>
    status->FIFO_EMPTY = 0x01;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	705a      	strb	r2, [r3, #1]
 8006f8e:	e002      	b.n	8006f96 <LPS22HB_Get_FifoStatus+0x5e>
  else
    status->FIFO_EMPTY = 0x00;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	2200      	movs	r2, #0
 8006f94:	705a      	strb	r2, [r3, #1]

  if (status->FIFO_LEVEL == LPS22HB_FIFO_FULL)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	2b20      	cmp	r3, #32
 8006f9c:	d103      	bne.n	8006fa6 <LPS22HB_Get_FifoStatus+0x6e>
    status->FIFO_FULL = 0x01;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	2201      	movs	r2, #1
 8006fa2:	709a      	strb	r2, [r3, #2]
 8006fa4:	e002      	b.n	8006fac <LPS22HB_Get_FifoStatus+0x74>
  else
    status->FIFO_FULL = 0x00;
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	2200      	movs	r2, #0
 8006faa:	709a      	strb	r2, [r3, #2]


  return LPS22HB_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <LPS22HB_P_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Init( DrvContextTypeDef *handle )
{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b084      	sub	sp, #16
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isTempInitialized == 0)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	785b      	ldrb	r3, [r3, #1]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d108      	bne.n	8006fe2 <LPS22HB_P_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8006fd0:	68f9      	ldr	r1, [r7, #12]
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 fab2 	bl	800753c <LPS22HB_Initialize>
 8006fd8:	4603      	mov	r3, r0
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	d101      	bne.n	8006fe2 <LPS22HB_P_Init+0x2c>
    {
      return COMPONENT_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	e006      	b.n	8006ff0 <LPS22HB_P_Init+0x3a>
    }
  }

  comboData->isPressInitialized = 1;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 8006fee:	2300      	movs	r3, #0
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <LPS22HB_P_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_DeInit( DrvContextTypeDef *handle )
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB temperature sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isTempInitialized == 0)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	785b      	ldrb	r3, [r3, #1]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d107      	bne.n	8007022 <LPS22HB_P_DeInit+0x2a>
  {
    if(LPS22HB_P_Sensor_Disable(handle) == COMPONENT_ERROR)
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f000 f838 	bl	8007088 <LPS22HB_P_Sensor_Disable>
 8007018:	4603      	mov	r3, r0
 800701a:	2b01      	cmp	r3, #1
 800701c:	d101      	bne.n	8007022 <LPS22HB_P_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e006      	b.n	8007030 <LPS22HB_P_DeInit+0x38>
    }
  }

  comboData->isPressInitialized = 0;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	2200      	movs	r2, #0
 8007026:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2200      	movs	r2, #0
 800702c:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3710      	adds	r7, #16
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}

08007038 <LPS22HB_P_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Enable( DrvContextTypeDef *handle )
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b084      	sub	sp, #16
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	799b      	ldrb	r3, [r3, #6]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d101      	bne.n	8007056 <LPS22HB_P_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8007052:	2300      	movs	r3, #0
 8007054:	e014      	b.n	8007080 <LPS22HB_P_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	edd3 7a01 	vldr	s15, [r3, #4]
 800705c:	68f9      	ldr	r1, [r7, #12]
 800705e:	eeb0 0a67 	vmov.f32	s0, s15
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 fc1a 	bl	800789c <LPS22HB_Set_ODR_Value_When_Enabled>
 8007068:	4603      	mov	r3, r0
 800706a:	2b01      	cmp	r3, #1
 800706c:	d101      	bne.n	8007072 <LPS22HB_P_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e006      	b.n	8007080 <LPS22HB_P_Sensor_Enable+0x48>
  }

  comboData->isPressEnabled = 1;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2201      	movs	r2, #1
 8007076:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 1;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <LPS22HB_P_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Sensor_Disable( DrvContextTypeDef *handle )
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	799b      	ldrb	r3, [r3, #6]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d101      	bne.n	80070a6 <LPS22HB_P_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 80070a2:	2300      	movs	r3, #0
 80070a4:	e013      	b.n	80070ce <LPS22HB_P_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB temperature sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isTempEnabled == 0)
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	78db      	ldrb	r3, [r3, #3]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d108      	bne.n	80070c0 <LPS22HB_P_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 80070ae:	2100      	movs	r1, #0
 80070b0:	6878      	ldr	r0, [r7, #4]
 80070b2:	f7ff fb5b 	bl	800676c <LPS22HB_Set_Odr>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d101      	bne.n	80070c0 <LPS22HB_P_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 80070bc:	2301      	movs	r3, #1
 80070be:	e006      	b.n	80070ce <LPS22HB_P_Sensor_Disable+0x46>
    }
  }

  comboData->isPressEnabled = 0;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	2200      	movs	r2, #0
 80070c4:	709a      	strb	r2, [r3, #2]

  handle->isEnabled = 0;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2200      	movs	r2, #0
 80070ca:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <LPS22HB_P_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b082      	sub	sp, #8
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
 80070de:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 80070e0:	6839      	ldr	r1, [r7, #0]
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f000 fa8a 	bl	80075fc <LPS22HB_Get_WhoAmI>
 80070e8:	4603      	mov	r3, r0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3708      	adds	r7, #8
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <LPS22HB_P_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b082      	sub	sp, #8
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f000 fa91 	bl	8007622 <LPS22HB_Check_WhoAmI>
 8007100:	4603      	mov	r3, r0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <LPS22HB_P_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b082      	sub	sp, #8
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
 8007112:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Press( handle, pressure );
 8007114:	6839      	ldr	r1, [r7, #0]
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f000 faa0 	bl	800765c <LPS22HB_Get_Press>
 800711c:	4603      	mov	r3, r0
}
 800711e:	4618      	mov	r0, r3
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <LPS22HB_P_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b082      	sub	sp, #8
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
 800712e:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 8007130:	6839      	ldr	r1, [r7, #0]
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 fadc 	bl	80076f0 <LPS22HB_Get_ODR>
 8007138:	4603      	mov	r3, r0
}
 800713a:	4618      	mov	r0, r3
 800713c:	3708      	adds	r7, #8
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <LPS22HB_P_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8007142:	b580      	push	{r7, lr}
 8007144:	b084      	sub	sp, #16
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
 800714a:	460b      	mov	r3, r1
 800714c:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	689b      	ldr	r3, [r3, #8]
 8007152:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	799b      	ldrb	r3, [r3, #6]
 800715c:	2b01      	cmp	r3, #1
 800715e:	d10a      	bne.n	8007176 <LPS22HB_P_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007160:	78fb      	ldrb	r3, [r7, #3]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	4619      	mov	r1, r3
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 fb16 	bl	8007798 <LPS22HB_Set_ODR_When_Enabled>
 800716c:	4603      	mov	r3, r0
 800716e:	2b01      	cmp	r3, #1
 8007170:	d10c      	bne.n	800718c <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007172:	2301      	movs	r3, #1
 8007174:	e00b      	b.n	800718e <LPS22HB_P_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007176:	78fb      	ldrb	r3, [r7, #3]
 8007178:	68fa      	ldr	r2, [r7, #12]
 800717a:	4619      	mov	r1, r3
 800717c:	6878      	ldr	r0, [r7, #4]
 800717e:	f000 fb4f 	bl	8007820 <LPS22HB_Set_ODR_When_Disabled>
 8007182:	4603      	mov	r3, r0
 8007184:	2b01      	cmp	r3, #1
 8007186:	d101      	bne.n	800718c <LPS22HB_P_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e000      	b.n	800718e <LPS22HB_P_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}

08007196 <LPS22HB_P_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8007196:	b580      	push	{r7, lr}
 8007198:	b084      	sub	sp, #16
 800719a:	af00      	add	r7, sp, #0
 800719c:	6078      	str	r0, [r7, #4]
 800719e:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_P_Data_t *)(((PRESSURE_Data_t *)(
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	799b      	ldrb	r3, [r3, #6]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d10a      	bne.n	80071ca <LPS22HB_P_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 80071b4:	68f9      	ldr	r1, [r7, #12]
 80071b6:	ed97 0a00 	vldr	s0, [r7]
 80071ba:	6878      	ldr	r0, [r7, #4]
 80071bc:	f000 fb6e 	bl	800789c <LPS22HB_Set_ODR_Value_When_Enabled>
 80071c0:	4603      	mov	r3, r0
 80071c2:	2b01      	cmp	r3, #1
 80071c4:	d10c      	bne.n	80071e0 <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e00b      	b.n	80071e2 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 80071ca:	68f9      	ldr	r1, [r7, #12]
 80071cc:	ed97 0a00 	vldr	s0, [r7]
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 fbb5 	bl	8007940 <LPS22HB_Set_ODR_Value_When_Disabled>
 80071d6:	4603      	mov	r3, r0
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d101      	bne.n	80071e0 <LPS22HB_P_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 80071dc:	2301      	movs	r3, #1
 80071de:	e000      	b.n	80071e2 <LPS22HB_P_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 80071e0:	2300      	movs	r3, #0
}
 80071e2:	4618      	mov	r0, r3
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}

080071ea <LPS22HB_P_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80071ea:	b580      	push	{r7, lr}
 80071ec:	b084      	sub	sp, #16
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	60f8      	str	r0, [r7, #12]
 80071f2:	460b      	mov	r3, r1
 80071f4:	607a      	str	r2, [r7, #4]
 80071f6:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80071f8:	7afb      	ldrb	r3, [r7, #11]
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	4619      	mov	r1, r3
 80071fe:	68f8      	ldr	r0, [r7, #12]
 8007200:	f000 fbe6 	bl	80079d0 <LPS22HB_Read_Reg>
 8007204:	4603      	mov	r3, r0
 8007206:	2b01      	cmp	r3, #1
 8007208:	d101      	bne.n	800720e <LPS22HB_P_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e000      	b.n	8007210 <LPS22HB_P_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800720e:	2300      	movs	r3, #0
}
 8007210:	4618      	mov	r0, r3
 8007212:	3710      	adds	r7, #16
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}

08007218 <LPS22HB_P_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
 8007220:	460b      	mov	r3, r1
 8007222:	70fb      	strb	r3, [r7, #3]
 8007224:	4613      	mov	r3, r2
 8007226:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 8007228:	78ba      	ldrb	r2, [r7, #2]
 800722a:	78fb      	ldrb	r3, [r7, #3]
 800722c:	4619      	mov	r1, r3
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f000 fbe5 	bl	80079fe <LPS22HB_Write_Reg>
 8007234:	4603      	mov	r3, r0
 8007236:	2b01      	cmp	r3, #1
 8007238:	d101      	bne.n	800723e <LPS22HB_P_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	e000      	b.n	8007240 <LPS22HB_P_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800723e:	2300      	movs	r3, #0
}
 8007240:	4618      	mov	r0, r3
 8007242:	3708      	adds	r7, #8
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <LPS22HB_P_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_P_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8007252:	f107 030c 	add.w	r3, r7, #12
 8007256:	4619      	mov	r1, r3
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f7ff fd07 	bl	8006c6c <LPS22HB_Get_DataStatus>
 800725e:	4603      	mov	r3, r0
 8007260:	2b01      	cmp	r3, #1
 8007262:	d101      	bne.n	8007268 <LPS22HB_P_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e003      	b.n	8007270 <LPS22HB_P_Get_DRDY_Status+0x28>
  }

  *status = status_raw.PressDataAvailable;
 8007268:	7b7a      	ldrb	r2, [r7, #13]
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3710      	adds	r7, #16
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <LPS22HB_T_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Init( DrvContextTypeDef *handle )
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the initialize function, if not call initialize function */
  if(comboData->isPressInitialized == 0)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	781b      	ldrb	r3, [r3, #0]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d108      	bne.n	80072a4 <LPS22HB_T_Init+0x2c>
  {
    if(LPS22HB_Initialize(handle, comboData) == COMPONENT_ERROR)
 8007292:	68f9      	ldr	r1, [r7, #12]
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f000 f951 	bl	800753c <LPS22HB_Initialize>
 800729a:	4603      	mov	r3, r0
 800729c:	2b01      	cmp	r3, #1
 800729e:	d101      	bne.n	80072a4 <LPS22HB_T_Init+0x2c>
    {
      return COMPONENT_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e006      	b.n	80072b2 <LPS22HB_T_Init+0x3a>
    }
  }

  comboData->isTempInitialized = 1;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2201      	movs	r2, #1
 80072a8:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2201      	movs	r2, #1
 80072ae:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}

080072ba <LPS22HB_T_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_DeInit( DrvContextTypeDef *handle )
{
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b084      	sub	sp, #16
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	60fb      	str	r3, [r7, #12]

  /* Check if the LPS22HB pressure sensor is already initialized. */
  /* If yes, skip the deinitialize function, if not call deinitialize function */
  if(comboData->isPressInitialized == 0)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d107      	bne.n	80072e4 <LPS22HB_T_DeInit+0x2a>
  {
    if(LPS22HB_T_Sensor_Disable(handle) == COMPONENT_ERROR)
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	f000 f838 	bl	800734a <LPS22HB_T_Sensor_Disable>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d101      	bne.n	80072e4 <LPS22HB_T_DeInit+0x2a>
    {
      return COMPONENT_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	e006      	b.n	80072f2 <LPS22HB_T_DeInit+0x38>
    }
  }

  comboData->isTempInitialized = 0;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3710      	adds	r7, #16
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}

080072fa <LPS22HB_T_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Enable( DrvContextTypeDef *handle )
{
 80072fa:	b580      	push	{r7, lr}
 80072fc:	b084      	sub	sp, #16
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	689b      	ldr	r3, [r3, #8]
 8007306:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	799b      	ldrb	r3, [r3, #6]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d101      	bne.n	8007318 <LPS22HB_T_Sensor_Enable+0x1e>
  {
    return COMPONENT_OK;
 8007314:	2300      	movs	r3, #0
 8007316:	e014      	b.n	8007342 <LPS22HB_T_Sensor_Enable+0x48>
  }

  if(LPS22HB_Set_ODR_Value_When_Enabled(handle, comboData->Last_ODR, comboData) == COMPONENT_ERROR)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	edd3 7a01 	vldr	s15, [r3, #4]
 800731e:	68f9      	ldr	r1, [r7, #12]
 8007320:	eeb0 0a67 	vmov.f32	s0, s15
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 fab9 	bl	800789c <LPS22HB_Set_ODR_Value_When_Enabled>
 800732a:	4603      	mov	r3, r0
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <LPS22HB_T_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	e006      	b.n	8007342 <LPS22HB_T_Sensor_Enable+0x48>
  }

  comboData->isTempEnabled = 1;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	2201      	movs	r2, #1
 8007338:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 1;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2201      	movs	r2, #1
 800733e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8007340:	2300      	movs	r3, #0
}
 8007342:	4618      	mov	r0, r3
 8007344:	3710      	adds	r7, #16
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <LPS22HB_T_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Sensor_Disable( DrvContextTypeDef *handle )
{
 800734a:	b580      	push	{r7, lr}
 800734c:	b084      	sub	sp, #16
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	60fb      	str	r3, [r7, #12]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	799b      	ldrb	r3, [r3, #6]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d101      	bne.n	8007368 <LPS22HB_T_Sensor_Disable+0x1e>
  {
    return COMPONENT_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	e013      	b.n	8007390 <LPS22HB_T_Sensor_Disable+0x46>
  }

  /* Check if the LPS22HB pressure sensor is still enable. */
  /* If yes, skip the disable function, if not call disable function */
  if(comboData->isPressEnabled == 0)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	789b      	ldrb	r3, [r3, #2]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d108      	bne.n	8007382 <LPS22HB_T_Sensor_Disable+0x38>
  {
    /* Power down the device */
    if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007370:	2100      	movs	r1, #0
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f7ff f9fa 	bl	800676c <LPS22HB_Set_Odr>
 8007378:	4603      	mov	r3, r0
 800737a:	2b01      	cmp	r3, #1
 800737c:	d101      	bne.n	8007382 <LPS22HB_T_Sensor_Disable+0x38>
    {
      return COMPONENT_ERROR;
 800737e:	2301      	movs	r3, #1
 8007380:	e006      	b.n	8007390 <LPS22HB_T_Sensor_Disable+0x46>
    }
  }

  comboData->isTempEnabled = 0;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2200      	movs	r2, #0
 8007386:	70da      	strb	r2, [r3, #3]

  handle->isEnabled = 0;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3710      	adds	r7, #16
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}

08007398 <LPS22HB_T_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_WhoAmI( handle, who_am_i );
 80073a2:	6839      	ldr	r1, [r7, #0]
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f929 	bl	80075fc <LPS22HB_Get_WhoAmI>
 80073aa:	4603      	mov	r3, r0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3708      	adds	r7, #8
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <LPS22HB_T_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Check_WhoAmI( DrvContextTypeDef *handle )
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b082      	sub	sp, #8
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]

  return LPS22HB_Check_WhoAmI( handle );
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 f930 	bl	8007622 <LPS22HB_Check_WhoAmI>
 80073c2:	4603      	mov	r3, r0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	3708      	adds	r7, #8
 80073c8:	46bd      	mov	sp, r7
 80073ca:	bd80      	pop	{r7, pc}

080073cc <LPS22HB_T_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b082      	sub	sp, #8
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_Temp( handle, temperature );
 80073d6:	6839      	ldr	r1, [r7, #0]
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 f965 	bl	80076a8 <LPS22HB_Get_Temp>
 80073de:	4603      	mov	r3, r0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <LPS22HB_T_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	6039      	str	r1, [r7, #0]

  return LPS22HB_Get_ODR( handle, odr );
 80073f2:	6839      	ldr	r1, [r7, #0]
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f000 f97b 	bl	80076f0 <LPS22HB_Get_ODR>
 80073fa:	4603      	mov	r3, r0
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3708      	adds	r7, #8
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}

08007404 <LPS22HB_T_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b084      	sub	sp, #16
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	460b      	mov	r3, r1
 800740e:	70fb      	strb	r3, [r7, #3]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	689b      	ldr	r3, [r3, #8]
 8007414:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	799b      	ldrb	r3, [r3, #6]
 800741e:	2b01      	cmp	r3, #1
 8007420:	d10a      	bne.n	8007438 <LPS22HB_T_Set_ODR+0x34>
  {
    if(LPS22HB_Set_ODR_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007422:	78fb      	ldrb	r3, [r7, #3]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	4619      	mov	r1, r3
 8007428:	6878      	ldr	r0, [r7, #4]
 800742a:	f000 f9b5 	bl	8007798 <LPS22HB_Set_ODR_When_Enabled>
 800742e:	4603      	mov	r3, r0
 8007430:	2b01      	cmp	r3, #1
 8007432:	d10c      	bne.n	800744e <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e00b      	b.n	8007450 <LPS22HB_T_Set_ODR+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007438:	78fb      	ldrb	r3, [r7, #3]
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	4619      	mov	r1, r3
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f9ee 	bl	8007820 <LPS22HB_Set_ODR_When_Disabled>
 8007444:	4603      	mov	r3, r0
 8007446:	2b01      	cmp	r3, #1
 8007448:	d101      	bne.n	800744e <LPS22HB_T_Set_ODR+0x4a>
    {
      return COMPONENT_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e000      	b.n	8007450 <LPS22HB_T_Set_ODR+0x4c>
    }
  }

  return COMPONENT_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <LPS22HB_T_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	ed87 0a00 	vstr	s0, [r7]

  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
                                       handle->pData))->pComponentData))->comboData;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	681b      	ldr	r3, [r3, #0]
  LPS22HB_Combo_Data_t *comboData = ((LPS22HB_T_Data_t *)(((TEMPERATURE_Data_t *)(
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	60fb      	str	r3, [r7, #12]

  if(handle->isEnabled == 1)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	799b      	ldrb	r3, [r3, #6]
 8007472:	2b01      	cmp	r3, #1
 8007474:	d10a      	bne.n	800748c <LPS22HB_T_Set_ODR_Value+0x34>
  {
    if(LPS22HB_Set_ODR_Value_When_Enabled(handle, odr, comboData) == COMPONENT_ERROR)
 8007476:	68f9      	ldr	r1, [r7, #12]
 8007478:	ed97 0a00 	vldr	s0, [r7]
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 fa0d 	bl	800789c <LPS22HB_Set_ODR_Value_When_Enabled>
 8007482:	4603      	mov	r3, r0
 8007484:	2b01      	cmp	r3, #1
 8007486:	d10c      	bne.n	80074a2 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e00b      	b.n	80074a4 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }
  else
  {
    if(LPS22HB_Set_ODR_Value_When_Disabled(handle, odr, comboData) == COMPONENT_ERROR)
 800748c:	68f9      	ldr	r1, [r7, #12]
 800748e:	ed97 0a00 	vldr	s0, [r7]
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fa54 	bl	8007940 <LPS22HB_Set_ODR_Value_When_Disabled>
 8007498:	4603      	mov	r3, r0
 800749a:	2b01      	cmp	r3, #1
 800749c:	d101      	bne.n	80074a2 <LPS22HB_T_Set_ODR_Value+0x4a>
    {
      return COMPONENT_ERROR;
 800749e:	2301      	movs	r3, #1
 80074a0:	e000      	b.n	80074a4 <LPS22HB_T_Set_ODR_Value+0x4c>
    }
  }

  return COMPONENT_OK;
 80074a2:	2300      	movs	r3, #0
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3710      	adds	r7, #16
 80074a8:	46bd      	mov	sp, r7
 80074aa:	bd80      	pop	{r7, pc}

080074ac <LPS22HB_T_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	460b      	mov	r3, r1
 80074b6:	607a      	str	r2, [r7, #4]
 80074b8:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80074ba:	7afb      	ldrb	r3, [r7, #11]
 80074bc:	687a      	ldr	r2, [r7, #4]
 80074be:	4619      	mov	r1, r3
 80074c0:	68f8      	ldr	r0, [r7, #12]
 80074c2:	f000 fa85 	bl	80079d0 <LPS22HB_Read_Reg>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d101      	bne.n	80074d0 <LPS22HB_T_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	e000      	b.n	80074d2 <LPS22HB_T_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80074d0:	2300      	movs	r3, #0
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}

080074da <LPS22HB_T_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b082      	sub	sp, #8
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
 80074e2:	460b      	mov	r3, r1
 80074e4:	70fb      	strb	r3, [r7, #3]
 80074e6:	4613      	mov	r3, r2
 80074e8:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 80074ea:	78ba      	ldrb	r2, [r7, #2]
 80074ec:	78fb      	ldrb	r3, [r7, #3]
 80074ee:	4619      	mov	r1, r3
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 fa84 	bl	80079fe <LPS22HB_Write_Reg>
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d101      	bne.n	8007500 <LPS22HB_T_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 80074fc:	2301      	movs	r3, #1
 80074fe:	e000      	b.n	8007502 <LPS22HB_T_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3708      	adds	r7, #8
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <LPS22HB_T_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_T_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
 8007512:	6039      	str	r1, [r7, #0]

  LPS22HB_DataStatus_st status_raw;

  if ( LPS22HB_Get_DataStatus( (void *)handle, &status_raw ) == LPS22HB_ERROR )
 8007514:	f107 030c 	add.w	r3, r7, #12
 8007518:	4619      	mov	r1, r3
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f7ff fba6 	bl	8006c6c <LPS22HB_Get_DataStatus>
 8007520:	4603      	mov	r3, r0
 8007522:	2b01      	cmp	r3, #1
 8007524:	d101      	bne.n	800752a <LPS22HB_T_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007526:	2301      	movs	r3, #1
 8007528:	e003      	b.n	8007532 <LPS22HB_T_Get_DRDY_Status+0x28>
  }

  *status = status_raw.TempDataAvailable;
 800752a:	7b3a      	ldrb	r2, [r7, #12]
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3710      	adds	r7, #16
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
	...

0800753c <LPS22HB_Initialize>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Initialize( DrvContextTypeDef *handle, LPS22HB_Combo_Data_t *combo )
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	6039      	str	r1, [r7, #0]
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 8007546:	2101      	movs	r1, #1
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f7ff f9e3 	bl	8006914 <LPS22HB_Set_SpiInterface>
 800754e:	4603      	mov	r3, r0
 8007550:	2b01      	cmp	r3, #1
 8007552:	d101      	bne.n	8007558 <LPS22HB_Initialize+0x1c>
  {
    return COMPONENT_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e04a      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  if ( LPS22HB_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f862 	bl	8007622 <LPS22HB_Check_WhoAmI>
 800755e:	4603      	mov	r3, r0
 8007560:	2b01      	cmp	r3, #1
 8007562:	d101      	bne.n	8007568 <LPS22HB_Initialize+0x2c>
  {
    return COMPONENT_ERROR;
 8007564:	2301      	movs	r3, #1
 8007566:	e042      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  combo->Last_ODR = 25.0f;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	4a23      	ldr	r2, [pc, #140]	; (80075f8 <LPS22HB_Initialize+0xbc>)
 800756c:	605a      	str	r2, [r3, #4]

  /* Set Power mode */
  if ( LPS22HB_Set_PowerMode( (void *)handle, LPS22HB_LowPower) == LPS22HB_ERROR )
 800756e:	2101      	movs	r1, #1
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f7ff f8ce 	bl	8006712 <LPS22HB_Set_PowerMode>
 8007576:	4603      	mov	r3, r0
 8007578:	2b01      	cmp	r3, #1
 800757a:	d101      	bne.n	8007580 <LPS22HB_Initialize+0x44>
  {
    return COMPONENT_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	e036      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  /* Power down the device */
  if ( LPS22HB_Set_Odr( (void *)handle, LPS22HB_ODR_ONE_SHOT ) == LPS22HB_ERROR )
 8007580:	2100      	movs	r1, #0
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f7ff f8f2 	bl	800676c <LPS22HB_Set_Odr>
 8007588:	4603      	mov	r3, r0
 800758a:	2b01      	cmp	r3, #1
 800758c:	d101      	bne.n	8007592 <LPS22HB_Initialize+0x56>
  {
    return COMPONENT_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e02d      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  /* Disable low-pass filter on LPS22HB pressure data */
  if( LPS22HB_Set_LowPassFilter( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 8007592:	2100      	movs	r1, #0
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f7ff f932 	bl	80067fe <LPS22HB_Set_LowPassFilter>
 800759a:	4603      	mov	r3, r0
 800759c:	2b01      	cmp	r3, #1
 800759e:	d101      	bne.n	80075a4 <LPS22HB_Initialize+0x68>
  {
    return COMPONENT_ERROR;
 80075a0:	2301      	movs	r3, #1
 80075a2:	e024      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  /* Set low-pass filter cutoff configuration*/
  if( LPS22HB_Set_LowPassFilterCutoff( (void *)handle, LPS22HB_ODR_9) == LPS22HB_ERROR )
 80075a4:	2100      	movs	r1, #0
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f7ff f95a 	bl	8006860 <LPS22HB_Set_LowPassFilterCutoff>
 80075ac:	4603      	mov	r3, r0
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d101      	bne.n	80075b6 <LPS22HB_Initialize+0x7a>
  {
    return COMPONENT_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e01b      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  /* Set block data update mode */
  if ( LPS22HB_Set_Bdu( (void *)handle, LPS22HB_BDU_NO_UPDATE ) == LPS22HB_ERROR )
 80075b6:	2102      	movs	r1, #2
 80075b8:	6878      	ldr	r0, [r7, #4]
 80075ba:	f7ff f97e 	bl	80068ba <LPS22HB_Set_Bdu>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <LPS22HB_Initialize+0x8c>
  {
    return COMPONENT_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e012      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  /* Disable automatic increment for multi-byte read/write */
  if( LPS22HB_Set_AutomaticIncrementRegAddress( (void *)handle, LPS22HB_DISABLE) == LPS22HB_ERROR )
 80075c8:	2100      	movs	r1, #0
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7ff fa57 	bl	8006a7e <LPS22HB_Set_AutomaticIncrementRegAddress>
 80075d0:	4603      	mov	r3, r0
 80075d2:	2b01      	cmp	r3, #1
 80075d4:	d101      	bne.n	80075da <LPS22HB_Initialize+0x9e>
  {
    return COMPONENT_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e009      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }
  
  if( LPS22HB_Set_SpiInterface((void *)handle, LPS22HB_SPI_3_WIRE) == LPS22HB_ERROR )
 80075da:	2101      	movs	r1, #1
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f7ff f999 	bl	8006914 <LPS22HB_Set_SpiInterface>
 80075e2:	4603      	mov	r3, r0
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d101      	bne.n	80075ec <LPS22HB_Initialize+0xb0>
  {
    return COMPONENT_ERROR;
 80075e8:	2301      	movs	r3, #1
 80075ea:	e000      	b.n	80075ee <LPS22HB_Initialize+0xb2>
  }

  return COMPONENT_OK;
 80075ec:	2300      	movs	r3, #0
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3708      	adds	r7, #8
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}
 80075f6:	bf00      	nop
 80075f8:	41c80000 	.word	0x41c80000

080075fc <LPS22HB_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b082      	sub	sp, #8
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LPS22HB_Get_DeviceID( (void *)handle, who_am_i ) == LPS22HB_ERROR )
 8007606:	6839      	ldr	r1, [r7, #0]
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f7ff f86d 	bl	80066e8 <LPS22HB_Get_DeviceID>
 800760e:	4603      	mov	r3, r0
 8007610:	2b01      	cmp	r3, #1
 8007612:	d101      	bne.n	8007618 <LPS22HB_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e000      	b.n	800761a <LPS22HB_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3708      	adds	r7, #8
 800761e:	46bd      	mov	sp, r7
 8007620:	bd80      	pop	{r7, pc}

08007622 <LPS22HB_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Check_WhoAmI( DrvContextTypeDef *handle )
{
 8007622:	b580      	push	{r7, lr}
 8007624:	b084      	sub	sp, #16
 8007626:	af00      	add	r7, sp, #0
 8007628:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800762a:	2300      	movs	r3, #0
 800762c:	73fb      	strb	r3, [r7, #15]

  if ( LPS22HB_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800762e:	f107 030f 	add.w	r3, r7, #15
 8007632:	4619      	mov	r1, r3
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7ff ffe1 	bl	80075fc <LPS22HB_Get_WhoAmI>
 800763a:	4603      	mov	r3, r0
 800763c:	2b01      	cmp	r3, #1
 800763e:	d101      	bne.n	8007644 <LPS22HB_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e007      	b.n	8007654 <LPS22HB_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	781a      	ldrb	r2, [r3, #0]
 8007648:	7bfb      	ldrb	r3, [r7, #15]
 800764a:	429a      	cmp	r2, r3
 800764c:	d001      	beq.n	8007652 <LPS22HB_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800764e:	2301      	movs	r3, #1
 8007650:	e000      	b.n	8007654 <LPS22HB_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <LPS22HB_Get_Press>:
 * @param pressure pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Press( DrvContextTypeDef *handle, float *pressure )
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
 8007664:	6039      	str	r1, [r7, #0]

  int32_t int32data = 0;
 8007666:	2300      	movs	r3, #0
 8007668:	60fb      	str	r3, [r7, #12]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Pressure( (void *)handle, &int32data ) == LPS22HB_ERROR )
 800766a:	f107 030c 	add.w	r3, r7, #12
 800766e:	4619      	mov	r1, r3
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f7ff fb67 	bl	8006d44 <LPS22HB_Get_Pressure>
 8007676:	4603      	mov	r3, r0
 8007678:	2b01      	cmp	r3, #1
 800767a:	d101      	bne.n	8007680 <LPS22HB_Get_Press+0x24>
  {
    return COMPONENT_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	e00c      	b.n	800769a <LPS22HB_Get_Press+0x3e>
  }

  *pressure = ( float )int32data / 100.0f;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	ee07 3a90 	vmov	s15, r3
 8007686:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800768a:	eddf 6a06 	vldr	s13, [pc, #24]	; 80076a4 <LPS22HB_Get_Press+0x48>
 800768e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}
 80076a2:	bf00      	nop
 80076a4:	42c80000 	.word	0x42c80000

080076a8 <LPS22HB_Get_Temp>:
 * @param temperature pointer where the value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_Temp( DrvContextTypeDef *handle, float *temperature )
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]

  int16_t int16data = 0;
 80076b2:	2300      	movs	r3, #0
 80076b4:	81fb      	strh	r3, [r7, #14]

  /* Read data from LPS22HB. */
  if ( LPS22HB_Get_Temperature( (void *)handle, &int16data ) == LPS22HB_ERROR )
 80076b6:	f107 030e 	add.w	r3, r7, #14
 80076ba:	4619      	mov	r1, r3
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f7ff fb85 	bl	8006dcc <LPS22HB_Get_Temperature>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d101      	bne.n	80076cc <LPS22HB_Get_Temp+0x24>
  {
    return COMPONENT_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	e00d      	b.n	80076e8 <LPS22HB_Get_Temp+0x40>
  }

  *temperature = ( float )int16data / 10.0f;
 80076cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80076d0:	ee07 3a90 	vmov	s15, r3
 80076d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80076d8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80076dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	edc3 7a00 	vstr	s15, [r3]

  return COMPONENT_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3710      	adds	r7, #16
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <LPS22HB_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]

  LPS22HB_Odr_et odr_low_level;

  if ( LPS22HB_Get_Odr( (void *)handle, &odr_low_level ) == LPS22HB_ERROR )
 80076fa:	f107 030f 	add.w	r3, r7, #15
 80076fe:	4619      	mov	r1, r3
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f7ff f860 	bl	80067c6 <LPS22HB_Get_Odr>
 8007706:	4603      	mov	r3, r0
 8007708:	2b01      	cmp	r3, #1
 800770a:	d101      	bne.n	8007710 <LPS22HB_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e035      	b.n	800777c <LPS22HB_Get_ODR+0x8c>
  }

  switch( odr_low_level )
 8007710:	7bfb      	ldrb	r3, [r7, #15]
 8007712:	2b50      	cmp	r3, #80	; 0x50
 8007714:	d028      	beq.n	8007768 <LPS22HB_Get_ODR+0x78>
 8007716:	2b50      	cmp	r3, #80	; 0x50
 8007718:	dc2a      	bgt.n	8007770 <LPS22HB_Get_ODR+0x80>
 800771a:	2b40      	cmp	r3, #64	; 0x40
 800771c:	d020      	beq.n	8007760 <LPS22HB_Get_ODR+0x70>
 800771e:	2b40      	cmp	r3, #64	; 0x40
 8007720:	dc26      	bgt.n	8007770 <LPS22HB_Get_ODR+0x80>
 8007722:	2b30      	cmp	r3, #48	; 0x30
 8007724:	d018      	beq.n	8007758 <LPS22HB_Get_ODR+0x68>
 8007726:	2b30      	cmp	r3, #48	; 0x30
 8007728:	dc22      	bgt.n	8007770 <LPS22HB_Get_ODR+0x80>
 800772a:	2b20      	cmp	r3, #32
 800772c:	d010      	beq.n	8007750 <LPS22HB_Get_ODR+0x60>
 800772e:	2b20      	cmp	r3, #32
 8007730:	dc1e      	bgt.n	8007770 <LPS22HB_Get_ODR+0x80>
 8007732:	2b00      	cmp	r3, #0
 8007734:	d002      	beq.n	800773c <LPS22HB_Get_ODR+0x4c>
 8007736:	2b10      	cmp	r3, #16
 8007738:	d005      	beq.n	8007746 <LPS22HB_Get_ODR+0x56>
 800773a:	e019      	b.n	8007770 <LPS22HB_Get_ODR+0x80>
  {
    case LPS22HB_ODR_ONE_SHOT:
      *odr = 0.0f;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	f04f 0200 	mov.w	r2, #0
 8007742:	601a      	str	r2, [r3, #0]
      break;
 8007744:	e019      	b.n	800777a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_1HZ:
      *odr = 1.0f;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800774c:	601a      	str	r2, [r3, #0]
      break;
 800774e:	e014      	b.n	800777a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_10HZ:
      *odr = 10.0f;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	4a0c      	ldr	r2, [pc, #48]	; (8007784 <LPS22HB_Get_ODR+0x94>)
 8007754:	601a      	str	r2, [r3, #0]
      break;
 8007756:	e010      	b.n	800777a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_25HZ:
      *odr = 25.0f;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	4a0b      	ldr	r2, [pc, #44]	; (8007788 <LPS22HB_Get_ODR+0x98>)
 800775c:	601a      	str	r2, [r3, #0]
      break;
 800775e:	e00c      	b.n	800777a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_50HZ:
      *odr = 50.0f;
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	4a0a      	ldr	r2, [pc, #40]	; (800778c <LPS22HB_Get_ODR+0x9c>)
 8007764:	601a      	str	r2, [r3, #0]
      break;
 8007766:	e008      	b.n	800777a <LPS22HB_Get_ODR+0x8a>
    case LPS22HB_ODR_75HZ:
      *odr = 75.0f;
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	4a09      	ldr	r2, [pc, #36]	; (8007790 <LPS22HB_Get_ODR+0xa0>)
 800776c:	601a      	str	r2, [r3, #0]
      break;
 800776e:	e004      	b.n	800777a <LPS22HB_Get_ODR+0x8a>
    default:
      *odr = -1.0f;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	4a08      	ldr	r2, [pc, #32]	; (8007794 <LPS22HB_Get_ODR+0xa4>)
 8007774:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e000      	b.n	800777c <LPS22HB_Get_ODR+0x8c>
  }

  return COMPONENT_OK;
 800777a:	2300      	movs	r3, #0
}
 800777c:	4618      	mov	r0, r3
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	41200000 	.word	0x41200000
 8007788:	41c80000 	.word	0x41c80000
 800778c:	42480000 	.word	0x42480000
 8007790:	42960000 	.word	0x42960000
 8007794:	bf800000 	.word	0xbf800000

08007798 <LPS22HB_Set_ODR_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b086      	sub	sp, #24
 800779c:	af00      	add	r7, sp, #0
 800779e:	60f8      	str	r0, [r7, #12]
 80077a0:	460b      	mov	r3, r1
 80077a2:	607a      	str	r2, [r7, #4]
 80077a4:	72fb      	strb	r3, [r7, #11]

  LPS22HB_Odr_et new_odr;

  switch( odr )
 80077a6:	7afb      	ldrb	r3, [r7, #11]
 80077a8:	2b04      	cmp	r3, #4
 80077aa:	d81c      	bhi.n	80077e6 <LPS22HB_Set_ODR_When_Enabled+0x4e>
 80077ac:	a201      	add	r2, pc, #4	; (adr r2, 80077b4 <LPS22HB_Set_ODR_When_Enabled+0x1c>)
 80077ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b2:	bf00      	nop
 80077b4:	080077c9 	.word	0x080077c9
 80077b8:	080077cf 	.word	0x080077cf
 80077bc:	080077d5 	.word	0x080077d5
 80077c0:	080077db 	.word	0x080077db
 80077c4:	080077e1 	.word	0x080077e1
  {
    case ODR_LOW:
      new_odr = LPS22HB_ODR_1HZ;
 80077c8:	2310      	movs	r3, #16
 80077ca:	75fb      	strb	r3, [r7, #23]
      break;
 80077cc:	e00d      	b.n	80077ea <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_LOW:
      new_odr = LPS22HB_ODR_10HZ;
 80077ce:	2320      	movs	r3, #32
 80077d0:	75fb      	strb	r3, [r7, #23]
      break;
 80077d2:	e00a      	b.n	80077ea <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID:
      new_odr = LPS22HB_ODR_25HZ;
 80077d4:	2330      	movs	r3, #48	; 0x30
 80077d6:	75fb      	strb	r3, [r7, #23]
      break;
 80077d8:	e007      	b.n	80077ea <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_MID_HIGH:
      new_odr = LPS22HB_ODR_50HZ;
 80077da:	2340      	movs	r3, #64	; 0x40
 80077dc:	75fb      	strb	r3, [r7, #23]
      break;
 80077de:	e004      	b.n	80077ea <LPS22HB_Set_ODR_When_Enabled+0x52>
    case ODR_HIGH:
      new_odr = LPS22HB_ODR_75HZ;
 80077e0:	2350      	movs	r3, #80	; 0x50
 80077e2:	75fb      	strb	r3, [r7, #23]
      break;
 80077e4:	e001      	b.n	80077ea <LPS22HB_Set_ODR_When_Enabled+0x52>
    default:
      return COMPONENT_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e015      	b.n	8007816 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 80077ea:	7dfb      	ldrb	r3, [r7, #23]
 80077ec:	4619      	mov	r1, r3
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	f7fe ffbc 	bl	800676c <LPS22HB_Set_Odr>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d101      	bne.n	80077fe <LPS22HB_Set_ODR_When_Enabled+0x66>
  {
    return COMPONENT_ERROR;
 80077fa:	2301      	movs	r3, #1
 80077fc:	e00b      	b.n	8007816 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	3304      	adds	r3, #4
 8007802:	4619      	mov	r1, r3
 8007804:	68f8      	ldr	r0, [r7, #12]
 8007806:	f7ff ff73 	bl	80076f0 <LPS22HB_Get_ODR>
 800780a:	4603      	mov	r3, r0
 800780c:	2b01      	cmp	r3, #1
 800780e:	d101      	bne.n	8007814 <LPS22HB_Set_ODR_When_Enabled+0x7c>
  {
    return COMPONENT_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e000      	b.n	8007816 <LPS22HB_Set_ODR_When_Enabled+0x7e>
  }

  return COMPONENT_OK;
 8007814:	2300      	movs	r3, #0
}
 8007816:	4618      	mov	r0, r3
 8007818:	3718      	adds	r7, #24
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop

08007820 <LPS22HB_Set_ODR_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr,
    LPS22HB_Combo_Data_t *combo )
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	460b      	mov	r3, r1
 800782a:	607a      	str	r2, [r7, #4]
 800782c:	72fb      	strb	r3, [r7, #11]

  switch( odr )
 800782e:	7afb      	ldrb	r3, [r7, #11]
 8007830:	2b04      	cmp	r3, #4
 8007832:	d822      	bhi.n	800787a <LPS22HB_Set_ODR_When_Disabled+0x5a>
 8007834:	a201      	add	r2, pc, #4	; (adr r2, 800783c <LPS22HB_Set_ODR_When_Disabled+0x1c>)
 8007836:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800783a:	bf00      	nop
 800783c:	08007851 	.word	0x08007851
 8007840:	0800785b 	.word	0x0800785b
 8007844:	08007863 	.word	0x08007863
 8007848:	0800786b 	.word	0x0800786b
 800784c:	08007873 	.word	0x08007873
  {
    case ODR_LOW:
      combo->Last_ODR = 1.0f;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007856:	605a      	str	r2, [r3, #4]
      break;
 8007858:	e011      	b.n	800787e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_LOW:
      combo->Last_ODR = 10.0f;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	4a0b      	ldr	r2, [pc, #44]	; (800788c <LPS22HB_Set_ODR_When_Disabled+0x6c>)
 800785e:	605a      	str	r2, [r3, #4]
      break;
 8007860:	e00d      	b.n	800787e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID:
      combo->Last_ODR = 25.0f;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	4a0a      	ldr	r2, [pc, #40]	; (8007890 <LPS22HB_Set_ODR_When_Disabled+0x70>)
 8007866:	605a      	str	r2, [r3, #4]
      break;
 8007868:	e009      	b.n	800787e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_MID_HIGH:
      combo->Last_ODR = 50.0f;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	4a09      	ldr	r2, [pc, #36]	; (8007894 <LPS22HB_Set_ODR_When_Disabled+0x74>)
 800786e:	605a      	str	r2, [r3, #4]
      break;
 8007870:	e005      	b.n	800787e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    case ODR_HIGH:
      combo->Last_ODR = 75.0f;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a08      	ldr	r2, [pc, #32]	; (8007898 <LPS22HB_Set_ODR_When_Disabled+0x78>)
 8007876:	605a      	str	r2, [r3, #4]
      break;
 8007878:	e001      	b.n	800787e <LPS22HB_Set_ODR_When_Disabled+0x5e>
    default:
      return COMPONENT_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e000      	b.n	8007880 <LPS22HB_Set_ODR_When_Disabled+0x60>
  }

  return COMPONENT_OK;
 800787e:	2300      	movs	r3, #0
}
 8007880:	4618      	mov	r0, r3
 8007882:	3714      	adds	r7, #20
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr
 800788c:	41200000 	.word	0x41200000
 8007890:	41c80000 	.word	0x41c80000
 8007894:	42480000 	.word	0x42480000
 8007898:	42960000 	.word	0x42960000

0800789c <LPS22HB_Set_ODR_Value_When_Enabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b086      	sub	sp, #24
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	ed87 0a02 	vstr	s0, [r7, #8]
 80078a8:	6079      	str	r1, [r7, #4]

  LPS22HB_Odr_et new_odr;

  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
            : ( odr <= 10.0f ) ? LPS22HB_ODR_10HZ
 80078aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80078ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80078b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078ba:	d801      	bhi.n	80078c0 <LPS22HB_Set_ODR_Value_When_Enabled+0x24>
 80078bc:	2310      	movs	r3, #16
 80078be:	e021      	b.n	8007904 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80078c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80078c4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80078c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078d0:	d801      	bhi.n	80078d6 <LPS22HB_Set_ODR_Value_When_Enabled+0x3a>
 80078d2:	2320      	movs	r3, #32
 80078d4:	e016      	b.n	8007904 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80078d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80078da:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80078de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078e6:	d801      	bhi.n	80078ec <LPS22HB_Set_ODR_Value_When_Enabled+0x50>
 80078e8:	2330      	movs	r3, #48	; 0x30
 80078ea:	e00b      	b.n	8007904 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 80078ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80078f0:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800793c <LPS22HB_Set_ODR_Value_When_Enabled+0xa0>
 80078f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80078f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078fc:	d801      	bhi.n	8007902 <LPS22HB_Set_ODR_Value_When_Enabled+0x66>
 80078fe:	2340      	movs	r3, #64	; 0x40
 8007900:	e000      	b.n	8007904 <LPS22HB_Set_ODR_Value_When_Enabled+0x68>
 8007902:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=  1.0f ) ? LPS22HB_ODR_1HZ
 8007904:	75fb      	strb	r3, [r7, #23]
            : ( odr <= 25.0f ) ? LPS22HB_ODR_25HZ
            : ( odr <= 50.0f ) ? LPS22HB_ODR_50HZ
            :                    LPS22HB_ODR_75HZ;

  if ( LPS22HB_Set_Odr( (void *)handle, new_odr ) == LPS22HB_ERROR )
 8007906:	7dfb      	ldrb	r3, [r7, #23]
 8007908:	4619      	mov	r1, r3
 800790a:	68f8      	ldr	r0, [r7, #12]
 800790c:	f7fe ff2e 	bl	800676c <LPS22HB_Set_Odr>
 8007910:	4603      	mov	r3, r0
 8007912:	2b01      	cmp	r3, #1
 8007914:	d101      	bne.n	800791a <LPS22HB_Set_ODR_Value_When_Enabled+0x7e>
  {
    return COMPONENT_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e00b      	b.n	8007932 <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  if ( LPS22HB_Get_ODR( handle, &combo->Last_ODR ) == COMPONENT_ERROR )
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	3304      	adds	r3, #4
 800791e:	4619      	mov	r1, r3
 8007920:	68f8      	ldr	r0, [r7, #12]
 8007922:	f7ff fee5 	bl	80076f0 <LPS22HB_Get_ODR>
 8007926:	4603      	mov	r3, r0
 8007928:	2b01      	cmp	r3, #1
 800792a:	d101      	bne.n	8007930 <LPS22HB_Set_ODR_Value_When_Enabled+0x94>
  {
    return COMPONENT_ERROR;
 800792c:	2301      	movs	r3, #1
 800792e:	e000      	b.n	8007932 <LPS22HB_Set_ODR_Value_When_Enabled+0x96>
  }

  return COMPONENT_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	3718      	adds	r7, #24
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	42480000 	.word	0x42480000

08007940 <LPS22HB_Set_ODR_Value_When_Disabled>:
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr,
    LPS22HB_Combo_Data_t *combo )
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	ed87 0a02 	vstr	s0, [r7, #8]
 800794c:	6079      	str	r1, [r7, #4]

  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
                    : ( odr <= 10.0f ) ? 10.0f
 800794e:	edd7 7a02 	vldr	s15, [r7, #8]
 8007952:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007956:	eef4 7ac7 	vcmpe.f32	s15, s14
 800795a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800795e:	d802      	bhi.n	8007966 <LPS22HB_Set_ODR_Value_When_Disabled+0x26>
 8007960:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8007964:	e021      	b.n	80079aa <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 25.0f ) ? 25.0f
 8007966:	edd7 7a02 	vldr	s15, [r7, #8]
 800796a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800796e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007976:	d801      	bhi.n	800797c <LPS22HB_Set_ODR_Value_When_Disabled+0x3c>
 8007978:	4b10      	ldr	r3, [pc, #64]	; (80079bc <LPS22HB_Set_ODR_Value_When_Disabled+0x7c>)
 800797a:	e016      	b.n	80079aa <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    : ( odr <= 50.0f ) ? 50.0f
 800797c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007980:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8007984:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800798c:	d801      	bhi.n	8007992 <LPS22HB_Set_ODR_Value_When_Disabled+0x52>
 800798e:	4b0c      	ldr	r3, [pc, #48]	; (80079c0 <LPS22HB_Set_ODR_Value_When_Disabled+0x80>)
 8007990:	e00b      	b.n	80079aa <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
                    :                    75.0f;
 8007992:	edd7 7a02 	vldr	s15, [r7, #8]
 8007996:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80079c4 <LPS22HB_Set_ODR_Value_When_Disabled+0x84>
 800799a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800799e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079a2:	d801      	bhi.n	80079a8 <LPS22HB_Set_ODR_Value_When_Disabled+0x68>
 80079a4:	4b08      	ldr	r3, [pc, #32]	; (80079c8 <LPS22HB_Set_ODR_Value_When_Disabled+0x88>)
 80079a6:	e000      	b.n	80079aa <LPS22HB_Set_ODR_Value_When_Disabled+0x6a>
 80079a8:	4b08      	ldr	r3, [pc, #32]	; (80079cc <LPS22HB_Set_ODR_Value_When_Disabled+0x8c>)
  combo->Last_ODR = ( odr <=  1.0f ) ? 1.0f
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 80079ae:	2300      	movs	r3, #0
}
 80079b0:	4618      	mov	r0, r3
 80079b2:	3714      	adds	r7, #20
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr
 80079bc:	41200000 	.word	0x41200000
 80079c0:	41c80000 	.word	0x41c80000
 80079c4:	42480000 	.word	0x42480000
 80079c8:	42480000 	.word	0x42480000
 80079cc:	42960000 	.word	0x42960000

080079d0 <LPS22HB_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b084      	sub	sp, #16
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	60f8      	str	r0, [r7, #12]
 80079d8:	460b      	mov	r3, r1
 80079da:	607a      	str	r2, [r7, #4]
 80079dc:	72fb      	strb	r3, [r7, #11]

  if ( LPS22HB_ReadReg( (void *)handle, reg, 1, data ) == LPS22HB_ERROR )
 80079de:	7af9      	ldrb	r1, [r7, #11]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	68f8      	ldr	r0, [r7, #12]
 80079e6:	f7fe fe29 	bl	800663c <LPS22HB_ReadReg>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d101      	bne.n	80079f4 <LPS22HB_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	e000      	b.n	80079f6 <LPS22HB_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <LPS22HB_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LPS22HB_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b082      	sub	sp, #8
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	460b      	mov	r3, r1
 8007a08:	70fb      	strb	r3, [r7, #3]
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	70bb      	strb	r3, [r7, #2]

  if ( LPS22HB_WriteReg( (void *)handle, reg, 1, &data ) == LPS22HB_ERROR )
 8007a0e:	1cbb      	adds	r3, r7, #2
 8007a10:	78f9      	ldrb	r1, [r7, #3]
 8007a12:	2201      	movs	r2, #1
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f7fe fe3c 	bl	8006692 <LPS22HB_WriteReg>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d101      	bne.n	8007a24 <LPS22HB_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8007a20:	2301      	movs	r3, #1
 8007a22:	e000      	b.n	8007a26 <LPS22HB_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3708      	adds	r7, #8
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}

08007a2e <LPS22HB_FIFO_Get_Empty_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_EMPTY
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007a2e:	b580      	push	{r7, lr}
 8007a30:	b084      	sub	sp, #16
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	6078      	str	r0, [r7, #4]
 8007a36:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8007a38:	f107 0308 	add.w	r3, r7, #8
 8007a3c:	4619      	mov	r1, r3
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f7ff fa7a 	bl	8006f38 <LPS22HB_Get_FifoStatus>
 8007a44:	4603      	mov	r3, r0
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d101      	bne.n	8007a4e <LPS22HB_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e003      	b.n	8007a56 <LPS22HB_FIFO_Get_Empty_Status+0x28>
  }

  *status = status_raw.FIFO_EMPTY;
 8007a4e:	7a7a      	ldrb	r2, [r7, #9]
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007a54:	2300      	movs	r3, #0
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	3710      	adds	r7, #16
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	bd80      	pop	{r7, pc}

08007a5e <LPS22HB_FIFO_Get_Full_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_FULL
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b084      	sub	sp, #16
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
 8007a66:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8007a68:	f107 0308 	add.w	r3, r7, #8
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f7ff fa62 	bl	8006f38 <LPS22HB_Get_FifoStatus>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d101      	bne.n	8007a7e <LPS22HB_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e003      	b.n	8007a86 <LPS22HB_FIFO_Get_Full_Status+0x28>
  }

  *status = status_raw.FIFO_FULL;
 8007a7e:	7aba      	ldrb	r2, [r7, #10]
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3710      	adds	r7, #16
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <LPS22HB_FIFO_Get_Ovr_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Ovr_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b084      	sub	sp, #16
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
 8007a96:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8007a98:	f107 0308 	add.w	r3, r7, #8
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f7ff fa4a 	bl	8006f38 <LPS22HB_Get_FifoStatus>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	d101      	bne.n	8007aae <LPS22HB_FIFO_Get_Ovr_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e003      	b.n	8007ab6 <LPS22HB_FIFO_Get_Ovr_Status+0x28>
  }

  *status = status_raw.FIFO_OVR;
 8007aae:	7afa      	ldrb	r2, [r7, #11]
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007ab4:	2300      	movs	r3, #0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3710      	adds	r7, #16
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}

08007abe <LPS22HB_FIFO_Get_Fth_Status>:
 * @param status the pointer where the status is stored. 1 means FIFO_FTH
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Fth_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8007abe:	b580      	push	{r7, lr}
 8007ac0:	b084      	sub	sp, #16
 8007ac2:	af00      	add	r7, sp, #0
 8007ac4:	6078      	str	r0, [r7, #4]
 8007ac6:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8007ac8:	f107 0308 	add.w	r3, r7, #8
 8007acc:	4619      	mov	r1, r3
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f7ff fa32 	bl	8006f38 <LPS22HB_Get_FifoStatus>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d101      	bne.n	8007ade <LPS22HB_FIFO_Get_Fth_Status+0x20>
  {
    return COMPONENT_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e003      	b.n	8007ae6 <LPS22HB_FIFO_Get_Fth_Status+0x28>
  }

  *status = status_raw.FIFO_FTH;
 8007ade:	7b3a      	ldrb	r2, [r7, #12]
 8007ae0:	683b      	ldr	r3, [r7, #0]
 8007ae2:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007ae4:	2300      	movs	r3, #0
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <LPS22HB_FIFO_Stop_On_Fth>:
 * @param status enable or disable stopping on FTH interrupt
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b082      	sub	sp, #8
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
 8007af6:	460b      	mov	r3, r1
 8007af8:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )status )
 8007afa:	78fb      	ldrb	r3, [r7, #3]
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d901      	bls.n	8007b04 <LPS22HB_FIFO_Stop_On_Fth+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 8007b00:	2301      	movs	r3, #1
 8007b02:	e00b      	b.n	8007b1c <LPS22HB_FIFO_Stop_On_Fth+0x2e>
      break;
 8007b04:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoWatermarkLevelUse( handle, ( LPS22HB_State_et )status ) == LPS22HB_ERROR )
 8007b06:	78fb      	ldrb	r3, [r7, #3]
 8007b08:	4619      	mov	r1, r3
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7fe ff86 	bl	8006a1c <LPS22HB_Set_FifoWatermarkLevelUse>
 8007b10:	4603      	mov	r3, r0
 8007b12:	2b01      	cmp	r3, #1
 8007b14:	d101      	bne.n	8007b1a <LPS22HB_FIFO_Stop_On_Fth+0x2c>
  {
    return COMPONENT_ERROR;
 8007b16:	2301      	movs	r3, #1
 8007b18:	e000      	b.n	8007b1c <LPS22HB_FIFO_Stop_On_Fth+0x2e>
  }

  return COMPONENT_OK;
 8007b1a:	2300      	movs	r3, #0
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3708      	adds	r7, #8
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}

08007b24 <LPS22HB_FIFO_Usage>:
 * @param status enable or disable FIFO
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Usage( DrvContextTypeDef *handle, uint8_t status )
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b082      	sub	sp, #8
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )status )
 8007b30:	78fb      	ldrb	r3, [r7, #3]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d901      	bls.n	8007b3a <LPS22HB_FIFO_Usage+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 8007b36:	2301      	movs	r3, #1
 8007b38:	e00b      	b.n	8007b52 <LPS22HB_FIFO_Usage+0x2e>
      break;
 8007b3a:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoModeUse( handle, ( LPS22HB_State_et )status ) == LPS22HB_ERROR )
 8007b3c:	78fb      	ldrb	r3, [r7, #3]
 8007b3e:	4619      	mov	r1, r3
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f7fe ff3a 	bl	80069ba <LPS22HB_Set_FifoModeUse>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d101      	bne.n	8007b50 <LPS22HB_FIFO_Usage+0x2c>
  {
    return COMPONENT_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e000      	b.n	8007b52 <LPS22HB_FIFO_Usage+0x2e>
  }

  return COMPONENT_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <LPS22HB_FIFO_Get_Num_Of_Samples>:
 * @param nSamples the pointer where the number of FIFO unread samples is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint8_t *nSamples )
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b084      	sub	sp, #16
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoStatus_st status_raw;

  if ( LPS22HB_Get_FifoStatus( handle, &status_raw ) == LPS22HB_ERROR )
 8007b64:	f107 0308 	add.w	r3, r7, #8
 8007b68:	4619      	mov	r1, r3
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f7ff f9e4 	bl	8006f38 <LPS22HB_Get_FifoStatus>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d101      	bne.n	8007b7a <LPS22HB_FIFO_Get_Num_Of_Samples+0x20>
  {
    return COMPONENT_ERROR;
 8007b76:	2301      	movs	r3, #1
 8007b78:	e003      	b.n	8007b82 <LPS22HB_FIFO_Get_Num_Of_Samples+0x28>
  }

  *nSamples = status_raw.FIFO_LEVEL;
 8007b7a:	7a3a      	ldrb	r2, [r7, #8]
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <LPS22HB_FIFO_Get_Data>:
 * @param temperature the pointer where the temperature part of FIFO sample is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Data( DrvContextTypeDef *handle, float *pressure, float *temperature )
{
 8007b8a:	b580      	push	{r7, lr}
 8007b8c:	b084      	sub	sp, #16
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	60f8      	str	r0, [r7, #12]
 8007b92:	60b9      	str	r1, [r7, #8]
 8007b94:	607a      	str	r2, [r7, #4]

  if ( LPS22HB_Get_Press( handle, pressure ) == COMPONENT_ERROR )
 8007b96:	68b9      	ldr	r1, [r7, #8]
 8007b98:	68f8      	ldr	r0, [r7, #12]
 8007b9a:	f7ff fd5f 	bl	800765c <LPS22HB_Get_Press>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	2b01      	cmp	r3, #1
 8007ba2:	d101      	bne.n	8007ba8 <LPS22HB_FIFO_Get_Data+0x1e>
  {
    return COMPONENT_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	e009      	b.n	8007bbc <LPS22HB_FIFO_Get_Data+0x32>
  }

  if ( LPS22HB_Get_Temp( handle, temperature ) == COMPONENT_ERROR )
 8007ba8:	6879      	ldr	r1, [r7, #4]
 8007baa:	68f8      	ldr	r0, [r7, #12]
 8007bac:	f7ff fd7c 	bl	80076a8 <LPS22HB_Get_Temp>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d101      	bne.n	8007bba <LPS22HB_FIFO_Get_Data+0x30>
  {
    return COMPONENT_ERROR;
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	e000      	b.n	8007bbc <LPS22HB_FIFO_Get_Data+0x32>
  }

  return COMPONENT_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <LPS22HB_FIFO_Get_Mode>:
 * @param mode the pointer where the FIFO mode is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Mode( DrvContextTypeDef *handle, uint8_t *mode )
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]

  LPS22HB_FifoMode_et mode_raw;

  if ( LPS22HB_Get_FifoMode( handle, &mode_raw ) == LPS22HB_ERROR )
 8007bce:	f107 030f 	add.w	r3, r7, #15
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7ff f948 	bl	8006e6a <LPS22HB_Get_FifoMode>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b01      	cmp	r3, #1
 8007bde:	d101      	bne.n	8007be4 <LPS22HB_FIFO_Get_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8007be0:	2301      	movs	r3, #1
 8007be2:	e003      	b.n	8007bec <LPS22HB_FIFO_Get_Mode+0x28>
  }

  *mode = ( uint8_t )mode_raw;
 8007be4:	7bfa      	ldrb	r2, [r7, #15]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8007bea:	2300      	movs	r3, #0
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3710      	adds	r7, #16
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}

08007bf4 <LPS22HB_FIFO_Set_Mode>:
 * @param mode The FIFO mode to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_FifoMode_et )mode )
 8007c00:	78fb      	ldrb	r3, [r7, #3]
 8007c02:	2be0      	cmp	r3, #224	; 0xe0
 8007c04:	d013      	beq.n	8007c2e <LPS22HB_FIFO_Set_Mode+0x3a>
 8007c06:	2be0      	cmp	r3, #224	; 0xe0
 8007c08:	dc0f      	bgt.n	8007c2a <LPS22HB_FIFO_Set_Mode+0x36>
 8007c0a:	2b80      	cmp	r3, #128	; 0x80
 8007c0c:	d00f      	beq.n	8007c2e <LPS22HB_FIFO_Set_Mode+0x3a>
 8007c0e:	2b80      	cmp	r3, #128	; 0x80
 8007c10:	dc0b      	bgt.n	8007c2a <LPS22HB_FIFO_Set_Mode+0x36>
 8007c12:	2b60      	cmp	r3, #96	; 0x60
 8007c14:	d00b      	beq.n	8007c2e <LPS22HB_FIFO_Set_Mode+0x3a>
 8007c16:	2b60      	cmp	r3, #96	; 0x60
 8007c18:	dc07      	bgt.n	8007c2a <LPS22HB_FIFO_Set_Mode+0x36>
 8007c1a:	2b40      	cmp	r3, #64	; 0x40
 8007c1c:	d007      	beq.n	8007c2e <LPS22HB_FIFO_Set_Mode+0x3a>
 8007c1e:	2b40      	cmp	r3, #64	; 0x40
 8007c20:	dc03      	bgt.n	8007c2a <LPS22HB_FIFO_Set_Mode+0x36>
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d003      	beq.n	8007c2e <LPS22HB_FIFO_Set_Mode+0x3a>
 8007c26:	2b20      	cmp	r3, #32
 8007c28:	d001      	beq.n	8007c2e <LPS22HB_FIFO_Set_Mode+0x3a>
    case LPS22HB_FIFO_TRIGGER_STREAMTOFIFO_MODE:
    case LPS22HB_FIFO_TRIGGER_BYPASSTOSTREAM_MODE:
    case LPS22HB_FIFO_TRIGGER_BYPASSTOFIFO_MODE:
      break;
    default:
      return COMPONENT_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e00b      	b.n	8007c46 <LPS22HB_FIFO_Set_Mode+0x52>
      break;
 8007c2e:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoMode( handle, ( LPS22HB_FifoMode_et )mode ) == LPS22HB_ERROR )
 8007c30:	78fb      	ldrb	r3, [r7, #3]
 8007c32:	4619      	mov	r1, r3
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f7ff f8eb 	bl	8006e10 <LPS22HB_Set_FifoMode>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b01      	cmp	r3, #1
 8007c3e:	d101      	bne.n	8007c44 <LPS22HB_FIFO_Set_Mode+0x50>
  {
    return COMPONENT_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e000      	b.n	8007c46 <LPS22HB_FIFO_Set_Mode+0x52>
  }

  return COMPONENT_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3708      	adds	r7, #8
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	bd80      	pop	{r7, pc}

08007c4e <LPS22HB_FIFO_Get_Watermark_Level>:
 * @param watermark the pointer where the FIFO watermark level is stored; values: from 0 to 31
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Get_Watermark_Level( DrvContextTypeDef *handle, uint8_t *watermark )
{
 8007c4e:	b580      	push	{r7, lr}
 8007c50:	b082      	sub	sp, #8
 8007c52:	af00      	add	r7, sp, #0
 8007c54:	6078      	str	r0, [r7, #4]
 8007c56:	6039      	str	r1, [r7, #0]

  if ( LPS22HB_Get_FifoWatermarkLevel( handle, watermark ) == LPS22HB_ERROR )
 8007c58:	6839      	ldr	r1, [r7, #0]
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f7ff f950 	bl	8006f00 <LPS22HB_Get_FifoWatermarkLevel>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d101      	bne.n	8007c6a <LPS22HB_FIFO_Get_Watermark_Level+0x1c>
  {
    return COMPONENT_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	e000      	b.n	8007c6c <LPS22HB_FIFO_Get_Watermark_Level+0x1e>
  }

  return COMPONENT_OK;
 8007c6a:	2300      	movs	r3, #0
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	3708      	adds	r7, #8
 8007c70:	46bd      	mov	sp, r7
 8007c72:	bd80      	pop	{r7, pc}

08007c74 <LPS22HB_FIFO_Set_Watermark_Level>:
 * @param watermark The FIFO watermark level to be set; values: from 0 to 31
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint8_t watermark )
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	70fb      	strb	r3, [r7, #3]

  if ( LPS22HB_Set_FifoWatermarkLevel( handle, watermark ) == LPS22HB_ERROR )
 8007c80:	78fb      	ldrb	r3, [r7, #3]
 8007c82:	4619      	mov	r1, r3
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f7ff f90e 	bl	8006ea6 <LPS22HB_Set_FifoWatermarkLevel>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d101      	bne.n	8007c94 <LPS22HB_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 8007c90:	2301      	movs	r3, #1
 8007c92:	e000      	b.n	8007c96 <LPS22HB_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}

08007c9e <LPS22HB_FIFO_Watermark_Usage>:
 * @param usage The FIFO watermark enable or disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Watermark_Usage( DrvContextTypeDef *handle, uint8_t usage )
{
 8007c9e:	b580      	push	{r7, lr}
 8007ca0:	b082      	sub	sp, #8
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values */
  switch ( ( LPS22HB_State_et )usage )
 8007caa:	78fb      	ldrb	r3, [r7, #3]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d901      	bls.n	8007cb4 <LPS22HB_FIFO_Watermark_Usage+0x16>
  {
    case LPS22HB_DISABLE:
    case LPS22HB_ENABLE:
      break;
    default:
      return COMPONENT_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e00b      	b.n	8007ccc <LPS22HB_FIFO_Watermark_Usage+0x2e>
      break;
 8007cb4:	bf00      	nop
  }

  if ( LPS22HB_Set_FifoWatermarkLevelUse( handle, ( LPS22HB_State_et )usage ) == LPS22HB_ERROR )
 8007cb6:	78fb      	ldrb	r3, [r7, #3]
 8007cb8:	4619      	mov	r1, r3
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f7fe feae 	bl	8006a1c <LPS22HB_Set_FifoWatermarkLevelUse>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d101      	bne.n	8007cca <LPS22HB_FIFO_Watermark_Usage+0x2c>
  {
    return COMPONENT_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	e000      	b.n	8007ccc <LPS22HB_FIFO_Watermark_Usage+0x2e>
  }

  return COMPONENT_OK;
 8007cca:	2300      	movs	r3, #0
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3708      	adds	r7, #8
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <LPS22HB_FIFO_Set_Interrupt>:
 * @param interrupt The FIFO interrupt to be set; values: 0 = FTH; 1 = FULL; 2 = OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Set_Interrupt( DrvContextTypeDef *handle, uint8_t interrupt )
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	460b      	mov	r3, r1
 8007cde:	70fb      	strb	r3, [r7, #3]

  switch( interrupt )
 8007ce0:	78fb      	ldrb	r3, [r7, #3]
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d018      	beq.n	8007d18 <LPS22HB_FIFO_Set_Interrupt+0x44>
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	dc1f      	bgt.n	8007d2a <LPS22HB_FIFO_Set_Interrupt+0x56>
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d002      	beq.n	8007cf4 <LPS22HB_FIFO_Set_Interrupt+0x20>
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d009      	beq.n	8007d06 <LPS22HB_FIFO_Set_Interrupt+0x32>
 8007cf2:	e01a      	b.n	8007d2a <LPS22HB_FIFO_Set_Interrupt+0x56>
  {
    case 0:
      if ( LPS22HB_Set_FIFO_FTH_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 8007cf4:	2101      	movs	r1, #1
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f7fe ff56 	bl	8006ba8 <LPS22HB_Set_FIFO_FTH_Interrupt>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	2b01      	cmp	r3, #1
 8007d00:	d115      	bne.n	8007d2e <LPS22HB_FIFO_Set_Interrupt+0x5a>
      {
        return COMPONENT_ERROR;
 8007d02:	2301      	movs	r3, #1
 8007d04:	e019      	b.n	8007d3a <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    case 1:
      if ( LPS22HB_Set_FIFO_FULL_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 8007d06:	2101      	movs	r1, #1
 8007d08:	6878      	ldr	r0, [r7, #4]
 8007d0a:	f7fe ff7e 	bl	8006c0a <LPS22HB_Set_FIFO_FULL_Interrupt>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d10e      	bne.n	8007d32 <LPS22HB_FIFO_Set_Interrupt+0x5e>
      {
        return COMPONENT_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	e010      	b.n	8007d3a <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    case 2:
      if ( LPS22HB_Set_FIFO_OVR_Interrupt( handle, LPS22HB_ENABLE ) == LPS22HB_ERROR )
 8007d18:	2101      	movs	r1, #1
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f7fe ff13 	bl	8006b46 <LPS22HB_Set_FIFO_OVR_Interrupt>
 8007d20:	4603      	mov	r3, r0
 8007d22:	2b01      	cmp	r3, #1
 8007d24:	d107      	bne.n	8007d36 <LPS22HB_FIFO_Set_Interrupt+0x62>
      {
        return COMPONENT_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e007      	b.n	8007d3a <LPS22HB_FIFO_Set_Interrupt+0x66>
      }
      break;
    default:
      return COMPONENT_ERROR;
 8007d2a:	2301      	movs	r3, #1
 8007d2c:	e005      	b.n	8007d3a <LPS22HB_FIFO_Set_Interrupt+0x66>
      break;
 8007d2e:	bf00      	nop
 8007d30:	e002      	b.n	8007d38 <LPS22HB_FIFO_Set_Interrupt+0x64>
      break;
 8007d32:	bf00      	nop
 8007d34:	e000      	b.n	8007d38 <LPS22HB_FIFO_Set_Interrupt+0x64>
      break;
 8007d36:	bf00      	nop
  }

  return COMPONENT_OK;
 8007d38:	2300      	movs	r3, #0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3708      	adds	r7, #8
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <LPS22HB_FIFO_Reset_Interrupt>:
 * @param interrupt The FIFO interrupt to be reset; values: 0 = FTH; 1 = FULL; 2 = OVR
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LPS22HB_FIFO_Reset_Interrupt( DrvContextTypeDef *handle, uint8_t interrupt )
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b082      	sub	sp, #8
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	70fb      	strb	r3, [r7, #3]

  switch( interrupt )
 8007d4e:	78fb      	ldrb	r3, [r7, #3]
 8007d50:	2b02      	cmp	r3, #2
 8007d52:	d018      	beq.n	8007d86 <LPS22HB_FIFO_Reset_Interrupt+0x44>
 8007d54:	2b02      	cmp	r3, #2
 8007d56:	dc1f      	bgt.n	8007d98 <LPS22HB_FIFO_Reset_Interrupt+0x56>
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <LPS22HB_FIFO_Reset_Interrupt+0x20>
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d009      	beq.n	8007d74 <LPS22HB_FIFO_Reset_Interrupt+0x32>
 8007d60:	e01a      	b.n	8007d98 <LPS22HB_FIFO_Reset_Interrupt+0x56>
  {
    case 0:
      if ( LPS22HB_Set_FIFO_FTH_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 8007d62:	2100      	movs	r1, #0
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f7fe ff1f 	bl	8006ba8 <LPS22HB_Set_FIFO_FTH_Interrupt>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d115      	bne.n	8007d9c <LPS22HB_FIFO_Reset_Interrupt+0x5a>
      {
        return COMPONENT_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e019      	b.n	8007da8 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    case 1:
      if ( LPS22HB_Set_FIFO_FULL_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 8007d74:	2100      	movs	r1, #0
 8007d76:	6878      	ldr	r0, [r7, #4]
 8007d78:	f7fe ff47 	bl	8006c0a <LPS22HB_Set_FIFO_FULL_Interrupt>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d10e      	bne.n	8007da0 <LPS22HB_FIFO_Reset_Interrupt+0x5e>
      {
        return COMPONENT_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e010      	b.n	8007da8 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    case 2:
      if ( LPS22HB_Set_FIFO_OVR_Interrupt( handle, LPS22HB_DISABLE ) == LPS22HB_ERROR )
 8007d86:	2100      	movs	r1, #0
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f7fe fedc 	bl	8006b46 <LPS22HB_Set_FIFO_OVR_Interrupt>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d107      	bne.n	8007da4 <LPS22HB_FIFO_Reset_Interrupt+0x62>
      {
        return COMPONENT_ERROR;
 8007d94:	2301      	movs	r3, #1
 8007d96:	e007      	b.n	8007da8 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      }
      break;
    default:
      return COMPONENT_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e005      	b.n	8007da8 <LPS22HB_FIFO_Reset_Interrupt+0x66>
      break;
 8007d9c:	bf00      	nop
 8007d9e:	e002      	b.n	8007da6 <LPS22HB_FIFO_Reset_Interrupt+0x64>
      break;
 8007da0:	bf00      	nop
 8007da2:	e000      	b.n	8007da6 <LPS22HB_FIFO_Reset_Interrupt+0x64>
      break;
 8007da4:	bf00      	nop
  }

  return COMPONENT_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3708      	adds	r7, #8
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <LSM303AGR_ACC_WriteReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_WriteReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	60f8      	str	r0, [r7, #12]
 8007db8:	607a      	str	r2, [r7, #4]
 8007dba:	461a      	mov	r2, r3
 8007dbc:	460b      	mov	r3, r1
 8007dbe:	72fb      	strb	r3, [r7, #11]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8007dc4:	893b      	ldrh	r3, [r7, #8]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d903      	bls.n	8007dd2 <LSM303AGR_ACC_WriteReg+0x22>
 8007dca:	7afb      	ldrb	r3, [r7, #11]
 8007dcc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007dd0:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Write(handle, Reg, Bufp, len))
 8007dd2:	893b      	ldrh	r3, [r7, #8]
 8007dd4:	7af9      	ldrb	r1, [r7, #11]
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f7fc ffb9 	bl	8004d50 <Sensor_IO_Write>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d001      	beq.n	8007de8 <LSM303AGR_ACC_WriteReg+0x38>
  {
    return MEMS_ERROR;
 8007de4:	2300      	movs	r3, #0
 8007de6:	e000      	b.n	8007dea <LSM303AGR_ACC_WriteReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8007de8:	2301      	movs	r3, #1
  }
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <LSM303AGR_ACC_ReadReg>:
*                                 length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM303AGR_ACC_ReadReg(void *handle, u8_t Reg, u8_t *Bufp, u16_t len)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b084      	sub	sp, #16
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	60f8      	str	r0, [r7, #12]
 8007dfa:	607a      	str	r2, [r7, #4]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	460b      	mov	r3, r1
 8007e00:	72fb      	strb	r3, [r7, #11]
 8007e02:	4613      	mov	r3, r2
 8007e04:	813b      	strh	r3, [r7, #8]

  if ( len > 1 ) Reg |= 0x80;
 8007e06:	893b      	ldrh	r3, [r7, #8]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d903      	bls.n	8007e14 <LSM303AGR_ACC_ReadReg+0x22>
 8007e0c:	7afb      	ldrb	r3, [r7, #11]
 8007e0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007e12:	72fb      	strb	r3, [r7, #11]

  if (Sensor_IO_Read(handle, Reg, Bufp, len))
 8007e14:	893b      	ldrh	r3, [r7, #8]
 8007e16:	7af9      	ldrb	r1, [r7, #11]
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f7fc ffad 	bl	8004d7a <Sensor_IO_Read>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d001      	beq.n	8007e2a <LSM303AGR_ACC_ReadReg+0x38>
  {
    return MEMS_ERROR;
 8007e26:	2300      	movs	r3, #0
 8007e28:	e000      	b.n	8007e2c <LSM303AGR_ACC_ReadReg+0x3a>
  }
  else
  {
    return MEMS_SUCCESS;
 8007e2a:	2301      	movs	r3, #1
  }
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <LSM303AGR_ACC_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_WHO_AM_I(void *handle, u8_t *value)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b082      	sub	sp, #8
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_WHO_AM_I_REG, (u8_t *)value, 1) )
 8007e3e:	2301      	movs	r3, #1
 8007e40:	683a      	ldr	r2, [r7, #0]
 8007e42:	210f      	movs	r1, #15
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f7ff ffd4 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d101      	bne.n	8007e54 <LSM303AGR_ACC_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8007e50:	2300      	movs	r3, #0
 8007e52:	e008      	b.n	8007e66 <LSM303AGR_ACC_R_WHO_AM_I+0x32>

  *value &= LSM303AGR_ACC_WHO_AM_I_MASK; //coerce
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	781a      	ldrb	r2, [r3, #0]
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM303AGR_ACC_WHO_AM_I_POSITION; //mask
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	781a      	ldrb	r2, [r3, #0]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007e64:	2301      	movs	r3, #1
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3708      	adds	r7, #8
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	bd80      	pop	{r7, pc}

08007e6e <LSM303AGR_ACC_W_BlockDataUpdate>:
* Input          : LSM303AGR_ACC_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_BlockDataUpdate(void *handle, LSM303AGR_ACC_BDU_t newValue)
{
 8007e6e:	b580      	push	{r7, lr}
 8007e70:	b084      	sub	sp, #16
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
 8007e76:	460b      	mov	r3, r1
 8007e78:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8007e7a:	f107 020f 	add.w	r2, r7, #15
 8007e7e:	2301      	movs	r3, #1
 8007e80:	2123      	movs	r1, #35	; 0x23
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f7ff ffb5 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8007e88:	4603      	mov	r3, r0
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d101      	bne.n	8007e92 <LSM303AGR_ACC_W_BlockDataUpdate+0x24>
    return MEMS_ERROR;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	e016      	b.n	8007ec0 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  value &= ~LSM303AGR_ACC_BDU_MASK;
 8007e92:	7bfb      	ldrb	r3, [r7, #15]
 8007e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e98:	b2db      	uxtb	r3, r3
 8007e9a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007e9c:	7bfa      	ldrb	r2, [r7, #15]
 8007e9e:	78fb      	ldrb	r3, [r7, #3]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8007ea6:	f107 020f 	add.w	r2, r7, #15
 8007eaa:	2301      	movs	r3, #1
 8007eac:	2123      	movs	r1, #35	; 0x23
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f7ff ff7e 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <LSM303AGR_ACC_W_BlockDataUpdate+0x50>
    return MEMS_ERROR;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	e000      	b.n	8007ec0 <LSM303AGR_ACC_W_BlockDataUpdate+0x52>

  return MEMS_SUCCESS;
 8007ebe:	2301      	movs	r3, #1
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <LSM303AGR_ACC_W_FullScale>:
* Input          : LSM303AGR_ACC_FS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FullScale(void *handle, LSM303AGR_ACC_FS_t newValue)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
 8007ed0:	460b      	mov	r3, r1
 8007ed2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8007ed4:	f107 020f 	add.w	r2, r7, #15
 8007ed8:	2301      	movs	r3, #1
 8007eda:	2123      	movs	r1, #35	; 0x23
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f7ff ff88 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d101      	bne.n	8007eec <LSM303AGR_ACC_W_FullScale+0x24>
    return MEMS_ERROR;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	e016      	b.n	8007f1a <LSM303AGR_ACC_W_FullScale+0x52>

  value &= ~LSM303AGR_ACC_FS_MASK;
 8007eec:	7bfb      	ldrb	r3, [r7, #15]
 8007eee:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8007ef2:	b2db      	uxtb	r3, r3
 8007ef4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8007ef6:	7bfa      	ldrb	r2, [r7, #15]
 8007ef8:	78fb      	ldrb	r3, [r7, #3]
 8007efa:	4313      	orrs	r3, r2
 8007efc:	b2db      	uxtb	r3, r3
 8007efe:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG4, &value, 1) )
 8007f00:	f107 020f 	add.w	r2, r7, #15
 8007f04:	2301      	movs	r3, #1
 8007f06:	2123      	movs	r1, #35	; 0x23
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f7ff ff51 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 8007f0e:	4603      	mov	r3, r0
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d101      	bne.n	8007f18 <LSM303AGR_ACC_W_FullScale+0x50>
    return MEMS_ERROR;
 8007f14:	2300      	movs	r3, #0
 8007f16:	e000      	b.n	8007f1a <LSM303AGR_ACC_W_FullScale+0x52>

  return MEMS_SUCCESS;
 8007f18:	2301      	movs	r3, #1
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3710      	adds	r7, #16
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}

08007f22 <LSM303AGR_ACC_R_FullScale>:
* Input          : Pointer to LSM303AGR_ACC_FS_t
* Output         : Status of FS see LSM303AGR_ACC_FS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_FullScale(void *handle, LSM303AGR_ACC_FS_t *value)
{
 8007f22:	b580      	push	{r7, lr}
 8007f24:	b082      	sub	sp, #8
 8007f26:	af00      	add	r7, sp, #0
 8007f28:	6078      	str	r0, [r7, #4]
 8007f2a:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	2123      	movs	r1, #35	; 0x23
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f7ff ff5d 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d101      	bne.n	8007f42 <LSM303AGR_ACC_R_FullScale+0x20>
    return MEMS_ERROR;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	e007      	b.n	8007f52 <LSM303AGR_ACC_R_FullScale+0x30>

  *value &= LSM303AGR_ACC_FS_MASK; //mask
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007f4a:	b2da      	uxtb	r2, r3
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8007f50:	2301      	movs	r3, #1
}
 8007f52:	4618      	mov	r0, r3
 8007f54:	3708      	adds	r7, #8
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <LSM303AGR_ACC_Get_Raw_Acceleration>:
* Input          : pointer to [u8_t]
* Output         : Acceleration buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_Get_Raw_Acceleration(void *handle, u8_t *buff)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b084      	sub	sp, #16
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
 8007f62:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8007f64:	2302      	movs	r3, #2
 8007f66:	733b      	strb	r3, [r7, #12]

  k = 0;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	73fb      	strb	r3, [r7, #15]
 8007f70:	e01e      	b.n	8007fb0 <LSM303AGR_ACC_Get_Raw_Acceleration+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007f72:	2300      	movs	r3, #0
 8007f74:	73bb      	strb	r3, [r7, #14]
 8007f76:	e014      	b.n	8007fa2 <LSM303AGR_ACC_Get_Raw_Acceleration+0x48>
    {
      if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_OUT_X_L + k, &buff[k], 1))
 8007f78:	7b7b      	ldrb	r3, [r7, #13]
 8007f7a:	3328      	adds	r3, #40	; 0x28
 8007f7c:	b2d9      	uxtb	r1, r3
 8007f7e:	7b7b      	ldrb	r3, [r7, #13]
 8007f80:	683a      	ldr	r2, [r7, #0]
 8007f82:	441a      	add	r2, r3
 8007f84:	2301      	movs	r3, #1
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f7ff ff33 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d101      	bne.n	8007f96 <LSM303AGR_ACC_Get_Raw_Acceleration+0x3c>
        return MEMS_ERROR;
 8007f92:	2300      	movs	r3, #0
 8007f94:	e010      	b.n	8007fb8 <LSM303AGR_ACC_Get_Raw_Acceleration+0x5e>
      k++;
 8007f96:	7b7b      	ldrb	r3, [r7, #13]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8007f9c:	7bbb      	ldrb	r3, [r7, #14]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	73bb      	strb	r3, [r7, #14]
 8007fa2:	7bba      	ldrb	r2, [r7, #14]
 8007fa4:	7b3b      	ldrb	r3, [r7, #12]
 8007fa6:	429a      	cmp	r2, r3
 8007fa8:	d3e6      	bcc.n	8007f78 <LSM303AGR_ACC_Get_Raw_Acceleration+0x1e>
  for (i = 0; i < 3; i++ )
 8007faa:	7bfb      	ldrb	r3, [r7, #15]
 8007fac:	3301      	adds	r3, #1
 8007fae:	73fb      	strb	r3, [r7, #15]
 8007fb0:	7bfb      	ldrb	r3, [r7, #15]
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d9dd      	bls.n	8007f72 <LSM303AGR_ACC_Get_Raw_Acceleration+0x18>
    }
  }

  return MEMS_SUCCESS;
 8007fb6:	2301      	movs	r3, #1
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	3710      	adds	r7, #16
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <LSM303AGR_ACC_Get_Acceleration>:
    62520,  /* FS @8g */
    187580, /* FS @16g */
  },
};
status_t LSM303AGR_ACC_Get_Acceleration(void *handle, int *buff)
{
 8007fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fc4:	b092      	sub	sp, #72	; 0x48
 8007fc6:	af00      	add	r7, sp, #0
 8007fc8:	6378      	str	r0, [r7, #52]	; 0x34
 8007fca:	6339      	str	r1, [r7, #48]	; 0x30
  Type3Axis16bit_U raw_data_tmp;
  u8_t op_mode = 0, fs_mode = 0, shift = 0;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8007fd8:	2300      	movs	r3, #0
 8007fda:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;
  LSM303AGR_ACC_FS_t fs;

  /* Determine which operational mode the acc is set */
  LSM303AGR_ACC_R_HiRes(handle, &hr);
 8007fde:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007fe6:	f000 fa4f 	bl	8008488 <LSM303AGR_ACC_R_HiRes>
  LSM303AGR_ACC_R_LOWPWR_EN(handle, &lp);
 8007fea:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 8007fee:	4619      	mov	r1, r3
 8007ff0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007ff2:	f000 fa2d 	bl	8008450 <LSM303AGR_ACC_R_LOWPWR_EN>

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8007ff6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8007ffa:	2b08      	cmp	r3, #8
 8007ffc:	d10a      	bne.n	8008014 <LSM303AGR_ACC_Get_Acceleration+0x54>
 8007ffe:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008002:	2b00      	cmp	r3, #0
 8008004:	d106      	bne.n	8008014 <LSM303AGR_ACC_Get_Acceleration+0x54>
  {
    /* op mode is LP 8-bit */
    op_mode = 2;
 8008006:	2302      	movs	r3, #2
 8008008:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    shift = 8;
 800800c:	2308      	movs	r3, #8
 800800e:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8008012:	e01f      	b.n	8008054 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8008014:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008018:	2b00      	cmp	r3, #0
 800801a:	d10a      	bne.n	8008032 <LSM303AGR_ACC_Get_Acceleration+0x72>
 800801c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8008020:	2b00      	cmp	r3, #0
 8008022:	d106      	bne.n	8008032 <LSM303AGR_ACC_Get_Acceleration+0x72>
  {
    /* op mode is Normal 10-bit */
    op_mode = 1;
 8008024:	2301      	movs	r3, #1
 8008026:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    shift = 6;
 800802a:	2306      	movs	r3, #6
 800802c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8008030:	e010      	b.n	8008054 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8008032:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10a      	bne.n	8008050 <LSM303AGR_ACC_Get_Acceleration+0x90>
 800803a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800803e:	2b08      	cmp	r3, #8
 8008040:	d106      	bne.n	8008050 <LSM303AGR_ACC_Get_Acceleration+0x90>
  {
    /* op mode is HR 12-bit */
    op_mode = 0;
 8008042:	2300      	movs	r3, #0
 8008044:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    shift = 4;
 8008048:	2304      	movs	r3, #4
 800804a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800804e:	e001      	b.n	8008054 <LSM303AGR_ACC_Get_Acceleration+0x94>
  }
  else
    return MEMS_ERROR;
 8008050:	2300      	movs	r3, #0
 8008052:	e0d2      	b.n	80081fa <LSM303AGR_ACC_Get_Acceleration+0x23a>

  /* Determine the Full Scale the acc is set */
  LSM303AGR_ACC_R_FullScale(handle, &fs);
 8008054:	f107 0339 	add.w	r3, r7, #57	; 0x39
 8008058:	4619      	mov	r1, r3
 800805a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800805c:	f7ff ff61 	bl	8007f22 <LSM303AGR_ACC_R_FullScale>
  switch (fs)
 8008060:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8008064:	2b30      	cmp	r3, #48	; 0x30
 8008066:	d016      	beq.n	8008096 <LSM303AGR_ACC_Get_Acceleration+0xd6>
 8008068:	2b30      	cmp	r3, #48	; 0x30
 800806a:	dc18      	bgt.n	800809e <LSM303AGR_ACC_Get_Acceleration+0xde>
 800806c:	2b20      	cmp	r3, #32
 800806e:	d00e      	beq.n	800808e <LSM303AGR_ACC_Get_Acceleration+0xce>
 8008070:	2b20      	cmp	r3, #32
 8008072:	dc14      	bgt.n	800809e <LSM303AGR_ACC_Get_Acceleration+0xde>
 8008074:	2b00      	cmp	r3, #0
 8008076:	d002      	beq.n	800807e <LSM303AGR_ACC_Get_Acceleration+0xbe>
 8008078:	2b10      	cmp	r3, #16
 800807a:	d004      	beq.n	8008086 <LSM303AGR_ACC_Get_Acceleration+0xc6>
 800807c:	e00f      	b.n	800809e <LSM303AGR_ACC_Get_Acceleration+0xde>
  {
    case LSM303AGR_ACC_FS_2G:
      fs_mode = 0;
 800807e:	2300      	movs	r3, #0
 8008080:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
      break;
 8008084:	e00b      	b.n	800809e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_4G:
      fs_mode = 1;
 8008086:	2301      	movs	r3, #1
 8008088:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
      break;
 800808c:	e007      	b.n	800809e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_8G:
      fs_mode = 2;
 800808e:	2302      	movs	r3, #2
 8008090:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
      break;
 8008094:	e003      	b.n	800809e <LSM303AGR_ACC_Get_Acceleration+0xde>

    case LSM303AGR_ACC_FS_16G:
      fs_mode = 3;
 8008096:	2303      	movs	r3, #3
 8008098:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
      break;
 800809c:	bf00      	nop
  }

  /* Read out raw accelerometer samples */
  LSM303AGR_ACC_Get_Raw_Acceleration(handle, raw_data_tmp.u8bit);
 800809e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80080a2:	4619      	mov	r1, r3
 80080a4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80080a6:	f7ff ff58 	bl	8007f5a <LSM303AGR_ACC_Get_Raw_Acceleration>

  /* Apply proper shift and sensitivity */
  buff[0] = ((raw_data_tmp.i16bit[0] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 80080aa:	f9b7 303c 	ldrsh.w	r3, [r7, #60]	; 0x3c
 80080ae:	461a      	mov	r2, r3
 80080b0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80080b4:	fa42 f303 	asr.w	r3, r2, r3
 80080b8:	17da      	asrs	r2, r3, #31
 80080ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80080bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80080be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80080c2:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80080c6:	494f      	ldr	r1, [pc, #316]	; (8008204 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 80080c8:	009b      	lsls	r3, r3, #2
 80080ca:	4413      	add	r3, r2
 80080cc:	00db      	lsls	r3, r3, #3
 80080ce:	440b      	add	r3, r1
 80080d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80080d6:	fb02 f001 	mul.w	r0, r2, r1
 80080da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080dc:	fb01 f103 	mul.w	r1, r1, r3
 80080e0:	4401      	add	r1, r0
 80080e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80080e4:	fba0 4502 	umull	r4, r5, r0, r2
 80080e8:	194b      	adds	r3, r1, r5
 80080ea:	461d      	mov	r5, r3
 80080ec:	f514 73fa 	adds.w	r3, r4, #500	; 0x1f4
 80080f0:	623b      	str	r3, [r7, #32]
 80080f2:	f145 0300 	adc.w	r3, r5, #0
 80080f6:	627b      	str	r3, [r7, #36]	; 0x24
 80080f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80080fc:	f04f 0300 	mov.w	r3, #0
 8008100:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008104:	f7f8 fda0 	bl	8000c48 <__aeabi_ldivmod>
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810e:	601a      	str	r2, [r3, #0]
  buff[1] = ((raw_data_tmp.i16bit[1] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8008110:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8008114:	461a      	mov	r2, r3
 8008116:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800811a:	fa42 f303 	asr.w	r3, r2, r3
 800811e:	17da      	asrs	r2, r3, #31
 8008120:	61bb      	str	r3, [r7, #24]
 8008122:	61fa      	str	r2, [r7, #28]
 8008124:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008128:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800812c:	4935      	ldr	r1, [pc, #212]	; (8008204 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4413      	add	r3, r2
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	440b      	add	r3, r1
 8008136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800813a:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800813e:	4629      	mov	r1, r5
 8008140:	fb02 f001 	mul.w	r0, r2, r1
 8008144:	4621      	mov	r1, r4
 8008146:	fb01 f103 	mul.w	r1, r1, r3
 800814a:	4401      	add	r1, r0
 800814c:	4620      	mov	r0, r4
 800814e:	fba0 ab02 	umull	sl, fp, r0, r2
 8008152:	eb01 030b 	add.w	r3, r1, fp
 8008156:	469b      	mov	fp, r3
 8008158:	f51a 73fa 	adds.w	r3, sl, #500	; 0x1f4
 800815c:	613b      	str	r3, [r7, #16]
 800815e:	f14b 0300 	adc.w	r3, fp, #0
 8008162:	617b      	str	r3, [r7, #20]
 8008164:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008168:	f04f 0300 	mov.w	r3, #0
 800816c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8008170:	f7f8 fd6a 	bl	8000c48 <__aeabi_ldivmod>
 8008174:	4602      	mov	r2, r0
 8008176:	460b      	mov	r3, r1
 8008178:	4610      	mov	r0, r2
 800817a:	4619      	mov	r1, r3
 800817c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800817e:	3304      	adds	r3, #4
 8008180:	4602      	mov	r2, r0
 8008182:	601a      	str	r2, [r3, #0]
  buff[2] = ((raw_data_tmp.i16bit[2] >> shift) * LSM303AGR_ACC_Sensitivity_List[op_mode][fs_mode] + 500) / 1000;
 8008184:	f9b7 3040 	ldrsh.w	r3, [r7, #64]	; 0x40
 8008188:	461a      	mov	r2, r3
 800818a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800818e:	fa42 f303 	asr.w	r3, r2, r3
 8008192:	17da      	asrs	r2, r3, #31
 8008194:	60bb      	str	r3, [r7, #8]
 8008196:	60fa      	str	r2, [r7, #12]
 8008198:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800819c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80081a0:	4918      	ldr	r1, [pc, #96]	; (8008204 <LSM303AGR_ACC_Get_Acceleration+0x244>)
 80081a2:	0092      	lsls	r2, r2, #2
 80081a4:	4413      	add	r3, r2
 80081a6:	00db      	lsls	r3, r3, #3
 80081a8:	440b      	add	r3, r1
 80081aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80081b2:	4629      	mov	r1, r5
 80081b4:	fb02 f001 	mul.w	r0, r2, r1
 80081b8:	4621      	mov	r1, r4
 80081ba:	fb01 f103 	mul.w	r1, r1, r3
 80081be:	4401      	add	r1, r0
 80081c0:	4620      	mov	r0, r4
 80081c2:	fba0 8902 	umull	r8, r9, r0, r2
 80081c6:	eb01 0309 	add.w	r3, r1, r9
 80081ca:	4699      	mov	r9, r3
 80081cc:	f518 73fa 	adds.w	r3, r8, #500	; 0x1f4
 80081d0:	603b      	str	r3, [r7, #0]
 80081d2:	f149 0300 	adc.w	r3, r9, #0
 80081d6:	607b      	str	r3, [r7, #4]
 80081d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80081dc:	f04f 0300 	mov.w	r3, #0
 80081e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80081e4:	f7f8 fd30 	bl	8000c48 <__aeabi_ldivmod>
 80081e8:	4602      	mov	r2, r0
 80081ea:	460b      	mov	r3, r1
 80081ec:	4610      	mov	r0, r2
 80081ee:	4619      	mov	r1, r3
 80081f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081f2:	3308      	adds	r3, #8
 80081f4:	4602      	mov	r2, r0
 80081f6:	601a      	str	r2, [r3, #0]

  return MEMS_SUCCESS;
 80081f8:	2301      	movs	r3, #1
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3748      	adds	r7, #72	; 0x48
 80081fe:	46bd      	mov	sp, r7
 8008200:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008204:	08014a08 	.word	0x08014a08

08008208 <LSM303AGR_ACC_W_ODR>:
* Input          : LSM303AGR_ACC_ODR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ODR(void *handle, LSM303AGR_ACC_ODR_t newValue)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	460b      	mov	r3, r1
 8008212:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008214:	f107 020f 	add.w	r2, r7, #15
 8008218:	2301      	movs	r3, #1
 800821a:	2120      	movs	r1, #32
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f7ff fde8 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8008222:	4603      	mov	r3, r0
 8008224:	2b00      	cmp	r3, #0
 8008226:	d101      	bne.n	800822c <LSM303AGR_ACC_W_ODR+0x24>
    return MEMS_ERROR;
 8008228:	2300      	movs	r3, #0
 800822a:	e016      	b.n	800825a <LSM303AGR_ACC_W_ODR+0x52>

  value &= ~LSM303AGR_ACC_ODR_MASK;
 800822c:	7bfb      	ldrb	r3, [r7, #15]
 800822e:	f003 030f 	and.w	r3, r3, #15
 8008232:	b2db      	uxtb	r3, r3
 8008234:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008236:	7bfa      	ldrb	r2, [r7, #15]
 8008238:	78fb      	ldrb	r3, [r7, #3]
 800823a:	4313      	orrs	r3, r2
 800823c:	b2db      	uxtb	r3, r3
 800823e:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008240:	f107 020f 	add.w	r2, r7, #15
 8008244:	2301      	movs	r3, #1
 8008246:	2120      	movs	r1, #32
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f7ff fdb1 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 800824e:	4603      	mov	r3, r0
 8008250:	2b00      	cmp	r3, #0
 8008252:	d101      	bne.n	8008258 <LSM303AGR_ACC_W_ODR+0x50>
    return MEMS_ERROR;
 8008254:	2300      	movs	r3, #0
 8008256:	e000      	b.n	800825a <LSM303AGR_ACC_W_ODR+0x52>

  return MEMS_SUCCESS;
 8008258:	2301      	movs	r3, #1
}
 800825a:	4618      	mov	r0, r3
 800825c:	3710      	adds	r7, #16
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <LSM303AGR_ACC_R_ODR>:
* Input          : Pointer to LSM303AGR_ACC_ODR_t
* Output         : Status of ODR see LSM303AGR_ACC_ODR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ODR(void *handle, LSM303AGR_ACC_ODR_t *value)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b082      	sub	sp, #8
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 800826c:	2301      	movs	r3, #1
 800826e:	683a      	ldr	r2, [r7, #0]
 8008270:	2120      	movs	r1, #32
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f7ff fdbd 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	d101      	bne.n	8008282 <LSM303AGR_ACC_R_ODR+0x20>
    return MEMS_ERROR;
 800827e:	2300      	movs	r3, #0
 8008280:	e007      	b.n	8008292 <LSM303AGR_ACC_R_ODR+0x30>

  *value &= LSM303AGR_ACC_ODR_MASK; //mask
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	781b      	ldrb	r3, [r3, #0]
 8008286:	f023 030f 	bic.w	r3, r3, #15
 800828a:	b2da      	uxtb	r2, r3
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008290:	2301      	movs	r3, #1
}
 8008292:	4618      	mov	r0, r3
 8008294:	3708      	adds	r7, #8
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}

0800829a <LSM303AGR_ACC_W_XEN>:
* Input          : LSM303AGR_ACC_XEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_XEN(void *handle, LSM303AGR_ACC_XEN_t newValue)
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b084      	sub	sp, #16
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
 80082a2:	460b      	mov	r3, r1
 80082a4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80082a6:	f107 020f 	add.w	r2, r7, #15
 80082aa:	2301      	movs	r3, #1
 80082ac:	2120      	movs	r1, #32
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f7ff fd9f 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 80082b4:	4603      	mov	r3, r0
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d101      	bne.n	80082be <LSM303AGR_ACC_W_XEN+0x24>
    return MEMS_ERROR;
 80082ba:	2300      	movs	r3, #0
 80082bc:	e016      	b.n	80082ec <LSM303AGR_ACC_W_XEN+0x52>

  value &= ~LSM303AGR_ACC_XEN_MASK;
 80082be:	7bfb      	ldrb	r3, [r7, #15]
 80082c0:	f023 0301 	bic.w	r3, r3, #1
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80082c8:	7bfa      	ldrb	r2, [r7, #15]
 80082ca:	78fb      	ldrb	r3, [r7, #3]
 80082cc:	4313      	orrs	r3, r2
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80082d2:	f107 020f 	add.w	r2, r7, #15
 80082d6:	2301      	movs	r3, #1
 80082d8:	2120      	movs	r1, #32
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f7ff fd68 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d101      	bne.n	80082ea <LSM303AGR_ACC_W_XEN+0x50>
    return MEMS_ERROR;
 80082e6:	2300      	movs	r3, #0
 80082e8:	e000      	b.n	80082ec <LSM303AGR_ACC_W_XEN+0x52>

  return MEMS_SUCCESS;
 80082ea:	2301      	movs	r3, #1
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3710      	adds	r7, #16
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <LSM303AGR_ACC_R_XEN>:
* Input          : Pointer to LSM303AGR_ACC_XEN_t
* Output         : Status of XEN see LSM303AGR_ACC_XEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XEN(void *handle, LSM303AGR_ACC_XEN_t *value)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
 80082fc:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 80082fe:	2301      	movs	r3, #1
 8008300:	683a      	ldr	r2, [r7, #0]
 8008302:	2120      	movs	r1, #32
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f7ff fd74 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d101      	bne.n	8008314 <LSM303AGR_ACC_R_XEN+0x20>
    return MEMS_ERROR;
 8008310:	2300      	movs	r3, #0
 8008312:	e007      	b.n	8008324 <LSM303AGR_ACC_R_XEN+0x30>

  *value &= LSM303AGR_ACC_XEN_MASK; //mask
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	f003 0301 	and.w	r3, r3, #1
 800831c:	b2da      	uxtb	r2, r3
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008322:	2301      	movs	r3, #1
}
 8008324:	4618      	mov	r0, r3
 8008326:	3708      	adds	r7, #8
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}

0800832c <LSM303AGR_ACC_W_YEN>:
* Input          : LSM303AGR_ACC_YEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_YEN(void *handle, LSM303AGR_ACC_YEN_t newValue)
{
 800832c:	b580      	push	{r7, lr}
 800832e:	b084      	sub	sp, #16
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	460b      	mov	r3, r1
 8008336:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008338:	f107 020f 	add.w	r2, r7, #15
 800833c:	2301      	movs	r3, #1
 800833e:	2120      	movs	r1, #32
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f7ff fd56 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <LSM303AGR_ACC_W_YEN+0x24>
    return MEMS_ERROR;
 800834c:	2300      	movs	r3, #0
 800834e:	e016      	b.n	800837e <LSM303AGR_ACC_W_YEN+0x52>

  value &= ~LSM303AGR_ACC_YEN_MASK;
 8008350:	7bfb      	ldrb	r3, [r7, #15]
 8008352:	f023 0302 	bic.w	r3, r3, #2
 8008356:	b2db      	uxtb	r3, r3
 8008358:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800835a:	7bfa      	ldrb	r2, [r7, #15]
 800835c:	78fb      	ldrb	r3, [r7, #3]
 800835e:	4313      	orrs	r3, r2
 8008360:	b2db      	uxtb	r3, r3
 8008362:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 8008364:	f107 020f 	add.w	r2, r7, #15
 8008368:	2301      	movs	r3, #1
 800836a:	2120      	movs	r1, #32
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f7ff fd1f 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <LSM303AGR_ACC_W_YEN+0x50>
    return MEMS_ERROR;
 8008378:	2300      	movs	r3, #0
 800837a:	e000      	b.n	800837e <LSM303AGR_ACC_W_YEN+0x52>

  return MEMS_SUCCESS;
 800837c:	2301      	movs	r3, #1
}
 800837e:	4618      	mov	r0, r3
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <LSM303AGR_ACC_R_YEN>:
* Input          : Pointer to LSM303AGR_ACC_YEN_t
* Output         : Status of YEN see LSM303AGR_ACC_YEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_YEN(void *handle, LSM303AGR_ACC_YEN_t *value)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b082      	sub	sp, #8
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
 800838e:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008390:	2301      	movs	r3, #1
 8008392:	683a      	ldr	r2, [r7, #0]
 8008394:	2120      	movs	r1, #32
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f7ff fd2b 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 800839c:	4603      	mov	r3, r0
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d101      	bne.n	80083a6 <LSM303AGR_ACC_R_YEN+0x20>
    return MEMS_ERROR;
 80083a2:	2300      	movs	r3, #0
 80083a4:	e007      	b.n	80083b6 <LSM303AGR_ACC_R_YEN+0x30>

  *value &= LSM303AGR_ACC_YEN_MASK; //mask
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	781b      	ldrb	r3, [r3, #0]
 80083aa:	f003 0302 	and.w	r3, r3, #2
 80083ae:	b2da      	uxtb	r2, r3
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80083b4:	2301      	movs	r3, #1
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3708      	adds	r7, #8
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <LSM303AGR_ACC_W_ZEN>:
* Input          : LSM303AGR_ACC_ZEN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_ZEN(void *handle, LSM303AGR_ACC_ZEN_t newValue)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b084      	sub	sp, #16
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
 80083c6:	460b      	mov	r3, r1
 80083c8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80083ca:	f107 020f 	add.w	r2, r7, #15
 80083ce:	2301      	movs	r3, #1
 80083d0:	2120      	movs	r1, #32
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f7ff fd0d 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 80083d8:	4603      	mov	r3, r0
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d101      	bne.n	80083e2 <LSM303AGR_ACC_W_ZEN+0x24>
    return MEMS_ERROR;
 80083de:	2300      	movs	r3, #0
 80083e0:	e016      	b.n	8008410 <LSM303AGR_ACC_W_ZEN+0x52>

  value &= ~LSM303AGR_ACC_ZEN_MASK;
 80083e2:	7bfb      	ldrb	r3, [r7, #15]
 80083e4:	f023 0304 	bic.w	r3, r3, #4
 80083e8:	b2db      	uxtb	r3, r3
 80083ea:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80083ec:	7bfa      	ldrb	r2, [r7, #15]
 80083ee:	78fb      	ldrb	r3, [r7, #3]
 80083f0:	4313      	orrs	r3, r2
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_CTRL_REG1, &value, 1) )
 80083f6:	f107 020f 	add.w	r2, r7, #15
 80083fa:	2301      	movs	r3, #1
 80083fc:	2120      	movs	r1, #32
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f7ff fcd6 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 8008404:	4603      	mov	r3, r0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d101      	bne.n	800840e <LSM303AGR_ACC_W_ZEN+0x50>
    return MEMS_ERROR;
 800840a:	2300      	movs	r3, #0
 800840c:	e000      	b.n	8008410 <LSM303AGR_ACC_W_ZEN+0x52>

  return MEMS_SUCCESS;
 800840e:	2301      	movs	r3, #1
}
 8008410:	4618      	mov	r0, r3
 8008412:	3710      	adds	r7, #16
 8008414:	46bd      	mov	sp, r7
 8008416:	bd80      	pop	{r7, pc}

08008418 <LSM303AGR_ACC_R_ZEN>:
* Input          : Pointer to LSM303AGR_ACC_ZEN_t
* Output         : Status of ZEN see LSM303AGR_ACC_ZEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_ZEN(void *handle, LSM303AGR_ACC_ZEN_t *value)
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b082      	sub	sp, #8
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
 8008420:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 8008422:	2301      	movs	r3, #1
 8008424:	683a      	ldr	r2, [r7, #0]
 8008426:	2120      	movs	r1, #32
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	f7ff fce2 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 800842e:	4603      	mov	r3, r0
 8008430:	2b00      	cmp	r3, #0
 8008432:	d101      	bne.n	8008438 <LSM303AGR_ACC_R_ZEN+0x20>
    return MEMS_ERROR;
 8008434:	2300      	movs	r3, #0
 8008436:	e007      	b.n	8008448 <LSM303AGR_ACC_R_ZEN+0x30>

  *value &= LSM303AGR_ACC_ZEN_MASK; //mask
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	781b      	ldrb	r3, [r3, #0]
 800843c:	f003 0304 	and.w	r3, r3, #4
 8008440:	b2da      	uxtb	r2, r3
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8008446:	2301      	movs	r3, #1
}
 8008448:	4618      	mov	r0, r3
 800844a:	3708      	adds	r7, #8
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <LSM303AGR_ACC_R_LOWPWR_EN>:
* Input          : Pointer to LSM303AGR_ACC_LPEN_t
* Output         : Status of LPEN see LSM303AGR_ACC_LPEN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_LOWPWR_EN(void *handle, LSM303AGR_ACC_LPEN_t *value)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
 8008458:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG1, (u8_t *)value, 1) )
 800845a:	2301      	movs	r3, #1
 800845c:	683a      	ldr	r2, [r7, #0]
 800845e:	2120      	movs	r1, #32
 8008460:	6878      	ldr	r0, [r7, #4]
 8008462:	f7ff fcc6 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8008466:	4603      	mov	r3, r0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d101      	bne.n	8008470 <LSM303AGR_ACC_R_LOWPWR_EN+0x20>
    return MEMS_ERROR;
 800846c:	2300      	movs	r3, #0
 800846e:	e007      	b.n	8008480 <LSM303AGR_ACC_R_LOWPWR_EN+0x30>

  *value &= LSM303AGR_ACC_LPEN_MASK; //mask
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	f003 0308 	and.w	r3, r3, #8
 8008478:	b2da      	uxtb	r2, r3
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800847e:	2301      	movs	r3, #1
}
 8008480:	4618      	mov	r0, r3
 8008482:	3708      	adds	r7, #8
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <LSM303AGR_ACC_R_HiRes>:
* Input          : Pointer to LSM303AGR_ACC_HR_t
* Output         : Status of HR see LSM303AGR_ACC_HR_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_HiRes(void *handle, LSM303AGR_ACC_HR_t *value)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b082      	sub	sp, #8
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_CTRL_REG4, (u8_t *)value, 1) )
 8008492:	2301      	movs	r3, #1
 8008494:	683a      	ldr	r2, [r7, #0]
 8008496:	2123      	movs	r1, #35	; 0x23
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f7ff fcaa 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <LSM303AGR_ACC_R_HiRes+0x20>
    return MEMS_ERROR;
 80084a4:	2300      	movs	r3, #0
 80084a6:	e007      	b.n	80084b8 <LSM303AGR_ACC_R_HiRes+0x30>

  *value &= LSM303AGR_ACC_HR_MASK; //mask
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	781b      	ldrb	r3, [r3, #0]
 80084ac:	f003 0308 	and.w	r3, r3, #8
 80084b0:	b2da      	uxtb	r2, r3
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80084b6:	2301      	movs	r3, #1
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3708      	adds	r7, #8
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <LSM303AGR_ACC_R_XDataAvail>:
* Input          : Pointer to LSM303AGR_ACC_XDA_t
* Output         : Status of XDA see LSM303AGR_ACC_XDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM303AGR_ACC_R_XDataAvail(void *handle, LSM303AGR_ACC_XDA_t *value)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
 80084c8:	6039      	str	r1, [r7, #0]
  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_STATUS_REG2, (u8_t *)value, 1) )
 80084ca:	2301      	movs	r3, #1
 80084cc:	683a      	ldr	r2, [r7, #0]
 80084ce:	2127      	movs	r1, #39	; 0x27
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f7ff fc8e 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d101      	bne.n	80084e0 <LSM303AGR_ACC_R_XDataAvail+0x20>
    return MEMS_ERROR;
 80084dc:	2300      	movs	r3, #0
 80084de:	e007      	b.n	80084f0 <LSM303AGR_ACC_R_XDataAvail+0x30>

  *value &= LSM303AGR_ACC_XDA_MASK; //mask
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	781b      	ldrb	r3, [r3, #0]
 80084e4:	f003 0301 	and.w	r3, r3, #1
 80084e8:	b2da      	uxtb	r2, r3
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80084ee:	2301      	movs	r3, #1
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3708      	adds	r7, #8
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <LSM303AGR_ACC_W_FifoMode>:
* Input          : LSM303AGR_ACC_FM_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM303AGR_ACC_W_FifoMode(void *handle, LSM303AGR_ACC_FM_t newValue)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	460b      	mov	r3, r1
 8008502:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM303AGR_ACC_ReadReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8008504:	f107 020f 	add.w	r2, r7, #15
 8008508:	2301      	movs	r3, #1
 800850a:	212e      	movs	r1, #46	; 0x2e
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f7ff fc70 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d101      	bne.n	800851c <LSM303AGR_ACC_W_FifoMode+0x24>
    return MEMS_ERROR;
 8008518:	2300      	movs	r3, #0
 800851a:	e016      	b.n	800854a <LSM303AGR_ACC_W_FifoMode+0x52>

  value &= ~LSM303AGR_ACC_FM_MASK;
 800851c:	7bfb      	ldrb	r3, [r7, #15]
 800851e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008522:	b2db      	uxtb	r3, r3
 8008524:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8008526:	7bfa      	ldrb	r2, [r7, #15]
 8008528:	78fb      	ldrb	r3, [r7, #3]
 800852a:	4313      	orrs	r3, r2
 800852c:	b2db      	uxtb	r3, r3
 800852e:	73fb      	strb	r3, [r7, #15]

  if( !LSM303AGR_ACC_WriteReg( handle, LSM303AGR_ACC_FIFO_CTRL_REG, &value, 1) )
 8008530:	f107 020f 	add.w	r2, r7, #15
 8008534:	2301      	movs	r3, #1
 8008536:	212e      	movs	r1, #46	; 0x2e
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f7ff fc39 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 800853e:	4603      	mov	r3, r0
 8008540:	2b00      	cmp	r3, #0
 8008542:	d101      	bne.n	8008548 <LSM303AGR_ACC_W_FifoMode+0x50>
    return MEMS_ERROR;
 8008544:	2300      	movs	r3, #0
 8008546:	e000      	b.n	800854a <LSM303AGR_ACC_W_FifoMode+0x52>

  return MEMS_SUCCESS;
 8008548:	2301      	movs	r3, #1
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
	...

08008554 <LSM303AGR_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Init( DrvContextTypeDef *handle )
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]

  uint8_t axes_status[] = { 1, 1, 1 };
 800855c:	4a28      	ldr	r2, [pc, #160]	; (8008600 <LSM303AGR_X_Init+0xac>)
 800855e:	f107 030c 	add.w	r3, r7, #12
 8008562:	6812      	ldr	r2, [r2, #0]
 8008564:	4611      	mov	r1, r2
 8008566:	8019      	strh	r1, [r3, #0]
 8008568:	3302      	adds	r3, #2
 800856a:	0c12      	lsrs	r2, r2, #16
 800856c:	701a      	strb	r2, [r3, #0]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	617b      	str	r3, [r7, #20]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	613b      	str	r3, [r7, #16]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f8cd 	bl	800871a <LSM303AGR_X_Check_WhoAmI>
 8008580:	4603      	mov	r3, r0
 8008582:	2b01      	cmp	r3, #1
 8008584:	d101      	bne.n	800858a <LSM303AGR_X_Init+0x36>
  {
    return COMPONENT_ERROR;
 8008586:	2301      	movs	r3, #1
 8008588:	e035      	b.n	80085f6 <LSM303AGR_X_Init+0xa2>
  }

  /* Enable BDU */
  if ( LSM303AGR_ACC_W_BlockDataUpdate( (void *)handle, LSM303AGR_ACC_BDU_ENABLED ) == MEMS_ERROR )
 800858a:	2180      	movs	r1, #128	; 0x80
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f7ff fc6e 	bl	8007e6e <LSM303AGR_ACC_W_BlockDataUpdate>
 8008592:	4603      	mov	r3, r0
 8008594:	2b00      	cmp	r3, #0
 8008596:	d101      	bne.n	800859c <LSM303AGR_X_Init+0x48>
  {
    return COMPONENT_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e02c      	b.n	80085f6 <LSM303AGR_X_Init+0xa2>
  }

  /* FIFO mode selection */
  if ( LSM303AGR_ACC_W_FifoMode( (void *)handle, LSM303AGR_ACC_FM_BYPASS ) == MEMS_ERROR )
 800859c:	2100      	movs	r1, #0
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f7ff ffaa 	bl	80084f8 <LSM303AGR_ACC_W_FifoMode>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d101      	bne.n	80085ae <LSM303AGR_X_Init+0x5a>
  {
    return COMPONENT_ERROR;
 80085aa:	2301      	movs	r3, #1
 80085ac:	e023      	b.n	80085f6 <LSM303AGR_X_Init+0xa2>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 100.0f;
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	4a14      	ldr	r2, [pc, #80]	; (8008604 <LSM303AGR_X_Init+0xb0>)
 80085b2:	601a      	str	r2, [r3, #0]

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 80085b4:	2100      	movs	r1, #0
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f7ff fe26 	bl	8008208 <LSM303AGR_ACC_W_ODR>
 80085bc:	4603      	mov	r3, r0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <LSM303AGR_X_Init+0x72>
  {
    return COMPONENT_ERROR;
 80085c2:	2301      	movs	r3, #1
 80085c4:	e017      	b.n	80085f6 <LSM303AGR_X_Init+0xa2>
  }

  /* Full scale selection. */
  if ( LSM303AGR_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 80085c6:	2100      	movs	r1, #0
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 fa33 	bl	8008a34 <LSM303AGR_X_Set_FS>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d101      	bne.n	80085d8 <LSM303AGR_X_Init+0x84>
  {
    return COMPONENT_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	e00e      	b.n	80085f6 <LSM303AGR_X_Init+0xa2>
  }

  /* Enable axes. */
  if ( LSM303AGR_X_Set_Axes_Status( handle, axes_status ) == COMPONENT_ERROR )
 80085d8:	f107 030c 	add.w	r3, r7, #12
 80085dc:	4619      	mov	r1, r3
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 fad0 	bl	8008b84 <LSM303AGR_X_Set_Axes_Status>
 80085e4:	4603      	mov	r3, r0
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d101      	bne.n	80085ee <LSM303AGR_X_Init+0x9a>
  {
    return COMPONENT_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	e003      	b.n	80085f6 <LSM303AGR_X_Init+0xa2>
  }

  handle->isInitialized = 1;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2201      	movs	r2, #1
 80085f2:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3718      	adds	r7, #24
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	bf00      	nop
 8008600:	08014a68 	.word	0x08014a68
 8008604:	42c80000 	.word	0x42c80000

08008608 <LSM303AGR_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_DeInit( DrvContextTypeDef *handle )
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	689b      	ldr	r3, [r3, #8]
 8008614:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	60bb      	str	r3, [r7, #8]

  if ( LSM303AGR_X_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800861c:	6878      	ldr	r0, [r7, #4]
 800861e:	f000 f87c 	bl	800871a <LSM303AGR_X_Check_WhoAmI>
 8008622:	4603      	mov	r3, r0
 8008624:	2b01      	cmp	r3, #1
 8008626:	d101      	bne.n	800862c <LSM303AGR_X_DeInit+0x24>
  {
    return COMPONENT_ERROR;
 8008628:	2301      	movs	r3, #1
 800862a:	e00f      	b.n	800864c <LSM303AGR_X_DeInit+0x44>
  }

  /* Disable the component */
  if( LSM303AGR_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f000 f836 	bl	800869e <LSM303AGR_X_Sensor_Disable>
 8008632:	4603      	mov	r3, r0
 8008634:	2b01      	cmp	r3, #1
 8008636:	d101      	bne.n	800863c <LSM303AGR_X_DeInit+0x34>
  {
    return COMPONENT_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	e007      	b.n	800864c <LSM303AGR_X_DeInit+0x44>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	f04f 0200 	mov.w	r2, #0
 8008642:	601a      	str	r2, [r3, #0]

  handle->isInitialized = 0;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800864a:	2300      	movs	r3, #0
}
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <LSM303AGR_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b084      	sub	sp, #16
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	799b      	ldrb	r3, [r3, #6]
 800866c:	2b01      	cmp	r3, #1
 800866e:	d101      	bne.n	8008674 <LSM303AGR_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 8008670:	2300      	movs	r3, #0
 8008672:	e010      	b.n	8008696 <LSM303AGR_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM303AGR_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	edd3 7a00 	vldr	s15, [r3]
 800867a:	eeb0 0a67 	vmov.f32	s0, s15
 800867e:	6878      	ldr	r0, [r7, #4]
 8008680:	f000 fbec 	bl	8008e5c <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8008684:	4603      	mov	r3, r0
 8008686:	2b01      	cmp	r3, #1
 8008688:	d101      	bne.n	800868e <LSM303AGR_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800868a:	2301      	movs	r3, #1
 800868c:	e003      	b.n	8008696 <LSM303AGR_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2201      	movs	r2, #1
 8008692:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 8008694:	2300      	movs	r3, #0
}
 8008696:	4618      	mov	r0, r3
 8008698:	3710      	adds	r7, #16
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}

0800869e <LSM303AGR_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800869e:	b580      	push	{r7, lr}
 80086a0:	b084      	sub	sp, #16
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	689b      	ldr	r3, [r3, #8]
 80086aa:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	799b      	ldrb	r3, [r3, #6]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d101      	bne.n	80086be <LSM303AGR_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	e016      	b.n	80086ec <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Store actual output data rate. */
  if ( LSM303AGR_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	4619      	mov	r1, r3
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 f8ca 	bl	800885c <LSM303AGR_X_Get_ODR>
 80086c8:	4603      	mov	r3, r0
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d101      	bne.n	80086d2 <LSM303AGR_X_Sensor_Disable+0x34>
  {
    return COMPONENT_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e00c      	b.n	80086ec <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  /* Output data rate selection - power down. */
  if ( LSM303AGR_ACC_W_ODR( (void *)handle, LSM303AGR_ACC_ODR_DO_PWR_DOWN ) == MEMS_ERROR )
 80086d2:	2100      	movs	r1, #0
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f7ff fd97 	bl	8008208 <LSM303AGR_ACC_W_ODR>
 80086da:	4603      	mov	r3, r0
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d101      	bne.n	80086e4 <LSM303AGR_X_Sensor_Disable+0x46>
  {
    return COMPONENT_ERROR;
 80086e0:	2301      	movs	r3, #1
 80086e2:	e003      	b.n	80086ec <LSM303AGR_X_Sensor_Disable+0x4e>
  }

  handle->isEnabled = 0;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 80086ea:	2300      	movs	r3, #0
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <LSM303AGR_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b082      	sub	sp, #8
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
 80086fc:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM303AGR_ACC_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 80086fe:	6839      	ldr	r1, [r7, #0]
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f7ff fb97 	bl	8007e34 <LSM303AGR_ACC_R_WHO_AM_I>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d101      	bne.n	8008710 <LSM303AGR_X_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	e000      	b.n	8008712 <LSM303AGR_X_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 8008710:	2300      	movs	r3, #0
}
 8008712:	4618      	mov	r0, r3
 8008714:	3708      	adds	r7, #8
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}

0800871a <LSM303AGR_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800871a:	b580      	push	{r7, lr}
 800871c:	b084      	sub	sp, #16
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 8008722:	2300      	movs	r3, #0
 8008724:	73fb      	strb	r3, [r7, #15]

  if ( LSM303AGR_X_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 8008726:	f107 030f 	add.w	r3, r7, #15
 800872a:	4619      	mov	r1, r3
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f7ff ffe1 	bl	80086f4 <LSM303AGR_X_Get_WhoAmI>
 8008732:	4603      	mov	r3, r0
 8008734:	2b01      	cmp	r3, #1
 8008736:	d101      	bne.n	800873c <LSM303AGR_X_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	e007      	b.n	800874c <LSM303AGR_X_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	781a      	ldrb	r2, [r3, #0]
 8008740:	7bfb      	ldrb	r3, [r7, #15]
 8008742:	429a      	cmp	r2, r3
 8008744:	d001      	beq.n	800874a <LSM303AGR_X_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 8008746:	2301      	movs	r3, #1
 8008748:	e000      	b.n	800874c <LSM303AGR_X_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <LSM303AGR_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b086      	sub	sp, #24
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]
 800875c:	6039      	str	r1, [r7, #0]

  int data[3];

  /* Read data from LSM303AGR. */
  if ( !LSM303AGR_ACC_Get_Acceleration((void *)handle, data) )
 800875e:	f107 030c 	add.w	r3, r7, #12
 8008762:	4619      	mov	r1, r3
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f7ff fc2b 	bl	8007fc0 <LSM303AGR_ACC_Get_Acceleration>
 800876a:	4603      	mov	r3, r0
 800876c:	2b00      	cmp	r3, #0
 800876e:	d101      	bne.n	8008774 <LSM303AGR_X_Get_Axes+0x20>
  {
    return COMPONENT_ERROR;
 8008770:	2301      	movs	r3, #1
 8008772:	e009      	b.n	8008788 <LSM303AGR_X_Get_Axes+0x34>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = data[0];
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	683b      	ldr	r3, [r7, #0]
 8008778:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = data[1];
 800877a:	693a      	ldr	r2, [r7, #16]
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = data[2];
 8008780:	697a      	ldr	r2, [r7, #20]
 8008782:	683b      	ldr	r3, [r7, #0]
 8008784:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3718      	adds	r7, #24
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <LSM303AGR_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b084      	sub	sp, #16
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM303AGR output register. */
  if ( LSM303AGR_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800879a:	f107 0308 	add.w	r3, r7, #8
 800879e:	4619      	mov	r1, r3
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fa7e 	bl	8008ca2 <LSM303AGR_X_Get_Axes_Raw>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d101      	bne.n	80087b0 <LSM303AGR_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	e00c      	b.n	80087ca <LSM303AGR_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 80087b0:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 80087b8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 80087c0:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3710      	adds	r7, #16
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}

080087d2 <LSM303AGR_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 80087d2:	b580      	push	{r7, lr}
 80087d4:	b084      	sub	sp, #16
 80087d6:	af00      	add	r7, sp, #0
 80087d8:	6078      	str	r0, [r7, #4]
 80087da:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_LPEN_t lp_value;
  LSM303AGR_ACC_HR_t hr_value;

  /* Read low power flag */
  if( LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp_value ) == MEMS_ERROR )
 80087dc:	f107 030f 	add.w	r3, r7, #15
 80087e0:	4619      	mov	r1, r3
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f7ff fe34 	bl	8008450 <LSM303AGR_ACC_R_LOWPWR_EN>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d101      	bne.n	80087f2 <LSM303AGR_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e02f      	b.n	8008852 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  /* Read high performance flag */
  if( LSM303AGR_ACC_R_HiRes( (void *)handle, &hr_value ) == MEMS_ERROR )
 80087f2:	f107 030e 	add.w	r3, r7, #14
 80087f6:	4619      	mov	r1, r3
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f7ff fe45 	bl	8008488 <LSM303AGR_ACC_R_HiRes>
 80087fe:	4603      	mov	r3, r0
 8008800:	2b00      	cmp	r3, #0
 8008802:	d101      	bne.n	8008808 <LSM303AGR_X_Get_Sensitivity+0x36>
  {
    return COMPONENT_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	e024      	b.n	8008852 <LSM303AGR_X_Get_Sensitivity+0x80>
  }

  if( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 8008808:	7bfb      	ldrb	r3, [r7, #15]
 800880a:	2b00      	cmp	r3, #0
 800880c:	d108      	bne.n	8008820 <LSM303AGR_X_Get_Sensitivity+0x4e>
 800880e:	7bbb      	ldrb	r3, [r7, #14]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d105      	bne.n	8008820 <LSM303AGR_X_Get_Sensitivity+0x4e>
  {
    /* Normal Mode */
    return LSM303AGR_X_Get_Sensitivity_Normal_Mode( handle, sensitivity );
 8008814:	6839      	ldr	r1, [r7, #0]
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 fbec 	bl	8008ff4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>
 800881c:	4603      	mov	r3, r0
 800881e:	e018      	b.n	8008852 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_ENABLED && hr_value == LSM303AGR_ACC_HR_DISABLED )
 8008820:	7bfb      	ldrb	r3, [r7, #15]
 8008822:	2b08      	cmp	r3, #8
 8008824:	d108      	bne.n	8008838 <LSM303AGR_X_Get_Sensitivity+0x66>
 8008826:	7bbb      	ldrb	r3, [r7, #14]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d105      	bne.n	8008838 <LSM303AGR_X_Get_Sensitivity+0x66>
  {
    /* Low Power Mode */
    return LSM303AGR_X_Get_Sensitivity_LP_Mode( handle, sensitivity );
 800882c:	6839      	ldr	r1, [r7, #0]
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 fc22 	bl	8009078 <LSM303AGR_X_Get_Sensitivity_LP_Mode>
 8008834:	4603      	mov	r3, r0
 8008836:	e00c      	b.n	8008852 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else if ( lp_value == LSM303AGR_ACC_LPEN_DISABLED && hr_value == LSM303AGR_ACC_HR_ENABLED )
 8008838:	7bfb      	ldrb	r3, [r7, #15]
 800883a:	2b00      	cmp	r3, #0
 800883c:	d108      	bne.n	8008850 <LSM303AGR_X_Get_Sensitivity+0x7e>
 800883e:	7bbb      	ldrb	r3, [r7, #14]
 8008840:	2b08      	cmp	r3, #8
 8008842:	d105      	bne.n	8008850 <LSM303AGR_X_Get_Sensitivity+0x7e>
  {
    /* High Resolution Mode */
    return LSM303AGR_X_Get_Sensitivity_HR_Mode( handle, sensitivity );
 8008844:	6839      	ldr	r1, [r7, #0]
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 fc58 	bl	80090fc <LSM303AGR_X_Get_Sensitivity_HR_Mode>
 800884c:	4603      	mov	r3, r0
 800884e:	e000      	b.n	8008852 <LSM303AGR_X_Get_Sensitivity+0x80>
  }
  else
  {
    /* Not allowed */
    return COMPONENT_ERROR;
 8008850:	2301      	movs	r3, #1
  }
}
 8008852:	4618      	mov	r0, r3
 8008854:	3710      	adds	r7, #16
 8008856:	46bd      	mov	sp, r7
 8008858:	bd80      	pop	{r7, pc}
	...

0800885c <LSM303AGR_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_ODR_t odr_low_level;

  if ( LSM303AGR_ACC_R_ODR( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 8008866:	f107 030f 	add.w	r3, r7, #15
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f7ff fcf8 	bl	8008262 <LSM303AGR_ACC_R_ODR>
 8008872:	4603      	mov	r3, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <LSM303AGR_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e045      	b.n	8008908 <LSM303AGR_X_Get_ODR+0xac>
  }

  switch( odr_low_level )
 800887c:	7bfb      	ldrb	r3, [r7, #15]
 800887e:	2b70      	cmp	r3, #112	; 0x70
 8008880:	d038      	beq.n	80088f4 <LSM303AGR_X_Get_ODR+0x98>
 8008882:	2b70      	cmp	r3, #112	; 0x70
 8008884:	dc3a      	bgt.n	80088fc <LSM303AGR_X_Get_ODR+0xa0>
 8008886:	2b60      	cmp	r3, #96	; 0x60
 8008888:	d030      	beq.n	80088ec <LSM303AGR_X_Get_ODR+0x90>
 800888a:	2b60      	cmp	r3, #96	; 0x60
 800888c:	dc36      	bgt.n	80088fc <LSM303AGR_X_Get_ODR+0xa0>
 800888e:	2b50      	cmp	r3, #80	; 0x50
 8008890:	d028      	beq.n	80088e4 <LSM303AGR_X_Get_ODR+0x88>
 8008892:	2b50      	cmp	r3, #80	; 0x50
 8008894:	dc32      	bgt.n	80088fc <LSM303AGR_X_Get_ODR+0xa0>
 8008896:	2b40      	cmp	r3, #64	; 0x40
 8008898:	d020      	beq.n	80088dc <LSM303AGR_X_Get_ODR+0x80>
 800889a:	2b40      	cmp	r3, #64	; 0x40
 800889c:	dc2e      	bgt.n	80088fc <LSM303AGR_X_Get_ODR+0xa0>
 800889e:	2b30      	cmp	r3, #48	; 0x30
 80088a0:	d018      	beq.n	80088d4 <LSM303AGR_X_Get_ODR+0x78>
 80088a2:	2b30      	cmp	r3, #48	; 0x30
 80088a4:	dc2a      	bgt.n	80088fc <LSM303AGR_X_Get_ODR+0xa0>
 80088a6:	2b20      	cmp	r3, #32
 80088a8:	d010      	beq.n	80088cc <LSM303AGR_X_Get_ODR+0x70>
 80088aa:	2b20      	cmp	r3, #32
 80088ac:	dc26      	bgt.n	80088fc <LSM303AGR_X_Get_ODR+0xa0>
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d002      	beq.n	80088b8 <LSM303AGR_X_Get_ODR+0x5c>
 80088b2:	2b10      	cmp	r3, #16
 80088b4:	d005      	beq.n	80088c2 <LSM303AGR_X_Get_ODR+0x66>
 80088b6:	e021      	b.n	80088fc <LSM303AGR_X_Get_ODR+0xa0>
  {
    case LSM303AGR_ACC_ODR_DO_PWR_DOWN:
      *odr =     0.0f;
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	f04f 0200 	mov.w	r2, #0
 80088be:	601a      	str	r2, [r3, #0]
      break;
 80088c0:	e021      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_1Hz:
      *odr =    1.0f;
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80088c8:	601a      	str	r2, [r3, #0]
      break;
 80088ca:	e01c      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_10Hz:
      *odr =    10.0f;
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	4a10      	ldr	r2, [pc, #64]	; (8008910 <LSM303AGR_X_Get_ODR+0xb4>)
 80088d0:	601a      	str	r2, [r3, #0]
      break;
 80088d2:	e018      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_25Hz:
      *odr =    25.0f;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	4a0f      	ldr	r2, [pc, #60]	; (8008914 <LSM303AGR_X_Get_ODR+0xb8>)
 80088d8:	601a      	str	r2, [r3, #0]
      break;
 80088da:	e014      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_50Hz:
      *odr =    50.0f;
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	4a0e      	ldr	r2, [pc, #56]	; (8008918 <LSM303AGR_X_Get_ODR+0xbc>)
 80088e0:	601a      	str	r2, [r3, #0]
      break;
 80088e2:	e010      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_100Hz:
      *odr =   100.0f;
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	4a0d      	ldr	r2, [pc, #52]	; (800891c <LSM303AGR_X_Get_ODR+0xc0>)
 80088e8:	601a      	str	r2, [r3, #0]
      break;
 80088ea:	e00c      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_200Hz:
      *odr =   200.0f;
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	4a0c      	ldr	r2, [pc, #48]	; (8008920 <LSM303AGR_X_Get_ODR+0xc4>)
 80088f0:	601a      	str	r2, [r3, #0]
      break;
 80088f2:	e008      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    case LSM303AGR_ACC_ODR_DO_400Hz:
      *odr =   400.0f;
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	4a0b      	ldr	r2, [pc, #44]	; (8008924 <LSM303AGR_X_Get_ODR+0xc8>)
 80088f8:	601a      	str	r2, [r3, #0]
      break;
 80088fa:	e004      	b.n	8008906 <LSM303AGR_X_Get_ODR+0xaa>
    default:
      *odr =    -1.0f;
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	4a0a      	ldr	r2, [pc, #40]	; (8008928 <LSM303AGR_X_Get_ODR+0xcc>)
 8008900:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	e000      	b.n	8008908 <LSM303AGR_X_Get_ODR+0xac>
  }

  return COMPONENT_OK;
 8008906:	2300      	movs	r3, #0
}
 8008908:	4618      	mov	r0, r3
 800890a:	3710      	adds	r7, #16
 800890c:	46bd      	mov	sp, r7
 800890e:	bd80      	pop	{r7, pc}
 8008910:	41200000 	.word	0x41200000
 8008914:	41c80000 	.word	0x41c80000
 8008918:	42480000 	.word	0x42480000
 800891c:	42c80000 	.word	0x42c80000
 8008920:	43480000 	.word	0x43480000
 8008924:	43c80000 	.word	0x43c80000
 8008928:	bf800000 	.word	0xbf800000

0800892c <LSM303AGR_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	460b      	mov	r3, r1
 8008936:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	799b      	ldrb	r3, [r3, #6]
 800893c:	2b01      	cmp	r3, #1
 800893e:	d109      	bne.n	8008954 <LSM303AGR_X_Set_ODR+0x28>
  {
    if(LSM303AGR_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008940:	78fb      	ldrb	r3, [r7, #3]
 8008942:	4619      	mov	r1, r3
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 fa11 	bl	8008d6c <LSM303AGR_X_Set_ODR_When_Enabled>
 800894a:	4603      	mov	r3, r0
 800894c:	2b01      	cmp	r3, #1
 800894e:	d10b      	bne.n	8008968 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	e00a      	b.n	800896a <LSM303AGR_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 8008954:	78fb      	ldrb	r3, [r7, #3]
 8008956:	4619      	mov	r1, r3
 8008958:	6878      	ldr	r0, [r7, #4]
 800895a:	f000 fa3d 	bl	8008dd8 <LSM303AGR_X_Set_ODR_When_Disabled>
 800895e:	4603      	mov	r3, r0
 8008960:	2b01      	cmp	r3, #1
 8008962:	d101      	bne.n	8008968 <LSM303AGR_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	e000      	b.n	800896a <LSM303AGR_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 8008968:	2300      	movs	r3, #0
}
 800896a:	4618      	mov	r0, r3
 800896c:	3708      	adds	r7, #8
 800896e:	46bd      	mov	sp, r7
 8008970:	bd80      	pop	{r7, pc}

08008972 <LSM303AGR_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b082      	sub	sp, #8
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
 800897a:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	799b      	ldrb	r3, [r3, #6]
 8008982:	2b01      	cmp	r3, #1
 8008984:	d109      	bne.n	800899a <LSM303AGR_X_Set_ODR_Value+0x28>
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 8008986:	ed97 0a00 	vldr	s0, [r7]
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f000 fa66 	bl	8008e5c <LSM303AGR_X_Set_ODR_Value_When_Enabled>
 8008990:	4603      	mov	r3, r0
 8008992:	2b01      	cmp	r3, #1
 8008994:	d10b      	bne.n	80089ae <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 8008996:	2301      	movs	r3, #1
 8008998:	e00a      	b.n	80089b0 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM303AGR_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800899a:	ed97 0a00 	vldr	s0, [r7]
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	f000 fabc 	bl	8008f1c <LSM303AGR_X_Set_ODR_Value_When_Disabled>
 80089a4:	4603      	mov	r3, r0
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d101      	bne.n	80089ae <LSM303AGR_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 80089aa:	2301      	movs	r3, #1
 80089ac:	e000      	b.n	80089b0 <LSM303AGR_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3708      	adds	r7, #8
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}

080089b8 <LSM303AGR_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fs_low_level;

  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 80089c2:	f107 030f 	add.w	r3, r7, #15
 80089c6:	4619      	mov	r1, r3
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f7ff faaa 	bl	8007f22 <LSM303AGR_ACC_R_FullScale>
 80089ce:	4603      	mov	r3, r0
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d101      	bne.n	80089d8 <LSM303AGR_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	e027      	b.n	8008a28 <LSM303AGR_X_Get_FS+0x70>
  }

  switch( fs_low_level )
 80089d8:	7bfb      	ldrb	r3, [r7, #15]
 80089da:	2b30      	cmp	r3, #48	; 0x30
 80089dc:	d019      	beq.n	8008a12 <LSM303AGR_X_Get_FS+0x5a>
 80089de:	2b30      	cmp	r3, #48	; 0x30
 80089e0:	dc1c      	bgt.n	8008a1c <LSM303AGR_X_Get_FS+0x64>
 80089e2:	2b20      	cmp	r3, #32
 80089e4:	d010      	beq.n	8008a08 <LSM303AGR_X_Get_FS+0x50>
 80089e6:	2b20      	cmp	r3, #32
 80089e8:	dc18      	bgt.n	8008a1c <LSM303AGR_X_Get_FS+0x64>
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d002      	beq.n	80089f4 <LSM303AGR_X_Get_FS+0x3c>
 80089ee:	2b10      	cmp	r3, #16
 80089f0:	d005      	beq.n	80089fe <LSM303AGR_X_Get_FS+0x46>
 80089f2:	e013      	b.n	8008a1c <LSM303AGR_X_Get_FS+0x64>
  {
    case LSM303AGR_ACC_FS_2G:
      *fullScale =  2.0f;
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80089fa:	601a      	str	r2, [r3, #0]
      break;
 80089fc:	e013      	b.n	8008a26 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_4G:
      *fullScale =  4.0f;
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8008a04:	601a      	str	r2, [r3, #0]
      break;
 8008a06:	e00e      	b.n	8008a26 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_8G:
      *fullScale =  8.0f;
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8008a0e:	601a      	str	r2, [r3, #0]
      break;
 8008a10:	e009      	b.n	8008a26 <LSM303AGR_X_Get_FS+0x6e>
    case LSM303AGR_ACC_FS_16G:
      *fullScale = 16.0f;
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 8008a18:	601a      	str	r2, [r3, #0]
      break;
 8008a1a:	e004      	b.n	8008a26 <LSM303AGR_X_Get_FS+0x6e>
    default:
      *fullScale = -1.0f;
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	4a04      	ldr	r2, [pc, #16]	; (8008a30 <LSM303AGR_X_Get_FS+0x78>)
 8008a20:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8008a22:	2301      	movs	r3, #1
 8008a24:	e000      	b.n	8008a28 <LSM303AGR_X_Get_FS+0x70>
  }

  return COMPONENT_OK;
 8008a26:	2300      	movs	r3, #0
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3710      	adds	r7, #16
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	bd80      	pop	{r7, pc}
 8008a30:	bf800000 	.word	0xbf800000

08008a34 <LSM303AGR_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b084      	sub	sp, #16
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	460b      	mov	r3, r1
 8008a3e:	70fb      	strb	r3, [r7, #3]

  LSM303AGR_ACC_FS_t new_fs;

  switch( fullScale )
 8008a40:	78fb      	ldrb	r3, [r7, #3]
 8008a42:	2b04      	cmp	r3, #4
 8008a44:	d00c      	beq.n	8008a60 <LSM303AGR_X_Set_FS+0x2c>
 8008a46:	2b04      	cmp	r3, #4
 8008a48:	dc0d      	bgt.n	8008a66 <LSM303AGR_X_Set_FS+0x32>
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d002      	beq.n	8008a54 <LSM303AGR_X_Set_FS+0x20>
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	d003      	beq.n	8008a5a <LSM303AGR_X_Set_FS+0x26>
 8008a52:	e008      	b.n	8008a66 <LSM303AGR_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM303AGR_ACC_FS_2G;
 8008a54:	2300      	movs	r3, #0
 8008a56:	73fb      	strb	r3, [r7, #15]
      break;
 8008a58:	e007      	b.n	8008a6a <LSM303AGR_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM303AGR_ACC_FS_4G;
 8008a5a:	2310      	movs	r3, #16
 8008a5c:	73fb      	strb	r3, [r7, #15]
      break;
 8008a5e:	e004      	b.n	8008a6a <LSM303AGR_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM303AGR_ACC_FS_8G;
 8008a60:	2320      	movs	r3, #32
 8008a62:	73fb      	strb	r3, [r7, #15]
      break;
 8008a64:	e001      	b.n	8008a6a <LSM303AGR_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	e00a      	b.n	8008a80 <LSM303AGR_X_Set_FS+0x4c>
  }

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8008a6a:	7bfb      	ldrb	r3, [r7, #15]
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f7ff fa2a 	bl	8007ec8 <LSM303AGR_ACC_W_FullScale>
 8008a74:	4603      	mov	r3, r0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d101      	bne.n	8008a7e <LSM303AGR_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	e000      	b.n	8008a80 <LSM303AGR_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3710      	adds	r7, #16
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <LSM303AGR_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_FS_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
           : ( fullScale <= 4.0f ) ? LSM303AGR_ACC_FS_4G
 8008a94:	edd7 7a00 	vldr	s15, [r7]
 8008a98:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8008a9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aa4:	d801      	bhi.n	8008aaa <LSM303AGR_X_Set_FS_Value+0x22>
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	e016      	b.n	8008ad8 <LSM303AGR_X_Set_FS_Value+0x50>
 8008aaa:	edd7 7a00 	vldr	s15, [r7]
 8008aae:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8008ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aba:	d801      	bhi.n	8008ac0 <LSM303AGR_X_Set_FS_Value+0x38>
 8008abc:	2310      	movs	r3, #16
 8008abe:	e00b      	b.n	8008ad8 <LSM303AGR_X_Set_FS_Value+0x50>
 8008ac0:	edd7 7a00 	vldr	s15, [r7]
 8008ac4:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8008ac8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad0:	d801      	bhi.n	8008ad6 <LSM303AGR_X_Set_FS_Value+0x4e>
 8008ad2:	2320      	movs	r3, #32
 8008ad4:	e000      	b.n	8008ad8 <LSM303AGR_X_Set_FS_Value+0x50>
 8008ad6:	2330      	movs	r3, #48	; 0x30
  new_fs = ( fullScale <= 2.0f ) ? LSM303AGR_ACC_FS_2G
 8008ad8:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM303AGR_ACC_FS_8G
           :                         LSM303AGR_ACC_FS_16G;

  if ( LSM303AGR_ACC_W_FullScale( (void *)handle, new_fs ) == MEMS_ERROR )
 8008ada:	7bfb      	ldrb	r3, [r7, #15]
 8008adc:	4619      	mov	r1, r3
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f7ff f9f2 	bl	8007ec8 <LSM303AGR_ACC_W_FullScale>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d101      	bne.n	8008aee <LSM303AGR_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 8008aea:	2301      	movs	r3, #1
 8008aec:	e000      	b.n	8008af0 <LSM303AGR_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 8008aee:	2300      	movs	r3, #0
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3710      	adds	r7, #16
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}

08008af8 <LSM303AGR_X_Get_Axes_Status>:
 * @param xyz_enabled the pointer to the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Status( DrvContextTypeDef *handle, uint8_t *xyz_enabled )
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b084      	sub	sp, #16
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XEN_t xStatus;
  LSM303AGR_ACC_YEN_t yStatus;
  LSM303AGR_ACC_ZEN_t zStatus;

  if ( LSM303AGR_ACC_R_XEN( (void *)handle, &xStatus ) == MEMS_ERROR )
 8008b02:	f107 030f 	add.w	r3, r7, #15
 8008b06:	4619      	mov	r1, r3
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff fbf3 	bl	80082f4 <LSM303AGR_ACC_R_XEN>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d101      	bne.n	8008b18 <LSM303AGR_X_Get_Axes_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008b14:	2301      	movs	r3, #1
 8008b16:	e031      	b.n	8008b7c <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_YEN( (void *)handle, &yStatus ) == MEMS_ERROR )
 8008b18:	f107 030e 	add.w	r3, r7, #14
 8008b1c:	4619      	mov	r1, r3
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f7ff fc31 	bl	8008386 <LSM303AGR_ACC_R_YEN>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d101      	bne.n	8008b2e <LSM303AGR_X_Get_Axes_Status+0x36>
  {
    return COMPONENT_ERROR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	e026      	b.n	8008b7c <LSM303AGR_X_Get_Axes_Status+0x84>
  }
  if ( LSM303AGR_ACC_R_ZEN( (void *)handle, &zStatus ) == MEMS_ERROR )
 8008b2e:	f107 030d 	add.w	r3, r7, #13
 8008b32:	4619      	mov	r1, r3
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f7ff fc6f 	bl	8008418 <LSM303AGR_ACC_R_ZEN>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d101      	bne.n	8008b44 <LSM303AGR_X_Get_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	e01b      	b.n	8008b7c <LSM303AGR_X_Get_Axes_Status+0x84>
  }

  xyz_enabled[0] = ( xStatus == LSM303AGR_ACC_XEN_ENABLED ) ? 1 : 0;
 8008b44:	7bfb      	ldrb	r3, [r7, #15]
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	bf0c      	ite	eq
 8008b4a:	2301      	moveq	r3, #1
 8008b4c:	2300      	movne	r3, #0
 8008b4e:	b2db      	uxtb	r3, r3
 8008b50:	461a      	mov	r2, r3
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	701a      	strb	r2, [r3, #0]
  xyz_enabled[1] = ( yStatus == LSM303AGR_ACC_YEN_ENABLED ) ? 1 : 0;
 8008b56:	7bbb      	ldrb	r3, [r7, #14]
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	bf0c      	ite	eq
 8008b5c:	2301      	moveq	r3, #1
 8008b5e:	2300      	movne	r3, #0
 8008b60:	b2da      	uxtb	r2, r3
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	3301      	adds	r3, #1
 8008b66:	701a      	strb	r2, [r3, #0]
  xyz_enabled[2] = ( zStatus == LSM303AGR_ACC_ZEN_ENABLED ) ? 1 : 0;
 8008b68:	7b7b      	ldrb	r3, [r7, #13]
 8008b6a:	2b04      	cmp	r3, #4
 8008b6c:	bf0c      	ite	eq
 8008b6e:	2301      	moveq	r3, #1
 8008b70:	2300      	movne	r3, #0
 8008b72:	b2da      	uxtb	r2, r3
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	3302      	adds	r3, #2
 8008b78:	701a      	strb	r2, [r3, #0]

  return COMPONENT_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3710      	adds	r7, #16
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <LSM303AGR_X_Set_Axes_Status>:
 * @param enable_xyz vector of the axes enabled/disabled status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_Axes_Status( DrvContextTypeDef *handle, uint8_t *enable_xyz )
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b082      	sub	sp, #8
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]

  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
                            ( enable_xyz[0] == 1 ) ? LSM303AGR_ACC_XEN_ENABLED : LSM303AGR_ACC_XEN_DISABLED ) == MEMS_ERROR )
 8008b8e:	683b      	ldr	r3, [r7, #0]
 8008b90:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_XEN( (void *)handle,
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	bf0c      	ite	eq
 8008b96:	2301      	moveq	r3, #1
 8008b98:	2300      	movne	r3, #0
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f7ff fb7b 	bl	800829a <LSM303AGR_ACC_W_XEN>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d101      	bne.n	8008bae <LSM303AGR_X_Set_Axes_Status+0x2a>
  {
    return COMPONENT_ERROR;
 8008baa:	2301      	movs	r3, #1
 8008bac:	e022      	b.n	8008bf4 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
                             ( enable_xyz[1] == 1 ) ? LSM303AGR_ACC_YEN_ENABLED : LSM303AGR_ACC_YEN_DISABLED ) == MEMS_ERROR )
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_YEN ( (void *)handle,
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d101      	bne.n	8008bbc <LSM303AGR_X_Set_Axes_Status+0x38>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	e000      	b.n	8008bbe <LSM303AGR_X_Set_Axes_Status+0x3a>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	4619      	mov	r1, r3
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f7ff fbb3 	bl	800832c <LSM303AGR_ACC_W_YEN>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d101      	bne.n	8008bd0 <LSM303AGR_X_Set_Axes_Status+0x4c>
  {
    return COMPONENT_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e011      	b.n	8008bf4 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
                             ( enable_xyz[2] == 1 ) ? LSM303AGR_ACC_ZEN_ENABLED : LSM303AGR_ACC_ZEN_DISABLED ) == MEMS_ERROR )
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	3302      	adds	r3, #2
 8008bd4:	781b      	ldrb	r3, [r3, #0]
  if ( LSM303AGR_ACC_W_ZEN ( (void *)handle,
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d101      	bne.n	8008bde <LSM303AGR_X_Set_Axes_Status+0x5a>
 8008bda:	2304      	movs	r3, #4
 8008bdc:	e000      	b.n	8008be0 <LSM303AGR_X_Set_Axes_Status+0x5c>
 8008bde:	2300      	movs	r3, #0
 8008be0:	4619      	mov	r1, r3
 8008be2:	6878      	ldr	r0, [r7, #4]
 8008be4:	f7ff fbeb 	bl	80083be <LSM303AGR_ACC_W_ZEN>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <LSM303AGR_X_Set_Axes_Status+0x6e>
  {
    return COMPONENT_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e000      	b.n	8008bf4 <LSM303AGR_X_Set_Axes_Status+0x70>
  }

  return COMPONENT_OK;
 8008bf2:	2300      	movs	r3, #0
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3708      	adds	r7, #8
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <LSM303AGR_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	60f8      	str	r0, [r7, #12]
 8008c04:	460b      	mov	r3, r1
 8008c06:	607a      	str	r2, [r7, #4]
 8008c08:	72fb      	strb	r3, [r7, #11]

  if ( LSM303AGR_ACC_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 8008c0a:	7af9      	ldrb	r1, [r7, #11]
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	68f8      	ldr	r0, [r7, #12]
 8008c12:	f7ff f8ee 	bl	8007df2 <LSM303AGR_ACC_ReadReg>
 8008c16:	4603      	mov	r3, r0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d101      	bne.n	8008c20 <LSM303AGR_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e000      	b.n	8008c22 <LSM303AGR_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3710      	adds	r7, #16
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <LSM303AGR_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b082      	sub	sp, #8
 8008c2e:	af00      	add	r7, sp, #0
 8008c30:	6078      	str	r0, [r7, #4]
 8008c32:	460b      	mov	r3, r1
 8008c34:	70fb      	strb	r3, [r7, #3]
 8008c36:	4613      	mov	r3, r2
 8008c38:	70bb      	strb	r3, [r7, #2]

  if ( LSM303AGR_ACC_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 8008c3a:	1cba      	adds	r2, r7, #2
 8008c3c:	78f9      	ldrb	r1, [r7, #3]
 8008c3e:	2301      	movs	r3, #1
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f7ff f8b5 	bl	8007db0 <LSM303AGR_ACC_WriteReg>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d101      	bne.n	8008c50 <LSM303AGR_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e000      	b.n	8008c52 <LSM303AGR_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 8008c50:	2300      	movs	r3, #0
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3708      	adds	r7, #8
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}

08008c5a <LSM303AGR_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b084      	sub	sp, #16
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
 8008c62:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_XDA_t status_raw;

  if ( LSM303AGR_ACC_R_XDataAvail( (void *)handle, &status_raw ) == MEMS_ERROR )
 8008c64:	f107 030f 	add.w	r3, r7, #15
 8008c68:	4619      	mov	r1, r3
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f7ff fc28 	bl	80084c0 <LSM303AGR_ACC_R_XDataAvail>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d101      	bne.n	8008c7a <LSM303AGR_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	e00f      	b.n	8008c9a <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 8008c7a:	7bfb      	ldrb	r3, [r7, #15]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d005      	beq.n	8008c8c <LSM303AGR_X_Get_DRDY_Status+0x32>
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d107      	bne.n	8008c94 <LSM303AGR_X_Get_DRDY_Status+0x3a>
  {
    case LSM303AGR_ACC_XDA_AVAILABLE:
      *status = 1;
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	2201      	movs	r2, #1
 8008c88:	701a      	strb	r2, [r3, #0]
      break;
 8008c8a:	e005      	b.n	8008c98 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    case LSM303AGR_ACC_XDA_NOT_AVAILABLE:
      *status = 0;
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	701a      	strb	r2, [r3, #0]
      break;
 8008c92:	e001      	b.n	8008c98 <LSM303AGR_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	e000      	b.n	8008c9a <LSM303AGR_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 8008c98:	2300      	movs	r3, #0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3710      	adds	r7, #16
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <LSM303AGR_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b086      	sub	sp, #24
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	6039      	str	r1, [r7, #0]

  Type3Axis16bit_U raw_data_tmp;
  u8_t shift = 0;
 8008cac:	2300      	movs	r3, #0
 8008cae:	75fb      	strb	r3, [r7, #23]
  LSM303AGR_ACC_LPEN_t lp;
  LSM303AGR_ACC_HR_t hr;

  /* Determine which operational mode the acc is set */
  if(!LSM303AGR_ACC_R_HiRes( (void *)handle, &hr ))
 8008cb0:	f107 030e 	add.w	r3, r7, #14
 8008cb4:	4619      	mov	r1, r3
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f7ff fbe6 	bl	8008488 <LSM303AGR_ACC_R_HiRes>
 8008cbc:	4603      	mov	r3, r0
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d101      	bne.n	8008cc6 <LSM303AGR_X_Get_Axes_Raw+0x24>
  {
    return COMPONENT_ERROR;
 8008cc2:	2301      	movs	r3, #1
 8008cc4:	e04e      	b.n	8008d64 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if(!LSM303AGR_ACC_R_LOWPWR_EN( (void *)handle, &lp ))
 8008cc6:	f107 030f 	add.w	r3, r7, #15
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f7ff fbbf 	bl	8008450 <LSM303AGR_ACC_R_LOWPWR_EN>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d101      	bne.n	8008cdc <LSM303AGR_X_Get_Axes_Raw+0x3a>
  {
    return COMPONENT_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e043      	b.n	8008d64 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  if (lp == LSM303AGR_ACC_LPEN_ENABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8008cdc:	7bfb      	ldrb	r3, [r7, #15]
 8008cde:	2b08      	cmp	r3, #8
 8008ce0:	d105      	bne.n	8008cee <LSM303AGR_X_Get_Axes_Raw+0x4c>
 8008ce2:	7bbb      	ldrb	r3, [r7, #14]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d102      	bne.n	8008cee <LSM303AGR_X_Get_Axes_Raw+0x4c>
  {
    /* op mode is LP 8-bit */
    shift = 8;
 8008ce8:	2308      	movs	r3, #8
 8008cea:	75fb      	strb	r3, [r7, #23]
 8008cec:	e013      	b.n	8008d16 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_DISABLED)
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d105      	bne.n	8008d00 <LSM303AGR_X_Get_Axes_Raw+0x5e>
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d102      	bne.n	8008d00 <LSM303AGR_X_Get_Axes_Raw+0x5e>
  {
    /* op mode is Normal 10-bit */
    shift = 6;
 8008cfa:	2306      	movs	r3, #6
 8008cfc:	75fb      	strb	r3, [r7, #23]
 8008cfe:	e00a      	b.n	8008d16 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else if (lp == LSM303AGR_ACC_LPEN_DISABLED && hr == LSM303AGR_ACC_HR_ENABLED)
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d105      	bne.n	8008d12 <LSM303AGR_X_Get_Axes_Raw+0x70>
 8008d06:	7bbb      	ldrb	r3, [r7, #14]
 8008d08:	2b08      	cmp	r3, #8
 8008d0a:	d102      	bne.n	8008d12 <LSM303AGR_X_Get_Axes_Raw+0x70>
  {
    /* op mode is HR 12-bit */
    shift = 4;
 8008d0c:	2304      	movs	r3, #4
 8008d0e:	75fb      	strb	r3, [r7, #23]
 8008d10:	e001      	b.n	8008d16 <LSM303AGR_X_Get_Axes_Raw+0x74>
  }
  else
  {
    return COMPONENT_ERROR;
 8008d12:	2301      	movs	r3, #1
 8008d14:	e026      	b.n	8008d64 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Read output registers from LSM303AGR_ACC_GYRO_OUTX_L_XL to LSM303AGR_ACC_GYRO_OUTZ_H_XL. */
  if (!LSM303AGR_ACC_Get_Raw_Acceleration( (void *)handle, raw_data_tmp.u8bit ))
 8008d16:	f107 0310 	add.w	r3, r7, #16
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7ff f91c 	bl	8007f5a <LSM303AGR_ACC_Get_Raw_Acceleration>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d101      	bne.n	8008d2c <LSM303AGR_X_Get_Axes_Raw+0x8a>
  {
    return COMPONENT_ERROR;
 8008d28:	2301      	movs	r3, #1
 8008d2a:	e01b      	b.n	8008d64 <LSM303AGR_X_Get_Axes_Raw+0xc2>
  }

  /* Format the data. */
  pData[0] = ( raw_data_tmp.i16bit[0] >> shift );
 8008d2c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008d30:	461a      	mov	r2, r3
 8008d32:	7dfb      	ldrb	r3, [r7, #23]
 8008d34:	fa42 f303 	asr.w	r3, r2, r3
 8008d38:	b21a      	sxth	r2, r3
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	801a      	strh	r2, [r3, #0]
  pData[1] = ( raw_data_tmp.i16bit[1] >> shift );
 8008d3e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008d42:	461a      	mov	r2, r3
 8008d44:	7dfb      	ldrb	r3, [r7, #23]
 8008d46:	411a      	asrs	r2, r3
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	3302      	adds	r3, #2
 8008d4c:	b212      	sxth	r2, r2
 8008d4e:	801a      	strh	r2, [r3, #0]
  pData[2] = ( raw_data_tmp.i16bit[2] >> shift );
 8008d50:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8008d54:	461a      	mov	r2, r3
 8008d56:	7dfb      	ldrb	r3, [r7, #23]
 8008d58:	411a      	asrs	r2, r3
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	3304      	adds	r3, #4
 8008d5e:	b212      	sxth	r2, r2
 8008d60:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 8008d62:	2300      	movs	r3, #0
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3718      	adds	r7, #24
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <LSM303AGR_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	460b      	mov	r3, r1
 8008d76:	70fb      	strb	r3, [r7, #3]
  LSM303AGR_ACC_ODR_t new_odr;

  switch( odr )
 8008d78:	78fb      	ldrb	r3, [r7, #3]
 8008d7a:	2b04      	cmp	r3, #4
 8008d7c:	d81b      	bhi.n	8008db6 <LSM303AGR_X_Set_ODR_When_Enabled+0x4a>
 8008d7e:	a201      	add	r2, pc, #4	; (adr r2, 8008d84 <LSM303AGR_X_Set_ODR_When_Enabled+0x18>)
 8008d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d84:	08008d99 	.word	0x08008d99
 8008d88:	08008d9f 	.word	0x08008d9f
 8008d8c:	08008da5 	.word	0x08008da5
 8008d90:	08008dab 	.word	0x08008dab
 8008d94:	08008db1 	.word	0x08008db1
  {
    case ODR_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_1Hz;
 8008d98:	2310      	movs	r3, #16
 8008d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8008d9c:	e00d      	b.n	8008dba <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM303AGR_ACC_ODR_DO_10Hz;
 8008d9e:	2320      	movs	r3, #32
 8008da0:	73fb      	strb	r3, [r7, #15]
      break;
 8008da2:	e00a      	b.n	8008dba <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM303AGR_ACC_ODR_DO_25Hz;
 8008da4:	2330      	movs	r3, #48	; 0x30
 8008da6:	73fb      	strb	r3, [r7, #15]
      break;
 8008da8:	e007      	b.n	8008dba <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_50Hz;
 8008daa:	2340      	movs	r3, #64	; 0x40
 8008dac:	73fb      	strb	r3, [r7, #15]
      break;
 8008dae:	e004      	b.n	8008dba <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM303AGR_ACC_ODR_DO_100Hz;
 8008db0:	2350      	movs	r3, #80	; 0x50
 8008db2:	73fb      	strb	r3, [r7, #15]
      break;
 8008db4:	e001      	b.n	8008dba <LSM303AGR_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e00a      	b.n	8008dd0 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8008dba:	7bfb      	ldrb	r3, [r7, #15]
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7ff fa22 	bl	8008208 <LSM303AGR_ACC_W_ODR>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d101      	bne.n	8008dce <LSM303AGR_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e000      	b.n	8008dd0 <LSM303AGR_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 8008dce:	2300      	movs	r3, #0
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	3710      	adds	r7, #16
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <LSM303AGR_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	460b      	mov	r3, r1
 8008de2:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	60bb      	str	r3, [r7, #8]

  switch( odr )
 8008df0:	78fb      	ldrb	r3, [r7, #3]
 8008df2:	2b04      	cmp	r3, #4
 8008df4:	d821      	bhi.n	8008e3a <LSM303AGR_X_Set_ODR_When_Disabled+0x62>
 8008df6:	a201      	add	r2, pc, #4	; (adr r2, 8008dfc <LSM303AGR_X_Set_ODR_When_Disabled+0x24>)
 8008df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dfc:	08008e11 	.word	0x08008e11
 8008e00:	08008e1b 	.word	0x08008e1b
 8008e04:	08008e23 	.word	0x08008e23
 8008e08:	08008e2b 	.word	0x08008e2b
 8008e0c:	08008e33 	.word	0x08008e33
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 1.0f;
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8008e16:	601a      	str	r2, [r3, #0]
      break;
 8008e18:	e011      	b.n	8008e3e <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 10.0f;
 8008e1a:	68bb      	ldr	r3, [r7, #8]
 8008e1c:	4a0b      	ldr	r2, [pc, #44]	; (8008e4c <LSM303AGR_X_Set_ODR_When_Disabled+0x74>)
 8008e1e:	601a      	str	r2, [r3, #0]
      break;
 8008e20:	e00d      	b.n	8008e3e <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID:
      pComponentData->Previous_ODR = 25.0f;
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	4a0a      	ldr	r2, [pc, #40]	; (8008e50 <LSM303AGR_X_Set_ODR_When_Disabled+0x78>)
 8008e26:	601a      	str	r2, [r3, #0]
      break;
 8008e28:	e009      	b.n	8008e3e <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 50.0f;
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	4a09      	ldr	r2, [pc, #36]	; (8008e54 <LSM303AGR_X_Set_ODR_When_Disabled+0x7c>)
 8008e2e:	601a      	str	r2, [r3, #0]
      break;
 8008e30:	e005      	b.n	8008e3e <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 100.0f;
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	4a08      	ldr	r2, [pc, #32]	; (8008e58 <LSM303AGR_X_Set_ODR_When_Disabled+0x80>)
 8008e36:	601a      	str	r2, [r3, #0]
      break;
 8008e38:	e001      	b.n	8008e3e <LSM303AGR_X_Set_ODR_When_Disabled+0x66>
    default:
      return COMPONENT_ERROR;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e000      	b.n	8008e40 <LSM303AGR_X_Set_ODR_When_Disabled+0x68>
  }

  return COMPONENT_OK;
 8008e3e:	2300      	movs	r3, #0
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3714      	adds	r7, #20
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr
 8008e4c:	41200000 	.word	0x41200000
 8008e50:	41c80000 	.word	0x41c80000
 8008e54:	42480000 	.word	0x42480000
 8008e58:	42c80000 	.word	0x42c80000

08008e5c <LSM303AGR_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	ed87 0a00 	vstr	s0, [r7]

  LSM303AGR_ACC_ODR_t new_odr;

  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
            : ( odr <=   10.0f ) ? LSM303AGR_ACC_ODR_DO_10Hz
 8008e68:	edd7 7a00 	vldr	s15, [r7]
 8008e6c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e78:	d801      	bhi.n	8008e7e <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x22>
 8008e7a:	2310      	movs	r3, #16
 8008e7c:	e037      	b.n	8008eee <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008e7e:	edd7 7a00 	vldr	s15, [r7]
 8008e82:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008e86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e8e:	d801      	bhi.n	8008e94 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x38>
 8008e90:	2320      	movs	r3, #32
 8008e92:	e02c      	b.n	8008eee <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008e94:	edd7 7a00 	vldr	s15, [r7]
 8008e98:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8008e9c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ea0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ea4:	d801      	bhi.n	8008eaa <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x4e>
 8008ea6:	2330      	movs	r3, #48	; 0x30
 8008ea8:	e021      	b.n	8008eee <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008eaa:	edd7 7a00 	vldr	s15, [r7]
 8008eae:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008f10 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb4>
 8008eb2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008eb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008eba:	d801      	bhi.n	8008ec0 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x64>
 8008ebc:	2340      	movs	r3, #64	; 0x40
 8008ebe:	e016      	b.n	8008eee <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008ec0:	edd7 7a00 	vldr	s15, [r7]
 8008ec4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8008f14 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xb8>
 8008ec8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ecc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ed0:	d801      	bhi.n	8008ed6 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x7a>
 8008ed2:	2350      	movs	r3, #80	; 0x50
 8008ed4:	e00b      	b.n	8008eee <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008ed6:	edd7 7a00 	vldr	s15, [r7]
 8008eda:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8008f18 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xbc>
 8008ede:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ee6:	d801      	bhi.n	8008eec <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x90>
 8008ee8:	2360      	movs	r3, #96	; 0x60
 8008eea:	e000      	b.n	8008eee <LSM303AGR_X_Set_ODR_Value_When_Enabled+0x92>
 8008eec:	2370      	movs	r3, #112	; 0x70
  new_odr = ( odr <=    1.0f ) ? LSM303AGR_ACC_ODR_DO_1Hz
 8008eee:	73fb      	strb	r3, [r7, #15]
            : ( odr <=   50.0f ) ? LSM303AGR_ACC_ODR_DO_50Hz
            : ( odr <=  100.0f ) ? LSM303AGR_ACC_ODR_DO_100Hz
            : ( odr <=  200.0f ) ? LSM303AGR_ACC_ODR_DO_200Hz
            :                      LSM303AGR_ACC_ODR_DO_400Hz;

  if ( LSM303AGR_ACC_W_ODR( (void *)handle, new_odr ) == MEMS_ERROR )
 8008ef0:	7bfb      	ldrb	r3, [r7, #15]
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7ff f987 	bl	8008208 <LSM303AGR_ACC_W_ODR>
 8008efa:	4603      	mov	r3, r0
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d101      	bne.n	8008f04 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xa8>
  {
    return COMPONENT_ERROR;
 8008f00:	2301      	movs	r3, #1
 8008f02:	e000      	b.n	8008f06 <LSM303AGR_X_Set_ODR_Value_When_Enabled+0xaa>
  }

  return COMPONENT_OK;
 8008f04:	2300      	movs	r3, #0
}
 8008f06:	4618      	mov	r0, r3
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
 8008f0e:	bf00      	nop
 8008f10:	42480000 	.word	0x42480000
 8008f14:	42c80000 	.word	0x42c80000
 8008f18:	43480000 	.word	0x43480000

08008f1c <LSM303AGR_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b085      	sub	sp, #20
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	60fb      	str	r3, [r7, #12]
  LSM303AGR_X_Data_t *pComponentData = ( LSM303AGR_X_Data_t * )pData->pComponentData;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
                                 : ( odr <=   10.0f ) ? 10.0f
 8008f34:	edd7 7a00 	vldr	s15, [r7]
 8008f38:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f44:	d802      	bhi.n	8008f4c <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x30>
 8008f46:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8008f4a:	e037      	b.n	8008fbc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   25.0f ) ? 25.0f
 8008f4c:	edd7 7a00 	vldr	s15, [r7]
 8008f50:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8008f54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f5c:	d801      	bhi.n	8008f62 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x46>
 8008f5e:	4b1c      	ldr	r3, [pc, #112]	; (8008fd0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb4>)
 8008f60:	e02c      	b.n	8008fbc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=   50.0f ) ? 50.0f
 8008f62:	edd7 7a00 	vldr	s15, [r7]
 8008f66:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8008f6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f72:	d801      	bhi.n	8008f78 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x5c>
 8008f74:	4b17      	ldr	r3, [pc, #92]	; (8008fd4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xb8>)
 8008f76:	e021      	b.n	8008fbc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  100.0f ) ? 100.0f
 8008f78:	edd7 7a00 	vldr	s15, [r7]
 8008f7c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8008fd8 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xbc>
 8008f80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f88:	d801      	bhi.n	8008f8e <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x72>
 8008f8a:	4b14      	ldr	r3, [pc, #80]	; (8008fdc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc0>)
 8008f8c:	e016      	b.n	8008fbc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 : ( odr <=  200.0f ) ? 200.0f
 8008f8e:	edd7 7a00 	vldr	s15, [r7]
 8008f92:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8008fe0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc4>
 8008f96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f9e:	d801      	bhi.n	8008fa4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x88>
 8008fa0:	4b10      	ldr	r3, [pc, #64]	; (8008fe4 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xc8>)
 8008fa2:	e00b      	b.n	8008fbc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
                                 :                      400.0f;
 8008fa4:	edd7 7a00 	vldr	s15, [r7]
 8008fa8:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8008fe8 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xcc>
 8008fac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb4:	d801      	bhi.n	8008fba <LSM303AGR_X_Set_ODR_Value_When_Disabled+0x9e>
 8008fb6:	4b0d      	ldr	r3, [pc, #52]	; (8008fec <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd0>)
 8008fb8:	e000      	b.n	8008fbc <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xa0>
 8008fba:	4b0d      	ldr	r3, [pc, #52]	; (8008ff0 <LSM303AGR_X_Set_ODR_Value_When_Disabled+0xd4>)
  pComponentData->Previous_ODR = ( odr <=    1.0f ) ?  1.0f
 8008fbc:	68ba      	ldr	r2, [r7, #8]
 8008fbe:	6013      	str	r3, [r2, #0]

  return COMPONENT_OK;
 8008fc0:	2300      	movs	r3, #0
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3714      	adds	r7, #20
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fcc:	4770      	bx	lr
 8008fce:	bf00      	nop
 8008fd0:	41200000 	.word	0x41200000
 8008fd4:	41c80000 	.word	0x41c80000
 8008fd8:	42480000 	.word	0x42480000
 8008fdc:	42480000 	.word	0x42480000
 8008fe0:	42c80000 	.word	0x42c80000
 8008fe4:	42c80000 	.word	0x42c80000
 8008fe8:	43480000 	.word	0x43480000
 8008fec:	43480000 	.word	0x43480000
 8008ff0:	43c80000 	.word	0x43c80000

08008ff4 <LSM303AGR_X_Get_Sensitivity_Normal_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_Normal_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b084      	sub	sp, #16
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	6078      	str	r0, [r7, #4]
 8008ffc:	6039      	str	r1, [r7, #0]

  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8008ffe:	f107 030f 	add.w	r3, r7, #15
 8009002:	4619      	mov	r1, r3
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f7fe ff8c 	bl	8007f22 <LSM303AGR_ACC_R_FullScale>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d101      	bne.n	8009014 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	e023      	b.n	800905c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8009014:	7bfb      	ldrb	r3, [r7, #15]
 8009016:	2b30      	cmp	r3, #48	; 0x30
 8009018:	d016      	beq.n	8009048 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x54>
 800901a:	2b30      	cmp	r3, #48	; 0x30
 800901c:	dc18      	bgt.n	8009050 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 800901e:	2b20      	cmp	r3, #32
 8009020:	d00e      	beq.n	8009040 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x4c>
 8009022:	2b20      	cmp	r3, #32
 8009024:	dc14      	bgt.n	8009050 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
 8009026:	2b00      	cmp	r3, #0
 8009028:	d002      	beq.n	8009030 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x3c>
 800902a:	2b10      	cmp	r3, #16
 800902c:	d004      	beq.n	8009038 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x44>
 800902e:	e00f      	b.n	8009050 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_NORMAL_MODE;
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	4a0c      	ldr	r2, [pc, #48]	; (8009064 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x70>)
 8009034:	601a      	str	r2, [r3, #0]
      break;
 8009036:	e010      	b.n	800905a <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_NORMAL_MODE;
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	4a0b      	ldr	r2, [pc, #44]	; (8009068 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x74>)
 800903c:	601a      	str	r2, [r3, #0]
      break;
 800903e:	e00c      	b.n	800905a <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_NORMAL_MODE;
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	4a0a      	ldr	r2, [pc, #40]	; (800906c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x78>)
 8009044:	601a      	str	r2, [r3, #0]
      break;
 8009046:	e008      	b.n	800905a <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_NORMAL_MODE;
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	4a09      	ldr	r2, [pc, #36]	; (8009070 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x7c>)
 800904c:	601a      	str	r2, [r3, #0]
      break;
 800904e:	e004      	b.n	800905a <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	4a08      	ldr	r2, [pc, #32]	; (8009074 <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x80>)
 8009054:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e000      	b.n	800905c <LSM303AGR_X_Get_Sensitivity_Normal_Mode+0x68>
  }

  return COMPONENT_OK;
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3710      	adds	r7, #16
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	4079999a 	.word	0x4079999a
 8009068:	40fa3d71 	.word	0x40fa3d71
 800906c:	417a147b 	.word	0x417a147b
 8009070:	423b999a 	.word	0x423b999a
 8009074:	bf800000 	.word	0xbf800000

08009078 <LSM303AGR_X_Get_Sensitivity_LP_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_LP_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 8009078:	b580      	push	{r7, lr}
 800907a:	b084      	sub	sp, #16
 800907c:	af00      	add	r7, sp, #0
 800907e:	6078      	str	r0, [r7, #4]
 8009080:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8009082:	f107 030f 	add.w	r3, r7, #15
 8009086:	4619      	mov	r1, r3
 8009088:	6878      	ldr	r0, [r7, #4]
 800908a:	f7fe ff4a 	bl	8007f22 <LSM303AGR_ACC_R_FullScale>
 800908e:	4603      	mov	r3, r0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d101      	bne.n	8009098 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8009094:	2301      	movs	r3, #1
 8009096:	e023      	b.n	80090e0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 8009098:	7bfb      	ldrb	r3, [r7, #15]
 800909a:	2b30      	cmp	r3, #48	; 0x30
 800909c:	d016      	beq.n	80090cc <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x54>
 800909e:	2b30      	cmp	r3, #48	; 0x30
 80090a0:	dc18      	bgt.n	80090d4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 80090a2:	2b20      	cmp	r3, #32
 80090a4:	d00e      	beq.n	80090c4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x4c>
 80090a6:	2b20      	cmp	r3, #32
 80090a8:	dc14      	bgt.n	80090d4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d002      	beq.n	80090b4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x3c>
 80090ae:	2b10      	cmp	r3, #16
 80090b0:	d004      	beq.n	80090bc <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x44>
 80090b2:	e00f      	b.n	80090d4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_LOW_POWER_MODE;
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	4a0c      	ldr	r2, [pc, #48]	; (80090e8 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x70>)
 80090b8:	601a      	str	r2, [r3, #0]
      break;
 80090ba:	e010      	b.n	80090de <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_LOW_POWER_MODE;
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	4a0b      	ldr	r2, [pc, #44]	; (80090ec <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x74>)
 80090c0:	601a      	str	r2, [r3, #0]
      break;
 80090c2:	e00c      	b.n	80090de <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_LOW_POWER_MODE;
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	4a0a      	ldr	r2, [pc, #40]	; (80090f0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x78>)
 80090c8:	601a      	str	r2, [r3, #0]
      break;
 80090ca:	e008      	b.n	80090de <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_LOW_POWER_MODE;
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	4a09      	ldr	r2, [pc, #36]	; (80090f4 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x7c>)
 80090d0:	601a      	str	r2, [r3, #0]
      break;
 80090d2:	e004      	b.n	80090de <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	4a08      	ldr	r2, [pc, #32]	; (80090f8 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x80>)
 80090d8:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 80090da:	2301      	movs	r3, #1
 80090dc:	e000      	b.n	80090e0 <LSM303AGR_X_Get_Sensitivity_LP_Mode+0x68>
  }

  return COMPONENT_OK;
 80090de:	2300      	movs	r3, #0
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3710      	adds	r7, #16
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	417a147b 	.word	0x417a147b
 80090ec:	41fa147b 	.word	0x41fa147b
 80090f0:	427a147b 	.word	0x427a147b
 80090f4:	433b947b 	.word	0x433b947b
 80090f8:	bf800000 	.word	0xbf800000

080090fc <LSM303AGR_X_Get_Sensitivity_HR_Mode>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM303AGR_X_Get_Sensitivity_HR_Mode( DrvContextTypeDef *handle, float *sensitivity )
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b084      	sub	sp, #16
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  LSM303AGR_ACC_FS_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM303AGR_ACC_R_FullScale( (void *)handle, &fullScale ) == MEMS_ERROR )
 8009106:	f107 030f 	add.w	r3, r7, #15
 800910a:	4619      	mov	r1, r3
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f7fe ff08 	bl	8007f22 <LSM303AGR_ACC_R_FullScale>
 8009112:	4603      	mov	r3, r0
 8009114:	2b00      	cmp	r3, #0
 8009116:	d101      	bne.n	800911c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x20>
  {
    return COMPONENT_ERROR;
 8009118:	2301      	movs	r3, #1
 800911a:	e023      	b.n	8009164 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800911c:	7bfb      	ldrb	r3, [r7, #15]
 800911e:	2b30      	cmp	r3, #48	; 0x30
 8009120:	d016      	beq.n	8009150 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x54>
 8009122:	2b30      	cmp	r3, #48	; 0x30
 8009124:	dc18      	bgt.n	8009158 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 8009126:	2b20      	cmp	r3, #32
 8009128:	d00e      	beq.n	8009148 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x4c>
 800912a:	2b20      	cmp	r3, #32
 800912c:	dc14      	bgt.n	8009158 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
 800912e:	2b00      	cmp	r3, #0
 8009130:	d002      	beq.n	8009138 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x3c>
 8009132:	2b10      	cmp	r3, #16
 8009134:	d004      	beq.n	8009140 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x44>
 8009136:	e00f      	b.n	8009158 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x5c>
  {
    case LSM303AGR_ACC_FS_2G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_2G_HIGH_RESOLUTION_MODE;
 8009138:	683b      	ldr	r3, [r7, #0]
 800913a:	4a0c      	ldr	r2, [pc, #48]	; (800916c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x70>)
 800913c:	601a      	str	r2, [r3, #0]
      break;
 800913e:	e010      	b.n	8009162 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_4G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_4G_HIGH_RESOLUTION_MODE;
 8009140:	683b      	ldr	r3, [r7, #0]
 8009142:	4a0b      	ldr	r2, [pc, #44]	; (8009170 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x74>)
 8009144:	601a      	str	r2, [r3, #0]
      break;
 8009146:	e00c      	b.n	8009162 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_8G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_8G_HIGH_RESOLUTION_MODE;
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	4a0a      	ldr	r2, [pc, #40]	; (8009174 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x78>)
 800914c:	601a      	str	r2, [r3, #0]
      break;
 800914e:	e008      	b.n	8009162 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    case LSM303AGR_ACC_FS_16G:
      *sensitivity = ( float )LSM303AGR_ACC_SENSITIVITY_FOR_FS_16G_HIGH_RESOLUTION_MODE;
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	4a09      	ldr	r2, [pc, #36]	; (8009178 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x7c>)
 8009154:	601a      	str	r2, [r3, #0]
      break;
 8009156:	e004      	b.n	8009162 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x66>
    default:
      *sensitivity = -1.0f;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	4a08      	ldr	r2, [pc, #32]	; (800917c <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x80>)
 800915c:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800915e:	2301      	movs	r3, #1
 8009160:	e000      	b.n	8009164 <LSM303AGR_X_Get_Sensitivity_HR_Mode+0x68>
  }

  return COMPONENT_OK;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	3710      	adds	r7, #16
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	3f7ae148 	.word	0x3f7ae148
 8009170:	3ff9999a 	.word	0x3ff9999a
 8009174:	4079999a 	.word	0x4079999a
 8009178:	413b851f 	.word	0x413b851f
 800917c:	bf800000 	.word	0xbf800000

08009180 <LSM6DSL_ACC_GYRO_ReadReg>:
* Input       : Register Address, length of buffer
* Output      : Data REad
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_ReadReg(void *handle, u8_t Reg, u8_t* Data, u16_t len)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	607a      	str	r2, [r7, #4]
 800918a:	461a      	mov	r2, r3
 800918c:	460b      	mov	r3, r1
 800918e:	72fb      	strb	r3, [r7, #11]
 8009190:	4613      	mov	r3, r2
 8009192:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Read(handle, Reg, Data, len))
 8009194:	893b      	ldrh	r3, [r7, #8]
 8009196:	7af9      	ldrb	r1, [r7, #11]
 8009198:	687a      	ldr	r2, [r7, #4]
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f7fb fded 	bl	8004d7a <Sensor_IO_Read>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d001      	beq.n	80091aa <LSM6DSL_ACC_GYRO_ReadReg+0x2a>
  {
    return MEMS_ERROR;
 80091a6:	2300      	movs	r3, #0
 80091a8:	e000      	b.n	80091ac <LSM6DSL_ACC_GYRO_ReadReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80091aa:	2301      	movs	r3, #1
  }
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3710      	adds	r7, #16
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <LSM6DSL_ACC_GYRO_WriteReg>:
* Input       : Register Address, Data to be written, length of buffer
* Output      : None
* Return      : None
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_WriteReg(void *handle, u8_t Reg, u8_t *Data, u16_t len)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	607a      	str	r2, [r7, #4]
 80091be:	461a      	mov	r2, r3
 80091c0:	460b      	mov	r3, r1
 80091c2:	72fb      	strb	r3, [r7, #11]
 80091c4:	4613      	mov	r3, r2
 80091c6:	813b      	strh	r3, [r7, #8]
  if (Sensor_IO_Write(handle, Reg, Data, len))
 80091c8:	893b      	ldrh	r3, [r7, #8]
 80091ca:	7af9      	ldrb	r1, [r7, #11]
 80091cc:	687a      	ldr	r2, [r7, #4]
 80091ce:	68f8      	ldr	r0, [r7, #12]
 80091d0:	f7fb fdbe 	bl	8004d50 <Sensor_IO_Write>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d001      	beq.n	80091de <LSM6DSL_ACC_GYRO_WriteReg+0x2a>
  {
    return MEMS_ERROR;
 80091da:	2300      	movs	r3, #0
 80091dc:	e000      	b.n	80091e0 <LSM6DSL_ACC_GYRO_WriteReg+0x2c>
  }
  else
  {
    return MEMS_SUCCESS;
 80091de:	2301      	movs	r3, #1
  }
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>:
* Input          : Pointer to u8_t
* Output         : Status of WHO_AM_I_BIT
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WHO_AM_I(void *handle, u8_t *value)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WHO_AM_I_REG, (u8_t *)value, 1))
 80091f2:	2301      	movs	r3, #1
 80091f4:	683a      	ldr	r2, [r7, #0]
 80091f6:	210f      	movs	r1, #15
 80091f8:	6878      	ldr	r0, [r7, #4]
 80091fa:	f7ff ffc1 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80091fe:	4603      	mov	r3, r0
 8009200:	2b00      	cmp	r3, #0
 8009202:	d101      	bne.n	8009208 <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x20>
    return MEMS_ERROR;
 8009204:	2300      	movs	r3, #0
 8009206:	e008      	b.n	800921a <LSM6DSL_ACC_GYRO_R_WHO_AM_I+0x32>

  *value &= LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_MASK; //coerce
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	781a      	ldrb	r2, [r3, #0]
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	701a      	strb	r2, [r3, #0]
  *value = *value >> LSM6DSL_ACC_GYRO_WHO_AM_I_BIT_POSITION; //mask
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	781a      	ldrb	r2, [r3, #0]
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009218:	2301      	movs	r3, #1
}
 800921a:	4618      	mov	r0, r3
 800921c:	3708      	adds	r7, #8
 800921e:	46bd      	mov	sp, r7
 8009220:	bd80      	pop	{r7, pc}

08009222 <LSM6DSL_ACC_GYRO_W_BDU>:
* Input          : LSM6DSL_ACC_GYRO_BDU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BDU(void *handle, LSM6DSL_ACC_GYRO_BDU_t newValue)
{
 8009222:	b580      	push	{r7, lr}
 8009224:	b084      	sub	sp, #16
 8009226:	af00      	add	r7, sp, #0
 8009228:	6078      	str	r0, [r7, #4]
 800922a:	460b      	mov	r3, r1
 800922c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 800922e:	f107 020f 	add.w	r2, r7, #15
 8009232:	2301      	movs	r3, #1
 8009234:	2112      	movs	r1, #18
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7ff ffa2 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d101      	bne.n	8009246 <LSM6DSL_ACC_GYRO_W_BDU+0x24>
    return MEMS_ERROR;
 8009242:	2300      	movs	r3, #0
 8009244:	e016      	b.n	8009274 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  value &= ~LSM6DSL_ACC_GYRO_BDU_MASK;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
 8009248:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800924c:	b2db      	uxtb	r3, r3
 800924e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009250:	7bfa      	ldrb	r2, [r7, #15]
 8009252:	78fb      	ldrb	r3, [r7, #3]
 8009254:	4313      	orrs	r3, r2
 8009256:	b2db      	uxtb	r3, r3
 8009258:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 800925a:	f107 020f 	add.w	r2, r7, #15
 800925e:	2301      	movs	r3, #1
 8009260:	2112      	movs	r1, #18
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f7ff ffa6 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d101      	bne.n	8009272 <LSM6DSL_ACC_GYRO_W_BDU+0x50>
    return MEMS_ERROR;
 800926e:	2300      	movs	r3, #0
 8009270:	e000      	b.n	8009274 <LSM6DSL_ACC_GYRO_W_BDU+0x52>

  return MEMS_SUCCESS;
 8009272:	2301      	movs	r3, #1
}
 8009274:	4618      	mov	r0, r3
 8009276:	3710      	adds	r7, #16
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}

0800927c <LSM6DSL_ACC_GYRO_W_FS_XL>:
* Input          : LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t newValue)
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b084      	sub	sp, #16
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	460b      	mov	r3, r1
 8009286:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 8009288:	f107 020f 	add.w	r2, r7, #15
 800928c:	2301      	movs	r3, #1
 800928e:	2110      	movs	r1, #16
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f7ff ff75 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009296:	4603      	mov	r3, r0
 8009298:	2b00      	cmp	r3, #0
 800929a:	d101      	bne.n	80092a0 <LSM6DSL_ACC_GYRO_W_FS_XL+0x24>
    return MEMS_ERROR;
 800929c:	2300      	movs	r3, #0
 800929e:	e016      	b.n	80092ce <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_XL_MASK;
 80092a0:	7bfb      	ldrb	r3, [r7, #15]
 80092a2:	f023 030c 	bic.w	r3, r3, #12
 80092a6:	b2db      	uxtb	r3, r3
 80092a8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80092aa:	7bfa      	ldrb	r2, [r7, #15]
 80092ac:	78fb      	ldrb	r3, [r7, #3]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 80092b4:	f107 020f 	add.w	r2, r7, #15
 80092b8:	2301      	movs	r3, #1
 80092ba:	2110      	movs	r1, #16
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f7ff ff79 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d101      	bne.n	80092cc <LSM6DSL_ACC_GYRO_W_FS_XL+0x50>
    return MEMS_ERROR;
 80092c8:	2300      	movs	r3, #0
 80092ca:	e000      	b.n	80092ce <LSM6DSL_ACC_GYRO_W_FS_XL+0x52>

  return MEMS_SUCCESS;
 80092cc:	2301      	movs	r3, #1
}
 80092ce:	4618      	mov	r0, r3
 80092d0:	3710      	adds	r7, #16
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <LSM6DSL_ACC_GYRO_R_FS_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_XL_t
* Output         : Status of FS_XL see LSM6DSL_ACC_GYRO_FS_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_XL(void *handle, LSM6DSL_ACC_GYRO_FS_XL_t *value)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b082      	sub	sp, #8
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
 80092de:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 80092e0:	2301      	movs	r3, #1
 80092e2:	683a      	ldr	r2, [r7, #0]
 80092e4:	2110      	movs	r1, #16
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f7ff ff4a 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80092ec:	4603      	mov	r3, r0
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d101      	bne.n	80092f6 <LSM6DSL_ACC_GYRO_R_FS_XL+0x20>
    return MEMS_ERROR;
 80092f2:	2300      	movs	r3, #0
 80092f4:	e007      	b.n	8009306 <LSM6DSL_ACC_GYRO_R_FS_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_XL_MASK; //mask
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	f003 030c 	and.w	r3, r3, #12
 80092fe:	b2da      	uxtb	r2, r3
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009304:	2301      	movs	r3, #1
}
 8009306:	4618      	mov	r0, r3
 8009308:	3708      	adds	r7, #8
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}

0800930e <LSM6DSL_ACC_GYRO_GetRawAccData>:
* Input          : pointer to [u8_t]
* Output         : GetAccData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawAccData(void *handle, u8_t *buff)
{
 800930e:	b580      	push	{r7, lr}
 8009310:	b084      	sub	sp, #16
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
 8009316:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 8009318:	2302      	movs	r3, #2
 800931a:	733b      	strb	r3, [r7, #12]

  k = 0;
 800931c:	2300      	movs	r3, #0
 800931e:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 8009320:	2300      	movs	r3, #0
 8009322:	73fb      	strb	r3, [r7, #15]
 8009324:	e01e      	b.n	8009364 <LSM6DSL_ACC_GYRO_GetRawAccData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 8009326:	2300      	movs	r3, #0
 8009328:	73bb      	strb	r3, [r7, #14]
 800932a:	e014      	b.n	8009356 <LSM6DSL_ACC_GYRO_GetRawAccData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_XL + k, &buff[k], 1))
 800932c:	7b7b      	ldrb	r3, [r7, #13]
 800932e:	3328      	adds	r3, #40	; 0x28
 8009330:	b2d9      	uxtb	r1, r3
 8009332:	7b7b      	ldrb	r3, [r7, #13]
 8009334:	683a      	ldr	r2, [r7, #0]
 8009336:	441a      	add	r2, r3
 8009338:	2301      	movs	r3, #1
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	f7ff ff20 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d101      	bne.n	800934a <LSM6DSL_ACC_GYRO_GetRawAccData+0x3c>
        return MEMS_ERROR;
 8009346:	2300      	movs	r3, #0
 8009348:	e010      	b.n	800936c <LSM6DSL_ACC_GYRO_GetRawAccData+0x5e>
      k++;
 800934a:	7b7b      	ldrb	r3, [r7, #13]
 800934c:	3301      	adds	r3, #1
 800934e:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 8009350:	7bbb      	ldrb	r3, [r7, #14]
 8009352:	3301      	adds	r3, #1
 8009354:	73bb      	strb	r3, [r7, #14]
 8009356:	7bba      	ldrb	r2, [r7, #14]
 8009358:	7b3b      	ldrb	r3, [r7, #12]
 800935a:	429a      	cmp	r2, r3
 800935c:	d3e6      	bcc.n	800932c <LSM6DSL_ACC_GYRO_GetRawAccData+0x1e>
  for (i = 0; i < 3; i++ )
 800935e:	7bfb      	ldrb	r3, [r7, #15]
 8009360:	3301      	adds	r3, #1
 8009362:	73fb      	strb	r3, [r7, #15]
 8009364:	7bfb      	ldrb	r3, [r7, #15]
 8009366:	2b02      	cmp	r3, #2
 8009368:	d9dd      	bls.n	8009326 <LSM6DSL_ACC_GYRO_GetRawAccData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800936a:	2301      	movs	r3, #1
}
 800936c:	4618      	mov	r0, r3
 800936e:	3710      	adds	r7, #16
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}

08009374 <LSM6DSL_ACC_GYRO_W_ODR_XL>:
* Input          : LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t newValue)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	460b      	mov	r3, r1
 800937e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1))
 8009380:	f107 020f 	add.w	r2, r7, #15
 8009384:	2301      	movs	r3, #1
 8009386:	2110      	movs	r1, #16
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f7ff fef9 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800938e:	4603      	mov	r3, r0
 8009390:	2b00      	cmp	r3, #0
 8009392:	d101      	bne.n	8009398 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x24>
    return MEMS_ERROR;
 8009394:	2300      	movs	r3, #0
 8009396:	e016      	b.n	80093c6 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_XL_MASK;
 8009398:	7bfb      	ldrb	r3, [r7, #15]
 800939a:	f003 030f 	and.w	r3, r3, #15
 800939e:	b2db      	uxtb	r3, r3
 80093a0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80093a2:	7bfa      	ldrb	r2, [r7, #15]
 80093a4:	78fb      	ldrb	r3, [r7, #3]
 80093a6:	4313      	orrs	r3, r2
 80093a8:	b2db      	uxtb	r3, r3
 80093aa:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, &value, 1) )
 80093ac:	f107 020f 	add.w	r2, r7, #15
 80093b0:	2301      	movs	r3, #1
 80093b2:	2110      	movs	r1, #16
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f7ff fefd 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 80093ba:	4603      	mov	r3, r0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d101      	bne.n	80093c4 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x50>
    return MEMS_ERROR;
 80093c0:	2300      	movs	r3, #0
 80093c2:	e000      	b.n	80093c6 <LSM6DSL_ACC_GYRO_W_ODR_XL+0x52>

  return MEMS_SUCCESS;
 80093c4:	2301      	movs	r3, #1
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3710      	adds	r7, #16
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}

080093ce <LSM6DSL_ACC_GYRO_R_ODR_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_XL_t
* Output         : Status of ODR_XL see LSM6DSL_ACC_GYRO_ODR_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_XL(void *handle, LSM6DSL_ACC_GYRO_ODR_XL_t *value)
{
 80093ce:	b580      	push	{r7, lr}
 80093d0:	b082      	sub	sp, #8
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	6078      	str	r0, [r7, #4]
 80093d6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL1_XL, (u8_t *)value, 1))
 80093d8:	2301      	movs	r3, #1
 80093da:	683a      	ldr	r2, [r7, #0]
 80093dc:	2110      	movs	r1, #16
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f7ff fece 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80093e4:	4603      	mov	r3, r0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d101      	bne.n	80093ee <LSM6DSL_ACC_GYRO_R_ODR_XL+0x20>
    return MEMS_ERROR;
 80093ea:	2300      	movs	r3, #0
 80093ec:	e007      	b.n	80093fe <LSM6DSL_ACC_GYRO_R_ODR_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_XL_MASK; //mask
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	f023 030f 	bic.w	r3, r3, #15
 80093f6:	b2da      	uxtb	r2, r3
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 80093fc:	2301      	movs	r3, #1
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3708      	adds	r7, #8
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <LSM6DSL_ACC_GYRO_W_FS_G>:
* Input          : LSM6DSL_ACC_GYRO_FS_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t newValue)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b084      	sub	sp, #16
 800940a:	af00      	add	r7, sp, #0
 800940c:	6078      	str	r0, [r7, #4]
 800940e:	460b      	mov	r3, r1
 8009410:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 8009412:	f107 020f 	add.w	r2, r7, #15
 8009416:	2301      	movs	r3, #1
 8009418:	2111      	movs	r1, #17
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f7ff feb0 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009420:	4603      	mov	r3, r0
 8009422:	2b00      	cmp	r3, #0
 8009424:	d101      	bne.n	800942a <LSM6DSL_ACC_GYRO_W_FS_G+0x24>
    return MEMS_ERROR;
 8009426:	2300      	movs	r3, #0
 8009428:	e016      	b.n	8009458 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_G_MASK;
 800942a:	7bfb      	ldrb	r3, [r7, #15]
 800942c:	f023 030c 	bic.w	r3, r3, #12
 8009430:	b2db      	uxtb	r3, r3
 8009432:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009434:	7bfa      	ldrb	r2, [r7, #15]
 8009436:	78fb      	ldrb	r3, [r7, #3]
 8009438:	4313      	orrs	r3, r2
 800943a:	b2db      	uxtb	r3, r3
 800943c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 800943e:	f107 020f 	add.w	r2, r7, #15
 8009442:	2301      	movs	r3, #1
 8009444:	2111      	movs	r1, #17
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f7ff feb4 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d101      	bne.n	8009456 <LSM6DSL_ACC_GYRO_W_FS_G+0x50>
    return MEMS_ERROR;
 8009452:	2300      	movs	r3, #0
 8009454:	e000      	b.n	8009458 <LSM6DSL_ACC_GYRO_W_FS_G+0x52>

  return MEMS_SUCCESS;
 8009456:	2301      	movs	r3, #1
}
 8009458:	4618      	mov	r0, r3
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <LSM6DSL_ACC_GYRO_R_FS_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_G_t
* Output         : Status of FS_G see LSM6DSL_ACC_GYRO_FS_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_G(void *handle, LSM6DSL_ACC_GYRO_FS_G_t *value)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 800946a:	2301      	movs	r3, #1
 800946c:	683a      	ldr	r2, [r7, #0]
 800946e:	2111      	movs	r1, #17
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f7ff fe85 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009476:	4603      	mov	r3, r0
 8009478:	2b00      	cmp	r3, #0
 800947a:	d101      	bne.n	8009480 <LSM6DSL_ACC_GYRO_R_FS_G+0x20>
    return MEMS_ERROR;
 800947c:	2300      	movs	r3, #0
 800947e:	e007      	b.n	8009490 <LSM6DSL_ACC_GYRO_R_FS_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_G_MASK; //mask
 8009480:	683b      	ldr	r3, [r7, #0]
 8009482:	781b      	ldrb	r3, [r3, #0]
 8009484:	f003 030c 	and.w	r3, r3, #12
 8009488:	b2da      	uxtb	r2, r3
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800948e:	2301      	movs	r3, #1
}
 8009490:	4618      	mov	r0, r3
 8009492:	3708      	adds	r7, #8
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <LSM6DSL_ACC_GYRO_GetRawGyroData>:
* Input          : pointer to [u8_t]
* Output         : GetGyroData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_GetRawGyroData(void *handle, u8_t *buff)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b084      	sub	sp, #16
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 6 / 3;
 80094a2:	2302      	movs	r3, #2
 80094a4:	733b      	strb	r3, [r7, #12]

  k = 0;
 80094a6:	2300      	movs	r3, #0
 80094a8:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 3; i++ )
 80094aa:	2300      	movs	r3, #0
 80094ac:	73fb      	strb	r3, [r7, #15]
 80094ae:	e01e      	b.n	80094ee <LSM6DSL_ACC_GYRO_GetRawGyroData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 80094b0:	2300      	movs	r3, #0
 80094b2:	73bb      	strb	r3, [r7, #14]
 80094b4:	e014      	b.n	80094e0 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_OUTX_L_G + k, &buff[k], 1))
 80094b6:	7b7b      	ldrb	r3, [r7, #13]
 80094b8:	3322      	adds	r3, #34	; 0x22
 80094ba:	b2d9      	uxtb	r1, r3
 80094bc:	7b7b      	ldrb	r3, [r7, #13]
 80094be:	683a      	ldr	r2, [r7, #0]
 80094c0:	441a      	add	r2, r3
 80094c2:	2301      	movs	r3, #1
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f7ff fe5b 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80094ca:	4603      	mov	r3, r0
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d101      	bne.n	80094d4 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x3c>
        return MEMS_ERROR;
 80094d0:	2300      	movs	r3, #0
 80094d2:	e010      	b.n	80094f6 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x5e>
      k++;
 80094d4:	7b7b      	ldrb	r3, [r7, #13]
 80094d6:	3301      	adds	r3, #1
 80094d8:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 80094da:	7bbb      	ldrb	r3, [r7, #14]
 80094dc:	3301      	adds	r3, #1
 80094de:	73bb      	strb	r3, [r7, #14]
 80094e0:	7bba      	ldrb	r2, [r7, #14]
 80094e2:	7b3b      	ldrb	r3, [r7, #12]
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d3e6      	bcc.n	80094b6 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x1e>
  for (i = 0; i < 3; i++ )
 80094e8:	7bfb      	ldrb	r3, [r7, #15]
 80094ea:	3301      	adds	r3, #1
 80094ec:	73fb      	strb	r3, [r7, #15]
 80094ee:	7bfb      	ldrb	r3, [r7, #15]
 80094f0:	2b02      	cmp	r3, #2
 80094f2:	d9dd      	bls.n	80094b0 <LSM6DSL_ACC_GYRO_GetRawGyroData+0x18>
    }
  }

  return MEMS_SUCCESS;
 80094f4:	2301      	movs	r3, #1
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3710      	adds	r7, #16
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}

080094fe <LSM6DSL_ACC_GYRO_W_ODR_G>:
* Input          : LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t newValue)
{
 80094fe:	b580      	push	{r7, lr}
 8009500:	b084      	sub	sp, #16
 8009502:	af00      	add	r7, sp, #0
 8009504:	6078      	str	r0, [r7, #4]
 8009506:	460b      	mov	r3, r1
 8009508:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 800950a:	f107 020f 	add.w	r2, r7, #15
 800950e:	2301      	movs	r3, #1
 8009510:	2111      	movs	r1, #17
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f7ff fe34 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d101      	bne.n	8009522 <LSM6DSL_ACC_GYRO_W_ODR_G+0x24>
    return MEMS_ERROR;
 800951e:	2300      	movs	r3, #0
 8009520:	e016      	b.n	8009550 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_G_MASK;
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	f003 030f 	and.w	r3, r3, #15
 8009528:	b2db      	uxtb	r3, r3
 800952a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800952c:	7bfa      	ldrb	r2, [r7, #15]
 800952e:	78fb      	ldrb	r3, [r7, #3]
 8009530:	4313      	orrs	r3, r2
 8009532:	b2db      	uxtb	r3, r3
 8009534:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 8009536:	f107 020f 	add.w	r2, r7, #15
 800953a:	2301      	movs	r3, #1
 800953c:	2111      	movs	r1, #17
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f7ff fe38 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d101      	bne.n	800954e <LSM6DSL_ACC_GYRO_W_ODR_G+0x50>
    return MEMS_ERROR;
 800954a:	2300      	movs	r3, #0
 800954c:	e000      	b.n	8009550 <LSM6DSL_ACC_GYRO_W_ODR_G+0x52>

  return MEMS_SUCCESS;
 800954e:	2301      	movs	r3, #1
}
 8009550:	4618      	mov	r0, r3
 8009552:	3710      	adds	r7, #16
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}

08009558 <LSM6DSL_ACC_GYRO_R_ODR_G>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_ODR_G_t
* Output         : Status of ODR_G see LSM6DSL_ACC_GYRO_ODR_G_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_ODR_G(void *handle, LSM6DSL_ACC_GYRO_ODR_G_t *value)
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b082      	sub	sp, #8
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
 8009560:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 8009562:	2301      	movs	r3, #1
 8009564:	683a      	ldr	r2, [r7, #0]
 8009566:	2111      	movs	r1, #17
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	f7ff fe09 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800956e:	4603      	mov	r3, r0
 8009570:	2b00      	cmp	r3, #0
 8009572:	d101      	bne.n	8009578 <LSM6DSL_ACC_GYRO_R_ODR_G+0x20>
    return MEMS_ERROR;
 8009574:	2300      	movs	r3, #0
 8009576:	e007      	b.n	8009588 <LSM6DSL_ACC_GYRO_R_ODR_G+0x30>

  *value &= LSM6DSL_ACC_GYRO_ODR_G_MASK; //mask
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	781b      	ldrb	r3, [r3, #0]
 800957c:	f023 030f 	bic.w	r3, r3, #15
 8009580:	b2da      	uxtb	r2, r3
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009586:	2301      	movs	r3, #1
}
 8009588:	4618      	mov	r0, r3
 800958a:	3708      	adds	r7, #8
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <LSM6DSL_ACC_GYRO_W_FS_125>:
* Input          : LSM6DSL_ACC_GYRO_FS_125_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t newValue)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b084      	sub	sp, #16
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	460b      	mov	r3, r1
 800959a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1))
 800959c:	f107 020f 	add.w	r2, r7, #15
 80095a0:	2301      	movs	r3, #1
 80095a2:	2111      	movs	r1, #17
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f7ff fdeb 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d101      	bne.n	80095b4 <LSM6DSL_ACC_GYRO_W_FS_125+0x24>
    return MEMS_ERROR;
 80095b0:	2300      	movs	r3, #0
 80095b2:	e016      	b.n	80095e2 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FS_125_MASK;
 80095b4:	7bfb      	ldrb	r3, [r7, #15]
 80095b6:	f023 0302 	bic.w	r3, r3, #2
 80095ba:	b2db      	uxtb	r3, r3
 80095bc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80095be:	7bfa      	ldrb	r2, [r7, #15]
 80095c0:	78fb      	ldrb	r3, [r7, #3]
 80095c2:	4313      	orrs	r3, r2
 80095c4:	b2db      	uxtb	r3, r3
 80095c6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, &value, 1) )
 80095c8:	f107 020f 	add.w	r2, r7, #15
 80095cc:	2301      	movs	r3, #1
 80095ce:	2111      	movs	r1, #17
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f7ff fdef 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d101      	bne.n	80095e0 <LSM6DSL_ACC_GYRO_W_FS_125+0x50>
    return MEMS_ERROR;
 80095dc:	2300      	movs	r3, #0
 80095de:	e000      	b.n	80095e2 <LSM6DSL_ACC_GYRO_W_FS_125+0x52>

  return MEMS_SUCCESS;
 80095e0:	2301      	movs	r3, #1
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3710      	adds	r7, #16
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <LSM6DSL_ACC_GYRO_R_FS_125>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FS_125_t
* Output         : Status of FS_125 see LSM6DSL_ACC_GYRO_FS_125_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FS_125(void *handle, LSM6DSL_ACC_GYRO_FS_125_t *value)
{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b082      	sub	sp, #8
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
 80095f2:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL2_G, (u8_t *)value, 1))
 80095f4:	2301      	movs	r3, #1
 80095f6:	683a      	ldr	r2, [r7, #0]
 80095f8:	2111      	movs	r1, #17
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f7ff fdc0 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d101      	bne.n	800960a <LSM6DSL_ACC_GYRO_R_FS_125+0x20>
    return MEMS_ERROR;
 8009606:	2300      	movs	r3, #0
 8009608:	e007      	b.n	800961a <LSM6DSL_ACC_GYRO_R_FS_125+0x30>

  *value &= LSM6DSL_ACC_GYRO_FS_125_MASK; //mask
 800960a:	683b      	ldr	r3, [r7, #0]
 800960c:	781b      	ldrb	r3, [r3, #0]
 800960e:	f003 0302 	and.w	r3, r3, #2
 8009612:	b2da      	uxtb	r2, r3
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009618:	2301      	movs	r3, #1
}
 800961a:	4618      	mov	r0, r3
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}

08009622 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>:
* Input          : LSM6DSL_ACC_GYRO_EMB_ACC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(void *handle, LSM6DSL_ACC_GYRO_EMB_ACC_t newValue)
{
 8009622:	b580      	push	{r7, lr}
 8009624:	b084      	sub	sp, #16
 8009626:	af00      	add	r7, sp, #0
 8009628:	6078      	str	r0, [r7, #4]
 800962a:	460b      	mov	r3, r1
 800962c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 800962e:	f107 020f 	add.w	r2, r7, #15
 8009632:	2301      	movs	r3, #1
 8009634:	2101      	movs	r1, #1
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f7ff fda2 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d101      	bne.n	8009646 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x24>
    return MEMS_ERROR;
 8009642:	2300      	movs	r3, #0
 8009644:	e016      	b.n	8009674 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  value &= ~LSM6DSL_ACC_GYRO_EMB_ACC_MASK;
 8009646:	7bfb      	ldrb	r3, [r7, #15]
 8009648:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800964c:	b2db      	uxtb	r3, r3
 800964e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009650:	7bfa      	ldrb	r2, [r7, #15]
 8009652:	78fb      	ldrb	r3, [r7, #3]
 8009654:	4313      	orrs	r3, r2
 8009656:	b2db      	uxtb	r3, r3
 8009658:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FUNC_CFG_ACCESS, &value, 1) )
 800965a:	f107 020f 	add.w	r2, r7, #15
 800965e:	2301      	movs	r3, #1
 8009660:	2101      	movs	r1, #1
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f7ff fda6 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d101      	bne.n	8009672 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x50>
    return MEMS_ERROR;
 800966e:	2300      	movs	r3, #0
 8009670:	e000      	b.n	8009674 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess+0x52>

  return MEMS_SUCCESS;
 8009672:	2301      	movs	r3, #1
}
 8009674:	4618      	mov	r0, r3
 8009676:	3710      	adds	r7, #16
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>:
* Input          : u16_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_Watermark(void *handle, u16_t newValue)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b084      	sub	sp, #16
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	460b      	mov	r3, r1
 8009686:	807b      	strh	r3, [r7, #2]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0xFF;
 8009688:	887b      	ldrh	r3, [r7, #2]
 800968a:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 8) & 0xFF;
 800968c:	887b      	ldrh	r3, [r7, #2]
 800968e:	0a1b      	lsrs	r3, r3, #8
 8009690:	b29b      	uxth	r3, r3
 8009692:	73bb      	strb	r3, [r7, #14]

  /* Low part goes in FIFO_CTRL1 */
  valueL = valueL << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_POSITION; //mask
  valueL &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK; //coerce

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 8009694:	f107 020d 	add.w	r2, r7, #13
 8009698:	2301      	movs	r3, #1
 800969a:	2106      	movs	r1, #6
 800969c:	6878      	ldr	r0, [r7, #4]
 800969e:	f7ff fd6f 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80096a2:	4603      	mov	r3, r0
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d101      	bne.n	80096ac <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x30>
    return MEMS_ERROR;
 80096a8:	2300      	movs	r3, #0
 80096aa:	e039      	b.n	8009720 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= (u8_t)~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL1_MASK;
 80096ac:	2300      	movs	r3, #0
 80096ae:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 80096b0:	7b7a      	ldrb	r2, [r7, #13]
 80096b2:	7bfb      	ldrb	r3, [r7, #15]
 80096b4:	4313      	orrs	r3, r2
 80096b6:	b2db      	uxtb	r3, r3
 80096b8:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL1, &value, 1) )
 80096ba:	f107 020d 	add.w	r2, r7, #13
 80096be:	2301      	movs	r3, #1
 80096c0:	2106      	movs	r1, #6
 80096c2:	6878      	ldr	r0, [r7, #4]
 80096c4:	f7ff fd76 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d101      	bne.n	80096d2 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x56>
    return MEMS_ERROR;
 80096ce:	2300      	movs	r3, #0
 80096d0:	e026      	b.n	8009720 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  /* High part goes in FIFO_CTRL2 */
  valueH = valueH << LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_POSITION; //mask
  valueH &= LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK; //coerce
 80096d2:	7bbb      	ldrb	r3, [r7, #14]
 80096d4:	f003 0307 	and.w	r3, r3, #7
 80096d8:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 80096da:	f107 020d 	add.w	r2, r7, #13
 80096de:	2301      	movs	r3, #1
 80096e0:	2107      	movs	r1, #7
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f7ff fd4c 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d101      	bne.n	80096f2 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0x76>
    return MEMS_ERROR;
 80096ee:	2300      	movs	r3, #0
 80096f0:	e016      	b.n	8009720 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  value &= ~LSM6DSL_ACC_GYRO_WTM_FIFO_CTRL2_MASK;
 80096f2:	7b7b      	ldrb	r3, [r7, #13]
 80096f4:	f023 0307 	bic.w	r3, r3, #7
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 80096fc:	7b7a      	ldrb	r2, [r7, #13]
 80096fe:	7bbb      	ldrb	r3, [r7, #14]
 8009700:	4313      	orrs	r3, r2
 8009702:	b2db      	uxtb	r3, r3
 8009704:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL2, &value, 1) )
 8009706:	f107 020d 	add.w	r2, r7, #13
 800970a:	2301      	movs	r3, #1
 800970c:	2107      	movs	r1, #7
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f7ff fd50 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009714:	4603      	mov	r3, r0
 8009716:	2b00      	cmp	r3, #0
 8009718:	d101      	bne.n	800971e <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa2>
    return MEMS_ERROR;
 800971a:	2300      	movs	r3, #0
 800971c:	e000      	b.n	8009720 <LSM6DSL_ACC_GYRO_W_FIFO_Watermark+0xa4>

  return MEMS_SUCCESS;
 800971e:	2301      	movs	r3, #1
}
 8009720:	4618      	mov	r0, r3
 8009722:	3710      	adds	r7, #16
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>:
* Input          : LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL(void *handle, LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t newValue)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b084      	sub	sp, #16
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	460b      	mov	r3, r1
 8009732:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 8009734:	f107 020f 	add.w	r2, r7, #15
 8009738:	2301      	movs	r3, #1
 800973a:	2108      	movs	r1, #8
 800973c:	6878      	ldr	r0, [r7, #4]
 800973e:	f7ff fd1f 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009742:	4603      	mov	r3, r0
 8009744:	2b00      	cmp	r3, #0
 8009746:	d101      	bne.n	800974c <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x24>
    return MEMS_ERROR;
 8009748:	2300      	movs	r3, #0
 800974a:	e016      	b.n	800977a <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_DEC_FIFO_XL_MASK;
 800974c:	7bfb      	ldrb	r3, [r7, #15]
 800974e:	f023 0307 	bic.w	r3, r3, #7
 8009752:	b2db      	uxtb	r3, r3
 8009754:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009756:	7bfa      	ldrb	r2, [r7, #15]
 8009758:	78fb      	ldrb	r3, [r7, #3]
 800975a:	4313      	orrs	r3, r2
 800975c:	b2db      	uxtb	r3, r3
 800975e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 8009760:	f107 020f 	add.w	r2, r7, #15
 8009764:	2301      	movs	r3, #1
 8009766:	2108      	movs	r1, #8
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f7ff fd23 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800976e:	4603      	mov	r3, r0
 8009770:	2b00      	cmp	r3, #0
 8009772:	d101      	bne.n	8009778 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x50>
    return MEMS_ERROR;
 8009774:	2300      	movs	r3, #0
 8009776:	e000      	b.n	800977a <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL+0x52>

  return MEMS_SUCCESS;
 8009778:	2301      	movs	r3, #1
}
 800977a:	4618      	mov	r0, r3
 800977c:	3710      	adds	r7, #16
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}

08009782 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_G>:
* Input          : LSM6DSL_ACC_GYRO_DEC_FIFO_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DEC_FIFO_G(void *handle, LSM6DSL_ACC_GYRO_DEC_FIFO_G_t newValue)
{
 8009782:	b580      	push	{r7, lr}
 8009784:	b084      	sub	sp, #16
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
 800978a:	460b      	mov	r3, r1
 800978c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1))
 800978e:	f107 020f 	add.w	r2, r7, #15
 8009792:	2301      	movs	r3, #1
 8009794:	2108      	movs	r1, #8
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f7ff fcf2 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800979c:	4603      	mov	r3, r0
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d101      	bne.n	80097a6 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_G+0x24>
    return MEMS_ERROR;
 80097a2:	2300      	movs	r3, #0
 80097a4:	e016      	b.n	80097d4 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_DEC_FIFO_G_MASK;
 80097a6:	7bfb      	ldrb	r3, [r7, #15]
 80097a8:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80097ac:	b2db      	uxtb	r3, r3
 80097ae:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80097b0:	7bfa      	ldrb	r2, [r7, #15]
 80097b2:	78fb      	ldrb	r3, [r7, #3]
 80097b4:	4313      	orrs	r3, r2
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL3, &value, 1) )
 80097ba:	f107 020f 	add.w	r2, r7, #15
 80097be:	2301      	movs	r3, #1
 80097c0:	2108      	movs	r1, #8
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f7ff fcf6 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 80097c8:	4603      	mov	r3, r0
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d101      	bne.n	80097d2 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_G+0x50>
    return MEMS_ERROR;
 80097ce:	2300      	movs	r3, #0
 80097d0:	e000      	b.n	80097d4 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_G+0x52>

  return MEMS_SUCCESS;
 80097d2:	2301      	movs	r3, #1
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	3710      	adds	r7, #16
 80097d8:	46bd      	mov	sp, r7
 80097da:	bd80      	pop	{r7, pc}

080097dc <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>:
* Input          : LSM6DSL_ACC_GYRO_STOP_ON_FTH_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STOP_ON_FTH(void *handle, LSM6DSL_ACC_GYRO_STOP_ON_FTH_t newValue)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	460b      	mov	r3, r1
 80097e6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1))
 80097e8:	f107 020f 	add.w	r2, r7, #15
 80097ec:	2301      	movs	r3, #1
 80097ee:	2109      	movs	r1, #9
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f7ff fcc5 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80097f6:	4603      	mov	r3, r0
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d101      	bne.n	8009800 <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x24>
    return MEMS_ERROR;
 80097fc:	2300      	movs	r3, #0
 80097fe:	e016      	b.n	800982e <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  value &= ~LSM6DSL_ACC_GYRO_STOP_ON_FTH_MASK;
 8009800:	7bfb      	ldrb	r3, [r7, #15]
 8009802:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009806:	b2db      	uxtb	r3, r3
 8009808:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800980a:	7bfa      	ldrb	r2, [r7, #15]
 800980c:	78fb      	ldrb	r3, [r7, #3]
 800980e:	4313      	orrs	r3, r2
 8009810:	b2db      	uxtb	r3, r3
 8009812:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL4, &value, 1) )
 8009814:	f107 020f 	add.w	r2, r7, #15
 8009818:	2301      	movs	r3, #1
 800981a:	2109      	movs	r1, #9
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f7ff fcc9 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	d101      	bne.n	800982c <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x50>
    return MEMS_ERROR;
 8009828:	2300      	movs	r3, #0
 800982a:	e000      	b.n	800982e <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH+0x52>

  return MEMS_SUCCESS;
 800982c:	2301      	movs	r3, #1
}
 800982e:	4618      	mov	r0, r3
 8009830:	3710      	adds	r7, #16
 8009832:	46bd      	mov	sp, r7
 8009834:	bd80      	pop	{r7, pc}

08009836 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>:
* Input          : LSM6DSL_ACC_GYRO_FIFO_MODE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FIFO_MODE(void *handle, LSM6DSL_ACC_GYRO_FIFO_MODE_t newValue)
{
 8009836:	b580      	push	{r7, lr}
 8009838:	b084      	sub	sp, #16
 800983a:	af00      	add	r7, sp, #0
 800983c:	6078      	str	r0, [r7, #4]
 800983e:	460b      	mov	r3, r1
 8009840:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 8009842:	f107 020f 	add.w	r2, r7, #15
 8009846:	2301      	movs	r3, #1
 8009848:	210a      	movs	r1, #10
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f7ff fc98 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009850:	4603      	mov	r3, r0
 8009852:	2b00      	cmp	r3, #0
 8009854:	d101      	bne.n	800985a <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x24>
    return MEMS_ERROR;
 8009856:	2300      	movs	r3, #0
 8009858:	e016      	b.n	8009888 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FIFO_MODE_MASK;
 800985a:	7bfb      	ldrb	r3, [r7, #15]
 800985c:	f023 0307 	bic.w	r3, r3, #7
 8009860:	b2db      	uxtb	r3, r3
 8009862:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009864:	7bfa      	ldrb	r2, [r7, #15]
 8009866:	78fb      	ldrb	r3, [r7, #3]
 8009868:	4313      	orrs	r3, r2
 800986a:	b2db      	uxtb	r3, r3
 800986c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 800986e:	f107 020f 	add.w	r2, r7, #15
 8009872:	2301      	movs	r3, #1
 8009874:	210a      	movs	r1, #10
 8009876:	6878      	ldr	r0, [r7, #4]
 8009878:	f7ff fc9c 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800987c:	4603      	mov	r3, r0
 800987e:	2b00      	cmp	r3, #0
 8009880:	d101      	bne.n	8009886 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x50>
    return MEMS_ERROR;
 8009882:	2300      	movs	r3, #0
 8009884:	e000      	b.n	8009888 <LSM6DSL_ACC_GYRO_W_FIFO_MODE+0x52>

  return MEMS_SUCCESS;
 8009886:	2301      	movs	r3, #1
}
 8009888:	4618      	mov	r0, r3
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}

08009890 <LSM6DSL_ACC_GYRO_W_ODR_FIFO>:
* Input          : LSM6DSL_ACC_GYRO_ODR_FIFO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_ODR_FIFO(void *handle, LSM6DSL_ACC_GYRO_ODR_FIFO_t newValue)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
 8009898:	460b      	mov	r3, r1
 800989a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1))
 800989c:	f107 020f 	add.w	r2, r7, #15
 80098a0:	2301      	movs	r3, #1
 80098a2:	210a      	movs	r1, #10
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f7ff fc6b 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80098aa:	4603      	mov	r3, r0
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d101      	bne.n	80098b4 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x24>
    return MEMS_ERROR;
 80098b0:	2300      	movs	r3, #0
 80098b2:	e016      	b.n	80098e2 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ODR_FIFO_MASK;
 80098b4:	7bfb      	ldrb	r3, [r7, #15]
 80098b6:	f023 0378 	bic.w	r3, r3, #120	; 0x78
 80098ba:	b2db      	uxtb	r3, r3
 80098bc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80098be:	7bfa      	ldrb	r2, [r7, #15]
 80098c0:	78fb      	ldrb	r3, [r7, #3]
 80098c2:	4313      	orrs	r3, r2
 80098c4:	b2db      	uxtb	r3, r3
 80098c6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FIFO_CTRL5, &value, 1) )
 80098c8:	f107 020f 	add.w	r2, r7, #15
 80098cc:	2301      	movs	r3, #1
 80098ce:	210a      	movs	r1, #10
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f7ff fc6f 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d101      	bne.n	80098e0 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x50>
    return MEMS_ERROR;
 80098dc:	2300      	movs	r3, #0
 80098de:	e000      	b.n	80098e2 <LSM6DSL_ACC_GYRO_W_ODR_FIFO+0x52>

  return MEMS_SUCCESS;
 80098e0:	2301      	movs	r3, #1
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3710      	adds	r7, #16
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}

080098ea <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t newValue)
{
 80098ea:	b580      	push	{r7, lr}
 80098ec:	b084      	sub	sp, #16
 80098ee:	af00      	add	r7, sp, #0
 80098f0:	6078      	str	r0, [r7, #4]
 80098f2:	460b      	mov	r3, r1
 80098f4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 80098f6:	f107 020f 	add.w	r2, r7, #15
 80098fa:	2301      	movs	r3, #1
 80098fc:	210d      	movs	r1, #13
 80098fe:	6878      	ldr	r0, [r7, #4]
 8009900:	f7ff fc3e 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009904:	4603      	mov	r3, r0
 8009906:	2b00      	cmp	r3, #0
 8009908:	d101      	bne.n	800990e <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x24>
    return MEMS_ERROR;
 800990a:	2300      	movs	r3, #0
 800990c:	e016      	b.n	800993c <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_MASK;
 800990e:	7bfb      	ldrb	r3, [r7, #15]
 8009910:	f023 0320 	bic.w	r3, r3, #32
 8009914:	b2db      	uxtb	r3, r3
 8009916:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009918:	7bfa      	ldrb	r2, [r7, #15]
 800991a:	78fb      	ldrb	r3, [r7, #3]
 800991c:	4313      	orrs	r3, r2
 800991e:	b2db      	uxtb	r3, r3
 8009920:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 8009922:	f107 020f 	add.w	r2, r7, #15
 8009926:	2301      	movs	r3, #1
 8009928:	210d      	movs	r1, #13
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f7ff fc42 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009930:	4603      	mov	r3, r0
 8009932:	2b00      	cmp	r3, #0
 8009934:	d101      	bne.n	800993a <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x50>
    return MEMS_ERROR;
 8009936:	2300      	movs	r3, #0
 8009938:	e000      	b.n	800993c <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1+0x52>

  return MEMS_SUCCESS;
 800993a:	2301      	movs	r3, #1
}
 800993c:	4618      	mov	r0, r3
 800993e:	3710      	adds	r7, #16
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1(void *handle, LSM6DSL_ACC_GYRO_INT1_PEDO_t newValue)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b084      	sub	sp, #16
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	460b      	mov	r3, r1
 800994e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1))
 8009950:	f107 020f 	add.w	r2, r7, #15
 8009954:	2301      	movs	r3, #1
 8009956:	210d      	movs	r1, #13
 8009958:	6878      	ldr	r0, [r7, #4]
 800995a:	f7ff fc11 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x24>
    return MEMS_ERROR;
 8009964:	2300      	movs	r3, #0
 8009966:	e016      	b.n	8009996 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_PEDO_MASK;
 8009968:	7bfb      	ldrb	r3, [r7, #15]
 800996a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800996e:	b2db      	uxtb	r3, r3
 8009970:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009972:	7bfa      	ldrb	r2, [r7, #15]
 8009974:	78fb      	ldrb	r3, [r7, #3]
 8009976:	4313      	orrs	r3, r2
 8009978:	b2db      	uxtb	r3, r3
 800997a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT1_CTRL, &value, 1) )
 800997c:	f107 020f 	add.w	r2, r7, #15
 8009980:	2301      	movs	r3, #1
 8009982:	210d      	movs	r1, #13
 8009984:	6878      	ldr	r0, [r7, #4]
 8009986:	f7ff fc15 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800998a:	4603      	mov	r3, r0
 800998c:	2b00      	cmp	r3, #0
 800998e:	d101      	bne.n	8009994 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x50>
    return MEMS_ERROR;
 8009990:	2300      	movs	r3, #0
 8009992:	e000      	b.n	8009996 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1+0x52>

  return MEMS_SUCCESS;
 8009994:	2301      	movs	r3, #1
}
 8009996:	4618      	mov	r0, r3
 8009998:	3710      	adds	r7, #16
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}

0800999e <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>:
* Input          : LSM6DSL_ACC_GYRO_IF_INC_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_IF_Addr_Incr(void *handle, LSM6DSL_ACC_GYRO_IF_INC_t newValue)
{
 800999e:	b580      	push	{r7, lr}
 80099a0:	b084      	sub	sp, #16
 80099a2:	af00      	add	r7, sp, #0
 80099a4:	6078      	str	r0, [r7, #4]
 80099a6:	460b      	mov	r3, r1
 80099a8:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1))
 80099aa:	f107 020f 	add.w	r2, r7, #15
 80099ae:	2301      	movs	r3, #1
 80099b0:	2112      	movs	r1, #18
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f7ff fbe4 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 80099b8:	4603      	mov	r3, r0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d101      	bne.n	80099c2 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x24>
    return MEMS_ERROR;
 80099be:	2300      	movs	r3, #0
 80099c0:	e016      	b.n	80099f0 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IF_INC_MASK;
 80099c2:	7bfb      	ldrb	r3, [r7, #15]
 80099c4:	f023 0304 	bic.w	r3, r3, #4
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 80099cc:	7bfa      	ldrb	r2, [r7, #15]
 80099ce:	78fb      	ldrb	r3, [r7, #3]
 80099d0:	4313      	orrs	r3, r2
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL3_C, &value, 1) )
 80099d6:	f107 020f 	add.w	r2, r7, #15
 80099da:	2301      	movs	r3, #1
 80099dc:	2112      	movs	r1, #18
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f7ff fbe8 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 80099e4:	4603      	mov	r3, r0
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d101      	bne.n	80099ee <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x50>
    return MEMS_ERROR;
 80099ea:	2300      	movs	r3, #0
 80099ec:	e000      	b.n	80099f0 <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr+0x52>

  return MEMS_SUCCESS;
 80099ee:	2301      	movs	r3, #1
}
 80099f0:	4618      	mov	r0, r3
 80099f2:	3710      	adds	r7, #16
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE>:
* Input          : LSM6DSL_ACC_GYRO_I2C_DISABLE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_I2C_DISABLE(void *handle, LSM6DSL_ACC_GYRO_I2C_DISABLE_t newValue)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
 8009a00:	460b      	mov	r3, r1
 8009a02:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1))
 8009a04:	f107 020f 	add.w	r2, r7, #15
 8009a08:	2301      	movs	r3, #1
 8009a0a:	2113      	movs	r1, #19
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f7ff fbb7 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d101      	bne.n	8009a1c <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x24>
    return MEMS_ERROR;
 8009a18:	2300      	movs	r3, #0
 8009a1a:	e016      	b.n	8009a4a <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  value &= ~LSM6DSL_ACC_GYRO_I2C_DISABLE_MASK;
 8009a1c:	7bfb      	ldrb	r3, [r7, #15]
 8009a1e:	f023 0304 	bic.w	r3, r3, #4
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009a26:	7bfa      	ldrb	r2, [r7, #15]
 8009a28:	78fb      	ldrb	r3, [r7, #3]
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL4_C, &value, 1) )
 8009a30:	f107 020f 	add.w	r2, r7, #15
 8009a34:	2301      	movs	r3, #1
 8009a36:	2113      	movs	r1, #19
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f7ff fbbb 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d101      	bne.n	8009a48 <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x50>
    return MEMS_ERROR;
 8009a44:	2300      	movs	r3, #0
 8009a46:	e000      	b.n	8009a4a <LSM6DSL_ACC_GYRO_W_I2C_DISABLE+0x52>

  return MEMS_SUCCESS;
 8009a48:	2301      	movs	r3, #1
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3710      	adds	r7, #16
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}

08009a52 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>:
* Input          : LSM6DSL_ACC_GYRO_ST_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SelfTest_XL(void *handle, LSM6DSL_ACC_GYRO_ST_XL_t newValue)
{
 8009a52:	b580      	push	{r7, lr}
 8009a54:	b084      	sub	sp, #16
 8009a56:	af00      	add	r7, sp, #0
 8009a58:	6078      	str	r0, [r7, #4]
 8009a5a:	460b      	mov	r3, r1
 8009a5c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1))
 8009a5e:	f107 020f 	add.w	r2, r7, #15
 8009a62:	2301      	movs	r3, #1
 8009a64:	2114      	movs	r1, #20
 8009a66:	6878      	ldr	r0, [r7, #4]
 8009a68:	f7ff fb8a 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d101      	bne.n	8009a76 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x24>
    return MEMS_ERROR;
 8009a72:	2300      	movs	r3, #0
 8009a74:	e016      	b.n	8009aa4 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ST_XL_MASK;
 8009a76:	7bfb      	ldrb	r3, [r7, #15]
 8009a78:	f023 0303 	bic.w	r3, r3, #3
 8009a7c:	b2db      	uxtb	r3, r3
 8009a7e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009a80:	7bfa      	ldrb	r2, [r7, #15]
 8009a82:	78fb      	ldrb	r3, [r7, #3]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	b2db      	uxtb	r3, r3
 8009a88:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1) )
 8009a8a:	f107 020f 	add.w	r2, r7, #15
 8009a8e:	2301      	movs	r3, #1
 8009a90:	2114      	movs	r1, #20
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f7ff fb8e 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d101      	bne.n	8009aa2 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x50>
    return MEMS_ERROR;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	e000      	b.n	8009aa4 <LSM6DSL_ACC_GYRO_W_SelfTest_XL+0x52>

  return MEMS_SUCCESS;
 8009aa2:	2301      	movs	r3, #1
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	3710      	adds	r7, #16
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <LSM6DSL_ACC_GYRO_W_SelfTest_G>:
* Input          : LSM6DSL_ACC_GYRO_ST_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SelfTest_G(void *handle, LSM6DSL_ACC_GYRO_ST_G_t newValue)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	6078      	str	r0, [r7, #4]
 8009ab4:	460b      	mov	r3, r1
 8009ab6:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1))
 8009ab8:	f107 020f 	add.w	r2, r7, #15
 8009abc:	2301      	movs	r3, #1
 8009abe:	2114      	movs	r1, #20
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	f7ff fb5d 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d101      	bne.n	8009ad0 <LSM6DSL_ACC_GYRO_W_SelfTest_G+0x24>
    return MEMS_ERROR;
 8009acc:	2300      	movs	r3, #0
 8009ace:	e016      	b.n	8009afe <LSM6DSL_ACC_GYRO_W_SelfTest_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_ST_G_MASK;
 8009ad0:	7bfb      	ldrb	r3, [r7, #15]
 8009ad2:	f023 030c 	bic.w	r3, r3, #12
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009ada:	7bfa      	ldrb	r2, [r7, #15]
 8009adc:	78fb      	ldrb	r3, [r7, #3]
 8009ade:	4313      	orrs	r3, r2
 8009ae0:	b2db      	uxtb	r3, r3
 8009ae2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL5_C, &value, 1) )
 8009ae4:	f107 020f 	add.w	r2, r7, #15
 8009ae8:	2301      	movs	r3, #1
 8009aea:	2114      	movs	r1, #20
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f7ff fb61 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009af2:	4603      	mov	r3, r0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d101      	bne.n	8009afc <LSM6DSL_ACC_GYRO_W_SelfTest_G+0x50>
    return MEMS_ERROR;
 8009af8:	2300      	movs	r3, #0
 8009afa:	e000      	b.n	8009afe <LSM6DSL_ACC_GYRO_W_SelfTest_G+0x52>

  return MEMS_SUCCESS;
 8009afc:	2301      	movs	r3, #1
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3710      	adds	r7, #16
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}

08009b06 <LSM6DSL_ACC_GYRO_W_LP_BW_G>:
* Input          : LSM6DSL_ACC_GYRO_FTYPE_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LP_BW_G(void *handle, LSM6DSL_ACC_GYRO_FTYPE_t newValue)
{
 8009b06:	b580      	push	{r7, lr}
 8009b08:	b084      	sub	sp, #16
 8009b0a:	af00      	add	r7, sp, #0
 8009b0c:	6078      	str	r0, [r7, #4]
 8009b0e:	460b      	mov	r3, r1
 8009b10:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL6_G, &value, 1))
 8009b12:	f107 020f 	add.w	r2, r7, #15
 8009b16:	2301      	movs	r3, #1
 8009b18:	2115      	movs	r1, #21
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f7ff fb30 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d101      	bne.n	8009b2a <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x24>
    return MEMS_ERROR;
 8009b26:	2300      	movs	r3, #0
 8009b28:	e016      	b.n	8009b58 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FTYPE_MASK;
 8009b2a:	7bfb      	ldrb	r3, [r7, #15]
 8009b2c:	f023 0303 	bic.w	r3, r3, #3
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009b34:	7bfa      	ldrb	r2, [r7, #15]
 8009b36:	78fb      	ldrb	r3, [r7, #3]
 8009b38:	4313      	orrs	r3, r2
 8009b3a:	b2db      	uxtb	r3, r3
 8009b3c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL6_G, &value, 1) )
 8009b3e:	f107 020f 	add.w	r2, r7, #15
 8009b42:	2301      	movs	r3, #1
 8009b44:	2115      	movs	r1, #21
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f7ff fb34 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d101      	bne.n	8009b56 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x50>
    return MEMS_ERROR;
 8009b52:	2300      	movs	r3, #0
 8009b54:	e000      	b.n	8009b58 <LSM6DSL_ACC_GYRO_W_LP_BW_G+0x52>

  return MEMS_SUCCESS;
 8009b56:	2301      	movs	r3, #1
}
 8009b58:	4618      	mov	r0, r3
 8009b5a:	3710      	adds	r7, #16
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	bd80      	pop	{r7, pc}

08009b60 <LSM6DSL_ACC_GYRO_W_InComposit>:
* Input          : LSM6DSL_ACC_GYRO_IN_COMP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_InComposit(void *handle, LSM6DSL_ACC_GYRO_IN_COMP_t newValue)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	460b      	mov	r3, r1
 8009b6a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009b6c:	f107 020f 	add.w	r2, r7, #15
 8009b70:	2301      	movs	r3, #1
 8009b72:	2117      	movs	r1, #23
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f7ff fb03 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009b7a:	4603      	mov	r3, r0
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d101      	bne.n	8009b84 <LSM6DSL_ACC_GYRO_W_InComposit+0x24>
    return MEMS_ERROR;
 8009b80:	2300      	movs	r3, #0
 8009b82:	e016      	b.n	8009bb2 <LSM6DSL_ACC_GYRO_W_InComposit+0x52>

  value &= ~LSM6DSL_ACC_GYRO_IN_COMP_MASK;
 8009b84:	7bfb      	ldrb	r3, [r7, #15]
 8009b86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009b8e:	7bfa      	ldrb	r2, [r7, #15]
 8009b90:	78fb      	ldrb	r3, [r7, #3]
 8009b92:	4313      	orrs	r3, r2
 8009b94:	b2db      	uxtb	r3, r3
 8009b96:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009b98:	f107 020f 	add.w	r2, r7, #15
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	2117      	movs	r1, #23
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f7ff fb07 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d101      	bne.n	8009bb0 <LSM6DSL_ACC_GYRO_W_InComposit+0x50>
    return MEMS_ERROR;
 8009bac:	2300      	movs	r3, #0
 8009bae:	e000      	b.n	8009bb2 <LSM6DSL_ACC_GYRO_W_InComposit+0x52>

  return MEMS_SUCCESS;
 8009bb0:	2301      	movs	r3, #1
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3710      	adds	r7, #16
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <LSM6DSL_ACC_GYRO_W_HPCF_XL>:
* Input          : LSM6DSL_ACC_GYRO_HPCF_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_HPCF_XL(void *handle, LSM6DSL_ACC_GYRO_HPCF_XL_t newValue)
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b084      	sub	sp, #16
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
 8009bc2:	460b      	mov	r3, r1
 8009bc4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009bc6:	f107 020f 	add.w	r2, r7, #15
 8009bca:	2301      	movs	r3, #1
 8009bcc:	2117      	movs	r1, #23
 8009bce:	6878      	ldr	r0, [r7, #4]
 8009bd0:	f7ff fad6 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d101      	bne.n	8009bde <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x24>
    return MEMS_ERROR;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	e016      	b.n	8009c0c <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_HPCF_XL_MASK;
 8009bde:	7bfb      	ldrb	r3, [r7, #15]
 8009be0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8009be4:	b2db      	uxtb	r3, r3
 8009be6:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009be8:	7bfa      	ldrb	r2, [r7, #15]
 8009bea:	78fb      	ldrb	r3, [r7, #3]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	b2db      	uxtb	r3, r3
 8009bf0:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009bf2:	f107 020f 	add.w	r2, r7, #15
 8009bf6:	2301      	movs	r3, #1
 8009bf8:	2117      	movs	r1, #23
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f7ff fada 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009c00:	4603      	mov	r3, r0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d101      	bne.n	8009c0a <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x50>
    return MEMS_ERROR;
 8009c06:	2300      	movs	r3, #0
 8009c08:	e000      	b.n	8009c0c <LSM6DSL_ACC_GYRO_W_HPCF_XL+0x52>

  return MEMS_SUCCESS;
 8009c0a:	2301      	movs	r3, #1
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3710      	adds	r7, #16
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL>:
* Input          : LSM6DSL_ACC_GYRO_LPF2_XL_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL(void *handle, LSM6DSL_ACC_GYRO_LPF2_XL_t newValue)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009c20:	f107 020f 	add.w	r2, r7, #15
 8009c24:	2301      	movs	r3, #1
 8009c26:	2117      	movs	r1, #23
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f7ff faa9 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d101      	bne.n	8009c38 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x24>
    return MEMS_ERROR;
 8009c34:	2300      	movs	r3, #0
 8009c36:	e016      	b.n	8009c66 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LPF2_XL_MASK;
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
 8009c3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009c42:	7bfa      	ldrb	r2, [r7, #15]
 8009c44:	78fb      	ldrb	r3, [r7, #3]
 8009c46:	4313      	orrs	r3, r2
 8009c48:	b2db      	uxtb	r3, r3
 8009c4a:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL8_XL, &value, 1) )
 8009c4c:	f107 020f 	add.w	r2, r7, #15
 8009c50:	2301      	movs	r3, #1
 8009c52:	2117      	movs	r1, #23
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f7ff faad 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d101      	bne.n	8009c64 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x50>
    return MEMS_ERROR;
 8009c60:	2300      	movs	r3, #0
 8009c62:	e000      	b.n	8009c66 <LSM6DSL_ACC_GYRO_W_LowPassFiltSel_XL+0x52>

  return MEMS_SUCCESS;
 8009c64:	2301      	movs	r3, #1
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3710      	adds	r7, #16
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <LSM6DSL_ACC_GYRO_W_PedoStepReset>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoStepReset(void *handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_t newValue)
{
 8009c6e:	b580      	push	{r7, lr}
 8009c70:	b084      	sub	sp, #16
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
 8009c76:	460b      	mov	r3, r1
 8009c78:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009c7a:	f107 020f 	add.w	r2, r7, #15
 8009c7e:	2301      	movs	r3, #1
 8009c80:	2119      	movs	r1, #25
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f7ff fa7c 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d101      	bne.n	8009c92 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x24>
    return MEMS_ERROR;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	e016      	b.n	8009cc0 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_RST_STEP_MASK;
 8009c92:	7bfb      	ldrb	r3, [r7, #15]
 8009c94:	f023 0302 	bic.w	r3, r3, #2
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009c9c:	7bfa      	ldrb	r2, [r7, #15]
 8009c9e:	78fb      	ldrb	r3, [r7, #3]
 8009ca0:	4313      	orrs	r3, r2
 8009ca2:	b2db      	uxtb	r3, r3
 8009ca4:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009ca6:	f107 020f 	add.w	r2, r7, #15
 8009caa:	2301      	movs	r3, #1
 8009cac:	2119      	movs	r1, #25
 8009cae:	6878      	ldr	r0, [r7, #4]
 8009cb0:	f7ff fa80 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x50>
    return MEMS_ERROR;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	e000      	b.n	8009cc0 <LSM6DSL_ACC_GYRO_W_PedoStepReset+0x52>

  return MEMS_SUCCESS;
 8009cbe:	2301      	movs	r3, #1
}
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	3710      	adds	r7, #16
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	bd80      	pop	{r7, pc}

08009cc8 <LSM6DSL_ACC_GYRO_W_TILT>:
* Input          : LSM6DSL_ACC_GYRO_TILT_G_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TILT(void *handle, LSM6DSL_ACC_GYRO_TILT_G_t newValue)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b084      	sub	sp, #16
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009cd4:	f107 020f 	add.w	r2, r7, #15
 8009cd8:	2301      	movs	r3, #1
 8009cda:	2119      	movs	r1, #25
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f7ff fa4f 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d101      	bne.n	8009cec <LSM6DSL_ACC_GYRO_W_TILT+0x24>
    return MEMS_ERROR;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	e016      	b.n	8009d1a <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TILT_MASK;
 8009cec:	7bfb      	ldrb	r3, [r7, #15]
 8009cee:	f023 0308 	bic.w	r3, r3, #8
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009cf6:	7bfa      	ldrb	r2, [r7, #15]
 8009cf8:	78fb      	ldrb	r3, [r7, #3]
 8009cfa:	4313      	orrs	r3, r2
 8009cfc:	b2db      	uxtb	r3, r3
 8009cfe:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009d00:	f107 020f 	add.w	r2, r7, #15
 8009d04:	2301      	movs	r3, #1
 8009d06:	2119      	movs	r1, #25
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f7ff fa53 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d101      	bne.n	8009d18 <LSM6DSL_ACC_GYRO_W_TILT+0x50>
    return MEMS_ERROR;
 8009d14:	2300      	movs	r3, #0
 8009d16:	e000      	b.n	8009d1a <LSM6DSL_ACC_GYRO_W_TILT+0x52>

  return MEMS_SUCCESS;
 8009d18:	2301      	movs	r3, #1
}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}

08009d22 <LSM6DSL_ACC_GYRO_W_PEDO>:
* Input          : LSM6DSL_ACC_GYRO_PEDO_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PEDO(void *handle, LSM6DSL_ACC_GYRO_PEDO_t newValue)
{
 8009d22:	b580      	push	{r7, lr}
 8009d24:	b084      	sub	sp, #16
 8009d26:	af00      	add	r7, sp, #0
 8009d28:	6078      	str	r0, [r7, #4]
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009d2e:	f107 020f 	add.w	r2, r7, #15
 8009d32:	2301      	movs	r3, #1
 8009d34:	2119      	movs	r1, #25
 8009d36:	6878      	ldr	r0, [r7, #4]
 8009d38:	f7ff fa22 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009d3c:	4603      	mov	r3, r0
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d101      	bne.n	8009d46 <LSM6DSL_ACC_GYRO_W_PEDO+0x24>
    return MEMS_ERROR;
 8009d42:	2300      	movs	r3, #0
 8009d44:	e016      	b.n	8009d74 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  value &= ~LSM6DSL_ACC_GYRO_PEDO_MASK;
 8009d46:	7bfb      	ldrb	r3, [r7, #15]
 8009d48:	f023 0310 	bic.w	r3, r3, #16
 8009d4c:	b2db      	uxtb	r3, r3
 8009d4e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009d50:	7bfa      	ldrb	r2, [r7, #15]
 8009d52:	78fb      	ldrb	r3, [r7, #3]
 8009d54:	4313      	orrs	r3, r2
 8009d56:	b2db      	uxtb	r3, r3
 8009d58:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009d5a:	f107 020f 	add.w	r2, r7, #15
 8009d5e:	2301      	movs	r3, #1
 8009d60:	2119      	movs	r1, #25
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f7ff fa26 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d101      	bne.n	8009d72 <LSM6DSL_ACC_GYRO_W_PEDO+0x50>
    return MEMS_ERROR;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	e000      	b.n	8009d74 <LSM6DSL_ACC_GYRO_W_PEDO+0x52>

  return MEMS_SUCCESS;
 8009d72:	2301      	movs	r3, #1
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3710      	adds	r7, #16
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <LSM6DSL_ACC_GYRO_W_FUNC_EN>:
* Input          : LSM6DSL_ACC_GYRO_FUNC_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FUNC_EN(void *handle, LSM6DSL_ACC_GYRO_FUNC_EN_t newValue)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b084      	sub	sp, #16
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	460b      	mov	r3, r1
 8009d86:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009d88:	f107 020f 	add.w	r2, r7, #15
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	2119      	movs	r1, #25
 8009d90:	6878      	ldr	r0, [r7, #4]
 8009d92:	f7ff f9f5 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d101      	bne.n	8009da0 <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x24>
    return MEMS_ERROR;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	e016      	b.n	8009dce <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FUNC_EN_MASK;
 8009da0:	7bfb      	ldrb	r3, [r7, #15]
 8009da2:	f023 0304 	bic.w	r3, r3, #4
 8009da6:	b2db      	uxtb	r3, r3
 8009da8:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 8009daa:	7bfa      	ldrb	r2, [r7, #15]
 8009dac:	78fb      	ldrb	r3, [r7, #3]
 8009dae:	4313      	orrs	r3, r2
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CTRL10_C, &value, 1) )
 8009db4:	f107 020f 	add.w	r2, r7, #15
 8009db8:	2301      	movs	r3, #1
 8009dba:	2119      	movs	r1, #25
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f7ff f9f9 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d101      	bne.n	8009dcc <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x50>
    return MEMS_ERROR;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	e000      	b.n	8009dce <LSM6DSL_ACC_GYRO_W_FUNC_EN+0x52>

  return MEMS_SUCCESS;
 8009dcc:	2301      	movs	r3, #1
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3710      	adds	r7, #16
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}

08009dd6 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Output         : Status of WU_EV_STATUS see LSM6DSL_ACC_GYRO_WU_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_WU_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_WU_EV_STATUS_t *value)
{
 8009dd6:	b580      	push	{r7, lr}
 8009dd8:	b082      	sub	sp, #8
 8009dda:	af00      	add	r7, sp, #0
 8009ddc:	6078      	str	r0, [r7, #4]
 8009dde:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 8009de0:	2301      	movs	r3, #1
 8009de2:	683a      	ldr	r2, [r7, #0]
 8009de4:	211b      	movs	r1, #27
 8009de6:	6878      	ldr	r0, [r7, #4]
 8009de8:	f7ff f9ca 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d101      	bne.n	8009df6 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009df2:	2300      	movs	r3, #0
 8009df4:	e007      	b.n	8009e06 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_WU_EV_STATUS_MASK; //mask
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	781b      	ldrb	r3, [r3, #0]
 8009dfa:	f003 0308 	and.w	r3, r3, #8
 8009dfe:	b2da      	uxtb	r2, r3
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009e04:	2301      	movs	r3, #1
}
 8009e06:	4618      	mov	r0, r3
 8009e08:	3708      	adds	r7, #8
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	bd80      	pop	{r7, pc}

08009e0e <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Output         : Status of FF_EV_STATUS see LSM6DSL_ACC_GYRO_FF_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FF_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_FF_EV_STATUS_t *value)
{
 8009e0e:	b580      	push	{r7, lr}
 8009e10:	b082      	sub	sp, #8
 8009e12:	af00      	add	r7, sp, #0
 8009e14:	6078      	str	r0, [r7, #4]
 8009e16:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_SRC, (u8_t *)value, 1) )
 8009e18:	2301      	movs	r3, #1
 8009e1a:	683a      	ldr	r2, [r7, #0]
 8009e1c:	211b      	movs	r1, #27
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f7ff f9ae 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d101      	bne.n	8009e2e <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	e007      	b.n	8009e3e <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_FF_EV_STATUS_MASK; //mask
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	f003 0320 	and.w	r3, r3, #32
 8009e36:	b2da      	uxtb	r2, r3
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009e3c:	2301      	movs	r3, #1
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3708      	adds	r7, #8
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}

08009e46 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Output         : Status of DOUBLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t *value)
{
 8009e46:	b580      	push	{r7, lr}
 8009e48:	b082      	sub	sp, #8
 8009e4a:	af00      	add	r7, sp, #0
 8009e4c:	6078      	str	r0, [r7, #4]
 8009e4e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8009e50:	2301      	movs	r3, #1
 8009e52:	683a      	ldr	r2, [r7, #0]
 8009e54:	211c      	movs	r1, #28
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7ff f992 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d101      	bne.n	8009e66 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009e62:	2300      	movs	r3, #0
 8009e64:	e007      	b.n	8009e76 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_MASK; //mask
 8009e66:	683b      	ldr	r3, [r7, #0]
 8009e68:	781b      	ldrb	r3, [r3, #0]
 8009e6a:	f003 0310 	and.w	r3, r3, #16
 8009e6e:	b2da      	uxtb	r2, r3
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009e74:	2301      	movs	r3, #1
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Output         : Status of SINGLE_TAP_EV_STATUS see LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t *value)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b082      	sub	sp, #8
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
 8009e86:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_SRC, (u8_t *)value, 1) )
 8009e88:	2301      	movs	r3, #1
 8009e8a:	683a      	ldr	r2, [r7, #0]
 8009e8c:	211c      	movs	r1, #28
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f7ff f976 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009e94:	4603      	mov	r3, r0
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d101      	bne.n	8009e9e <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x20>
    return MEMS_ERROR;
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	e007      	b.n	8009eae <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_MASK; //mask
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	f003 0320 	and.w	r3, r3, #32
 8009ea6:	b2da      	uxtb	r2, r3
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009eac:	2301      	movs	r3, #1
}
 8009eae:	4618      	mov	r0, r3
 8009eb0:	3708      	adds	r7, #8
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <LSM6DSL_ACC_GYRO_R_DSD_XL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XL_t
* Output         : Status of DSD_XL see LSM6DSL_ACC_GYRO_DSD_XL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XL(void *handle, LSM6DSL_ACC_GYRO_DSD_XL_t *value)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b082      	sub	sp, #8
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
 8009ebe:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	683a      	ldr	r2, [r7, #0]
 8009ec4:	211d      	movs	r1, #29
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f7ff f95a 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d101      	bne.n	8009ed6 <LSM6DSL_ACC_GYRO_R_DSD_XL+0x20>
    return MEMS_ERROR;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	e007      	b.n	8009ee6 <LSM6DSL_ACC_GYRO_R_DSD_XL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XL_MASK; //mask
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	781b      	ldrb	r3, [r3, #0]
 8009eda:	f003 0301 	and.w	r3, r3, #1
 8009ede:	b2da      	uxtb	r2, r3
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009ee4:	2301      	movs	r3, #1
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3708      	adds	r7, #8
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}

08009eee <LSM6DSL_ACC_GYRO_R_DSD_XH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_XH_t
* Output         : Status of DSD_XH see LSM6DSL_ACC_GYRO_DSD_XH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_XH(void *handle, LSM6DSL_ACC_GYRO_DSD_XH_t *value)
{
 8009eee:	b580      	push	{r7, lr}
 8009ef0:	b082      	sub	sp, #8
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
 8009ef6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009ef8:	2301      	movs	r3, #1
 8009efa:	683a      	ldr	r2, [r7, #0]
 8009efc:	211d      	movs	r1, #29
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f7ff f93e 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d101      	bne.n	8009f0e <LSM6DSL_ACC_GYRO_R_DSD_XH+0x20>
    return MEMS_ERROR;
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	e007      	b.n	8009f1e <LSM6DSL_ACC_GYRO_R_DSD_XH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_XH_MASK; //mask
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	f003 0302 	and.w	r3, r3, #2
 8009f16:	b2da      	uxtb	r2, r3
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009f1c:	2301      	movs	r3, #1
}
 8009f1e:	4618      	mov	r0, r3
 8009f20:	3708      	adds	r7, #8
 8009f22:	46bd      	mov	sp, r7
 8009f24:	bd80      	pop	{r7, pc}

08009f26 <LSM6DSL_ACC_GYRO_R_DSD_YL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YL_t
* Output         : Status of DSD_YL see LSM6DSL_ACC_GYRO_DSD_YL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YL(void *handle, LSM6DSL_ACC_GYRO_DSD_YL_t *value)
{
 8009f26:	b580      	push	{r7, lr}
 8009f28:	b082      	sub	sp, #8
 8009f2a:	af00      	add	r7, sp, #0
 8009f2c:	6078      	str	r0, [r7, #4]
 8009f2e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009f30:	2301      	movs	r3, #1
 8009f32:	683a      	ldr	r2, [r7, #0]
 8009f34:	211d      	movs	r1, #29
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f7ff f922 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d101      	bne.n	8009f46 <LSM6DSL_ACC_GYRO_R_DSD_YL+0x20>
    return MEMS_ERROR;
 8009f42:	2300      	movs	r3, #0
 8009f44:	e007      	b.n	8009f56 <LSM6DSL_ACC_GYRO_R_DSD_YL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YL_MASK; //mask
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	f003 0304 	and.w	r3, r3, #4
 8009f4e:	b2da      	uxtb	r2, r3
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009f54:	2301      	movs	r3, #1
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	3708      	adds	r7, #8
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}

08009f5e <LSM6DSL_ACC_GYRO_R_DSD_YH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_YH_t
* Output         : Status of DSD_YH see LSM6DSL_ACC_GYRO_DSD_YH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_YH(void *handle, LSM6DSL_ACC_GYRO_DSD_YH_t *value)
{
 8009f5e:	b580      	push	{r7, lr}
 8009f60:	b082      	sub	sp, #8
 8009f62:	af00      	add	r7, sp, #0
 8009f64:	6078      	str	r0, [r7, #4]
 8009f66:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009f68:	2301      	movs	r3, #1
 8009f6a:	683a      	ldr	r2, [r7, #0]
 8009f6c:	211d      	movs	r1, #29
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f7ff f906 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009f74:	4603      	mov	r3, r0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d101      	bne.n	8009f7e <LSM6DSL_ACC_GYRO_R_DSD_YH+0x20>
    return MEMS_ERROR;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	e007      	b.n	8009f8e <LSM6DSL_ACC_GYRO_R_DSD_YH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_YH_MASK; //mask
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	781b      	ldrb	r3, [r3, #0]
 8009f82:	f003 0308 	and.w	r3, r3, #8
 8009f86:	b2da      	uxtb	r2, r3
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009f8c:	2301      	movs	r3, #1
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}

08009f96 <LSM6DSL_ACC_GYRO_R_DSD_ZL>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZL_t
* Output         : Status of DSD_ZL see LSM6DSL_ACC_GYRO_DSD_ZL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZL(void *handle, LSM6DSL_ACC_GYRO_DSD_ZL_t *value)
{
 8009f96:	b580      	push	{r7, lr}
 8009f98:	b082      	sub	sp, #8
 8009f9a:	af00      	add	r7, sp, #0
 8009f9c:	6078      	str	r0, [r7, #4]
 8009f9e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	683a      	ldr	r2, [r7, #0]
 8009fa4:	211d      	movs	r1, #29
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f7ff f8ea 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009fac:	4603      	mov	r3, r0
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d101      	bne.n	8009fb6 <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x20>
    return MEMS_ERROR;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	e007      	b.n	8009fc6 <LSM6DSL_ACC_GYRO_R_DSD_ZL+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZL_MASK; //mask
 8009fb6:	683b      	ldr	r3, [r7, #0]
 8009fb8:	781b      	ldrb	r3, [r3, #0]
 8009fba:	f003 0310 	and.w	r3, r3, #16
 8009fbe:	b2da      	uxtb	r2, r3
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009fc4:	2301      	movs	r3, #1
}
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	3708      	adds	r7, #8
 8009fca:	46bd      	mov	sp, r7
 8009fcc:	bd80      	pop	{r7, pc}

08009fce <LSM6DSL_ACC_GYRO_R_DSD_ZH>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_DSD_ZH_t
* Output         : Status of DSD_ZH see LSM6DSL_ACC_GYRO_DSD_ZH_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_DSD_ZH(void *handle, LSM6DSL_ACC_GYRO_DSD_ZH_t *value)
{
 8009fce:	b580      	push	{r7, lr}
 8009fd0:	b082      	sub	sp, #8
 8009fd2:	af00      	add	r7, sp, #0
 8009fd4:	6078      	str	r0, [r7, #4]
 8009fd6:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 8009fd8:	2301      	movs	r3, #1
 8009fda:	683a      	ldr	r2, [r7, #0]
 8009fdc:	211d      	movs	r1, #29
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f7ff f8ce 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d101      	bne.n	8009fee <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x20>
    return MEMS_ERROR;
 8009fea:	2300      	movs	r3, #0
 8009fec:	e007      	b.n	8009ffe <LSM6DSL_ACC_GYRO_R_DSD_ZH+0x30>

  *value &= LSM6DSL_ACC_GYRO_DSD_ZH_MASK; //mask
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	f003 0320 	and.w	r3, r3, #32
 8009ff6:	b2da      	uxtb	r2, r3
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 8009ffc:	2301      	movs	r3, #1
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3708      	adds	r7, #8
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}

0800a006 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Output         : Status of D6D_EV_STATUS see LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t *value)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b082      	sub	sp, #8
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
 800a00e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_D6D_SRC, (u8_t *)value, 1) )
 800a010:	2301      	movs	r3, #1
 800a012:	683a      	ldr	r2, [r7, #0]
 800a014:	211d      	movs	r1, #29
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f7ff f8b2 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a01c:	4603      	mov	r3, r0
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d101      	bne.n	800a026 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x20>
    return MEMS_ERROR;
 800a022:	2300      	movs	r3, #0
 800a024:	e007      	b.n	800a036 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_D6D_EV_STATUS_MASK; //mask
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a02e:	b2da      	uxtb	r2, r3
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a034:	2301      	movs	r3, #1
}
 800a036:	4618      	mov	r0, r3
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <LSM6DSL_ACC_GYRO_R_XLDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_XLDA_t
* Output         : Status of XLDA see LSM6DSL_ACC_GYRO_XLDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_XLDA(void *handle, LSM6DSL_ACC_GYRO_XLDA_t *value)
{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b082      	sub	sp, #8
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
 800a046:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 800a048:	2301      	movs	r3, #1
 800a04a:	683a      	ldr	r2, [r7, #0]
 800a04c:	211e      	movs	r1, #30
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	f7ff f896 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a054:	4603      	mov	r3, r0
 800a056:	2b00      	cmp	r3, #0
 800a058:	d101      	bne.n	800a05e <LSM6DSL_ACC_GYRO_R_XLDA+0x20>
    return MEMS_ERROR;
 800a05a:	2300      	movs	r3, #0
 800a05c:	e007      	b.n	800a06e <LSM6DSL_ACC_GYRO_R_XLDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_XLDA_MASK; //mask
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	f003 0301 	and.w	r3, r3, #1
 800a066:	b2da      	uxtb	r2, r3
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a06c:	2301      	movs	r3, #1
}
 800a06e:	4618      	mov	r0, r3
 800a070:	3708      	adds	r7, #8
 800a072:	46bd      	mov	sp, r7
 800a074:	bd80      	pop	{r7, pc}

0800a076 <LSM6DSL_ACC_GYRO_R_GDA>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_GDA_t
* Output         : Status of GDA see LSM6DSL_ACC_GYRO_GDA_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_GDA(void *handle, LSM6DSL_ACC_GYRO_GDA_t *value)
{
 800a076:	b580      	push	{r7, lr}
 800a078:	b082      	sub	sp, #8
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
 800a07e:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STATUS_REG, (u8_t *)value, 1) )
 800a080:	2301      	movs	r3, #1
 800a082:	683a      	ldr	r2, [r7, #0]
 800a084:	211e      	movs	r1, #30
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f7ff f87a 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a08c:	4603      	mov	r3, r0
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <LSM6DSL_ACC_GYRO_R_GDA+0x20>
    return MEMS_ERROR;
 800a092:	2300      	movs	r3, #0
 800a094:	e007      	b.n	800a0a6 <LSM6DSL_ACC_GYRO_R_GDA+0x30>

  *value &= LSM6DSL_ACC_GYRO_GDA_MASK; //mask
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	f003 0302 	and.w	r3, r3, #2
 800a09e:	b2da      	uxtb	r2, r3
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a0a4:	2301      	movs	r3, #1
}
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>:
* Input          : Pointer to u16_t
* Output         : Status of DIFF_FIFO
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFONumOfEntries(void *handle, u16_t *value)
{
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b084      	sub	sp, #16
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
 800a0b6:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS1 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS1, (u8_t *)&valueL, 1) )
 800a0b8:	f107 020e 	add.w	r2, r7, #14
 800a0bc:	2301      	movs	r3, #1
 800a0be:	213a      	movs	r1, #58	; 0x3a
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f7ff f85d 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d101      	bne.n	800a0d0 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x22>
    return MEMS_ERROR;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	e021      	b.n	800a114 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueL &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_MASK; //coerce
 800a0d0:	7bbb      	ldrb	r3, [r7, #14]
 800a0d2:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS1_POSITION; //mask
 800a0d4:	7bbb      	ldrb	r3, [r7, #14]
 800a0d6:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS2 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)&valueH, 1) )
 800a0d8:	f107 020f 	add.w	r2, r7, #15
 800a0dc:	2301      	movs	r3, #1
 800a0de:	213b      	movs	r1, #59	; 0x3b
 800a0e0:	6878      	ldr	r0, [r7, #4]
 800a0e2:	f7ff f84d 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d101      	bne.n	800a0f0 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x42>
    return MEMS_ERROR;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	e011      	b.n	800a114 <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries+0x66>

  valueH &= LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_MASK; //coerce
 800a0f0:	7bfb      	ldrb	r3, [r7, #15]
 800a0f2:	f003 030f 	and.w	r3, r3, #15
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_DIFF_FIFO_STATUS2_POSITION; //mask
 800a0fa:	7bfb      	ldrb	r3, [r7, #15]
 800a0fc:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 800a0fe:	7bfb      	ldrb	r3, [r7, #15]
 800a100:	021b      	lsls	r3, r3, #8
 800a102:	b21a      	sxth	r2, r3
 800a104:	7bbb      	ldrb	r3, [r7, #14]
 800a106:	b21b      	sxth	r3, r3
 800a108:	4313      	orrs	r3, r2
 800a10a:	b21b      	sxth	r3, r3
 800a10c:	b29a      	uxth	r2, r3
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a112:	2301      	movs	r3, #1
}
 800a114:	4618      	mov	r0, r3
 800a116:	3710      	adds	r7, #16
 800a118:	46bd      	mov	sp, r7
 800a11a:	bd80      	pop	{r7, pc}

0800a11c <LSM6DSL_ACC_GYRO_R_FIFOEmpty>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Output         : Status of FIFO_EMPTY see LSM6DSL_ACC_GYRO_FIFO_EMPTY_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOEmpty(void *handle, LSM6DSL_ACC_GYRO_FIFO_EMPTY_t *value)
{
 800a11c:	b580      	push	{r7, lr}
 800a11e:	b082      	sub	sp, #8
 800a120:	af00      	add	r7, sp, #0
 800a122:	6078      	str	r0, [r7, #4]
 800a124:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 800a126:	2301      	movs	r3, #1
 800a128:	683a      	ldr	r2, [r7, #0]
 800a12a:	213b      	movs	r1, #59	; 0x3b
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f7ff f827 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a132:	4603      	mov	r3, r0
 800a134:	2b00      	cmp	r3, #0
 800a136:	d101      	bne.n	800a13c <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x20>
    return MEMS_ERROR;
 800a138:	2300      	movs	r3, #0
 800a13a:	e007      	b.n	800a14c <LSM6DSL_ACC_GYRO_R_FIFOEmpty+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_EMPTY_MASK; //mask
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	781b      	ldrb	r3, [r3, #0]
 800a140:	f003 0310 	and.w	r3, r3, #16
 800a144:	b2da      	uxtb	r2, r3
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a14a:	2301      	movs	r3, #1
}
 800a14c:	4618      	mov	r0, r3
 800a14e:	3708      	adds	r7, #8
 800a150:	46bd      	mov	sp, r7
 800a152:	bd80      	pop	{r7, pc}

0800a154 <LSM6DSL_ACC_GYRO_R_FIFOFull>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Output         : Status of FIFO_FULL see LSM6DSL_ACC_GYRO_FIFO_FULL_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOFull(void *handle, LSM6DSL_ACC_GYRO_FIFO_FULL_t *value)
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b082      	sub	sp, #8
 800a158:	af00      	add	r7, sp, #0
 800a15a:	6078      	str	r0, [r7, #4]
 800a15c:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 800a15e:	2301      	movs	r3, #1
 800a160:	683a      	ldr	r2, [r7, #0]
 800a162:	213b      	movs	r1, #59	; 0x3b
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f7ff f80b 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a16a:	4603      	mov	r3, r0
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d101      	bne.n	800a174 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x20>
    return MEMS_ERROR;
 800a170:	2300      	movs	r3, #0
 800a172:	e007      	b.n	800a184 <LSM6DSL_ACC_GYRO_R_FIFOFull+0x30>

  *value &= LSM6DSL_ACC_GYRO_FIFO_FULL_MASK; //mask
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	781b      	ldrb	r3, [r3, #0]
 800a178:	f003 0320 	and.w	r3, r3, #32
 800a17c:	b2da      	uxtb	r2, r3
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a182:	2301      	movs	r3, #1
}
 800a184:	4618      	mov	r0, r3
 800a186:	3708      	adds	r7, #8
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <LSM6DSL_ACC_GYRO_R_OVERRUN>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_OVERRUN_t
* Output         : Status of OVERRUN see LSM6DSL_ACC_GYRO_OVERRUN_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_OVERRUN(void *handle, LSM6DSL_ACC_GYRO_OVERRUN_t *value)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b082      	sub	sp, #8
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
 800a194:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS2, (u8_t *)value, 1) )
 800a196:	2301      	movs	r3, #1
 800a198:	683a      	ldr	r2, [r7, #0]
 800a19a:	213b      	movs	r1, #59	; 0x3b
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f7fe ffef 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d101      	bne.n	800a1ac <LSM6DSL_ACC_GYRO_R_OVERRUN+0x20>
    return MEMS_ERROR;
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	e007      	b.n	800a1bc <LSM6DSL_ACC_GYRO_R_OVERRUN+0x30>

  *value &= LSM6DSL_ACC_GYRO_OVERRUN_MASK; //mask
 800a1ac:	683b      	ldr	r3, [r7, #0]
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1b4:	b2da      	uxtb	r2, r3
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a1ba:	2301      	movs	r3, #1
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3708      	adds	r7, #8
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <LSM6DSL_ACC_GYRO_R_FIFOPattern>:
* Input          : Pointer to u16_t
* Output         : Status of FIFO_PATTERN
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_FIFOPattern(void *handle, u16_t *value)
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
 800a1cc:	6039      	str	r1, [r7, #0]
  u8_t valueH, valueL;

  /* Low part from FIFO_STATUS3 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS3, (u8_t *)&valueL, 1) )
 800a1ce:	f107 020e 	add.w	r2, r7, #14
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	213c      	movs	r1, #60	; 0x3c
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f7fe ffd2 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d101      	bne.n	800a1e6 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x22>
    return MEMS_ERROR;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	e021      	b.n	800a22a <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueL &= LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_MASK; //coerce
 800a1e6:	7bbb      	ldrb	r3, [r7, #14]
 800a1e8:	73bb      	strb	r3, [r7, #14]
  valueL = valueL >> LSM6DSL_ACC_GYRO_FIFO_STATUS3_PATTERN_POSITION; //mask
 800a1ea:	7bbb      	ldrb	r3, [r7, #14]
 800a1ec:	73bb      	strb	r3, [r7, #14]

  /* High part from FIFO_STATUS4 */
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_STATUS4, (u8_t *)&valueH, 1) )
 800a1ee:	f107 020f 	add.w	r2, r7, #15
 800a1f2:	2301      	movs	r3, #1
 800a1f4:	213d      	movs	r1, #61	; 0x3d
 800a1f6:	6878      	ldr	r0, [r7, #4]
 800a1f8:	f7fe ffc2 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d101      	bne.n	800a206 <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x42>
    return MEMS_ERROR;
 800a202:	2300      	movs	r3, #0
 800a204:	e011      	b.n	800a22a <LSM6DSL_ACC_GYRO_R_FIFOPattern+0x66>

  valueH &= LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_MASK; //coerce
 800a206:	7bfb      	ldrb	r3, [r7, #15]
 800a208:	f003 0303 	and.w	r3, r3, #3
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	73fb      	strb	r3, [r7, #15]
  valueH = valueH >> LSM6DSL_ACC_GYRO_FIFO_STATUS4_PATTERN_POSITION; //mask
 800a210:	7bfb      	ldrb	r3, [r7, #15]
 800a212:	73fb      	strb	r3, [r7, #15]

  *value = ((valueH << 8) & 0xFF00) | valueL;
 800a214:	7bfb      	ldrb	r3, [r7, #15]
 800a216:	021b      	lsls	r3, r3, #8
 800a218:	b21a      	sxth	r2, r3
 800a21a:	7bbb      	ldrb	r3, [r7, #14]
 800a21c:	b21b      	sxth	r3, r3
 800a21e:	4313      	orrs	r3, r2
 800a220:	b21b      	sxth	r3, r3
 800a222:	b29a      	uxth	r2, r3
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	801a      	strh	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a228:	2301      	movs	r3, #1
}
 800a22a:	4618      	mov	r0, r3
 800a22c:	3710      	adds	r7, #16
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}

0800a232 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Output         : Status of PEDO_EV_STATUS see LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t *value)
{
 800a232:	b580      	push	{r7, lr}
 800a234:	b082      	sub	sp, #8
 800a236:	af00      	add	r7, sp, #0
 800a238:	6078      	str	r0, [r7, #4]
 800a23a:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 800a23c:	2301      	movs	r3, #1
 800a23e:	683a      	ldr	r2, [r7, #0]
 800a240:	2153      	movs	r1, #83	; 0x53
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f7fe ff9c 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x20>
    return MEMS_ERROR;
 800a24e:	2300      	movs	r3, #0
 800a250:	e007      	b.n	800a262 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_MASK; //mask
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	f003 0310 	and.w	r3, r3, #16
 800a25a:	b2da      	uxtb	r2, r3
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a260:	2301      	movs	r3, #1
}
 800a262:	4618      	mov	r0, r3
 800a264:	3708      	adds	r7, #8
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>:
* Input          : Pointer to LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Output         : Status of TILT_EV_STATUS see LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS(void *handle, LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t *value)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b082      	sub	sp, #8
 800a26e:	af00      	add	r7, sp, #0
 800a270:	6078      	str	r0, [r7, #4]
 800a272:	6039      	str	r1, [r7, #0]
  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FUNC_SRC, (u8_t *)value, 1) )
 800a274:	2301      	movs	r3, #1
 800a276:	683a      	ldr	r2, [r7, #0]
 800a278:	2153      	movs	r1, #83	; 0x53
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f7fe ff80 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d101      	bne.n	800a28a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x20>
    return MEMS_ERROR;
 800a286:	2300      	movs	r3, #0
 800a288:	e007      	b.n	800a29a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS+0x30>

  *value &= LSM6DSL_ACC_GYRO_TILT_EV_STATUS_MASK; //mask
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	f003 0320 	and.w	r3, r3, #32
 800a292:	b2da      	uxtb	r2, r3
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	701a      	strb	r2, [r3, #0]

  return MEMS_SUCCESS;
 800a298:	2301      	movs	r3, #1
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3708      	adds	r7, #8
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <LSM6DSL_ACC_GYRO_W_LIR>:
* Input          : LSM6DSL_ACC_GYRO_LIR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_LIR(void *handle, LSM6DSL_ACC_GYRO_LIR_t newValue)
{
 800a2a2:	b580      	push	{r7, lr}
 800a2a4:	b084      	sub	sp, #16
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
 800a2aa:	460b      	mov	r3, r1
 800a2ac:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a2ae:	f107 020f 	add.w	r2, r7, #15
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	2158      	movs	r1, #88	; 0x58
 800a2b6:	6878      	ldr	r0, [r7, #4]
 800a2b8:	f7fe ff62 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d101      	bne.n	800a2c6 <LSM6DSL_ACC_GYRO_W_LIR+0x24>
    return MEMS_ERROR;
 800a2c2:	2300      	movs	r3, #0
 800a2c4:	e016      	b.n	800a2f4 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_LIR_MASK;
 800a2c6:	7bfb      	ldrb	r3, [r7, #15]
 800a2c8:	f023 0301 	bic.w	r3, r3, #1
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a2d0:	7bfa      	ldrb	r2, [r7, #15]
 800a2d2:	78fb      	ldrb	r3, [r7, #3]
 800a2d4:	4313      	orrs	r3, r2
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a2da:	f107 020f 	add.w	r2, r7, #15
 800a2de:	2301      	movs	r3, #1
 800a2e0:	2158      	movs	r1, #88	; 0x58
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f7fe ff66 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d101      	bne.n	800a2f2 <LSM6DSL_ACC_GYRO_W_LIR+0x50>
    return MEMS_ERROR;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	e000      	b.n	800a2f4 <LSM6DSL_ACC_GYRO_W_LIR+0x52>

  return MEMS_SUCCESS;
 800a2f2:	2301      	movs	r3, #1
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3710      	adds	r7, #16
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Z_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Z_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_t newValue)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b084      	sub	sp, #16
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
 800a304:	460b      	mov	r3, r1
 800a306:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a308:	f107 020f 	add.w	r2, r7, #15
 800a30c:	2301      	movs	r3, #1
 800a30e:	2158      	movs	r1, #88	; 0x58
 800a310:	6878      	ldr	r0, [r7, #4]
 800a312:	f7fe ff35 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a316:	4603      	mov	r3, r0
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d101      	bne.n	800a320 <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x24>
    return MEMS_ERROR;
 800a31c:	2300      	movs	r3, #0
 800a31e:	e016      	b.n	800a34e <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Z_EN_MASK;
 800a320:	7bfb      	ldrb	r3, [r7, #15]
 800a322:	f023 0302 	bic.w	r3, r3, #2
 800a326:	b2db      	uxtb	r3, r3
 800a328:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a32a:	7bfa      	ldrb	r2, [r7, #15]
 800a32c:	78fb      	ldrb	r3, [r7, #3]
 800a32e:	4313      	orrs	r3, r2
 800a330:	b2db      	uxtb	r3, r3
 800a332:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a334:	f107 020f 	add.w	r2, r7, #15
 800a338:	2301      	movs	r3, #1
 800a33a:	2158      	movs	r1, #88	; 0x58
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f7fe ff39 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a342:	4603      	mov	r3, r0
 800a344:	2b00      	cmp	r3, #0
 800a346:	d101      	bne.n	800a34c <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x50>
    return MEMS_ERROR;
 800a348:	2300      	movs	r3, #0
 800a34a:	e000      	b.n	800a34e <LSM6DSL_ACC_GYRO_W_TAP_Z_EN+0x52>

  return MEMS_SUCCESS;
 800a34c:	2301      	movs	r3, #1
}
 800a34e:	4618      	mov	r0, r3
 800a350:	3710      	adds	r7, #16
 800a352:	46bd      	mov	sp, r7
 800a354:	bd80      	pop	{r7, pc}

0800a356 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_Y_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_Y_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_t newValue)
{
 800a356:	b580      	push	{r7, lr}
 800a358:	b084      	sub	sp, #16
 800a35a:	af00      	add	r7, sp, #0
 800a35c:	6078      	str	r0, [r7, #4]
 800a35e:	460b      	mov	r3, r1
 800a360:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a362:	f107 020f 	add.w	r2, r7, #15
 800a366:	2301      	movs	r3, #1
 800a368:	2158      	movs	r1, #88	; 0x58
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f7fe ff08 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a370:	4603      	mov	r3, r0
 800a372:	2b00      	cmp	r3, #0
 800a374:	d101      	bne.n	800a37a <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x24>
    return MEMS_ERROR;
 800a376:	2300      	movs	r3, #0
 800a378:	e016      	b.n	800a3a8 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_Y_EN_MASK;
 800a37a:	7bfb      	ldrb	r3, [r7, #15]
 800a37c:	f023 0304 	bic.w	r3, r3, #4
 800a380:	b2db      	uxtb	r3, r3
 800a382:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a384:	7bfa      	ldrb	r2, [r7, #15]
 800a386:	78fb      	ldrb	r3, [r7, #3]
 800a388:	4313      	orrs	r3, r2
 800a38a:	b2db      	uxtb	r3, r3
 800a38c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a38e:	f107 020f 	add.w	r2, r7, #15
 800a392:	2301      	movs	r3, #1
 800a394:	2158      	movs	r1, #88	; 0x58
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f7fe ff0c 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a39c:	4603      	mov	r3, r0
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d101      	bne.n	800a3a6 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x50>
    return MEMS_ERROR;
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	e000      	b.n	800a3a8 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN+0x52>

  return MEMS_SUCCESS;
 800a3a6:	2301      	movs	r3, #1
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>:
* Input          : LSM6DSL_ACC_GYRO_TAP_X_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_X_EN(void *handle, LSM6DSL_ACC_GYRO_TAP_X_EN_t newValue)
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a3bc:	f107 020f 	add.w	r2, r7, #15
 800a3c0:	2301      	movs	r3, #1
 800a3c2:	2158      	movs	r1, #88	; 0x58
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f7fe fedb 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d101      	bne.n	800a3d4 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x24>
    return MEMS_ERROR;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	e016      	b.n	800a402 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TAP_X_EN_MASK;
 800a3d4:	7bfb      	ldrb	r3, [r7, #15]
 800a3d6:	f023 0308 	bic.w	r3, r3, #8
 800a3da:	b2db      	uxtb	r3, r3
 800a3dc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a3de:	7bfa      	ldrb	r2, [r7, #15]
 800a3e0:	78fb      	ldrb	r3, [r7, #3]
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	b2db      	uxtb	r3, r3
 800a3e6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a3e8:	f107 020f 	add.w	r2, r7, #15
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	2158      	movs	r1, #88	; 0x58
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	f7fe fedf 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d101      	bne.n	800a400 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x50>
    return MEMS_ERROR;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	e000      	b.n	800a402 <LSM6DSL_ACC_GYRO_W_TAP_X_EN+0x52>

  return MEMS_SUCCESS;
 800a400:	2301      	movs	r3, #1
}
 800a402:	4618      	mov	r0, r3
 800a404:	3710      	adds	r7, #16
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}

0800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>:
* Input          : LSM6DSL_ACC_GYRO_INT_EN_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_BASIC_INT(void *handle, LSM6DSL_ACC_GYRO_INT_EN_t newValue)
{
 800a40a:	b580      	push	{r7, lr}
 800a40c:	b084      	sub	sp, #16
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
 800a412:	460b      	mov	r3, r1
 800a414:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a416:	f107 020f 	add.w	r2, r7, #15
 800a41a:	2301      	movs	r3, #1
 800a41c:	2158      	movs	r1, #88	; 0x58
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	f7fe feae 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a424:	4603      	mov	r3, r0
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x24>
    return MEMS_ERROR;
 800a42a:	2300      	movs	r3, #0
 800a42c:	e016      	b.n	800a45c <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT_EN_MASK;
 800a42e:	7bfb      	ldrb	r3, [r7, #15]
 800a430:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a434:	b2db      	uxtb	r3, r3
 800a436:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a438:	7bfa      	ldrb	r2, [r7, #15]
 800a43a:	78fb      	ldrb	r3, [r7, #3]
 800a43c:	4313      	orrs	r3, r2
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_CFG1, &value, 1) )
 800a442:	f107 020f 	add.w	r2, r7, #15
 800a446:	2301      	movs	r3, #1
 800a448:	2158      	movs	r1, #88	; 0x58
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f7fe feb2 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a450:	4603      	mov	r3, r0
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x50>
    return MEMS_ERROR;
 800a456:	2300      	movs	r3, #0
 800a458:	e000      	b.n	800a45c <LSM6DSL_ACC_GYRO_W_BASIC_INT+0x52>

  return MEMS_SUCCESS;
 800a45a:	2301      	movs	r3, #1
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3710      	adds	r7, #16
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <LSM6DSL_ACC_GYRO_W_TAP_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TAP_THS(void *handle, u8_t newValue)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b084      	sub	sp, #16
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	460b      	mov	r3, r1
 800a46e:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_TAP_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_TAP_THS_MASK; //coerce
 800a470:	78fb      	ldrb	r3, [r7, #3]
 800a472:	f003 031f 	and.w	r3, r3, #31
 800a476:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800a478:	f107 020f 	add.w	r2, r7, #15
 800a47c:	2301      	movs	r3, #1
 800a47e:	2159      	movs	r1, #89	; 0x59
 800a480:	6878      	ldr	r0, [r7, #4]
 800a482:	f7fe fe7d 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d101      	bne.n	800a490 <LSM6DSL_ACC_GYRO_W_TAP_THS+0x2c>
    return MEMS_ERROR;
 800a48c:	2300      	movs	r3, #0
 800a48e:	e016      	b.n	800a4be <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_TAP_THS_MASK;
 800a490:	7bfb      	ldrb	r3, [r7, #15]
 800a492:	f023 031f 	bic.w	r3, r3, #31
 800a496:	b2db      	uxtb	r3, r3
 800a498:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a49a:	7bfa      	ldrb	r2, [r7, #15]
 800a49c:	78fb      	ldrb	r3, [r7, #3]
 800a49e:	4313      	orrs	r3, r2
 800a4a0:	b2db      	uxtb	r3, r3
 800a4a2:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800a4a4:	f107 020f 	add.w	r2, r7, #15
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	2159      	movs	r1, #89	; 0x59
 800a4ac:	6878      	ldr	r0, [r7, #4]
 800a4ae:	f7fe fe81 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a4b2:	4603      	mov	r3, r0
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d101      	bne.n	800a4bc <LSM6DSL_ACC_GYRO_W_TAP_THS+0x58>
    return MEMS_ERROR;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	e000      	b.n	800a4be <LSM6DSL_ACC_GYRO_W_TAP_THS+0x5a>

  return MEMS_SUCCESS;
 800a4bc:	2301      	movs	r3, #1
}
 800a4be:	4618      	mov	r0, r3
 800a4c0:	3710      	adds	r7, #16
 800a4c2:	46bd      	mov	sp, r7
 800a4c4:	bd80      	pop	{r7, pc}

0800a4c6 <LSM6DSL_ACC_GYRO_W_SIXD_THS>:
* Input          : LSM6DSL_ACC_GYRO_SIXD_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SIXD_THS(void *handle, LSM6DSL_ACC_GYRO_SIXD_THS_t newValue)
{
 800a4c6:	b580      	push	{r7, lr}
 800a4c8:	b084      	sub	sp, #16
 800a4ca:	af00      	add	r7, sp, #0
 800a4cc:	6078      	str	r0, [r7, #4]
 800a4ce:	460b      	mov	r3, r1
 800a4d0:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800a4d2:	f107 020f 	add.w	r2, r7, #15
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	2159      	movs	r1, #89	; 0x59
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f7fe fe50 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a4e0:	4603      	mov	r3, r0
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d101      	bne.n	800a4ea <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x24>
    return MEMS_ERROR;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	e016      	b.n	800a518 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SIXD_THS_MASK;
 800a4ea:	7bfb      	ldrb	r3, [r7, #15]
 800a4ec:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800a4f0:	b2db      	uxtb	r3, r3
 800a4f2:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a4f4:	7bfa      	ldrb	r2, [r7, #15]
 800a4f6:	78fb      	ldrb	r3, [r7, #3]
 800a4f8:	4313      	orrs	r3, r2
 800a4fa:	b2db      	uxtb	r3, r3
 800a4fc:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_TAP_THS_6D, &value, 1) )
 800a4fe:	f107 020f 	add.w	r2, r7, #15
 800a502:	2301      	movs	r3, #1
 800a504:	2159      	movs	r1, #89	; 0x59
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f7fe fe54 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d101      	bne.n	800a516 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x50>
    return MEMS_ERROR;
 800a512:	2300      	movs	r3, #0
 800a514:	e000      	b.n	800a518 <LSM6DSL_ACC_GYRO_W_SIXD_THS+0x52>

  return MEMS_SUCCESS;
 800a516:	2301      	movs	r3, #1
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3710      	adds	r7, #16
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}

0800a520 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SHOCK_Duration(void *handle, u8_t newValue)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b084      	sub	sp, #16
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
 800a528:	460b      	mov	r3, r1
 800a52a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SHOCK_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SHOCK_MASK; //coerce
 800a52c:	78fb      	ldrb	r3, [r7, #3]
 800a52e:	f003 0303 	and.w	r3, r3, #3
 800a532:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800a534:	f107 020f 	add.w	r2, r7, #15
 800a538:	2301      	movs	r3, #1
 800a53a:	215a      	movs	r1, #90	; 0x5a
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f7fe fe1f 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d101      	bne.n	800a54c <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x2c>
    return MEMS_ERROR;
 800a548:	2300      	movs	r3, #0
 800a54a:	e016      	b.n	800a57a <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SHOCK_MASK;
 800a54c:	7bfb      	ldrb	r3, [r7, #15]
 800a54e:	f023 0303 	bic.w	r3, r3, #3
 800a552:	b2db      	uxtb	r3, r3
 800a554:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a556:	7bfa      	ldrb	r2, [r7, #15]
 800a558:	78fb      	ldrb	r3, [r7, #3]
 800a55a:	4313      	orrs	r3, r2
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800a560:	f107 020f 	add.w	r2, r7, #15
 800a564:	2301      	movs	r3, #1
 800a566:	215a      	movs	r1, #90	; 0x5a
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f7fe fe23 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d101      	bne.n	800a578 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x58>
    return MEMS_ERROR;
 800a574:	2300      	movs	r3, #0
 800a576:	e000      	b.n	800a57a <LSM6DSL_ACC_GYRO_W_SHOCK_Duration+0x5a>

  return MEMS_SUCCESS;
 800a578:	2301      	movs	r3, #1
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3710      	adds	r7, #16
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}

0800a582 <LSM6DSL_ACC_GYRO_W_QUIET_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_QUIET_Duration(void *handle, u8_t newValue)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b084      	sub	sp, #16
 800a586:	af00      	add	r7, sp, #0
 800a588:	6078      	str	r0, [r7, #4]
 800a58a:	460b      	mov	r3, r1
 800a58c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_QUIET_POSITION; //mask
 800a58e:	78fb      	ldrb	r3, [r7, #3]
 800a590:	009b      	lsls	r3, r3, #2
 800a592:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_QUIET_MASK; //coerce
 800a594:	78fb      	ldrb	r3, [r7, #3]
 800a596:	f003 030c 	and.w	r3, r3, #12
 800a59a:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800a59c:	f107 020f 	add.w	r2, r7, #15
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	215a      	movs	r1, #90	; 0x5a
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f7fe fdeb 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d101      	bne.n	800a5b4 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x32>
    return MEMS_ERROR;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	e016      	b.n	800a5e2 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  value &= ~LSM6DSL_ACC_GYRO_QUIET_MASK;
 800a5b4:	7bfb      	ldrb	r3, [r7, #15]
 800a5b6:	f023 030c 	bic.w	r3, r3, #12
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a5be:	7bfa      	ldrb	r2, [r7, #15]
 800a5c0:	78fb      	ldrb	r3, [r7, #3]
 800a5c2:	4313      	orrs	r3, r2
 800a5c4:	b2db      	uxtb	r3, r3
 800a5c6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800a5c8:	f107 020f 	add.w	r2, r7, #15
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	215a      	movs	r1, #90	; 0x5a
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f7fe fdef 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a5d6:	4603      	mov	r3, r0
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	d101      	bne.n	800a5e0 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x5e>
    return MEMS_ERROR;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	e000      	b.n	800a5e2 <LSM6DSL_ACC_GYRO_W_QUIET_Duration+0x60>

  return MEMS_SUCCESS;
 800a5e0:	2301      	movs	r3, #1
}
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	3710      	adds	r7, #16
 800a5e6:	46bd      	mov	sp, r7
 800a5e8:	bd80      	pop	{r7, pc}

0800a5ea <LSM6DSL_ACC_GYRO_W_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_DUR(void *handle, u8_t newValue)
{
 800a5ea:	b580      	push	{r7, lr}
 800a5ec:	b084      	sub	sp, #16
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	6078      	str	r0, [r7, #4]
 800a5f2:	460b      	mov	r3, r1
 800a5f4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_DUR_POSITION; //mask
 800a5f6:	78fb      	ldrb	r3, [r7, #3]
 800a5f8:	011b      	lsls	r3, r3, #4
 800a5fa:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_DUR_MASK; //coerce
 800a5fc:	78fb      	ldrb	r3, [r7, #3]
 800a5fe:	f023 030f 	bic.w	r3, r3, #15
 800a602:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800a604:	f107 020f 	add.w	r2, r7, #15
 800a608:	2301      	movs	r3, #1
 800a60a:	215a      	movs	r1, #90	; 0x5a
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f7fe fdb7 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a612:	4603      	mov	r3, r0
 800a614:	2b00      	cmp	r3, #0
 800a616:	d101      	bne.n	800a61c <LSM6DSL_ACC_GYRO_W_DUR+0x32>
    return MEMS_ERROR;
 800a618:	2300      	movs	r3, #0
 800a61a:	e016      	b.n	800a64a <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_DUR_MASK;
 800a61c:	7bfb      	ldrb	r3, [r7, #15]
 800a61e:	f003 030f 	and.w	r3, r3, #15
 800a622:	b2db      	uxtb	r3, r3
 800a624:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a626:	7bfa      	ldrb	r2, [r7, #15]
 800a628:	78fb      	ldrb	r3, [r7, #3]
 800a62a:	4313      	orrs	r3, r2
 800a62c:	b2db      	uxtb	r3, r3
 800a62e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_INT_DUR2, &value, 1) )
 800a630:	f107 020f 	add.w	r2, r7, #15
 800a634:	2301      	movs	r3, #1
 800a636:	215a      	movs	r1, #90	; 0x5a
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f7fe fdbb 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d101      	bne.n	800a648 <LSM6DSL_ACC_GYRO_W_DUR+0x5e>
    return MEMS_ERROR;
 800a644:	2300      	movs	r3, #0
 800a646:	e000      	b.n	800a64a <LSM6DSL_ACC_GYRO_W_DUR+0x60>

  return MEMS_SUCCESS;
 800a648:	2301      	movs	r3, #1
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3710      	adds	r7, #16
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}

0800a652 <LSM6DSL_ACC_GYRO_W_WK_THS>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WK_THS(void *handle, u8_t newValue)
{
 800a652:	b580      	push	{r7, lr}
 800a654:	b084      	sub	sp, #16
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
 800a65a:	460b      	mov	r3, r1
 800a65c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WK_THS_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_WK_THS_MASK; //coerce
 800a65e:	78fb      	ldrb	r3, [r7, #3]
 800a660:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a664:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800a666:	f107 020f 	add.w	r2, r7, #15
 800a66a:	2301      	movs	r3, #1
 800a66c:	215b      	movs	r1, #91	; 0x5b
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f7fe fd86 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a674:	4603      	mov	r3, r0
 800a676:	2b00      	cmp	r3, #0
 800a678:	d101      	bne.n	800a67e <LSM6DSL_ACC_GYRO_W_WK_THS+0x2c>
    return MEMS_ERROR;
 800a67a:	2300      	movs	r3, #0
 800a67c:	e016      	b.n	800a6ac <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_WK_THS_MASK;
 800a67e:	7bfb      	ldrb	r3, [r7, #15]
 800a680:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800a684:	b2db      	uxtb	r3, r3
 800a686:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a688:	7bfa      	ldrb	r2, [r7, #15]
 800a68a:	78fb      	ldrb	r3, [r7, #3]
 800a68c:	4313      	orrs	r3, r2
 800a68e:	b2db      	uxtb	r3, r3
 800a690:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800a692:	f107 020f 	add.w	r2, r7, #15
 800a696:	2301      	movs	r3, #1
 800a698:	215b      	movs	r1, #91	; 0x5b
 800a69a:	6878      	ldr	r0, [r7, #4]
 800a69c:	f7fe fd8a 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a6a0:	4603      	mov	r3, r0
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d101      	bne.n	800a6aa <LSM6DSL_ACC_GYRO_W_WK_THS+0x58>
    return MEMS_ERROR;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	e000      	b.n	800a6ac <LSM6DSL_ACC_GYRO_W_WK_THS+0x5a>

  return MEMS_SUCCESS;
 800a6aa:	2301      	movs	r3, #1
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3710      	adds	r7, #16
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>:
* Input          : LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV(void *handle, LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_t newValue)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b084      	sub	sp, #16
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
 800a6bc:	460b      	mov	r3, r1
 800a6be:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800a6c0:	f107 020f 	add.w	r2, r7, #15
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	215b      	movs	r1, #91	; 0x5b
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f7fe fd59 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d101      	bne.n	800a6d8 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x24>
    return MEMS_ERROR;
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	e016      	b.n	800a706 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  value &= ~LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_MASK;
 800a6d8:	7bfb      	ldrb	r3, [r7, #15]
 800a6da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a6e2:	7bfa      	ldrb	r2, [r7, #15]
 800a6e4:	78fb      	ldrb	r3, [r7, #3]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	b2db      	uxtb	r3, r3
 800a6ea:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_THS, &value, 1) )
 800a6ec:	f107 020f 	add.w	r2, r7, #15
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	215b      	movs	r1, #91	; 0x5b
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f7fe fd5d 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d101      	bne.n	800a704 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x50>
    return MEMS_ERROR;
 800a700:	2300      	movs	r3, #0
 800a702:	e000      	b.n	800a706 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV+0x52>

  return MEMS_SUCCESS;
 800a704:	2301      	movs	r3, #1
}
 800a706:	4618      	mov	r0, r3
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}

0800a70e <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SLEEP_DUR(void *handle, u8_t newValue)
{
 800a70e:	b580      	push	{r7, lr}
 800a710:	b084      	sub	sp, #16
 800a712:	af00      	add	r7, sp, #0
 800a714:	6078      	str	r0, [r7, #4]
 800a716:	460b      	mov	r3, r1
 800a718:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_SLEEP_DUR_POSITION; //mask
  newValue &= LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK; //coerce
 800a71a:	78fb      	ldrb	r3, [r7, #3]
 800a71c:	f003 030f 	and.w	r3, r3, #15
 800a720:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a722:	f107 020f 	add.w	r2, r7, #15
 800a726:	2301      	movs	r3, #1
 800a728:	215c      	movs	r1, #92	; 0x5c
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7fe fd28 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a730:	4603      	mov	r3, r0
 800a732:	2b00      	cmp	r3, #0
 800a734:	d101      	bne.n	800a73a <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x2c>
    return MEMS_ERROR;
 800a736:	2300      	movs	r3, #0
 800a738:	e016      	b.n	800a768 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  value &= ~LSM6DSL_ACC_GYRO_SLEEP_DUR_MASK;
 800a73a:	7bfb      	ldrb	r3, [r7, #15]
 800a73c:	f023 030f 	bic.w	r3, r3, #15
 800a740:	b2db      	uxtb	r3, r3
 800a742:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a744:	7bfa      	ldrb	r2, [r7, #15]
 800a746:	78fb      	ldrb	r3, [r7, #3]
 800a748:	4313      	orrs	r3, r2
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a74e:	f107 020f 	add.w	r2, r7, #15
 800a752:	2301      	movs	r3, #1
 800a754:	215c      	movs	r1, #92	; 0x5c
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f7fe fd2c 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a75c:	4603      	mov	r3, r0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d101      	bne.n	800a766 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x58>
    return MEMS_ERROR;
 800a762:	2300      	movs	r3, #0
 800a764:	e000      	b.n	800a768 <LSM6DSL_ACC_GYRO_W_SLEEP_DUR+0x5a>

  return MEMS_SUCCESS;
 800a766:	2301      	movs	r3, #1
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3710      	adds	r7, #16
 800a76c:	46bd      	mov	sp, r7
 800a76e:	bd80      	pop	{r7, pc}

0800a770 <LSM6DSL_ACC_GYRO_W_TIMER_HR>:
* Input          : LSM6DSL_ACC_GYRO_TIMER_HR_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TIMER_HR(void *handle, LSM6DSL_ACC_GYRO_TIMER_HR_t newValue)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b084      	sub	sp, #16
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
 800a778:	460b      	mov	r3, r1
 800a77a:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a77c:	f107 020f 	add.w	r2, r7, #15
 800a780:	2301      	movs	r3, #1
 800a782:	215c      	movs	r1, #92	; 0x5c
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f7fe fcfb 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a78a:	4603      	mov	r3, r0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d101      	bne.n	800a794 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x24>
    return MEMS_ERROR;
 800a790:	2300      	movs	r3, #0
 800a792:	e016      	b.n	800a7c2 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  value &= ~LSM6DSL_ACC_GYRO_TIMER_HR_MASK;
 800a794:	7bfb      	ldrb	r3, [r7, #15]
 800a796:	f023 0310 	bic.w	r3, r3, #16
 800a79a:	b2db      	uxtb	r3, r3
 800a79c:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a79e:	7bfa      	ldrb	r2, [r7, #15]
 800a7a0:	78fb      	ldrb	r3, [r7, #3]
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	b2db      	uxtb	r3, r3
 800a7a6:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a7a8:	f107 020f 	add.w	r2, r7, #15
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	215c      	movs	r1, #92	; 0x5c
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f7fe fcff 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d101      	bne.n	800a7c0 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x50>
    return MEMS_ERROR;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	e000      	b.n	800a7c2 <LSM6DSL_ACC_GYRO_W_TIMER_HR+0x52>

  return MEMS_SUCCESS;
 800a7c0:	2301      	movs	r3, #1
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3710      	adds	r7, #16
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}

0800a7ca <LSM6DSL_ACC_GYRO_W_WAKE_DUR>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WAKE_DUR(void *handle, u8_t newValue)
{
 800a7ca:	b580      	push	{r7, lr}
 800a7cc:	b084      	sub	sp, #16
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
 800a7d2:	460b      	mov	r3, r1
 800a7d4:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  newValue = newValue << LSM6DSL_ACC_GYRO_WAKE_DUR_POSITION; //mask
 800a7d6:	78fb      	ldrb	r3, [r7, #3]
 800a7d8:	015b      	lsls	r3, r3, #5
 800a7da:	70fb      	strb	r3, [r7, #3]
  newValue &= LSM6DSL_ACC_GYRO_WAKE_DUR_MASK; //coerce
 800a7dc:	78fb      	ldrb	r3, [r7, #3]
 800a7de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a7e2:	70fb      	strb	r3, [r7, #3]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a7e4:	f107 020f 	add.w	r2, r7, #15
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	215c      	movs	r1, #92	; 0x5c
 800a7ec:	6878      	ldr	r0, [r7, #4]
 800a7ee:	f7fe fcc7 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d101      	bne.n	800a7fc <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x32>
    return MEMS_ERROR;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	e016      	b.n	800a82a <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  value &= ~LSM6DSL_ACC_GYRO_WAKE_DUR_MASK;
 800a7fc:	7bfb      	ldrb	r3, [r7, #15]
 800a7fe:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800a802:	b2db      	uxtb	r3, r3
 800a804:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a806:	7bfa      	ldrb	r2, [r7, #15]
 800a808:	78fb      	ldrb	r3, [r7, #3]
 800a80a:	4313      	orrs	r3, r2
 800a80c:	b2db      	uxtb	r3, r3
 800a80e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a810:	f107 020f 	add.w	r2, r7, #15
 800a814:	2301      	movs	r3, #1
 800a816:	215c      	movs	r1, #92	; 0x5c
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f7fe fccb 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a81e:	4603      	mov	r3, r0
 800a820:	2b00      	cmp	r3, #0
 800a822:	d101      	bne.n	800a828 <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x5e>
    return MEMS_ERROR;
 800a824:	2300      	movs	r3, #0
 800a826:	e000      	b.n	800a82a <LSM6DSL_ACC_GYRO_W_WAKE_DUR+0x60>

  return MEMS_SUCCESS;
 800a828:	2301      	movs	r3, #1
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3710      	adds	r7, #16
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}

0800a832 <LSM6DSL_ACC_GYRO_W_FF_THS>:
* Input          : LSM6DSL_ACC_GYRO_FF_THS_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_THS(void *handle, LSM6DSL_ACC_GYRO_FF_THS_t newValue)
{
 800a832:	b580      	push	{r7, lr}
 800a834:	b084      	sub	sp, #16
 800a836:	af00      	add	r7, sp, #0
 800a838:	6078      	str	r0, [r7, #4]
 800a83a:	460b      	mov	r3, r1
 800a83c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a83e:	f107 020f 	add.w	r2, r7, #15
 800a842:	2301      	movs	r3, #1
 800a844:	215d      	movs	r1, #93	; 0x5d
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f7fe fc9a 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a84c:	4603      	mov	r3, r0
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d101      	bne.n	800a856 <LSM6DSL_ACC_GYRO_W_FF_THS+0x24>
    return MEMS_ERROR;
 800a852:	2300      	movs	r3, #0
 800a854:	e016      	b.n	800a884 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  value &= ~LSM6DSL_ACC_GYRO_FF_THS_MASK;
 800a856:	7bfb      	ldrb	r3, [r7, #15]
 800a858:	f023 0307 	bic.w	r3, r3, #7
 800a85c:	b2db      	uxtb	r3, r3
 800a85e:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a860:	7bfa      	ldrb	r2, [r7, #15]
 800a862:	78fb      	ldrb	r3, [r7, #3]
 800a864:	4313      	orrs	r3, r2
 800a866:	b2db      	uxtb	r3, r3
 800a868:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a86a:	f107 020f 	add.w	r2, r7, #15
 800a86e:	2301      	movs	r3, #1
 800a870:	215d      	movs	r1, #93	; 0x5d
 800a872:	6878      	ldr	r0, [r7, #4]
 800a874:	f7fe fc9e 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a878:	4603      	mov	r3, r0
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d101      	bne.n	800a882 <LSM6DSL_ACC_GYRO_W_FF_THS+0x50>
    return MEMS_ERROR;
 800a87e:	2300      	movs	r3, #0
 800a880:	e000      	b.n	800a884 <LSM6DSL_ACC_GYRO_W_FF_THS+0x52>

  return MEMS_SUCCESS;
 800a882:	2301      	movs	r3, #1
}
 800a884:	4618      	mov	r0, r3
 800a886:	3710      	adds	r7, #16
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <LSM6DSL_ACC_GYRO_W_FF_Duration>:
* Input          : u8_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FF_Duration(void *handle, u8_t newValue)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b084      	sub	sp, #16
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
 800a894:	460b      	mov	r3, r1
 800a896:	70fb      	strb	r3, [r7, #3]
  u8_t valueH, valueL;
  u8_t value;

  valueL = newValue & 0x1F;
 800a898:	78fb      	ldrb	r3, [r7, #3]
 800a89a:	f003 031f 	and.w	r3, r3, #31
 800a89e:	73fb      	strb	r3, [r7, #15]
  valueH = (newValue >> 5) & 0x1;
 800a8a0:	78fb      	ldrb	r3, [r7, #3]
 800a8a2:	095b      	lsrs	r3, r3, #5
 800a8a4:	b2db      	uxtb	r3, r3
 800a8a6:	f003 0301 	and.w	r3, r3, #1
 800a8aa:	73bb      	strb	r3, [r7, #14]

  /* Low part in FREE_FALL reg */
  valueL = valueL << LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_POSITION; //mask
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
 800a8ae:	00db      	lsls	r3, r3, #3
 800a8b0:	73fb      	strb	r3, [r7, #15]
  valueL &= LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK; //coerce
 800a8b2:	7bfb      	ldrb	r3, [r7, #15]
 800a8b4:	f023 0307 	bic.w	r3, r3, #7
 800a8b8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a8ba:	f107 020d 	add.w	r2, r7, #13
 800a8be:	2301      	movs	r3, #1
 800a8c0:	215d      	movs	r1, #93	; 0x5d
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f7fe fc5c 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d101      	bne.n	800a8d2 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x46>
    return MEMS_ERROR;
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	e03f      	b.n	800a952 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_FREE_FALL_DUR_MASK;
 800a8d2:	7b7b      	ldrb	r3, [r7, #13]
 800a8d4:	f003 0307 	and.w	r3, r3, #7
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	737b      	strb	r3, [r7, #13]
  value |= valueL;
 800a8dc:	7b7a      	ldrb	r2, [r7, #13]
 800a8de:	7bfb      	ldrb	r3, [r7, #15]
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	b2db      	uxtb	r3, r3
 800a8e4:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_FREE_FALL, &value, 1) )
 800a8e6:	f107 020d 	add.w	r2, r7, #13
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	215d      	movs	r1, #93	; 0x5d
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f7fe fc60 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d101      	bne.n	800a8fe <LSM6DSL_ACC_GYRO_W_FF_Duration+0x72>
    return MEMS_ERROR;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	e029      	b.n	800a952 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  /* High part in WAKE_UP_DUR reg */
  valueH = valueH << LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_POSITION; //mask
 800a8fe:	7bbb      	ldrb	r3, [r7, #14]
 800a900:	01db      	lsls	r3, r3, #7
 800a902:	73bb      	strb	r3, [r7, #14]
  valueH &= LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK; //coerce
 800a904:	7bbb      	ldrb	r3, [r7, #14]
 800a906:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a90a:	73bb      	strb	r3, [r7, #14]

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a90c:	f107 020d 	add.w	r2, r7, #13
 800a910:	2301      	movs	r3, #1
 800a912:	215c      	movs	r1, #92	; 0x5c
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	f7fe fc33 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d101      	bne.n	800a924 <LSM6DSL_ACC_GYRO_W_FF_Duration+0x98>
    return MEMS_ERROR;
 800a920:	2300      	movs	r3, #0
 800a922:	e016      	b.n	800a952 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  value &= ~LSM6DSL_ACC_GYRO_FF_WAKE_UP_DUR_MASK;
 800a924:	7b7b      	ldrb	r3, [r7, #13]
 800a926:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a92a:	b2db      	uxtb	r3, r3
 800a92c:	737b      	strb	r3, [r7, #13]
  value |= valueH;
 800a92e:	7b7a      	ldrb	r2, [r7, #13]
 800a930:	7bbb      	ldrb	r3, [r7, #14]
 800a932:	4313      	orrs	r3, r2
 800a934:	b2db      	uxtb	r3, r3
 800a936:	737b      	strb	r3, [r7, #13]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_WAKE_UP_DUR, &value, 1) )
 800a938:	f107 020d 	add.w	r2, r7, #13
 800a93c:	2301      	movs	r3, #1
 800a93e:	215c      	movs	r1, #92	; 0x5c
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f7fe fc37 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a946:	4603      	mov	r3, r0
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d101      	bne.n	800a950 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc4>
    return MEMS_ERROR;
 800a94c:	2300      	movs	r3, #0
 800a94e:	e000      	b.n	800a952 <LSM6DSL_ACC_GYRO_W_FF_Duration+0xc6>

  return MEMS_SUCCESS;
 800a950:	2301      	movs	r3, #1
}
 800a952:	4618      	mov	r0, r3
 800a954:	3710      	adds	r7, #16
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}

0800a95a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TILT_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TiltEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TILT_t newValue)
{
 800a95a:	b580      	push	{r7, lr}
 800a95c:	b084      	sub	sp, #16
 800a95e:	af00      	add	r7, sp, #0
 800a960:	6078      	str	r0, [r7, #4]
 800a962:	460b      	mov	r3, r1
 800a964:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a966:	f107 020f 	add.w	r2, r7, #15
 800a96a:	2301      	movs	r3, #1
 800a96c:	215e      	movs	r1, #94	; 0x5e
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f7fe fc06 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a974:	4603      	mov	r3, r0
 800a976:	2b00      	cmp	r3, #0
 800a978:	d101      	bne.n	800a97e <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x24>
    return MEMS_ERROR;
 800a97a:	2300      	movs	r3, #0
 800a97c:	e016      	b.n	800a9ac <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TILT_MASK;
 800a97e:	7bfb      	ldrb	r3, [r7, #15]
 800a980:	f023 0302 	bic.w	r3, r3, #2
 800a984:	b2db      	uxtb	r3, r3
 800a986:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a988:	7bfa      	ldrb	r2, [r7, #15]
 800a98a:	78fb      	ldrb	r3, [r7, #3]
 800a98c:	4313      	orrs	r3, r2
 800a98e:	b2db      	uxtb	r3, r3
 800a990:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a992:	f107 020f 	add.w	r2, r7, #15
 800a996:	2301      	movs	r3, #1
 800a998:	215e      	movs	r1, #94	; 0x5e
 800a99a:	6878      	ldr	r0, [r7, #4]
 800a99c:	f7fe fc0a 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d101      	bne.n	800a9aa <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x50>
    return MEMS_ERROR;
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	e000      	b.n	800a9ac <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800a9aa:	2301      	movs	r3, #1
}
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	3710      	adds	r7, #16
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}

0800a9b4 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_6D_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_6DEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_6D_t newValue)
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b084      	sub	sp, #16
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	460b      	mov	r3, r1
 800a9be:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a9c0:	f107 020f 	add.w	r2, r7, #15
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	215e      	movs	r1, #94	; 0x5e
 800a9c8:	6878      	ldr	r0, [r7, #4]
 800a9ca:	f7fe fbd9 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d101      	bne.n	800a9d8 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x24>
    return MEMS_ERROR;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	e016      	b.n	800aa06 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_6D_MASK;
 800a9d8:	7bfb      	ldrb	r3, [r7, #15]
 800a9da:	f023 0304 	bic.w	r3, r3, #4
 800a9de:	b2db      	uxtb	r3, r3
 800a9e0:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800a9e2:	7bfa      	ldrb	r2, [r7, #15]
 800a9e4:	78fb      	ldrb	r3, [r7, #3]
 800a9e6:	4313      	orrs	r3, r2
 800a9e8:	b2db      	uxtb	r3, r3
 800a9ea:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800a9ec:	f107 020f 	add.w	r2, r7, #15
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	215e      	movs	r1, #94	; 0x5e
 800a9f4:	6878      	ldr	r0, [r7, #4]
 800a9f6:	f7fe fbdd 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d101      	bne.n	800aa04 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x50>
    return MEMS_ERROR;
 800aa00:	2300      	movs	r3, #0
 800aa02:	e000      	b.n	800aa06 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800aa04:	2301      	movs	r3, #1
}
 800aa06:	4618      	mov	r0, r3
 800aa08:	3710      	adds	r7, #16
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}

0800aa0e <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_TapEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_TAP_t newValue)
{
 800aa0e:	b580      	push	{r7, lr}
 800aa10:	b084      	sub	sp, #16
 800aa12:	af00      	add	r7, sp, #0
 800aa14:	6078      	str	r0, [r7, #4]
 800aa16:	460b      	mov	r3, r1
 800aa18:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800aa1a:	f107 020f 	add.w	r2, r7, #15
 800aa1e:	2301      	movs	r3, #1
 800aa20:	215e      	movs	r1, #94	; 0x5e
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f7fe fbac 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800aa28:	4603      	mov	r3, r0
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d101      	bne.n	800aa32 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x24>
    return MEMS_ERROR;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	e016      	b.n	800aa60 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_TAP_MASK;
 800aa32:	7bfb      	ldrb	r3, [r7, #15]
 800aa34:	f023 0308 	bic.w	r3, r3, #8
 800aa38:	b2db      	uxtb	r3, r3
 800aa3a:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800aa3c:	7bfa      	ldrb	r2, [r7, #15]
 800aa3e:	78fb      	ldrb	r3, [r7, #3]
 800aa40:	4313      	orrs	r3, r2
 800aa42:	b2db      	uxtb	r3, r3
 800aa44:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800aa46:	f107 020f 	add.w	r2, r7, #15
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	215e      	movs	r1, #94	; 0x5e
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f7fe fbb0 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800aa54:	4603      	mov	r3, r0
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d101      	bne.n	800aa5e <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x50>
    return MEMS_ERROR;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	e000      	b.n	800aa60 <LSM6DSL_ACC_GYRO_W_TapEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800aa5e:	2301      	movs	r3, #1
}
 800aa60:	4618      	mov	r0, r3
 800aa62:	3710      	adds	r7, #16
 800aa64:	46bd      	mov	sp, r7
 800aa66:	bd80      	pop	{r7, pc}

0800aa68 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_FF_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_FFEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_FF_t newValue)
{
 800aa68:	b580      	push	{r7, lr}
 800aa6a:	b084      	sub	sp, #16
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
 800aa70:	460b      	mov	r3, r1
 800aa72:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800aa74:	f107 020f 	add.w	r2, r7, #15
 800aa78:	2301      	movs	r3, #1
 800aa7a:	215e      	movs	r1, #94	; 0x5e
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f7fe fb7f 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800aa82:	4603      	mov	r3, r0
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d101      	bne.n	800aa8c <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x24>
    return MEMS_ERROR;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	e016      	b.n	800aaba <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_FF_MASK;
 800aa8c:	7bfb      	ldrb	r3, [r7, #15]
 800aa8e:	f023 0310 	bic.w	r3, r3, #16
 800aa92:	b2db      	uxtb	r3, r3
 800aa94:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800aa96:	7bfa      	ldrb	r2, [r7, #15]
 800aa98:	78fb      	ldrb	r3, [r7, #3]
 800aa9a:	4313      	orrs	r3, r2
 800aa9c:	b2db      	uxtb	r3, r3
 800aa9e:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800aaa0:	f107 020f 	add.w	r2, r7, #15
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	215e      	movs	r1, #94	; 0x5e
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7fe fb83 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800aaae:	4603      	mov	r3, r0
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x50>
    return MEMS_ERROR;
 800aab4:	2300      	movs	r3, #0
 800aab6:	e000      	b.n	800aaba <LSM6DSL_ACC_GYRO_W_FFEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800aab8:	2301      	movs	r3, #1
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3710      	adds	r7, #16
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}

0800aac2 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_WU_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_WUEvOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_WU_t newValue)
{
 800aac2:	b580      	push	{r7, lr}
 800aac4:	b084      	sub	sp, #16
 800aac6:	af00      	add	r7, sp, #0
 800aac8:	6078      	str	r0, [r7, #4]
 800aaca:	460b      	mov	r3, r1
 800aacc:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800aace:	f107 020f 	add.w	r2, r7, #15
 800aad2:	2301      	movs	r3, #1
 800aad4:	215e      	movs	r1, #94	; 0x5e
 800aad6:	6878      	ldr	r0, [r7, #4]
 800aad8:	f7fe fb52 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d101      	bne.n	800aae6 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x24>
    return MEMS_ERROR;
 800aae2:	2300      	movs	r3, #0
 800aae4:	e016      	b.n	800ab14 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_WU_MASK;
 800aae6:	7bfb      	ldrb	r3, [r7, #15]
 800aae8:	f023 0320 	bic.w	r3, r3, #32
 800aaec:	b2db      	uxtb	r3, r3
 800aaee:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800aaf0:	7bfa      	ldrb	r2, [r7, #15]
 800aaf2:	78fb      	ldrb	r3, [r7, #3]
 800aaf4:	4313      	orrs	r3, r2
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800aafa:	f107 020f 	add.w	r2, r7, #15
 800aafe:	2301      	movs	r3, #1
 800ab00:	215e      	movs	r1, #94	; 0x5e
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f7fe fb56 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800ab08:	4603      	mov	r3, r0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d101      	bne.n	800ab12 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x50>
    return MEMS_ERROR;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	e000      	b.n	800ab14 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1+0x52>

  return MEMS_SUCCESS;
 800ab12:	2301      	movs	r3, #1
}
 800ab14:	4618      	mov	r0, r3
 800ab16:	3710      	adds	r7, #16
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}

0800ab1c <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>:
* Input          : LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_SingleTapOnInt1(void *handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_t newValue)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b084      	sub	sp, #16
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	6078      	str	r0, [r7, #4]
 800ab24:	460b      	mov	r3, r1
 800ab26:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800ab28:	f107 020f 	add.w	r2, r7, #15
 800ab2c:	2301      	movs	r3, #1
 800ab2e:	215e      	movs	r1, #94	; 0x5e
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f7fe fb25 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800ab36:	4603      	mov	r3, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d101      	bne.n	800ab40 <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x24>
    return MEMS_ERROR;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	e016      	b.n	800ab6e <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  value &= ~LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_MASK;
 800ab40:	7bfb      	ldrb	r3, [r7, #15]
 800ab42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab46:	b2db      	uxtb	r3, r3
 800ab48:	73fb      	strb	r3, [r7, #15]
  value |= newValue;
 800ab4a:	7bfa      	ldrb	r2, [r7, #15]
 800ab4c:	78fb      	ldrb	r3, [r7, #3]
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	b2db      	uxtb	r3, r3
 800ab52:	73fb      	strb	r3, [r7, #15]

  if( !LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_MD1_CFG, &value, 1) )
 800ab54:	f107 020f 	add.w	r2, r7, #15
 800ab58:	2301      	movs	r3, #1
 800ab5a:	215e      	movs	r1, #94	; 0x5e
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f7fe fb29 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d101      	bne.n	800ab6c <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x50>
    return MEMS_ERROR;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	e000      	b.n	800ab6e <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1+0x52>

  return MEMS_SUCCESS;
 800ab6c:	2301      	movs	r3, #1
}
 800ab6e:	4618      	mov	r0, r3
 800ab70:	3710      	adds	r7, #16
 800ab72:	46bd      	mov	sp, r7
 800ab74:	bd80      	pop	{r7, pc}

0800ab76 <LSM6DSL_ACC_GYRO_Get_GetFIFOData>:
* Input          : pointer to [u8_t]
* Output         : GetFIFOData buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetFIFOData(void *handle, u8_t *buff)
{
 800ab76:	b580      	push	{r7, lr}
 800ab78:	b084      	sub	sp, #16
 800ab7a:	af00      	add	r7, sp, #0
 800ab7c:	6078      	str	r0, [r7, #4]
 800ab7e:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800ab80:	2302      	movs	r3, #2
 800ab82:	733b      	strb	r3, [r7, #12]

  k = 0;
 800ab84:	2300      	movs	r3, #0
 800ab86:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 800ab88:	2300      	movs	r3, #0
 800ab8a:	73fb      	strb	r3, [r7, #15]
 800ab8c:	e01e      	b.n	800abcc <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800ab8e:	2300      	movs	r3, #0
 800ab90:	73bb      	strb	r3, [r7, #14]
 800ab92:	e014      	b.n	800abbe <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_FIFO_DATA_OUT_L + k, &buff[k], 1))
 800ab94:	7b7b      	ldrb	r3, [r7, #13]
 800ab96:	333e      	adds	r3, #62	; 0x3e
 800ab98:	b2d9      	uxtb	r1, r3
 800ab9a:	7b7b      	ldrb	r3, [r7, #13]
 800ab9c:	683a      	ldr	r2, [r7, #0]
 800ab9e:	441a      	add	r2, r3
 800aba0:	2301      	movs	r3, #1
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f7fe faec 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800aba8:	4603      	mov	r3, r0
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d101      	bne.n	800abb2 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x3c>
        return MEMS_ERROR;
 800abae:	2300      	movs	r3, #0
 800abb0:	e010      	b.n	800abd4 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x5e>
      k++;
 800abb2:	7b7b      	ldrb	r3, [r7, #13]
 800abb4:	3301      	adds	r3, #1
 800abb6:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800abb8:	7bbb      	ldrb	r3, [r7, #14]
 800abba:	3301      	adds	r3, #1
 800abbc:	73bb      	strb	r3, [r7, #14]
 800abbe:	7bba      	ldrb	r2, [r7, #14]
 800abc0:	7b3b      	ldrb	r3, [r7, #12]
 800abc2:	429a      	cmp	r2, r3
 800abc4:	d3e6      	bcc.n	800ab94 <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x1e>
  for (i = 0; i < 1; i++ )
 800abc6:	7bfb      	ldrb	r3, [r7, #15]
 800abc8:	3301      	adds	r3, #1
 800abca:	73fb      	strb	r3, [r7, #15]
 800abcc:	7bfb      	ldrb	r3, [r7, #15]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d0dd      	beq.n	800ab8e <LSM6DSL_ACC_GYRO_Get_GetFIFOData+0x18>
    }
  }

  return MEMS_SUCCESS;
 800abd2:	2301      	movs	r3, #1
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3710      	adds	r7, #16
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <LSM6DSL_ACC_GYRO_Get_GetStepCounter>:
* Input          : pointer to [u8_t]
* Output         : GetStepCounter buffer u8_t
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t LSM6DSL_ACC_GYRO_Get_GetStepCounter(void *handle, u8_t *buff)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	6078      	str	r0, [r7, #4]
 800abe4:	6039      	str	r1, [r7, #0]
  u8_t i, j, k;
  u8_t numberOfByteForDimension;

  numberOfByteForDimension = 2 / 1;
 800abe6:	2302      	movs	r3, #2
 800abe8:	733b      	strb	r3, [r7, #12]

  k = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	737b      	strb	r3, [r7, #13]
  for (i = 0; i < 1; i++ )
 800abee:	2300      	movs	r3, #0
 800abf0:	73fb      	strb	r3, [r7, #15]
 800abf2:	e01e      	b.n	800ac32 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x56>
  {
    for (j = 0; j < numberOfByteForDimension; j++ )
 800abf4:	2300      	movs	r3, #0
 800abf6:	73bb      	strb	r3, [r7, #14]
 800abf8:	e014      	b.n	800ac24 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x48>
    {
      if( !LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_STEP_COUNTER_L + k, &buff[k], 1))
 800abfa:	7b7b      	ldrb	r3, [r7, #13]
 800abfc:	334b      	adds	r3, #75	; 0x4b
 800abfe:	b2d9      	uxtb	r1, r3
 800ac00:	7b7b      	ldrb	r3, [r7, #13]
 800ac02:	683a      	ldr	r2, [r7, #0]
 800ac04:	441a      	add	r2, r3
 800ac06:	2301      	movs	r3, #1
 800ac08:	6878      	ldr	r0, [r7, #4]
 800ac0a:	f7fe fab9 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800ac0e:	4603      	mov	r3, r0
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d101      	bne.n	800ac18 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x3c>
        return MEMS_ERROR;
 800ac14:	2300      	movs	r3, #0
 800ac16:	e010      	b.n	800ac3a <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x5e>
      k++;
 800ac18:	7b7b      	ldrb	r3, [r7, #13]
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < numberOfByteForDimension; j++ )
 800ac1e:	7bbb      	ldrb	r3, [r7, #14]
 800ac20:	3301      	adds	r3, #1
 800ac22:	73bb      	strb	r3, [r7, #14]
 800ac24:	7bba      	ldrb	r2, [r7, #14]
 800ac26:	7b3b      	ldrb	r3, [r7, #12]
 800ac28:	429a      	cmp	r2, r3
 800ac2a:	d3e6      	bcc.n	800abfa <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x1e>
  for (i = 0; i < 1; i++ )
 800ac2c:	7bfb      	ldrb	r3, [r7, #15]
 800ac2e:	3301      	adds	r3, #1
 800ac30:	73fb      	strb	r3, [r7, #15]
 800ac32:	7bfb      	ldrb	r3, [r7, #15]
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d0dd      	beq.n	800abf4 <LSM6DSL_ACC_GYRO_Get_GetStepCounter+0x18>
    }
  }

  return MEMS_SUCCESS;
 800ac38:	2301      	movs	r3, #1
}
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	3710      	adds	r7, #16
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}

0800ac42 <LSM6DSL_ACC_GYRO_W_PedoThreshold>:
* Input          : pointer to [u8_t]
* Output         : None
* Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
*******************************************************************************/
status_t  LSM6DSL_ACC_GYRO_W_PedoThreshold(void *handle, u8_t newValue)
{
 800ac42:	b580      	push	{r7, lr}
 800ac44:	b084      	sub	sp, #16
 800ac46:	af00      	add	r7, sp, #0
 800ac48:	6078      	str	r0, [r7, #4]
 800ac4a:	460b      	mov	r3, r1
 800ac4c:	70fb      	strb	r3, [r7, #3]
  u8_t value;

  /* Open Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_ENABLED);
 800ac4e:	2180      	movs	r1, #128	; 0x80
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f7fe fce6 	bl	8009622 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  /* read current value */
  LSM6DSL_ACC_GYRO_ReadReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 800ac56:	f107 020f 	add.w	r2, r7, #15
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	210f      	movs	r1, #15
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f7fe fa8e 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>

  value &= ~0x1F;
 800ac64:	7bfb      	ldrb	r3, [r7, #15]
 800ac66:	f023 031f 	bic.w	r3, r3, #31
 800ac6a:	b2db      	uxtb	r3, r3
 800ac6c:	73fb      	strb	r3, [r7, #15]
  value |= (newValue & 0x1F);
 800ac6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac72:	f003 031f 	and.w	r3, r3, #31
 800ac76:	b25a      	sxtb	r2, r3
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
 800ac7a:	b25b      	sxtb	r3, r3
 800ac7c:	4313      	orrs	r3, r2
 800ac7e:	b25b      	sxtb	r3, r3
 800ac80:	b2db      	uxtb	r3, r3
 800ac82:	73fb      	strb	r3, [r7, #15]

  /* write new value */
  LSM6DSL_ACC_GYRO_WriteReg(handle, LSM6DSL_ACC_GYRO_CONFIG_PEDO_THS_MIN, &value, 1);
 800ac84:	f107 020f 	add.w	r2, r7, #15
 800ac88:	2301      	movs	r3, #1
 800ac8a:	210f      	movs	r1, #15
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f7fe fa91 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>

  /* Close Embedded Function Register page*/
  LSM6DSL_ACC_GYRO_W_EmbeddedAccess(handle, LSM6DSL_ACC_GYRO_EMBEDDED_ACCESS_DISABLED);
 800ac92:	2100      	movs	r1, #0
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f7fe fcc4 	bl	8009622 <LSM6DSL_ACC_GYRO_W_EmbeddedAccess>

  return MEMS_SUCCESS;
 800ac9a:	2301      	movs	r3, #1
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <LSM6DSL_X_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Init( DrvContextTypeDef *handle )
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	b086      	sub	sp, #24
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	689b      	ldr	r3, [r3, #8]
 800acb0:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f000 ff96 	bl	800bbf0 <LSM6DSL_Check_WhoAmI>
 800acc4:	4603      	mov	r3, r0
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d101      	bne.n	800acce <LSM6DSL_X_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800acca:	2301      	movs	r3, #1
 800accc:	e036      	b.n	800ad3c <LSM6DSL_X_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800acce:	2104      	movs	r1, #4
 800acd0:	6878      	ldr	r0, [r7, #4]
 800acd2:	f7fe fe64 	bl	800999e <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 800acd6:	4603      	mov	r3, r0
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d101      	bne.n	800ace0 <LSM6DSL_X_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800acdc:	2301      	movs	r3, #1
 800acde:	e02d      	b.n	800ad3c <LSM6DSL_X_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800ace0:	2140      	movs	r1, #64	; 0x40
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f7fe fa9d 	bl	8009222 <LSM6DSL_ACC_GYRO_W_BDU>
 800ace8:	4603      	mov	r3, r0
 800acea:	2b00      	cmp	r3, #0
 800acec:	d101      	bne.n	800acf2 <LSM6DSL_X_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800acee:	2301      	movs	r3, #1
 800acf0:	e024      	b.n	800ad3c <LSM6DSL_X_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800acf2:	2100      	movs	r1, #0
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f7fe fd9e 	bl	8009836 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800acfa:	4603      	mov	r3, r0
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d101      	bne.n	800ad04 <LSM6DSL_X_Init+0x60>
  {
    return COMPONENT_ERROR;
 800ad00:	2301      	movs	r3, #1
 800ad02:	e01b      	b.n	800ad3c <LSM6DSL_X_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800ad04:	693b      	ldr	r3, [r7, #16]
 800ad06:	4a0f      	ldr	r2, [pc, #60]	; (800ad44 <LSM6DSL_X_Init+0xa0>)
 800ad08:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f7fe fb31 	bl	8009374 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800ad12:	4603      	mov	r3, r0
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d101      	bne.n	800ad1c <LSM6DSL_X_Init+0x78>
  {
    return COMPONENT_ERROR;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e00f      	b.n	800ad3c <LSM6DSL_X_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_X_Set_FS( handle, FS_LOW ) == COMPONENT_ERROR )
 800ad1c:	2100      	movs	r1, #0
 800ad1e:	6878      	ldr	r0, [r7, #4]
 800ad20:	f000 fac8 	bl	800b2b4 <LSM6DSL_X_Set_FS>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b01      	cmp	r3, #1
 800ad28:	d101      	bne.n	800ad2e <LSM6DSL_X_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	e006      	b.n	800ad3c <LSM6DSL_X_Init+0x98>
  }

  comboData->isAccInitialized = 1;
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2201      	movs	r2, #1
 800ad32:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 1;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2201      	movs	r2, #1
 800ad38:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3718      	adds	r7, #24
 800ad40:	46bd      	mov	sp, r7
 800ad42:	bd80      	pop	{r7, pc}
 800ad44:	42d00000 	.word	0x42d00000

0800ad48 <LSM6DSL_X_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_DeInit( DrvContextTypeDef *handle )
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b086      	sub	sp, #24
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	689b      	ldr	r3, [r3, #8]
 800ad54:	617b      	str	r3, [r7, #20]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800ad5c:	693b      	ldr	r3, [r7, #16]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f000 ff44 	bl	800bbf0 <LSM6DSL_Check_WhoAmI>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	2b01      	cmp	r3, #1
 800ad6c:	d101      	bne.n	800ad72 <LSM6DSL_X_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800ad6e:	2301      	movs	r3, #1
 800ad70:	e04a      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable free fall detection */
  if( LSM6DSL_X_Disable_Free_Fall_Detection( handle ) == COMPONENT_ERROR )
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f001 fbbe 	bl	800c4f4 <LSM6DSL_X_Disable_Free_Fall_Detection>
 800ad78:	4603      	mov	r3, r0
 800ad7a:	2b01      	cmp	r3, #1
 800ad7c:	d101      	bne.n	800ad82 <LSM6DSL_X_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e042      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable 6D orientation */
  if( LSM6DSL_X_Disable_6D_Orientation( handle ) == COMPONENT_ERROR )
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f002 f88a 	bl	800ce9c <LSM6DSL_X_Disable_6D_Orientation>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	2b01      	cmp	r3, #1
 800ad8c:	d101      	bne.n	800ad92 <LSM6DSL_X_DeInit+0x4a>
  {
    return COMPONENT_ERROR;
 800ad8e:	2301      	movs	r3, #1
 800ad90:	e03a      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable pedometer */
  if( LSM6DSL_X_Disable_Pedometer( handle ) == COMPONENT_ERROR )
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f001 fc54 	bl	800c640 <LSM6DSL_X_Disable_Pedometer>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b01      	cmp	r3, #1
 800ad9c:	d101      	bne.n	800ada2 <LSM6DSL_X_DeInit+0x5a>
  {
    return COMPONENT_ERROR;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e032      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable single tap detection */
  if( LSM6DSL_X_Disable_Single_Tap_Detection( handle ) == COMPONENT_ERROR )
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f001 fe76 	bl	800ca94 <LSM6DSL_X_Disable_Single_Tap_Detection>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d101      	bne.n	800adb2 <LSM6DSL_X_DeInit+0x6a>
  {
    return COMPONENT_ERROR;
 800adae:	2301      	movs	r3, #1
 800adb0:	e02a      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable double tap detection */
  if( LSM6DSL_X_Disable_Double_Tap_Detection( handle ) == COMPONENT_ERROR )
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f001 ff5c 	bl	800cc70 <LSM6DSL_X_Disable_Double_Tap_Detection>
 800adb8:	4603      	mov	r3, r0
 800adba:	2b01      	cmp	r3, #1
 800adbc:	d101      	bne.n	800adc2 <LSM6DSL_X_DeInit+0x7a>
  {
    return COMPONENT_ERROR;
 800adbe:	2301      	movs	r3, #1
 800adc0:	e022      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable tilt detection */
  if( LSM6DSL_X_Disable_Tilt_Detection( handle ) == COMPONENT_ERROR )
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f001 fd10 	bl	800c7e8 <LSM6DSL_X_Disable_Tilt_Detection>
 800adc8:	4603      	mov	r3, r0
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d101      	bne.n	800add2 <LSM6DSL_X_DeInit+0x8a>
  {
    return COMPONENT_ERROR;
 800adce:	2301      	movs	r3, #1
 800add0:	e01a      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Try to disable wake up detection */
  if( LSM6DSL_X_Disable_Wake_Up_Detection( handle ) == COMPONENT_ERROR )
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	f001 fd92 	bl	800c8fc <LSM6DSL_X_Disable_Wake_Up_Detection>
 800add8:	4603      	mov	r3, r0
 800adda:	2b01      	cmp	r3, #1
 800addc:	d101      	bne.n	800ade2 <LSM6DSL_X_DeInit+0x9a>
  {
    return COMPONENT_ERROR;
 800adde:	2301      	movs	r3, #1
 800ade0:	e012      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Disable the component */
  if( LSM6DSL_X_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 f839 	bl	800ae5a <LSM6DSL_X_Sensor_Disable>
 800ade8:	4603      	mov	r3, r0
 800adea:	2b01      	cmp	r3, #1
 800adec:	d101      	bne.n	800adf2 <LSM6DSL_X_DeInit+0xaa>
  {
    return COMPONENT_ERROR;
 800adee:	2301      	movs	r3, #1
 800adf0:	e00a      	b.n	800ae08 <LSM6DSL_X_DeInit+0xc0>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	f04f 0200 	mov.w	r2, #0
 800adf8:	605a      	str	r2, [r3, #4]

  comboData->isAccInitialized = 0;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	701a      	strb	r2, [r3, #0]

  handle->isInitialized = 0;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2200      	movs	r2, #0
 800ae04:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800ae06:	2300      	movs	r3, #0
}
 800ae08:	4618      	mov	r0, r3
 800ae0a:	3718      	adds	r7, #24
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <LSM6DSL_X_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Enable( DrvContextTypeDef *handle )
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	689b      	ldr	r3, [r3, #8]
 800ae1c:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	799b      	ldrb	r3, [r3, #6]
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d101      	bne.n	800ae30 <LSM6DSL_X_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800ae2c:	2300      	movs	r3, #0
 800ae2e:	e010      	b.n	800ae52 <LSM6DSL_X_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_X_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	edd3 7a01 	vldr	s15, [r3, #4]
 800ae36:	eeb0 0a67 	vmov.f32	s0, s15
 800ae3a:	6878      	ldr	r0, [r7, #4]
 800ae3c:	f000 fffa 	bl	800be34 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 800ae40:	4603      	mov	r3, r0
 800ae42:	2b01      	cmp	r3, #1
 800ae44:	d101      	bne.n	800ae4a <LSM6DSL_X_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	e003      	b.n	800ae52 <LSM6DSL_X_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800ae50:	2300      	movs	r3, #0
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3710      	adds	r7, #16
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <LSM6DSL_X_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Sensor_Disable( DrvContextTypeDef *handle )
{
 800ae5a:	b580      	push	{r7, lr}
 800ae5c:	b084      	sub	sp, #16
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	799b      	ldrb	r3, [r3, #6]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d101      	bne.n	800ae7a <LSM6DSL_X_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800ae76:	2300      	movs	r3, #0
 800ae78:	e017      	b.n	800aeaa <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_X_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	3304      	adds	r3, #4
 800ae7e:	4619      	mov	r1, r3
 800ae80:	6878      	ldr	r0, [r7, #4]
 800ae82:	f000 f8f9 	bl	800b078 <LSM6DSL_X_Get_ODR>
 800ae86:	4603      	mov	r3, r0
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	d101      	bne.n	800ae90 <LSM6DSL_X_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	e00c      	b.n	800aeaa <LSM6DSL_X_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down. */
  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN ) == MEMS_ERROR )
 800ae90:	2100      	movs	r1, #0
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f7fe fa6e 	bl	8009374 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d101      	bne.n	800aea2 <LSM6DSL_X_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800ae9e:	2301      	movs	r3, #1
 800aea0:	e003      	b.n	800aeaa <LSM6DSL_X_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2200      	movs	r2, #0
 800aea6:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800aea8:	2300      	movs	r3, #0
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3710      	adds	r7, #16
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	bd80      	pop	{r7, pc}

0800aeb2 <LSM6DSL_X_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800aeb2:	b580      	push	{r7, lr}
 800aeb4:	b082      	sub	sp, #8
 800aeb6:	af00      	add	r7, sp, #0
 800aeb8:	6078      	str	r0, [r7, #4]
 800aeba:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 800aebc:	6839      	ldr	r1, [r7, #0]
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 fe83 	bl	800bbca <LSM6DSL_Get_WhoAmI>
 800aec4:	4603      	mov	r3, r0
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3708      	adds	r7, #8
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <LSM6DSL_X_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b082      	sub	sp, #8
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fe8a 	bl	800bbf0 <LSM6DSL_Check_WhoAmI>
 800aedc:	4603      	mov	r3, r0
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3708      	adds	r7, #8
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd80      	pop	{r7, pc}

0800aee6 <LSM6DSL_X_Get_Axes>:
 * @param acceleration pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *acceleration )
{
 800aee6:	b580      	push	{r7, lr}
 800aee8:	b086      	sub	sp, #24
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	6078      	str	r0, [r7, #4]
 800aeee:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float sensitivity = 0;
 800aef0:	f04f 0300 	mov.w	r3, #0
 800aef4:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800aef6:	f107 0310 	add.w	r3, r7, #16
 800aefa:	4619      	mov	r1, r3
 800aefc:	6878      	ldr	r0, [r7, #4]
 800aefe:	f000 fedf 	bl	800bcc0 <LSM6DSL_X_Get_Axes_Raw>
 800af02:	4603      	mov	r3, r0
 800af04:	2b01      	cmp	r3, #1
 800af06:	d101      	bne.n	800af0c <LSM6DSL_X_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800af08:	2301      	movs	r3, #1
 800af0a:	e03b      	b.n	800af84 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800af0c:	f107 030c 	add.w	r3, r7, #12
 800af10:	4619      	mov	r1, r3
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f000 f85c 	bl	800afd0 <LSM6DSL_X_Get_Sensitivity>
 800af18:	4603      	mov	r3, r0
 800af1a:	2b01      	cmp	r3, #1
 800af1c:	d101      	bne.n	800af22 <LSM6DSL_X_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800af1e:	2301      	movs	r3, #1
 800af20:	e030      	b.n	800af84 <LSM6DSL_X_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  acceleration->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800af22:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800af26:	ee07 3a90 	vmov	s15, r3
 800af2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af2e:	edd7 7a03 	vldr	s15, [r7, #12]
 800af32:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af3a:	ee17 2a90 	vmov	r2, s15
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	601a      	str	r2, [r3, #0]
  acceleration->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800af42:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800af46:	ee07 3a90 	vmov	s15, r3
 800af4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af4e:	edd7 7a03 	vldr	s15, [r7, #12]
 800af52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af5a:	ee17 2a90 	vmov	r2, s15
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	605a      	str	r2, [r3, #4]
  acceleration->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800af62:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800af66:	ee07 3a90 	vmov	s15, r3
 800af6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800af6e:	edd7 7a03 	vldr	s15, [r7, #12]
 800af72:	ee67 7a27 	vmul.f32	s15, s14, s15
 800af76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af7a:	ee17 2a90 	vmov	r2, s15
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800af82:	2300      	movs	r3, #0
}
 800af84:	4618      	mov	r0, r3
 800af86:	3718      	adds	r7, #24
 800af88:	46bd      	mov	sp, r7
 800af8a:	bd80      	pop	{r7, pc}

0800af8c <LSM6DSL_X_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800af8c:	b580      	push	{r7, lr}
 800af8e:	b084      	sub	sp, #16
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_X_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800af96:	f107 0308 	add.w	r3, r7, #8
 800af9a:	4619      	mov	r1, r3
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f000 fe8f 	bl	800bcc0 <LSM6DSL_X_Get_Axes_Raw>
 800afa2:	4603      	mov	r3, r0
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d101      	bne.n	800afac <LSM6DSL_X_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800afa8:	2301      	movs	r3, #1
 800afaa:	e00c      	b.n	800afc6 <LSM6DSL_X_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800afac:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800afb4:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800afbc:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800afc4:	2300      	movs	r3, #0
}
 800afc6:	4618      	mov	r0, r3
 800afc8:	3710      	adds	r7, #16
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
	...

0800afd0 <LSM6DSL_X_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fullScale;

  /* Read actual full scale selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fullScale ) == MEMS_ERROR )
 800afda:	f107 030f 	add.w	r3, r7, #15
 800afde:	4619      	mov	r1, r3
 800afe0:	6878      	ldr	r0, [r7, #4]
 800afe2:	f7fe f978 	bl	80092d6 <LSM6DSL_ACC_GYRO_R_FS_XL>
 800afe6:	4603      	mov	r3, r0
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d101      	bne.n	800aff0 <LSM6DSL_X_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800afec:	2301      	movs	r3, #1
 800afee:	e035      	b.n	800b05c <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  /* Store the sensitivity based on actual full scale. */
  switch( fullScale )
 800aff0:	7bfb      	ldrb	r3, [r7, #15]
 800aff2:	2b0c      	cmp	r3, #12
 800aff4:	d82c      	bhi.n	800b050 <LSM6DSL_X_Get_Sensitivity+0x80>
 800aff6:	a201      	add	r2, pc, #4	; (adr r2, 800affc <LSM6DSL_X_Get_Sensitivity+0x2c>)
 800aff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800affc:	0800b031 	.word	0x0800b031
 800b000:	0800b051 	.word	0x0800b051
 800b004:	0800b051 	.word	0x0800b051
 800b008:	0800b051 	.word	0x0800b051
 800b00c:	0800b049 	.word	0x0800b049
 800b010:	0800b051 	.word	0x0800b051
 800b014:	0800b051 	.word	0x0800b051
 800b018:	0800b051 	.word	0x0800b051
 800b01c:	0800b039 	.word	0x0800b039
 800b020:	0800b051 	.word	0x0800b051
 800b024:	0800b051 	.word	0x0800b051
 800b028:	0800b051 	.word	0x0800b051
 800b02c:	0800b041 	.word	0x0800b041
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_2G;
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	4a0c      	ldr	r2, [pc, #48]	; (800b064 <LSM6DSL_X_Get_Sensitivity+0x94>)
 800b034:	601a      	str	r2, [r3, #0]
      break;
 800b036:	e010      	b.n	800b05a <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_4G;
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	4a0b      	ldr	r2, [pc, #44]	; (800b068 <LSM6DSL_X_Get_Sensitivity+0x98>)
 800b03c:	601a      	str	r2, [r3, #0]
      break;
 800b03e:	e00c      	b.n	800b05a <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_8G;
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	4a0a      	ldr	r2, [pc, #40]	; (800b06c <LSM6DSL_X_Get_Sensitivity+0x9c>)
 800b044:	601a      	str	r2, [r3, #0]
      break;
 800b046:	e008      	b.n	800b05a <LSM6DSL_X_Get_Sensitivity+0x8a>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *sensitivity = ( float )LSM6DSL_ACC_SENSITIVITY_FOR_FS_16G;
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	4a09      	ldr	r2, [pc, #36]	; (800b070 <LSM6DSL_X_Get_Sensitivity+0xa0>)
 800b04c:	601a      	str	r2, [r3, #0]
      break;
 800b04e:	e004      	b.n	800b05a <LSM6DSL_X_Get_Sensitivity+0x8a>
    default:
      *sensitivity = -1.0f;
 800b050:	683b      	ldr	r3, [r7, #0]
 800b052:	4a08      	ldr	r2, [pc, #32]	; (800b074 <LSM6DSL_X_Get_Sensitivity+0xa4>)
 800b054:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800b056:	2301      	movs	r3, #1
 800b058:	e000      	b.n	800b05c <LSM6DSL_X_Get_Sensitivity+0x8c>
  }

  return COMPONENT_OK;
 800b05a:	2300      	movs	r3, #0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3710      	adds	r7, #16
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}
 800b064:	3d79db23 	.word	0x3d79db23
 800b068:	3df9db23 	.word	0x3df9db23
 800b06c:	3e79db23 	.word	0x3e79db23
 800b070:	3ef9db23 	.word	0x3ef9db23
 800b074:	bf800000 	.word	0xbf800000

0800b078 <LSM6DSL_X_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b084      	sub	sp, #16
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	6078      	str	r0, [r7, #4]
 800b080:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_XL_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_XL( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800b082:	f107 030f 	add.w	r3, r7, #15
 800b086:	4619      	mov	r1, r3
 800b088:	6878      	ldr	r0, [r7, #4]
 800b08a:	f7fe f9a0 	bl	80093ce <LSM6DSL_ACC_GYRO_R_ODR_XL>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b00      	cmp	r3, #0
 800b092:	d101      	bne.n	800b098 <LSM6DSL_X_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800b094:	2301      	movs	r3, #1
 800b096:	e05c      	b.n	800b152 <LSM6DSL_X_Get_ODR+0xda>
  }

  switch( odr_low_level )
 800b098:	7bfb      	ldrb	r3, [r7, #15]
 800b09a:	2ba0      	cmp	r3, #160	; 0xa0
 800b09c:	d04f      	beq.n	800b13e <LSM6DSL_X_Get_ODR+0xc6>
 800b09e:	2ba0      	cmp	r3, #160	; 0xa0
 800b0a0:	dc51      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0a2:	2b90      	cmp	r3, #144	; 0x90
 800b0a4:	d047      	beq.n	800b136 <LSM6DSL_X_Get_ODR+0xbe>
 800b0a6:	2b90      	cmp	r3, #144	; 0x90
 800b0a8:	dc4d      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0aa:	2b80      	cmp	r3, #128	; 0x80
 800b0ac:	d03f      	beq.n	800b12e <LSM6DSL_X_Get_ODR+0xb6>
 800b0ae:	2b80      	cmp	r3, #128	; 0x80
 800b0b0:	dc49      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0b2:	2b70      	cmp	r3, #112	; 0x70
 800b0b4:	d037      	beq.n	800b126 <LSM6DSL_X_Get_ODR+0xae>
 800b0b6:	2b70      	cmp	r3, #112	; 0x70
 800b0b8:	dc45      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0ba:	2b60      	cmp	r3, #96	; 0x60
 800b0bc:	d02f      	beq.n	800b11e <LSM6DSL_X_Get_ODR+0xa6>
 800b0be:	2b60      	cmp	r3, #96	; 0x60
 800b0c0:	dc41      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0c2:	2b50      	cmp	r3, #80	; 0x50
 800b0c4:	d027      	beq.n	800b116 <LSM6DSL_X_Get_ODR+0x9e>
 800b0c6:	2b50      	cmp	r3, #80	; 0x50
 800b0c8:	dc3d      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0ca:	2b40      	cmp	r3, #64	; 0x40
 800b0cc:	d01f      	beq.n	800b10e <LSM6DSL_X_Get_ODR+0x96>
 800b0ce:	2b40      	cmp	r3, #64	; 0x40
 800b0d0:	dc39      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0d2:	2b30      	cmp	r3, #48	; 0x30
 800b0d4:	d017      	beq.n	800b106 <LSM6DSL_X_Get_ODR+0x8e>
 800b0d6:	2b30      	cmp	r3, #48	; 0x30
 800b0d8:	dc35      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0da:	2b20      	cmp	r3, #32
 800b0dc:	d00f      	beq.n	800b0fe <LSM6DSL_X_Get_ODR+0x86>
 800b0de:	2b20      	cmp	r3, #32
 800b0e0:	dc31      	bgt.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d002      	beq.n	800b0ec <LSM6DSL_X_Get_ODR+0x74>
 800b0e6:	2b10      	cmp	r3, #16
 800b0e8:	d005      	beq.n	800b0f6 <LSM6DSL_X_Get_ODR+0x7e>
 800b0ea:	e02c      	b.n	800b146 <LSM6DSL_X_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_XL_POWER_DOWN:
      *odr =     0.0f;
 800b0ec:	683b      	ldr	r3, [r7, #0]
 800b0ee:	f04f 0200 	mov.w	r2, #0
 800b0f2:	601a      	str	r2, [r3, #0]
      break;
 800b0f4:	e02c      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_13Hz:
      *odr =    13.0f;
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	4a18      	ldr	r2, [pc, #96]	; (800b15c <LSM6DSL_X_Get_ODR+0xe4>)
 800b0fa:	601a      	str	r2, [r3, #0]
      break;
 800b0fc:	e028      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_26Hz:
      *odr =    26.0f;
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	4a17      	ldr	r2, [pc, #92]	; (800b160 <LSM6DSL_X_Get_ODR+0xe8>)
 800b102:	601a      	str	r2, [r3, #0]
      break;
 800b104:	e024      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_52Hz:
      *odr =    52.0f;
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	4a16      	ldr	r2, [pc, #88]	; (800b164 <LSM6DSL_X_Get_ODR+0xec>)
 800b10a:	601a      	str	r2, [r3, #0]
      break;
 800b10c:	e020      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_104Hz:
      *odr =   104.0f;
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	4a15      	ldr	r2, [pc, #84]	; (800b168 <LSM6DSL_X_Get_ODR+0xf0>)
 800b112:	601a      	str	r2, [r3, #0]
      break;
 800b114:	e01c      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_208Hz:
      *odr =   208.0f;
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	4a14      	ldr	r2, [pc, #80]	; (800b16c <LSM6DSL_X_Get_ODR+0xf4>)
 800b11a:	601a      	str	r2, [r3, #0]
      break;
 800b11c:	e018      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_416Hz:
      *odr =   416.0f;
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	4a13      	ldr	r2, [pc, #76]	; (800b170 <LSM6DSL_X_Get_ODR+0xf8>)
 800b122:	601a      	str	r2, [r3, #0]
      break;
 800b124:	e014      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_833Hz:
      *odr =   833.0f;
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	4a12      	ldr	r2, [pc, #72]	; (800b174 <LSM6DSL_X_Get_ODR+0xfc>)
 800b12a:	601a      	str	r2, [r3, #0]
      break;
 800b12c:	e010      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_1660Hz:
      *odr =  1660.0f;
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	4a11      	ldr	r2, [pc, #68]	; (800b178 <LSM6DSL_X_Get_ODR+0x100>)
 800b132:	601a      	str	r2, [r3, #0]
      break;
 800b134:	e00c      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_3330Hz:
      *odr =  3330.0f;
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	4a10      	ldr	r2, [pc, #64]	; (800b17c <LSM6DSL_X_Get_ODR+0x104>)
 800b13a:	601a      	str	r2, [r3, #0]
      break;
 800b13c:	e008      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_XL_6660Hz:
      *odr =  6660.0f;
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	4a0f      	ldr	r2, [pc, #60]	; (800b180 <LSM6DSL_X_Get_ODR+0x108>)
 800b142:	601a      	str	r2, [r3, #0]
      break;
 800b144:	e004      	b.n	800b150 <LSM6DSL_X_Get_ODR+0xd8>
    default:
      *odr =    -1.0f;
 800b146:	683b      	ldr	r3, [r7, #0]
 800b148:	4a0e      	ldr	r2, [pc, #56]	; (800b184 <LSM6DSL_X_Get_ODR+0x10c>)
 800b14a:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800b14c:	2301      	movs	r3, #1
 800b14e:	e000      	b.n	800b152 <LSM6DSL_X_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 800b150:	2300      	movs	r3, #0
}
 800b152:	4618      	mov	r0, r3
 800b154:	3710      	adds	r7, #16
 800b156:	46bd      	mov	sp, r7
 800b158:	bd80      	pop	{r7, pc}
 800b15a:	bf00      	nop
 800b15c:	41500000 	.word	0x41500000
 800b160:	41d00000 	.word	0x41d00000
 800b164:	42500000 	.word	0x42500000
 800b168:	42d00000 	.word	0x42d00000
 800b16c:	43500000 	.word	0x43500000
 800b170:	43d00000 	.word	0x43d00000
 800b174:	44504000 	.word	0x44504000
 800b178:	44cf8000 	.word	0x44cf8000
 800b17c:	45502000 	.word	0x45502000
 800b180:	45d02000 	.word	0x45d02000
 800b184:	bf800000 	.word	0xbf800000

0800b188 <LSM6DSL_X_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	b082      	sub	sp, #8
 800b18c:	af00      	add	r7, sp, #0
 800b18e:	6078      	str	r0, [r7, #4]
 800b190:	460b      	mov	r3, r1
 800b192:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	799b      	ldrb	r3, [r3, #6]
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d109      	bne.n	800b1b0 <LSM6DSL_X_Set_ODR+0x28>
  {
    if(LSM6DSL_X_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800b19c:	78fb      	ldrb	r3, [r7, #3]
 800b19e:	4619      	mov	r1, r3
 800b1a0:	6878      	ldr	r0, [r7, #4]
 800b1a2:	f000 fdcf 	bl	800bd44 <LSM6DSL_X_Set_ODR_When_Enabled>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d10b      	bne.n	800b1c4 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	e00a      	b.n	800b1c6 <LSM6DSL_X_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800b1b0:	78fb      	ldrb	r3, [r7, #3]
 800b1b2:	4619      	mov	r1, r3
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f000 fdfb 	bl	800bdb0 <LSM6DSL_X_Set_ODR_When_Disabled>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	2b01      	cmp	r3, #1
 800b1be:	d101      	bne.n	800b1c4 <LSM6DSL_X_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	e000      	b.n	800b1c6 <LSM6DSL_X_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800b1c4:	2300      	movs	r3, #0
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3708      	adds	r7, #8
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <LSM6DSL_X_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800b1ce:	b580      	push	{r7, lr}
 800b1d0:	b082      	sub	sp, #8
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	6078      	str	r0, [r7, #4]
 800b1d6:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	799b      	ldrb	r3, [r3, #6]
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d109      	bne.n	800b1f6 <LSM6DSL_X_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800b1e2:	ed97 0a00 	vldr	s0, [r7]
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 fe24 	bl	800be34 <LSM6DSL_X_Set_ODR_Value_When_Enabled>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	d10b      	bne.n	800b20a <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800b1f2:	2301      	movs	r3, #1
 800b1f4:	e00a      	b.n	800b20c <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_X_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800b1f6:	ed97 0a00 	vldr	s0, [r7]
 800b1fa:	6878      	ldr	r0, [r7, #4]
 800b1fc:	f000 fea2 	bl	800bf44 <LSM6DSL_X_Set_ODR_Value_When_Disabled>
 800b200:	4603      	mov	r3, r0
 800b202:	2b01      	cmp	r3, #1
 800b204:	d101      	bne.n	800b20a <LSM6DSL_X_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800b206:	2301      	movs	r3, #1
 800b208:	e000      	b.n	800b20c <LSM6DSL_X_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800b20a:	2300      	movs	r3, #0
}
 800b20c:	4618      	mov	r0, r3
 800b20e:	3708      	adds	r7, #8
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}

0800b214 <LSM6DSL_X_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b084      	sub	sp, #16
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
 800b21c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_XL_t fs_low_level;

  if ( LSM6DSL_ACC_GYRO_R_FS_XL( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800b21e:	f107 030f 	add.w	r3, r7, #15
 800b222:	4619      	mov	r1, r3
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f7fe f856 	bl	80092d6 <LSM6DSL_ACC_GYRO_R_FS_XL>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d101      	bne.n	800b234 <LSM6DSL_X_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800b230:	2301      	movs	r3, #1
 800b232:	e039      	b.n	800b2a8 <LSM6DSL_X_Get_FS+0x94>
  }

  switch( fs_low_level )
 800b234:	7bfb      	ldrb	r3, [r7, #15]
 800b236:	2b0c      	cmp	r3, #12
 800b238:	d830      	bhi.n	800b29c <LSM6DSL_X_Get_FS+0x88>
 800b23a:	a201      	add	r2, pc, #4	; (adr r2, 800b240 <LSM6DSL_X_Get_FS+0x2c>)
 800b23c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b240:	0800b275 	.word	0x0800b275
 800b244:	0800b29d 	.word	0x0800b29d
 800b248:	0800b29d 	.word	0x0800b29d
 800b24c:	0800b29d 	.word	0x0800b29d
 800b250:	0800b293 	.word	0x0800b293
 800b254:	0800b29d 	.word	0x0800b29d
 800b258:	0800b29d 	.word	0x0800b29d
 800b25c:	0800b29d 	.word	0x0800b29d
 800b260:	0800b27f 	.word	0x0800b27f
 800b264:	0800b29d 	.word	0x0800b29d
 800b268:	0800b29d 	.word	0x0800b29d
 800b26c:	0800b29d 	.word	0x0800b29d
 800b270:	0800b289 	.word	0x0800b289
  {
    case LSM6DSL_ACC_GYRO_FS_XL_2g:
      *fullScale =  2.0f;
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b27a:	601a      	str	r2, [r3, #0]
      break;
 800b27c:	e013      	b.n	800b2a6 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_4g:
      *fullScale =  4.0f;
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 800b284:	601a      	str	r2, [r3, #0]
      break;
 800b286:	e00e      	b.n	800b2a6 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_8g:
      *fullScale =  8.0f;
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 800b28e:	601a      	str	r2, [r3, #0]
      break;
 800b290:	e009      	b.n	800b2a6 <LSM6DSL_X_Get_FS+0x92>
    case LSM6DSL_ACC_GYRO_FS_XL_16g:
      *fullScale = 16.0f;
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	f04f 4283 	mov.w	r2, #1098907648	; 0x41800000
 800b298:	601a      	str	r2, [r3, #0]
      break;
 800b29a:	e004      	b.n	800b2a6 <LSM6DSL_X_Get_FS+0x92>
    default:
      *fullScale = -1.0f;
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	4a04      	ldr	r2, [pc, #16]	; (800b2b0 <LSM6DSL_X_Get_FS+0x9c>)
 800b2a0:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	e000      	b.n	800b2a8 <LSM6DSL_X_Get_FS+0x94>
  }

  return COMPONENT_OK;
 800b2a6:	2300      	movs	r3, #0
}
 800b2a8:	4618      	mov	r0, r3
 800b2aa:	3710      	adds	r7, #16
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	bd80      	pop	{r7, pc}
 800b2b0:	bf800000 	.word	0xbf800000

0800b2b4 <LSM6DSL_X_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800b2b4:	b580      	push	{r7, lr}
 800b2b6:	b084      	sub	sp, #16
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	460b      	mov	r3, r1
 800b2be:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  switch( fullScale )
 800b2c0:	78fb      	ldrb	r3, [r7, #3]
 800b2c2:	2b04      	cmp	r3, #4
 800b2c4:	d00c      	beq.n	800b2e0 <LSM6DSL_X_Set_FS+0x2c>
 800b2c6:	2b04      	cmp	r3, #4
 800b2c8:	dc0d      	bgt.n	800b2e6 <LSM6DSL_X_Set_FS+0x32>
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d002      	beq.n	800b2d4 <LSM6DSL_X_Set_FS+0x20>
 800b2ce:	2b02      	cmp	r3, #2
 800b2d0:	d003      	beq.n	800b2da <LSM6DSL_X_Set_FS+0x26>
 800b2d2:	e008      	b.n	800b2e6 <LSM6DSL_X_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_2g;
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	73fb      	strb	r3, [r7, #15]
      break;
 800b2d8:	e007      	b.n	800b2ea <LSM6DSL_X_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_4g;
 800b2da:	2308      	movs	r3, #8
 800b2dc:	73fb      	strb	r3, [r7, #15]
      break;
 800b2de:	e004      	b.n	800b2ea <LSM6DSL_X_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_XL_8g;
 800b2e0:	230c      	movs	r3, #12
 800b2e2:	73fb      	strb	r3, [r7, #15]
      break;
 800b2e4:	e001      	b.n	800b2ea <LSM6DSL_X_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e00a      	b.n	800b300 <LSM6DSL_X_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800b2ea:	7bfb      	ldrb	r3, [r7, #15]
 800b2ec:	4619      	mov	r1, r3
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f7fd ffc4 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d101      	bne.n	800b2fe <LSM6DSL_X_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	e000      	b.n	800b300 <LSM6DSL_X_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800b2fe:	2300      	movs	r3, #0
}
 800b300:	4618      	mov	r0, r3
 800b302:	3710      	adds	r7, #16
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}

0800b308 <LSM6DSL_X_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_XL_t new_fs;

  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
           : ( fullScale <= 4.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_4g
 800b314:	edd7 7a00 	vldr	s15, [r7]
 800b318:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800b31c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b324:	d801      	bhi.n	800b32a <LSM6DSL_X_Set_FS_Value+0x22>
 800b326:	2300      	movs	r3, #0
 800b328:	e016      	b.n	800b358 <LSM6DSL_X_Set_FS_Value+0x50>
 800b32a:	edd7 7a00 	vldr	s15, [r7]
 800b32e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800b332:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b33a:	d801      	bhi.n	800b340 <LSM6DSL_X_Set_FS_Value+0x38>
 800b33c:	2308      	movs	r3, #8
 800b33e:	e00b      	b.n	800b358 <LSM6DSL_X_Set_FS_Value+0x50>
 800b340:	edd7 7a00 	vldr	s15, [r7]
 800b344:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800b348:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b34c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b350:	d801      	bhi.n	800b356 <LSM6DSL_X_Set_FS_Value+0x4e>
 800b352:	230c      	movs	r3, #12
 800b354:	e000      	b.n	800b358 <LSM6DSL_X_Set_FS_Value+0x50>
 800b356:	2304      	movs	r3, #4
  new_fs = ( fullScale <= 2.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_2g
 800b358:	73fb      	strb	r3, [r7, #15]
           : ( fullScale <= 8.0f ) ? LSM6DSL_ACC_GYRO_FS_XL_8g
           :                         LSM6DSL_ACC_GYRO_FS_XL_16g;

  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, new_fs ) == MEMS_ERROR )
 800b35a:	7bfb      	ldrb	r3, [r7, #15]
 800b35c:	4619      	mov	r1, r3
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f7fd ff8c 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800b364:	4603      	mov	r3, r0
 800b366:	2b00      	cmp	r3, #0
 800b368:	d101      	bne.n	800b36e <LSM6DSL_X_Set_FS_Value+0x66>
  {
    return COMPONENT_ERROR;
 800b36a:	2301      	movs	r3, #1
 800b36c:	e000      	b.n	800b370 <LSM6DSL_X_Set_FS_Value+0x68>
  }

  return COMPONENT_OK;
 800b36e:	2300      	movs	r3, #0
}
 800b370:	4618      	mov	r0, r3
 800b372:	3710      	adds	r7, #16
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}

0800b378 <LSM6DSL_X_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	460b      	mov	r3, r1
 800b382:	607a      	str	r2, [r7, #4]
 800b384:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800b386:	7afb      	ldrb	r3, [r7, #11]
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	4619      	mov	r1, r3
 800b38c:	68f8      	ldr	r0, [r7, #12]
 800b38e:	f000 fc4c 	bl	800bc2a <LSM6DSL_Read_Reg>
 800b392:	4603      	mov	r3, r0
 800b394:	2b01      	cmp	r3, #1
 800b396:	d101      	bne.n	800b39c <LSM6DSL_X_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800b398:	2301      	movs	r3, #1
 800b39a:	e000      	b.n	800b39e <LSM6DSL_X_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800b39c:	2300      	movs	r3, #0
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <LSM6DSL_X_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b082      	sub	sp, #8
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	6078      	str	r0, [r7, #4]
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	70fb      	strb	r3, [r7, #3]
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800b3b6:	78ba      	ldrb	r2, [r7, #2]
 800b3b8:	78fb      	ldrb	r3, [r7, #3]
 800b3ba:	4619      	mov	r1, r3
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f000 fc4b 	bl	800bc58 <LSM6DSL_Write_Reg>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d101      	bne.n	800b3cc <LSM6DSL_X_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e000      	b.n	800b3ce <LSM6DSL_X_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800b3cc:	2300      	movs	r3, #0
}
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	3708      	adds	r7, #8
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <LSM6DSL_X_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b084      	sub	sp, #16
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
 800b3de:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_XLDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_XLDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800b3e0:	f107 030f 	add.w	r3, r7, #15
 800b3e4:	4619      	mov	r1, r3
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f7fe fe29 	bl	800a03e <LSM6DSL_ACC_GYRO_R_XLDA>
 800b3ec:	4603      	mov	r3, r0
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d101      	bne.n	800b3f6 <LSM6DSL_X_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	e00f      	b.n	800b416 <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800b3f6:	7bfb      	ldrb	r3, [r7, #15]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d005      	beq.n	800b408 <LSM6DSL_X_Get_DRDY_Status+0x32>
 800b3fc:	2b01      	cmp	r3, #1
 800b3fe:	d107      	bne.n	800b410 <LSM6DSL_X_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_XLDA_DATA_AVAIL:
      *status = 1;
 800b400:	683b      	ldr	r3, [r7, #0]
 800b402:	2201      	movs	r2, #1
 800b404:	701a      	strb	r2, [r3, #0]
      break;
 800b406:	e005      	b.n	800b414 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_XLDA_NO_DATA_AVAIL:
      *status = 0;
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	2200      	movs	r2, #0
 800b40c:	701a      	strb	r2, [r3, #0]
      break;
 800b40e:	e001      	b.n	800b414 <LSM6DSL_X_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800b410:	2301      	movs	r3, #1
 800b412:	e000      	b.n	800b416 <LSM6DSL_X_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800b414:	2300      	movs	r3, #0
}
 800b416:	4618      	mov	r0, r3
 800b418:	3710      	adds	r7, #16
 800b41a:	46bd      	mov	sp, r7
 800b41c:	bd80      	pop	{r7, pc}
	...

0800b420 <LSM6DSL_G_Init>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Init( DrvContextTypeDef *handle )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b086      	sub	sp, #24
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	689b      	ldr	r3, [r3, #8]
 800b42c:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 fbd8 	bl	800bbf0 <LSM6DSL_Check_WhoAmI>
 800b440:	4603      	mov	r3, r0
 800b442:	2b01      	cmp	r3, #1
 800b444:	d101      	bne.n	800b44a <LSM6DSL_G_Init+0x2a>
  {
    return COMPONENT_ERROR;
 800b446:	2301      	movs	r3, #1
 800b448:	e036      	b.n	800b4b8 <LSM6DSL_G_Init+0x98>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if ( LSM6DSL_ACC_GYRO_W_IF_Addr_Incr( (void *)handle, LSM6DSL_ACC_GYRO_IF_INC_ENABLED ) == MEMS_ERROR )
 800b44a:	2104      	movs	r1, #4
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f7fe faa6 	bl	800999e <LSM6DSL_ACC_GYRO_W_IF_Addr_Incr>
 800b452:	4603      	mov	r3, r0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d101      	bne.n	800b45c <LSM6DSL_G_Init+0x3c>
  {
    return COMPONENT_ERROR;
 800b458:	2301      	movs	r3, #1
 800b45a:	e02d      	b.n	800b4b8 <LSM6DSL_G_Init+0x98>
  }

  /* Enable BDU */
  if ( LSM6DSL_ACC_GYRO_W_BDU( (void *)handle, LSM6DSL_ACC_GYRO_BDU_BLOCK_UPDATE ) == MEMS_ERROR )
 800b45c:	2140      	movs	r1, #64	; 0x40
 800b45e:	6878      	ldr	r0, [r7, #4]
 800b460:	f7fd fedf 	bl	8009222 <LSM6DSL_ACC_GYRO_W_BDU>
 800b464:	4603      	mov	r3, r0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d101      	bne.n	800b46e <LSM6DSL_G_Init+0x4e>
  {
    return COMPONENT_ERROR;
 800b46a:	2301      	movs	r3, #1
 800b46c:	e024      	b.n	800b4b8 <LSM6DSL_G_Init+0x98>
  }

  /* FIFO mode selection */
  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( (void *)handle, LSM6DSL_ACC_GYRO_FIFO_MODE_BYPASS ) == MEMS_ERROR )
 800b46e:	2100      	movs	r1, #0
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f7fe f9e0 	bl	8009836 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800b476:	4603      	mov	r3, r0
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d101      	bne.n	800b480 <LSM6DSL_G_Init+0x60>
  {
    return COMPONENT_ERROR;
 800b47c:	2301      	movs	r3, #1
 800b47e:	e01b      	b.n	800b4b8 <LSM6DSL_G_Init+0x98>
  }

  /* Select default output data rate. */
  pComponentData->Previous_ODR = 104.0f;
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	4a0f      	ldr	r2, [pc, #60]	; (800b4c0 <LSM6DSL_G_Init+0xa0>)
 800b484:	605a      	str	r2, [r3, #4]

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800b486:	2100      	movs	r1, #0
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f7fe f838 	bl	80094fe <LSM6DSL_ACC_GYRO_W_ODR_G>
 800b48e:	4603      	mov	r3, r0
 800b490:	2b00      	cmp	r3, #0
 800b492:	d101      	bne.n	800b498 <LSM6DSL_G_Init+0x78>
  {
    return COMPONENT_ERROR;
 800b494:	2301      	movs	r3, #1
 800b496:	e00f      	b.n	800b4b8 <LSM6DSL_G_Init+0x98>
  }

  /* Full scale selection. */
  if ( LSM6DSL_G_Set_FS( handle, FS_HIGH ) == COMPONENT_ERROR )
 800b498:	2104      	movs	r1, #4
 800b49a:	6878      	ldr	r0, [r7, #4]
 800b49c:	f000 fabc 	bl	800ba18 <LSM6DSL_G_Set_FS>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	2b01      	cmp	r3, #1
 800b4a4:	d101      	bne.n	800b4aa <LSM6DSL_G_Init+0x8a>
  {
    return COMPONENT_ERROR;
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	e006      	b.n	800b4b8 <LSM6DSL_G_Init+0x98>
  }

  comboData->isGyroInitialized = 1;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	2201      	movs	r2, #1
 800b4ae:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 1;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2201      	movs	r2, #1
 800b4b4:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800b4b6:	2300      	movs	r3, #0
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3718      	adds	r7, #24
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	42d00000 	.word	0x42d00000

0800b4c4 <LSM6DSL_G_DeInit>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_DeInit( DrvContextTypeDef *handle )
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b086      	sub	sp, #24
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	617b      	str	r3, [r7, #20]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800b4d2:	697b      	ldr	r3, [r7, #20]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	613b      	str	r3, [r7, #16]
  LSM6DSL_Combo_Data_t *comboData = pComponentData->comboData;
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	60fb      	str	r3, [r7, #12]

  if ( LSM6DSL_Check_WhoAmI( handle ) == COMPONENT_ERROR )
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 fb86 	bl	800bbf0 <LSM6DSL_Check_WhoAmI>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b01      	cmp	r3, #1
 800b4e8:	d101      	bne.n	800b4ee <LSM6DSL_G_DeInit+0x2a>
  {
    return COMPONENT_ERROR;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	e012      	b.n	800b514 <LSM6DSL_G_DeInit+0x50>
  }

  /* Disable the component */
  if ( LSM6DSL_G_Sensor_Disable( handle ) == COMPONENT_ERROR )
 800b4ee:	6878      	ldr	r0, [r7, #4]
 800b4f0:	f000 f839 	bl	800b566 <LSM6DSL_G_Sensor_Disable>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	2b01      	cmp	r3, #1
 800b4f8:	d101      	bne.n	800b4fe <LSM6DSL_G_DeInit+0x3a>
  {
    return COMPONENT_ERROR;
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	e00a      	b.n	800b514 <LSM6DSL_G_DeInit+0x50>
  }

  /* Reset output data rate. */
  pComponentData->Previous_ODR = 0.0f;
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	f04f 0200 	mov.w	r2, #0
 800b504:	605a      	str	r2, [r3, #4]

  comboData->isGyroInitialized = 0;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	2200      	movs	r2, #0
 800b50a:	705a      	strb	r2, [r3, #1]

  handle->isInitialized = 0;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	2200      	movs	r2, #0
 800b510:	715a      	strb	r2, [r3, #5]

  return COMPONENT_OK;
 800b512:	2300      	movs	r3, #0
}
 800b514:	4618      	mov	r0, r3
 800b516:	3718      	adds	r7, #24
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <LSM6DSL_G_Sensor_Enable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Enable( DrvContextTypeDef *handle )
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b084      	sub	sp, #16
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	689b      	ldr	r3, [r3, #8]
 800b528:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already enabled */
  if ( handle->isEnabled == 1 )
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	799b      	ldrb	r3, [r3, #6]
 800b534:	2b01      	cmp	r3, #1
 800b536:	d101      	bne.n	800b53c <LSM6DSL_G_Sensor_Enable+0x20>
  {
    return COMPONENT_OK;
 800b538:	2300      	movs	r3, #0
 800b53a:	e010      	b.n	800b55e <LSM6DSL_G_Sensor_Enable+0x42>
  }

  /* Output data rate selection. */
  if ( LSM6DSL_G_Set_ODR_Value_When_Enabled( handle, pComponentData->Previous_ODR ) == COMPONENT_ERROR )
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	edd3 7a01 	vldr	s15, [r3, #4]
 800b542:	eeb0 0a67 	vmov.f32	s0, s15
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f000 fe52 	bl	800c1f0 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 800b54c:	4603      	mov	r3, r0
 800b54e:	2b01      	cmp	r3, #1
 800b550:	d101      	bne.n	800b556 <LSM6DSL_G_Sensor_Enable+0x3a>
  {
    return COMPONENT_ERROR;
 800b552:	2301      	movs	r3, #1
 800b554:	e003      	b.n	800b55e <LSM6DSL_G_Sensor_Enable+0x42>
  }

  handle->isEnabled = 1;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	2201      	movs	r2, #1
 800b55a:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800b55c:	2300      	movs	r3, #0
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3710      	adds	r7, #16
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}

0800b566 <LSM6DSL_G_Sensor_Disable>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Sensor_Disable( DrvContextTypeDef *handle )
{
 800b566:	b580      	push	{r7, lr}
 800b568:	b084      	sub	sp, #16
 800b56a:	af00      	add	r7, sp, #0
 800b56c:	6078      	str	r0, [r7, #4]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	689b      	ldr	r3, [r3, #8]
 800b572:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	60bb      	str	r3, [r7, #8]

  /* Check if the component is already disabled */
  if ( handle->isEnabled == 0 )
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	799b      	ldrb	r3, [r3, #6]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d101      	bne.n	800b586 <LSM6DSL_G_Sensor_Disable+0x20>
  {
    return COMPONENT_OK;
 800b582:	2300      	movs	r3, #0
 800b584:	e017      	b.n	800b5b6 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Store actual output data rate. */
  if ( LSM6DSL_G_Get_ODR( handle, &( pComponentData->Previous_ODR ) ) == COMPONENT_ERROR )
 800b586:	68bb      	ldr	r3, [r7, #8]
 800b588:	3304      	adds	r3, #4
 800b58a:	4619      	mov	r1, r3
 800b58c:	6878      	ldr	r0, [r7, #4]
 800b58e:	f000 f90d 	bl	800b7ac <LSM6DSL_G_Get_ODR>
 800b592:	4603      	mov	r3, r0
 800b594:	2b01      	cmp	r3, #1
 800b596:	d101      	bne.n	800b59c <LSM6DSL_G_Sensor_Disable+0x36>
  {
    return COMPONENT_ERROR;
 800b598:	2301      	movs	r3, #1
 800b59a:	e00c      	b.n	800b5b6 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  /* Output data rate selection - power down */
  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN ) == MEMS_ERROR )
 800b59c:	2100      	movs	r1, #0
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	f7fd ffad 	bl	80094fe <LSM6DSL_ACC_GYRO_W_ODR_G>
 800b5a4:	4603      	mov	r3, r0
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d101      	bne.n	800b5ae <LSM6DSL_G_Sensor_Disable+0x48>
  {
    return COMPONENT_ERROR;
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	e003      	b.n	800b5b6 <LSM6DSL_G_Sensor_Disable+0x50>
  }

  handle->isEnabled = 0;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	719a      	strb	r2, [r3, #6]

  return COMPONENT_OK;
 800b5b4:	2300      	movs	r3, #0
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	3710      	adds	r7, #16
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bd80      	pop	{r7, pc}

0800b5be <LSM6DSL_G_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800b5be:	b580      	push	{r7, lr}
 800b5c0:	b082      	sub	sp, #8
 800b5c2:	af00      	add	r7, sp, #0
 800b5c4:	6078      	str	r0, [r7, #4]
 800b5c6:	6039      	str	r1, [r7, #0]

  return LSM6DSL_Get_WhoAmI(handle, who_am_i);
 800b5c8:	6839      	ldr	r1, [r7, #0]
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f000 fafd 	bl	800bbca <LSM6DSL_Get_WhoAmI>
 800b5d0:	4603      	mov	r3, r0
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3708      	adds	r7, #8
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}

0800b5da <LSM6DSL_G_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800b5da:	b580      	push	{r7, lr}
 800b5dc:	b082      	sub	sp, #8
 800b5de:	af00      	add	r7, sp, #0
 800b5e0:	6078      	str	r0, [r7, #4]

  return LSM6DSL_Check_WhoAmI(handle);
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f000 fb04 	bl	800bbf0 <LSM6DSL_Check_WhoAmI>
 800b5e8:	4603      	mov	r3, r0
}
 800b5ea:	4618      	mov	r0, r3
 800b5ec:	3708      	adds	r7, #8
 800b5ee:	46bd      	mov	sp, r7
 800b5f0:	bd80      	pop	{r7, pc}

0800b5f2 <LSM6DSL_G_Get_Axes>:
 * @param angular_velocity pointer where the values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes( DrvContextTypeDef *handle, SensorAxes_t *angular_velocity )
{
 800b5f2:	b580      	push	{r7, lr}
 800b5f4:	b086      	sub	sp, #24
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
 800b5fa:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];
  float   sensitivity = 0;
 800b5fc:	f04f 0300 	mov.w	r3, #0
 800b600:	60fb      	str	r3, [r7, #12]

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800b602:	f107 0310 	add.w	r3, r7, #16
 800b606:	4619      	mov	r1, r3
 800b608:	6878      	ldr	r0, [r7, #4]
 800b60a:	f000 fd37 	bl	800c07c <LSM6DSL_G_Get_Axes_Raw>
 800b60e:	4603      	mov	r3, r0
 800b610:	2b01      	cmp	r3, #1
 800b612:	d101      	bne.n	800b618 <LSM6DSL_G_Get_Axes+0x26>
  {
    return COMPONENT_ERROR;
 800b614:	2301      	movs	r3, #1
 800b616:	e03b      	b.n	800b690 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800b618:	f107 030c 	add.w	r3, r7, #12
 800b61c:	4619      	mov	r1, r3
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f000 f85c 	bl	800b6dc <LSM6DSL_G_Get_Sensitivity>
 800b624:	4603      	mov	r3, r0
 800b626:	2b01      	cmp	r3, #1
 800b628:	d101      	bne.n	800b62e <LSM6DSL_G_Get_Axes+0x3c>
  {
    return COMPONENT_ERROR;
 800b62a:	2301      	movs	r3, #1
 800b62c:	e030      	b.n	800b690 <LSM6DSL_G_Get_Axes+0x9e>
  }

  /* Calculate the data. */
  angular_velocity->AXIS_X = ( int32_t )( dataRaw[0] * sensitivity );
 800b62e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b632:	ee07 3a90 	vmov	s15, r3
 800b636:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b63a:	edd7 7a03 	vldr	s15, [r7, #12]
 800b63e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b642:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b646:	ee17 2a90 	vmov	r2, s15
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	601a      	str	r2, [r3, #0]
  angular_velocity->AXIS_Y = ( int32_t )( dataRaw[1] * sensitivity );
 800b64e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b652:	ee07 3a90 	vmov	s15, r3
 800b656:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b65a:	edd7 7a03 	vldr	s15, [r7, #12]
 800b65e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b662:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b666:	ee17 2a90 	vmov	r2, s15
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	605a      	str	r2, [r3, #4]
  angular_velocity->AXIS_Z = ( int32_t )( dataRaw[2] * sensitivity );
 800b66e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800b672:	ee07 3a90 	vmov	s15, r3
 800b676:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b67a:	edd7 7a03 	vldr	s15, [r7, #12]
 800b67e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b682:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b686:	ee17 2a90 	vmov	r2, s15
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	609a      	str	r2, [r3, #8]

  return COMPONENT_OK;
 800b68e:	2300      	movs	r3, #0
}
 800b690:	4618      	mov	r0, r3
 800b692:	3718      	adds	r7, #24
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <LSM6DSL_G_Get_AxesRaw>:
 * @param value pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_AxesRaw( DrvContextTypeDef *handle, SensorAxesRaw_t *value )
{
 800b698:	b580      	push	{r7, lr}
 800b69a:	b084      	sub	sp, #16
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	6039      	str	r1, [r7, #0]

  int16_t dataRaw[3];

  /* Read raw data from LSM6DSL output register. */
  if ( LSM6DSL_G_Get_Axes_Raw( handle, dataRaw ) == COMPONENT_ERROR )
 800b6a2:	f107 0308 	add.w	r3, r7, #8
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 fce7 	bl	800c07c <LSM6DSL_G_Get_Axes_Raw>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d101      	bne.n	800b6b8 <LSM6DSL_G_Get_AxesRaw+0x20>
  {
    return COMPONENT_ERROR;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	e00c      	b.n	800b6d2 <LSM6DSL_G_Get_AxesRaw+0x3a>
  }

  /* Set the raw data. */
  value->AXIS_X = dataRaw[0];
 800b6b8:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	801a      	strh	r2, [r3, #0]
  value->AXIS_Y = dataRaw[1];
 800b6c0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	805a      	strh	r2, [r3, #2]
  value->AXIS_Z = dataRaw[2];
 800b6c8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	809a      	strh	r2, [r3, #4]

  return COMPONENT_OK;
 800b6d0:	2300      	movs	r3, #0
}
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	3710      	adds	r7, #16
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
	...

0800b6dc <LSM6DSL_G_Get_Sensitivity>:
 * @param sensitivity pointer where the sensitivity value is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Sensitivity( DrvContextTypeDef *handle, float *sensitivity )
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b084      	sub	sp, #16
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_125_t fullScale125;
  LSM6DSL_ACC_GYRO_FS_G_t   fullScale;

  /* Read full scale 125 selection from sensor. */
  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fullScale125 ) == MEMS_ERROR )
 800b6e6:	f107 030f 	add.w	r3, r7, #15
 800b6ea:	4619      	mov	r1, r3
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f7fd ff7c 	bl	80095ea <LSM6DSL_ACC_GYRO_R_FS_125>
 800b6f2:	4603      	mov	r3, r0
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d101      	bne.n	800b6fc <LSM6DSL_G_Get_Sensitivity+0x20>
  {
    return COMPONENT_ERROR;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	e047      	b.n	800b78c <LSM6DSL_G_Get_Sensitivity+0xb0>
  }

  if ( fullScale125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 800b6fc:	7bfb      	ldrb	r3, [r7, #15]
 800b6fe:	2b02      	cmp	r3, #2
 800b700:	d103      	bne.n	800b70a <LSM6DSL_G_Get_Sensitivity+0x2e>
  {
    *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_125DPS;
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	4a23      	ldr	r2, [pc, #140]	; (800b794 <LSM6DSL_G_Get_Sensitivity+0xb8>)
 800b706:	601a      	str	r2, [r3, #0]
 800b708:	e03f      	b.n	800b78a <LSM6DSL_G_Get_Sensitivity+0xae>

  else
  {

    /* Read actual full scale selection from sensor. */
    if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fullScale ) == MEMS_ERROR )
 800b70a:	f107 030e 	add.w	r3, r7, #14
 800b70e:	4619      	mov	r1, r3
 800b710:	6878      	ldr	r0, [r7, #4]
 800b712:	f7fd fea5 	bl	8009460 <LSM6DSL_ACC_GYRO_R_FS_G>
 800b716:	4603      	mov	r3, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d101      	bne.n	800b720 <LSM6DSL_G_Get_Sensitivity+0x44>
    {
      return COMPONENT_ERROR;
 800b71c:	2301      	movs	r3, #1
 800b71e:	e035      	b.n	800b78c <LSM6DSL_G_Get_Sensitivity+0xb0>
    }

    /* Store the sensitivity based on actual full scale. */
    switch( fullScale )
 800b720:	7bbb      	ldrb	r3, [r7, #14]
 800b722:	2b0c      	cmp	r3, #12
 800b724:	d82c      	bhi.n	800b780 <LSM6DSL_G_Get_Sensitivity+0xa4>
 800b726:	a201      	add	r2, pc, #4	; (adr r2, 800b72c <LSM6DSL_G_Get_Sensitivity+0x50>)
 800b728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b72c:	0800b761 	.word	0x0800b761
 800b730:	0800b781 	.word	0x0800b781
 800b734:	0800b781 	.word	0x0800b781
 800b738:	0800b781 	.word	0x0800b781
 800b73c:	0800b769 	.word	0x0800b769
 800b740:	0800b781 	.word	0x0800b781
 800b744:	0800b781 	.word	0x0800b781
 800b748:	0800b781 	.word	0x0800b781
 800b74c:	0800b771 	.word	0x0800b771
 800b750:	0800b781 	.word	0x0800b781
 800b754:	0800b781 	.word	0x0800b781
 800b758:	0800b781 	.word	0x0800b781
 800b75c:	0800b779 	.word	0x0800b779
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_245DPS;
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	4a0d      	ldr	r2, [pc, #52]	; (800b798 <LSM6DSL_G_Get_Sensitivity+0xbc>)
 800b764:	601a      	str	r2, [r3, #0]
        break;
 800b766:	e010      	b.n	800b78a <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_500DPS;
 800b768:	683b      	ldr	r3, [r7, #0]
 800b76a:	4a0c      	ldr	r2, [pc, #48]	; (800b79c <LSM6DSL_G_Get_Sensitivity+0xc0>)
 800b76c:	601a      	str	r2, [r3, #0]
        break;
 800b76e:	e00c      	b.n	800b78a <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_1000DPS;
 800b770:	683b      	ldr	r3, [r7, #0]
 800b772:	4a0b      	ldr	r2, [pc, #44]	; (800b7a0 <LSM6DSL_G_Get_Sensitivity+0xc4>)
 800b774:	601a      	str	r2, [r3, #0]
        break;
 800b776:	e008      	b.n	800b78a <LSM6DSL_G_Get_Sensitivity+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *sensitivity = ( float )LSM6DSL_GYRO_SENSITIVITY_FOR_FS_2000DPS;
 800b778:	683b      	ldr	r3, [r7, #0]
 800b77a:	4a0a      	ldr	r2, [pc, #40]	; (800b7a4 <LSM6DSL_G_Get_Sensitivity+0xc8>)
 800b77c:	601a      	str	r2, [r3, #0]
        break;
 800b77e:	e004      	b.n	800b78a <LSM6DSL_G_Get_Sensitivity+0xae>
      default:
        *sensitivity = -1.0f;
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	4a09      	ldr	r2, [pc, #36]	; (800b7a8 <LSM6DSL_G_Get_Sensitivity+0xcc>)
 800b784:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800b786:	2301      	movs	r3, #1
 800b788:	e000      	b.n	800b78c <LSM6DSL_G_Get_Sensitivity+0xb0>
    }
  }

  return COMPONENT_OK;
 800b78a:	2300      	movs	r3, #0
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	3710      	adds	r7, #16
 800b790:	46bd      	mov	sp, r7
 800b792:	bd80      	pop	{r7, pc}
 800b794:	408c0000 	.word	0x408c0000
 800b798:	410c0000 	.word	0x410c0000
 800b79c:	418c0000 	.word	0x418c0000
 800b7a0:	420c0000 	.word	0x420c0000
 800b7a4:	428c0000 	.word	0x428c0000
 800b7a8:	bf800000 	.word	0xbf800000

0800b7ac <LSM6DSL_G_Get_ODR>:
 * @param odr pointer where the output data rate is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_ODR( DrvContextTypeDef *handle, float *odr )
{
 800b7ac:	b580      	push	{r7, lr}
 800b7ae:	b084      	sub	sp, #16
 800b7b0:	af00      	add	r7, sp, #0
 800b7b2:	6078      	str	r0, [r7, #4]
 800b7b4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_ODR_G_t odr_low_level;

  if ( LSM6DSL_ACC_GYRO_R_ODR_G( (void *)handle, &odr_low_level ) == MEMS_ERROR )
 800b7b6:	f107 030f 	add.w	r3, r7, #15
 800b7ba:	4619      	mov	r1, r3
 800b7bc:	6878      	ldr	r0, [r7, #4]
 800b7be:	f7fd fecb 	bl	8009558 <LSM6DSL_ACC_GYRO_R_ODR_G>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d101      	bne.n	800b7cc <LSM6DSL_G_Get_ODR+0x20>
  {
    return COMPONENT_ERROR;
 800b7c8:	2301      	movs	r3, #1
 800b7ca:	e05c      	b.n	800b886 <LSM6DSL_G_Get_ODR+0xda>
  }

  switch( odr_low_level )
 800b7cc:	7bfb      	ldrb	r3, [r7, #15]
 800b7ce:	2ba0      	cmp	r3, #160	; 0xa0
 800b7d0:	d04f      	beq.n	800b872 <LSM6DSL_G_Get_ODR+0xc6>
 800b7d2:	2ba0      	cmp	r3, #160	; 0xa0
 800b7d4:	dc51      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b7d6:	2b90      	cmp	r3, #144	; 0x90
 800b7d8:	d047      	beq.n	800b86a <LSM6DSL_G_Get_ODR+0xbe>
 800b7da:	2b90      	cmp	r3, #144	; 0x90
 800b7dc:	dc4d      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b7de:	2b80      	cmp	r3, #128	; 0x80
 800b7e0:	d03f      	beq.n	800b862 <LSM6DSL_G_Get_ODR+0xb6>
 800b7e2:	2b80      	cmp	r3, #128	; 0x80
 800b7e4:	dc49      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b7e6:	2b70      	cmp	r3, #112	; 0x70
 800b7e8:	d037      	beq.n	800b85a <LSM6DSL_G_Get_ODR+0xae>
 800b7ea:	2b70      	cmp	r3, #112	; 0x70
 800b7ec:	dc45      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b7ee:	2b60      	cmp	r3, #96	; 0x60
 800b7f0:	d02f      	beq.n	800b852 <LSM6DSL_G_Get_ODR+0xa6>
 800b7f2:	2b60      	cmp	r3, #96	; 0x60
 800b7f4:	dc41      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b7f6:	2b50      	cmp	r3, #80	; 0x50
 800b7f8:	d027      	beq.n	800b84a <LSM6DSL_G_Get_ODR+0x9e>
 800b7fa:	2b50      	cmp	r3, #80	; 0x50
 800b7fc:	dc3d      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b7fe:	2b40      	cmp	r3, #64	; 0x40
 800b800:	d01f      	beq.n	800b842 <LSM6DSL_G_Get_ODR+0x96>
 800b802:	2b40      	cmp	r3, #64	; 0x40
 800b804:	dc39      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b806:	2b30      	cmp	r3, #48	; 0x30
 800b808:	d017      	beq.n	800b83a <LSM6DSL_G_Get_ODR+0x8e>
 800b80a:	2b30      	cmp	r3, #48	; 0x30
 800b80c:	dc35      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b80e:	2b20      	cmp	r3, #32
 800b810:	d00f      	beq.n	800b832 <LSM6DSL_G_Get_ODR+0x86>
 800b812:	2b20      	cmp	r3, #32
 800b814:	dc31      	bgt.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
 800b816:	2b00      	cmp	r3, #0
 800b818:	d002      	beq.n	800b820 <LSM6DSL_G_Get_ODR+0x74>
 800b81a:	2b10      	cmp	r3, #16
 800b81c:	d005      	beq.n	800b82a <LSM6DSL_G_Get_ODR+0x7e>
 800b81e:	e02c      	b.n	800b87a <LSM6DSL_G_Get_ODR+0xce>
  {
    case LSM6DSL_ACC_GYRO_ODR_G_POWER_DOWN:
      *odr =    0.0f;
 800b820:	683b      	ldr	r3, [r7, #0]
 800b822:	f04f 0200 	mov.w	r2, #0
 800b826:	601a      	str	r2, [r3, #0]
      break;
 800b828:	e02c      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_13Hz:
      *odr =   13.0f;
 800b82a:	683b      	ldr	r3, [r7, #0]
 800b82c:	4a18      	ldr	r2, [pc, #96]	; (800b890 <LSM6DSL_G_Get_ODR+0xe4>)
 800b82e:	601a      	str	r2, [r3, #0]
      break;
 800b830:	e028      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_26Hz:
      *odr =   26.0f;
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	4a17      	ldr	r2, [pc, #92]	; (800b894 <LSM6DSL_G_Get_ODR+0xe8>)
 800b836:	601a      	str	r2, [r3, #0]
      break;
 800b838:	e024      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_52Hz:
      *odr =   52.0f;
 800b83a:	683b      	ldr	r3, [r7, #0]
 800b83c:	4a16      	ldr	r2, [pc, #88]	; (800b898 <LSM6DSL_G_Get_ODR+0xec>)
 800b83e:	601a      	str	r2, [r3, #0]
      break;
 800b840:	e020      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_104Hz:
      *odr =  104.0f;
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	4a15      	ldr	r2, [pc, #84]	; (800b89c <LSM6DSL_G_Get_ODR+0xf0>)
 800b846:	601a      	str	r2, [r3, #0]
      break;
 800b848:	e01c      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_208Hz:
      *odr =  208.0f;
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	4a14      	ldr	r2, [pc, #80]	; (800b8a0 <LSM6DSL_G_Get_ODR+0xf4>)
 800b84e:	601a      	str	r2, [r3, #0]
      break;
 800b850:	e018      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_416Hz:
      *odr =  416.0f;
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	4a13      	ldr	r2, [pc, #76]	; (800b8a4 <LSM6DSL_G_Get_ODR+0xf8>)
 800b856:	601a      	str	r2, [r3, #0]
      break;
 800b858:	e014      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_833Hz:
      *odr =  833.0f;
 800b85a:	683b      	ldr	r3, [r7, #0]
 800b85c:	4a12      	ldr	r2, [pc, #72]	; (800b8a8 <LSM6DSL_G_Get_ODR+0xfc>)
 800b85e:	601a      	str	r2, [r3, #0]
      break;
 800b860:	e010      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_1660Hz:
      *odr = 1660.0f;
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	4a11      	ldr	r2, [pc, #68]	; (800b8ac <LSM6DSL_G_Get_ODR+0x100>)
 800b866:	601a      	str	r2, [r3, #0]
      break;
 800b868:	e00c      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_3330Hz:
      *odr = 3330.0f;
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	4a10      	ldr	r2, [pc, #64]	; (800b8b0 <LSM6DSL_G_Get_ODR+0x104>)
 800b86e:	601a      	str	r2, [r3, #0]
      break;
 800b870:	e008      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    case LSM6DSL_ACC_GYRO_ODR_G_6660Hz:
      *odr = 6660.0f;
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	4a0f      	ldr	r2, [pc, #60]	; (800b8b4 <LSM6DSL_G_Get_ODR+0x108>)
 800b876:	601a      	str	r2, [r3, #0]
      break;
 800b878:	e004      	b.n	800b884 <LSM6DSL_G_Get_ODR+0xd8>
    default:
      *odr =   -1.0f;
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	4a0e      	ldr	r2, [pc, #56]	; (800b8b8 <LSM6DSL_G_Get_ODR+0x10c>)
 800b87e:	601a      	str	r2, [r3, #0]
      return COMPONENT_ERROR;
 800b880:	2301      	movs	r3, #1
 800b882:	e000      	b.n	800b886 <LSM6DSL_G_Get_ODR+0xda>
  }

  return COMPONENT_OK;
 800b884:	2300      	movs	r3, #0
}
 800b886:	4618      	mov	r0, r3
 800b888:	3710      	adds	r7, #16
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}
 800b88e:	bf00      	nop
 800b890:	41500000 	.word	0x41500000
 800b894:	41d00000 	.word	0x41d00000
 800b898:	42500000 	.word	0x42500000
 800b89c:	42d00000 	.word	0x42d00000
 800b8a0:	43500000 	.word	0x43500000
 800b8a4:	43d00000 	.word	0x43d00000
 800b8a8:	44504000 	.word	0x44504000
 800b8ac:	44cf8000 	.word	0x44cf8000
 800b8b0:	45502000 	.word	0x45502000
 800b8b4:	45d02000 	.word	0x45d02000
 800b8b8:	bf800000 	.word	0xbf800000

0800b8bc <LSM6DSL_G_Set_ODR>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b082      	sub	sp, #8
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	70fb      	strb	r3, [r7, #3]

  if(handle->isEnabled == 1)
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	799b      	ldrb	r3, [r3, #6]
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d109      	bne.n	800b8e4 <LSM6DSL_G_Set_ODR+0x28>
  {
    if(LSM6DSL_G_Set_ODR_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800b8d0:	78fb      	ldrb	r3, [r7, #3]
 800b8d2:	4619      	mov	r1, r3
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f000 fc13 	bl	800c100 <LSM6DSL_G_Set_ODR_When_Enabled>
 800b8da:	4603      	mov	r3, r0
 800b8dc:	2b01      	cmp	r3, #1
 800b8de:	d10b      	bne.n	800b8f8 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	e00a      	b.n	800b8fa <LSM6DSL_G_Set_ODR+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800b8e4:	78fb      	ldrb	r3, [r7, #3]
 800b8e6:	4619      	mov	r1, r3
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	f000 fc3f 	bl	800c16c <LSM6DSL_G_Set_ODR_When_Disabled>
 800b8ee:	4603      	mov	r3, r0
 800b8f0:	2b01      	cmp	r3, #1
 800b8f2:	d101      	bne.n	800b8f8 <LSM6DSL_G_Set_ODR+0x3c>
    {
      return COMPONENT_ERROR;
 800b8f4:	2301      	movs	r3, #1
 800b8f6:	e000      	b.n	800b8fa <LSM6DSL_G_Set_ODR+0x3e>
    }
  }

  return COMPONENT_OK;
 800b8f8:	2300      	movs	r3, #0
}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3708      	adds	r7, #8
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}

0800b902 <LSM6DSL_G_Set_ODR_Value>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800b902:	b580      	push	{r7, lr}
 800b904:	b082      	sub	sp, #8
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
 800b90a:	ed87 0a00 	vstr	s0, [r7]

  if(handle->isEnabled == 1)
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	799b      	ldrb	r3, [r3, #6]
 800b912:	2b01      	cmp	r3, #1
 800b914:	d109      	bne.n	800b92a <LSM6DSL_G_Set_ODR_Value+0x28>
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Enabled(handle, odr) == COMPONENT_ERROR)
 800b916:	ed97 0a00 	vldr	s0, [r7]
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 fc68 	bl	800c1f0 <LSM6DSL_G_Set_ODR_Value_When_Enabled>
 800b920:	4603      	mov	r3, r0
 800b922:	2b01      	cmp	r3, #1
 800b924:	d10b      	bne.n	800b93e <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800b926:	2301      	movs	r3, #1
 800b928:	e00a      	b.n	800b940 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }
  else
  {
    if(LSM6DSL_G_Set_ODR_Value_When_Disabled(handle, odr) == COMPONENT_ERROR)
 800b92a:	ed97 0a00 	vldr	s0, [r7]
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f000 fce6 	bl	800c300 <LSM6DSL_G_Set_ODR_Value_When_Disabled>
 800b934:	4603      	mov	r3, r0
 800b936:	2b01      	cmp	r3, #1
 800b938:	d101      	bne.n	800b93e <LSM6DSL_G_Set_ODR_Value+0x3c>
    {
      return COMPONENT_ERROR;
 800b93a:	2301      	movs	r3, #1
 800b93c:	e000      	b.n	800b940 <LSM6DSL_G_Set_ODR_Value+0x3e>
    }
  }

  return COMPONENT_OK;
 800b93e:	2300      	movs	r3, #0
}
 800b940:	4618      	mov	r0, r3
 800b942:	3708      	adds	r7, #8
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <LSM6DSL_G_Get_FS>:
 * @param fullScale pointer where the full scale is written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_FS( DrvContextTypeDef *handle, float *fullScale )
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b084      	sub	sp, #16
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
 800b950:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FS_G_t fs_low_level;
  LSM6DSL_ACC_GYRO_FS_125_t fs_125;

  if ( LSM6DSL_ACC_GYRO_R_FS_125( (void *)handle, &fs_125 ) == MEMS_ERROR )
 800b952:	f107 030e 	add.w	r3, r7, #14
 800b956:	4619      	mov	r1, r3
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f7fd fe46 	bl	80095ea <LSM6DSL_ACC_GYRO_R_FS_125>
 800b95e:	4603      	mov	r3, r0
 800b960:	2b00      	cmp	r3, #0
 800b962:	d101      	bne.n	800b968 <LSM6DSL_G_Get_FS+0x20>
  {
    return COMPONENT_ERROR;
 800b964:	2301      	movs	r3, #1
 800b966:	e047      	b.n	800b9f8 <LSM6DSL_G_Get_FS+0xb0>
  }
  if ( LSM6DSL_ACC_GYRO_R_FS_G( (void *)handle, &fs_low_level ) == MEMS_ERROR )
 800b968:	f107 030f 	add.w	r3, r7, #15
 800b96c:	4619      	mov	r1, r3
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f7fd fd76 	bl	8009460 <LSM6DSL_ACC_GYRO_R_FS_G>
 800b974:	4603      	mov	r3, r0
 800b976:	2b00      	cmp	r3, #0
 800b978:	d101      	bne.n	800b97e <LSM6DSL_G_Get_FS+0x36>
  {
    return COMPONENT_ERROR;
 800b97a:	2301      	movs	r3, #1
 800b97c:	e03c      	b.n	800b9f8 <LSM6DSL_G_Get_FS+0xb0>
  }

  if ( fs_125 == LSM6DSL_ACC_GYRO_FS_125_ENABLED )
 800b97e:	7bbb      	ldrb	r3, [r7, #14]
 800b980:	2b02      	cmp	r3, #2
 800b982:	d103      	bne.n	800b98c <LSM6DSL_G_Get_FS+0x44>
  {
    *fullScale = 125.0f;
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	4a1e      	ldr	r2, [pc, #120]	; (800ba00 <LSM6DSL_G_Get_FS+0xb8>)
 800b988:	601a      	str	r2, [r3, #0]
 800b98a:	e034      	b.n	800b9f6 <LSM6DSL_G_Get_FS+0xae>
  }

  else
  {
    switch( fs_low_level )
 800b98c:	7bfb      	ldrb	r3, [r7, #15]
 800b98e:	2b0c      	cmp	r3, #12
 800b990:	d82c      	bhi.n	800b9ec <LSM6DSL_G_Get_FS+0xa4>
 800b992:	a201      	add	r2, pc, #4	; (adr r2, 800b998 <LSM6DSL_G_Get_FS+0x50>)
 800b994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b998:	0800b9cd 	.word	0x0800b9cd
 800b99c:	0800b9ed 	.word	0x0800b9ed
 800b9a0:	0800b9ed 	.word	0x0800b9ed
 800b9a4:	0800b9ed 	.word	0x0800b9ed
 800b9a8:	0800b9d5 	.word	0x0800b9d5
 800b9ac:	0800b9ed 	.word	0x0800b9ed
 800b9b0:	0800b9ed 	.word	0x0800b9ed
 800b9b4:	0800b9ed 	.word	0x0800b9ed
 800b9b8:	0800b9dd 	.word	0x0800b9dd
 800b9bc:	0800b9ed 	.word	0x0800b9ed
 800b9c0:	0800b9ed 	.word	0x0800b9ed
 800b9c4:	0800b9ed 	.word	0x0800b9ed
 800b9c8:	0800b9e5 	.word	0x0800b9e5
    {
      case LSM6DSL_ACC_GYRO_FS_G_245dps:
        *fullScale =  245.0f;
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	4a0d      	ldr	r2, [pc, #52]	; (800ba04 <LSM6DSL_G_Get_FS+0xbc>)
 800b9d0:	601a      	str	r2, [r3, #0]
        break;
 800b9d2:	e010      	b.n	800b9f6 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_500dps:
        *fullScale =  500.0f;
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	4a0c      	ldr	r2, [pc, #48]	; (800ba08 <LSM6DSL_G_Get_FS+0xc0>)
 800b9d8:	601a      	str	r2, [r3, #0]
        break;
 800b9da:	e00c      	b.n	800b9f6 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_1000dps:
        *fullScale = 1000.0f;
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	4a0b      	ldr	r2, [pc, #44]	; (800ba0c <LSM6DSL_G_Get_FS+0xc4>)
 800b9e0:	601a      	str	r2, [r3, #0]
        break;
 800b9e2:	e008      	b.n	800b9f6 <LSM6DSL_G_Get_FS+0xae>
      case LSM6DSL_ACC_GYRO_FS_G_2000dps:
        *fullScale = 2000.0f;
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	4a0a      	ldr	r2, [pc, #40]	; (800ba10 <LSM6DSL_G_Get_FS+0xc8>)
 800b9e8:	601a      	str	r2, [r3, #0]
        break;
 800b9ea:	e004      	b.n	800b9f6 <LSM6DSL_G_Get_FS+0xae>
      default:
        *fullScale =   -1.0f;
 800b9ec:	683b      	ldr	r3, [r7, #0]
 800b9ee:	4a09      	ldr	r2, [pc, #36]	; (800ba14 <LSM6DSL_G_Get_FS+0xcc>)
 800b9f0:	601a      	str	r2, [r3, #0]
        return COMPONENT_ERROR;
 800b9f2:	2301      	movs	r3, #1
 800b9f4:	e000      	b.n	800b9f8 <LSM6DSL_G_Get_FS+0xb0>
    }
  }

  return COMPONENT_OK;
 800b9f6:	2300      	movs	r3, #0
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	3710      	adds	r7, #16
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	bd80      	pop	{r7, pc}
 800ba00:	42fa0000 	.word	0x42fa0000
 800ba04:	43750000 	.word	0x43750000
 800ba08:	43fa0000 	.word	0x43fa0000
 800ba0c:	447a0000 	.word	0x447a0000
 800ba10:	44fa0000 	.word	0x44fa0000
 800ba14:	bf800000 	.word	0xbf800000

0800ba18 <LSM6DSL_G_Set_FS>:
 * @param fullScale the functional full scale to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS( DrvContextTypeDef *handle, SensorFs_t fullScale )
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b084      	sub	sp, #16
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
 800ba20:	460b      	mov	r3, r1
 800ba22:	70fb      	strb	r3, [r7, #3]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  switch( fullScale )
 800ba24:	78fb      	ldrb	r3, [r7, #3]
 800ba26:	2b04      	cmp	r3, #4
 800ba28:	d00c      	beq.n	800ba44 <LSM6DSL_G_Set_FS+0x2c>
 800ba2a:	2b04      	cmp	r3, #4
 800ba2c:	dc0d      	bgt.n	800ba4a <LSM6DSL_G_Set_FS+0x32>
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d002      	beq.n	800ba38 <LSM6DSL_G_Set_FS+0x20>
 800ba32:	2b02      	cmp	r3, #2
 800ba34:	d003      	beq.n	800ba3e <LSM6DSL_G_Set_FS+0x26>
 800ba36:	e008      	b.n	800ba4a <LSM6DSL_G_Set_FS+0x32>
  {
    case FS_LOW:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_245dps;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	73fb      	strb	r3, [r7, #15]
      break;
 800ba3c:	e007      	b.n	800ba4e <LSM6DSL_G_Set_FS+0x36>
    case FS_MID:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_500dps;
 800ba3e:	2304      	movs	r3, #4
 800ba40:	73fb      	strb	r3, [r7, #15]
      break;
 800ba42:	e004      	b.n	800ba4e <LSM6DSL_G_Set_FS+0x36>
    case FS_HIGH:
      new_fs = LSM6DSL_ACC_GYRO_FS_G_2000dps;
 800ba44:	230c      	movs	r3, #12
 800ba46:	73fb      	strb	r3, [r7, #15]
      break;
 800ba48:	e001      	b.n	800ba4e <LSM6DSL_G_Set_FS+0x36>
    default:
      return COMPONENT_ERROR;
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	e00a      	b.n	800ba64 <LSM6DSL_G_Set_FS+0x4c>
  }

  if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800ba4e:	7bfb      	ldrb	r3, [r7, #15]
 800ba50:	4619      	mov	r1, r3
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f7fd fcd7 	bl	8009406 <LSM6DSL_ACC_GYRO_W_FS_G>
 800ba58:	4603      	mov	r3, r0
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d101      	bne.n	800ba62 <LSM6DSL_G_Set_FS+0x4a>
  {
    return COMPONENT_ERROR;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	e000      	b.n	800ba64 <LSM6DSL_G_Set_FS+0x4c>
  }

  return COMPONENT_OK;
 800ba62:	2300      	movs	r3, #0
}
 800ba64:	4618      	mov	r0, r3
 800ba66:	3710      	adds	r7, #16
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}

0800ba6c <LSM6DSL_G_Set_FS_Value>:
 * @param fullScale the full scale value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_FS_Value( DrvContextTypeDef *handle, float fullScale )
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b084      	sub	sp, #16
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
 800ba74:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_FS_G_t new_fs;

  if ( fullScale <= 125.0f )
 800ba78:	edd7 7a00 	vldr	s15, [r7]
 800ba7c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800bb14 <LSM6DSL_G_Set_FS_Value+0xa8>
 800ba80:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ba84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ba88:	d808      	bhi.n	800ba9c <LSM6DSL_G_Set_FS_Value+0x30>
  {
    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_ENABLED ) == MEMS_ERROR )
 800ba8a:	2102      	movs	r1, #2
 800ba8c:	6878      	ldr	r0, [r7, #4]
 800ba8e:	f7fd fd7f 	bl	8009590 <LSM6DSL_ACC_GYRO_W_FS_125>
 800ba92:	4603      	mov	r3, r0
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	d137      	bne.n	800bb08 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	e036      	b.n	800bb0a <LSM6DSL_G_Set_FS_Value+0x9e>
  }

  else
  {
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
             : ( fullScale <=  500.0f ) ? LSM6DSL_ACC_GYRO_FS_G_500dps
 800ba9c:	edd7 7a00 	vldr	s15, [r7]
 800baa0:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800bb18 <LSM6DSL_G_Set_FS_Value+0xac>
 800baa4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800baa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baac:	d801      	bhi.n	800bab2 <LSM6DSL_G_Set_FS_Value+0x46>
 800baae:	2300      	movs	r3, #0
 800bab0:	e016      	b.n	800bae0 <LSM6DSL_G_Set_FS_Value+0x74>
 800bab2:	edd7 7a00 	vldr	s15, [r7]
 800bab6:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800bb1c <LSM6DSL_G_Set_FS_Value+0xb0>
 800baba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800babe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bac2:	d801      	bhi.n	800bac8 <LSM6DSL_G_Set_FS_Value+0x5c>
 800bac4:	2304      	movs	r3, #4
 800bac6:	e00b      	b.n	800bae0 <LSM6DSL_G_Set_FS_Value+0x74>
 800bac8:	edd7 7a00 	vldr	s15, [r7]
 800bacc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800bb20 <LSM6DSL_G_Set_FS_Value+0xb4>
 800bad0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bad8:	d801      	bhi.n	800bade <LSM6DSL_G_Set_FS_Value+0x72>
 800bada:	2308      	movs	r3, #8
 800badc:	e000      	b.n	800bae0 <LSM6DSL_G_Set_FS_Value+0x74>
 800bade:	230c      	movs	r3, #12
    new_fs = ( fullScale <=  245.0f ) ? LSM6DSL_ACC_GYRO_FS_G_245dps
 800bae0:	73fb      	strb	r3, [r7, #15]
             : ( fullScale <= 1000.0f ) ? LSM6DSL_ACC_GYRO_FS_G_1000dps
             :                            LSM6DSL_ACC_GYRO_FS_G_2000dps;

    if ( LSM6DSL_ACC_GYRO_W_FS_125( (void *)handle, LSM6DSL_ACC_GYRO_FS_125_DISABLED ) == MEMS_ERROR )
 800bae2:	2100      	movs	r1, #0
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	f7fd fd53 	bl	8009590 <LSM6DSL_ACC_GYRO_W_FS_125>
 800baea:	4603      	mov	r3, r0
 800baec:	2b00      	cmp	r3, #0
 800baee:	d101      	bne.n	800baf4 <LSM6DSL_G_Set_FS_Value+0x88>
    {
      return COMPONENT_ERROR;
 800baf0:	2301      	movs	r3, #1
 800baf2:	e00a      	b.n	800bb0a <LSM6DSL_G_Set_FS_Value+0x9e>
    }
    if ( LSM6DSL_ACC_GYRO_W_FS_G( (void *)handle, new_fs ) == MEMS_ERROR )
 800baf4:	7bfb      	ldrb	r3, [r7, #15]
 800baf6:	4619      	mov	r1, r3
 800baf8:	6878      	ldr	r0, [r7, #4]
 800bafa:	f7fd fc84 	bl	8009406 <LSM6DSL_ACC_GYRO_W_FS_G>
 800bafe:	4603      	mov	r3, r0
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d101      	bne.n	800bb08 <LSM6DSL_G_Set_FS_Value+0x9c>
    {
      return COMPONENT_ERROR;
 800bb04:	2301      	movs	r3, #1
 800bb06:	e000      	b.n	800bb0a <LSM6DSL_G_Set_FS_Value+0x9e>
    }
  }

  return COMPONENT_OK;
 800bb08:	2300      	movs	r3, #0
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3710      	adds	r7, #16
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	bd80      	pop	{r7, pc}
 800bb12:	bf00      	nop
 800bb14:	42fa0000 	.word	0x42fa0000
 800bb18:	43750000 	.word	0x43750000
 800bb1c:	43fa0000 	.word	0x43fa0000
 800bb20:	447a0000 	.word	0x447a0000

0800bb24 <LSM6DSL_G_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	60f8      	str	r0, [r7, #12]
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	607a      	str	r2, [r7, #4]
 800bb30:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_Read_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800bb32:	7afb      	ldrb	r3, [r7, #11]
 800bb34:	687a      	ldr	r2, [r7, #4]
 800bb36:	4619      	mov	r1, r3
 800bb38:	68f8      	ldr	r0, [r7, #12]
 800bb3a:	f000 f876 	bl	800bc2a <LSM6DSL_Read_Reg>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	2b01      	cmp	r3, #1
 800bb42:	d101      	bne.n	800bb48 <LSM6DSL_G_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800bb44:	2301      	movs	r3, #1
 800bb46:	e000      	b.n	800bb4a <LSM6DSL_G_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800bb48:	2300      	movs	r3, #0
}
 800bb4a:	4618      	mov	r0, r3
 800bb4c:	3710      	adds	r7, #16
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	bd80      	pop	{r7, pc}

0800bb52 <LSM6DSL_G_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800bb52:	b580      	push	{r7, lr}
 800bb54:	b082      	sub	sp, #8
 800bb56:	af00      	add	r7, sp, #0
 800bb58:	6078      	str	r0, [r7, #4]
 800bb5a:	460b      	mov	r3, r1
 800bb5c:	70fb      	strb	r3, [r7, #3]
 800bb5e:	4613      	mov	r3, r2
 800bb60:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_Write_Reg( handle, reg, data ) == COMPONENT_ERROR )
 800bb62:	78ba      	ldrb	r2, [r7, #2]
 800bb64:	78fb      	ldrb	r3, [r7, #3]
 800bb66:	4619      	mov	r1, r3
 800bb68:	6878      	ldr	r0, [r7, #4]
 800bb6a:	f000 f875 	bl	800bc58 <LSM6DSL_Write_Reg>
 800bb6e:	4603      	mov	r3, r0
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d101      	bne.n	800bb78 <LSM6DSL_G_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800bb74:	2301      	movs	r3, #1
 800bb76:	e000      	b.n	800bb7a <LSM6DSL_G_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800bb78:	2300      	movs	r3, #0
}
 800bb7a:	4618      	mov	r0, r3
 800bb7c:	3708      	adds	r7, #8
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}

0800bb82 <LSM6DSL_G_Get_DRDY_Status>:
 * @param status the data ready status
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_DRDY_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800bb82:	b580      	push	{r7, lr}
 800bb84:	b084      	sub	sp, #16
 800bb86:	af00      	add	r7, sp, #0
 800bb88:	6078      	str	r0, [r7, #4]
 800bb8a:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_GDA_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_GDA( (void *)handle, &status_raw ) == MEMS_ERROR )
 800bb8c:	f107 030f 	add.w	r3, r7, #15
 800bb90:	4619      	mov	r1, r3
 800bb92:	6878      	ldr	r0, [r7, #4]
 800bb94:	f7fe fa6f 	bl	800a076 <LSM6DSL_ACC_GYRO_R_GDA>
 800bb98:	4603      	mov	r3, r0
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d101      	bne.n	800bba2 <LSM6DSL_G_Get_DRDY_Status+0x20>
  {
    return COMPONENT_ERROR;
 800bb9e:	2301      	movs	r3, #1
 800bba0:	e00f      	b.n	800bbc2 <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  switch( status_raw )
 800bba2:	7bfb      	ldrb	r3, [r7, #15]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d005      	beq.n	800bbb4 <LSM6DSL_G_Get_DRDY_Status+0x32>
 800bba8:	2b02      	cmp	r3, #2
 800bbaa:	d107      	bne.n	800bbbc <LSM6DSL_G_Get_DRDY_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_GDA_DATA_AVAIL:
      *status = 1;
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	2201      	movs	r2, #1
 800bbb0:	701a      	strb	r2, [r3, #0]
      break;
 800bbb2:	e005      	b.n	800bbc0 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    case LSM6DSL_ACC_GYRO_GDA_NO_DATA_AVAIL:
      *status = 0;
 800bbb4:	683b      	ldr	r3, [r7, #0]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	701a      	strb	r2, [r3, #0]
      break;
 800bbba:	e001      	b.n	800bbc0 <LSM6DSL_G_Get_DRDY_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	e000      	b.n	800bbc2 <LSM6DSL_G_Get_DRDY_Status+0x40>
  }

  return COMPONENT_OK;
 800bbc0:	2300      	movs	r3, #0
}
 800bbc2:	4618      	mov	r0, r3
 800bbc4:	3710      	adds	r7, #16
 800bbc6:	46bd      	mov	sp, r7
 800bbc8:	bd80      	pop	{r7, pc}

0800bbca <LSM6DSL_Get_WhoAmI>:
 * @param who_am_i pointer to the value of WHO_AM_I register
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Get_WhoAmI( DrvContextTypeDef *handle, uint8_t *who_am_i )
{
 800bbca:	b580      	push	{r7, lr}
 800bbcc:	b082      	sub	sp, #8
 800bbce:	af00      	add	r7, sp, #0
 800bbd0:	6078      	str	r0, [r7, #4]
 800bbd2:	6039      	str	r1, [r7, #0]

  /* Read WHO AM I register */
  if ( LSM6DSL_ACC_GYRO_R_WHO_AM_I( (void *)handle, ( uint8_t* )who_am_i ) == MEMS_ERROR )
 800bbd4:	6839      	ldr	r1, [r7, #0]
 800bbd6:	6878      	ldr	r0, [r7, #4]
 800bbd8:	f7fd fb06 	bl	80091e8 <LSM6DSL_ACC_GYRO_R_WHO_AM_I>
 800bbdc:	4603      	mov	r3, r0
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d101      	bne.n	800bbe6 <LSM6DSL_Get_WhoAmI+0x1c>
  {
    return COMPONENT_ERROR;
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e000      	b.n	800bbe8 <LSM6DSL_Get_WhoAmI+0x1e>
  }

  return COMPONENT_OK;
 800bbe6:	2300      	movs	r3, #0
}
 800bbe8:	4618      	mov	r0, r3
 800bbea:	3708      	adds	r7, #8
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <LSM6DSL_Check_WhoAmI>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Check_WhoAmI( DrvContextTypeDef *handle )
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	b084      	sub	sp, #16
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]

  uint8_t who_am_i = 0x00;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73fb      	strb	r3, [r7, #15]

  if ( LSM6DSL_Get_WhoAmI( handle, &who_am_i ) == COMPONENT_ERROR )
 800bbfc:	f107 030f 	add.w	r3, r7, #15
 800bc00:	4619      	mov	r1, r3
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f7ff ffe1 	bl	800bbca <LSM6DSL_Get_WhoAmI>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d101      	bne.n	800bc12 <LSM6DSL_Check_WhoAmI+0x22>
  {
    return COMPONENT_ERROR;
 800bc0e:	2301      	movs	r3, #1
 800bc10:	e007      	b.n	800bc22 <LSM6DSL_Check_WhoAmI+0x32>
  }
  if ( who_am_i != handle->who_am_i )
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	781a      	ldrb	r2, [r3, #0]
 800bc16:	7bfb      	ldrb	r3, [r7, #15]
 800bc18:	429a      	cmp	r2, r3
 800bc1a:	d001      	beq.n	800bc20 <LSM6DSL_Check_WhoAmI+0x30>
  {
    return COMPONENT_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e000      	b.n	800bc22 <LSM6DSL_Check_WhoAmI+0x32>
  }

  return COMPONENT_OK;
 800bc20:	2300      	movs	r3, #0
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3710      	adds	r7, #16
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <LSM6DSL_Read_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Read_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t *data )
{
 800bc2a:	b580      	push	{r7, lr}
 800bc2c:	b084      	sub	sp, #16
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	60f8      	str	r0, [r7, #12]
 800bc32:	460b      	mov	r3, r1
 800bc34:	607a      	str	r2, [r7, #4]
 800bc36:	72fb      	strb	r3, [r7, #11]

  if ( LSM6DSL_ACC_GYRO_ReadReg( (void *)handle, reg, data, 1 ) == MEMS_ERROR )
 800bc38:	7af9      	ldrb	r1, [r7, #11]
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	687a      	ldr	r2, [r7, #4]
 800bc3e:	68f8      	ldr	r0, [r7, #12]
 800bc40:	f7fd fa9e 	bl	8009180 <LSM6DSL_ACC_GYRO_ReadReg>
 800bc44:	4603      	mov	r3, r0
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d101      	bne.n	800bc4e <LSM6DSL_Read_Reg+0x24>
  {
    return COMPONENT_ERROR;
 800bc4a:	2301      	movs	r3, #1
 800bc4c:	e000      	b.n	800bc50 <LSM6DSL_Read_Reg+0x26>
  }

  return COMPONENT_OK;
 800bc4e:	2300      	movs	r3, #0
}
 800bc50:	4618      	mov	r0, r3
 800bc52:	3710      	adds	r7, #16
 800bc54:	46bd      	mov	sp, r7
 800bc56:	bd80      	pop	{r7, pc}

0800bc58 <LSM6DSL_Write_Reg>:
 * @param data register data
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_Write_Reg( DrvContextTypeDef *handle, uint8_t reg, uint8_t data )
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b082      	sub	sp, #8
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
 800bc60:	460b      	mov	r3, r1
 800bc62:	70fb      	strb	r3, [r7, #3]
 800bc64:	4613      	mov	r3, r2
 800bc66:	70bb      	strb	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_WriteReg( (void *)handle, reg, &data, 1 ) == MEMS_ERROR )
 800bc68:	1cba      	adds	r2, r7, #2
 800bc6a:	78f9      	ldrb	r1, [r7, #3]
 800bc6c:	2301      	movs	r3, #1
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f7fd faa0 	bl	80091b4 <LSM6DSL_ACC_GYRO_WriteReg>
 800bc74:	4603      	mov	r3, r0
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d101      	bne.n	800bc7e <LSM6DSL_Write_Reg+0x26>
  {
    return COMPONENT_ERROR;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	e000      	b.n	800bc80 <LSM6DSL_Write_Reg+0x28>
  }

  return COMPONENT_OK;
 800bc7e:	2300      	movs	r3, #0
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	3708      	adds	r7, #8
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <LSM6DSL_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b082      	sub	sp, #8
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	460b      	mov	r3, r1
 800bc92:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_LIR_t )status )
 800bc94:	78fb      	ldrb	r3, [r7, #3]
 800bc96:	2b01      	cmp	r3, #1
 800bc98:	d901      	bls.n	800bc9e <LSM6DSL_Set_Interrupt_Latch+0x16>
  {
    case LSM6DSL_ACC_GYRO_LIR_DISABLED:
    case LSM6DSL_ACC_GYRO_LIR_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	e00b      	b.n	800bcb6 <LSM6DSL_Set_Interrupt_Latch+0x2e>
      break;
 800bc9e:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_LIR( handle, ( LSM6DSL_ACC_GYRO_LIR_t )status ) == MEMS_ERROR )
 800bca0:	78fb      	ldrb	r3, [r7, #3]
 800bca2:	4619      	mov	r1, r3
 800bca4:	6878      	ldr	r0, [r7, #4]
 800bca6:	f7fe fafc 	bl	800a2a2 <LSM6DSL_ACC_GYRO_W_LIR>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d101      	bne.n	800bcb4 <LSM6DSL_Set_Interrupt_Latch+0x2c>
  {
    return COMPONENT_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e000      	b.n	800bcb6 <LSM6DSL_Set_Interrupt_Latch+0x2e>
  }

  return COMPONENT_OK;
 800bcb4:	2300      	movs	r3, #0
}
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	3708      	adds	r7, #8
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	bd80      	pop	{r7, pc}
	...

0800bcc0 <LSM6DSL_X_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800bcca:	4a1d      	ldr	r2, [pc, #116]	; (800bd40 <LSM6DSL_X_Get_Axes_Raw+0x80>)
 800bccc:	f107 0308 	add.w	r3, r7, #8
 800bcd0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bcd4:	6018      	str	r0, [r3, #0]
 800bcd6:	3304      	adds	r3, #4
 800bcd8:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_XL to LSM6DSL_ACC_GYRO_OUTZ_H_XL. */
  if ( LSM6DSL_ACC_GYRO_GetRawAccData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800bcda:	f107 0308 	add.w	r3, r7, #8
 800bcde:	4619      	mov	r1, r3
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f7fd fb14 	bl	800930e <LSM6DSL_ACC_GYRO_GetRawAccData>
 800bce6:	4603      	mov	r3, r0
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d101      	bne.n	800bcf0 <LSM6DSL_X_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	e023      	b.n	800bd38 <LSM6DSL_X_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800bcf0:	7a7b      	ldrb	r3, [r7, #9]
 800bcf2:	b29b      	uxth	r3, r3
 800bcf4:	021b      	lsls	r3, r3, #8
 800bcf6:	b29a      	uxth	r2, r3
 800bcf8:	7a3b      	ldrb	r3, [r7, #8]
 800bcfa:	b29b      	uxth	r3, r3
 800bcfc:	4413      	add	r3, r2
 800bcfe:	b29b      	uxth	r3, r3
 800bd00:	b21a      	sxth	r2, r3
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800bd06:	7afb      	ldrb	r3, [r7, #11]
 800bd08:	b29b      	uxth	r3, r3
 800bd0a:	021b      	lsls	r3, r3, #8
 800bd0c:	b29a      	uxth	r2, r3
 800bd0e:	7abb      	ldrb	r3, [r7, #10]
 800bd10:	b29b      	uxth	r3, r3
 800bd12:	4413      	add	r3, r2
 800bd14:	b29a      	uxth	r2, r3
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	3302      	adds	r3, #2
 800bd1a:	b212      	sxth	r2, r2
 800bd1c:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800bd1e:	7b7b      	ldrb	r3, [r7, #13]
 800bd20:	b29b      	uxth	r3, r3
 800bd22:	021b      	lsls	r3, r3, #8
 800bd24:	b29a      	uxth	r2, r3
 800bd26:	7b3b      	ldrb	r3, [r7, #12]
 800bd28:	b29b      	uxth	r3, r3
 800bd2a:	4413      	add	r3, r2
 800bd2c:	b29a      	uxth	r2, r3
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	3304      	adds	r3, #4
 800bd32:	b212      	sxth	r2, r2
 800bd34:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800bd36:	2300      	movs	r3, #0
}
 800bd38:	4618      	mov	r0, r3
 800bd3a:	3710      	adds	r7, #16
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}
 800bd40:	08014a6c 	.word	0x08014a6c

0800bd44 <LSM6DSL_X_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  switch( odr )
 800bd50:	78fb      	ldrb	r3, [r7, #3]
 800bd52:	2b04      	cmp	r3, #4
 800bd54:	d81b      	bhi.n	800bd8e <LSM6DSL_X_Set_ODR_When_Enabled+0x4a>
 800bd56:	a201      	add	r2, pc, #4	; (adr r2, 800bd5c <LSM6DSL_X_Set_ODR_When_Enabled+0x18>)
 800bd58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd5c:	0800bd71 	.word	0x0800bd71
 800bd60:	0800bd77 	.word	0x0800bd77
 800bd64:	0800bd7d 	.word	0x0800bd7d
 800bd68:	0800bd83 	.word	0x0800bd83
 800bd6c:	0800bd89 	.word	0x0800bd89
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 800bd70:	2310      	movs	r3, #16
 800bd72:	73fb      	strb	r3, [r7, #15]
      break;
 800bd74:	e00d      	b.n	800bd92 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_13Hz;
 800bd76:	2310      	movs	r3, #16
 800bd78:	73fb      	strb	r3, [r7, #15]
      break;
 800bd7a:	e00a      	b.n	800bd92 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_26Hz;
 800bd7c:	2320      	movs	r3, #32
 800bd7e:	73fb      	strb	r3, [r7, #15]
      break;
 800bd80:	e007      	b.n	800bd92 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_52Hz;
 800bd82:	2330      	movs	r3, #48	; 0x30
 800bd84:	73fb      	strb	r3, [r7, #15]
      break;
 800bd86:	e004      	b.n	800bd92 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_XL_104Hz;
 800bd88:	2340      	movs	r3, #64	; 0x40
 800bd8a:	73fb      	strb	r3, [r7, #15]
      break;
 800bd8c:	e001      	b.n	800bd92 <LSM6DSL_X_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800bd8e:	2301      	movs	r3, #1
 800bd90:	e00a      	b.n	800bda8 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800bd92:	7bfb      	ldrb	r3, [r7, #15]
 800bd94:	4619      	mov	r1, r3
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f7fd faec 	bl	8009374 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d101      	bne.n	800bda6 <LSM6DSL_X_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800bda2:	2301      	movs	r3, #1
 800bda4:	e000      	b.n	800bda8 <LSM6DSL_X_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800bda6:	2300      	movs	r3, #0
}
 800bda8:	4618      	mov	r0, r3
 800bdaa:	3710      	adds	r7, #16
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}

0800bdb0 <LSM6DSL_X_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800bdb0:	b480      	push	{r7}
 800bdb2:	b085      	sub	sp, #20
 800bdb4:	af00      	add	r7, sp, #0
 800bdb6:	6078      	str	r0, [r7, #4]
 800bdb8:	460b      	mov	r3, r1
 800bdba:	70fb      	strb	r3, [r7, #3]
  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	689b      	ldr	r3, [r3, #8]
 800bdc0:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800bdc8:	78fb      	ldrb	r3, [r7, #3]
 800bdca:	2b04      	cmp	r3, #4
 800bdcc:	d820      	bhi.n	800be10 <LSM6DSL_X_Set_ODR_When_Disabled+0x60>
 800bdce:	a201      	add	r2, pc, #4	; (adr r2, 800bdd4 <LSM6DSL_X_Set_ODR_When_Disabled+0x24>)
 800bdd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdd4:	0800bde9 	.word	0x0800bde9
 800bdd8:	0800bdf1 	.word	0x0800bdf1
 800bddc:	0800bdf9 	.word	0x0800bdf9
 800bde0:	0800be01 	.word	0x0800be01
 800bde4:	0800be09 	.word	0x0800be09
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	4a0e      	ldr	r2, [pc, #56]	; (800be24 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 800bdec:	605a      	str	r2, [r3, #4]
      break;
 800bdee:	e011      	b.n	800be14 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	4a0c      	ldr	r2, [pc, #48]	; (800be24 <LSM6DSL_X_Set_ODR_When_Disabled+0x74>)
 800bdf4:	605a      	str	r2, [r3, #4]
      break;
 800bdf6:	e00d      	b.n	800be14 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800bdf8:	68bb      	ldr	r3, [r7, #8]
 800bdfa:	4a0b      	ldr	r2, [pc, #44]	; (800be28 <LSM6DSL_X_Set_ODR_When_Disabled+0x78>)
 800bdfc:	605a      	str	r2, [r3, #4]
      break;
 800bdfe:	e009      	b.n	800be14 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800be00:	68bb      	ldr	r3, [r7, #8]
 800be02:	4a0a      	ldr	r2, [pc, #40]	; (800be2c <LSM6DSL_X_Set_ODR_When_Disabled+0x7c>)
 800be04:	605a      	str	r2, [r3, #4]
      break;
 800be06:	e005      	b.n	800be14 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800be08:	68bb      	ldr	r3, [r7, #8]
 800be0a:	4a09      	ldr	r2, [pc, #36]	; (800be30 <LSM6DSL_X_Set_ODR_When_Disabled+0x80>)
 800be0c:	605a      	str	r2, [r3, #4]
      break;
 800be0e:	e001      	b.n	800be14 <LSM6DSL_X_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800be10:	2301      	movs	r3, #1
 800be12:	e000      	b.n	800be16 <LSM6DSL_X_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 800be14:	2300      	movs	r3, #0
}
 800be16:	4618      	mov	r0, r3
 800be18:	3714      	adds	r7, #20
 800be1a:	46bd      	mov	sp, r7
 800be1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be20:	4770      	bx	lr
 800be22:	bf00      	nop
 800be24:	41500000 	.word	0x41500000
 800be28:	41d00000 	.word	0x41d00000
 800be2c:	42500000 	.word	0x42500000
 800be30:	42d00000 	.word	0x42d00000

0800be34 <LSM6DSL_X_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b084      	sub	sp, #16
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
 800be3c:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_XL_t new_odr;

  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
            : ( odr <=   26.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_26Hz
 800be40:	edd7 7a00 	vldr	s15, [r7]
 800be44:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800be48:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be50:	d801      	bhi.n	800be56 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x22>
 800be52:	2310      	movs	r3, #16
 800be54:	e058      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800be56:	edd7 7a00 	vldr	s15, [r7]
 800be5a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800be5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be66:	d801      	bhi.n	800be6c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x38>
 800be68:	2320      	movs	r3, #32
 800be6a:	e04d      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800be6c:	edd7 7a00 	vldr	s15, [r7]
 800be70:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800bf28 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf4>
 800be74:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be7c:	d801      	bhi.n	800be82 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x4e>
 800be7e:	2330      	movs	r3, #48	; 0x30
 800be80:	e042      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800be82:	edd7 7a00 	vldr	s15, [r7]
 800be86:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800bf2c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xf8>
 800be8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be92:	d801      	bhi.n	800be98 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x64>
 800be94:	2340      	movs	r3, #64	; 0x40
 800be96:	e037      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800be98:	edd7 7a00 	vldr	s15, [r7]
 800be9c:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800bf30 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xfc>
 800bea0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bea8:	d801      	bhi.n	800beae <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x7a>
 800beaa:	2350      	movs	r3, #80	; 0x50
 800beac:	e02c      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800beae:	edd7 7a00 	vldr	s15, [r7]
 800beb2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800bf34 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x100>
 800beb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800beba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bebe:	d801      	bhi.n	800bec4 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x90>
 800bec0:	2360      	movs	r3, #96	; 0x60
 800bec2:	e021      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800bec4:	edd7 7a00 	vldr	s15, [r7]
 800bec8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800bf38 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x104>
 800becc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bed4:	d801      	bhi.n	800beda <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xa6>
 800bed6:	2370      	movs	r3, #112	; 0x70
 800bed8:	e016      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800beda:	edd7 7a00 	vldr	s15, [r7]
 800bede:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800bf3c <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x108>
 800bee2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beea:	d801      	bhi.n	800bef0 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xbc>
 800beec:	2380      	movs	r3, #128	; 0x80
 800beee:	e00b      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800bef0:	edd7 7a00 	vldr	s15, [r7]
 800bef4:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800bf40 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0x10c>
 800bef8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800befc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf00:	d801      	bhi.n	800bf06 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd2>
 800bf02:	2390      	movs	r3, #144	; 0x90
 800bf04:	e000      	b.n	800bf08 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xd4>
 800bf06:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=   13.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_13Hz
 800bf08:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  833.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_XL_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_XL_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_XL( (void *)handle, new_odr ) == MEMS_ERROR )
 800bf0a:	7bfb      	ldrb	r3, [r7, #15]
 800bf0c:	4619      	mov	r1, r3
 800bf0e:	6878      	ldr	r0, [r7, #4]
 800bf10:	f7fd fa30 	bl	8009374 <LSM6DSL_ACC_GYRO_W_ODR_XL>
 800bf14:	4603      	mov	r3, r0
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d101      	bne.n	800bf1e <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e000      	b.n	800bf20 <LSM6DSL_X_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800bf1e:	2300      	movs	r3, #0
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3710      	adds	r7, #16
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}
 800bf28:	42500000 	.word	0x42500000
 800bf2c:	42d00000 	.word	0x42d00000
 800bf30:	43500000 	.word	0x43500000
 800bf34:	43d00000 	.word	0x43d00000
 800bf38:	44504000 	.word	0x44504000
 800bf3c:	44cf8000 	.word	0x44cf8000
 800bf40:	45502000 	.word	0x45502000

0800bf44 <LSM6DSL_X_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800bf44:	b480      	push	{r7}
 800bf46:	b085      	sub	sp, #20
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
 800bf4c:	ed87 0a00 	vstr	s0, [r7]

  ACCELERO_Data_t *pData = ( ACCELERO_Data_t * )handle->pData;
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	689b      	ldr	r3, [r3, #8]
 800bf54:	60fb      	str	r3, [r7, #12]
  LSM6DSL_X_Data_t *pComponentData = ( LSM6DSL_X_Data_t * )pData->pComponentData;
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
                                 : ( odr <=   26.0f ) ? 26.0f
 800bf5c:	edd7 7a00 	vldr	s15, [r7]
 800bf60:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800bf64:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf6c:	d801      	bhi.n	800bf72 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x2e>
 800bf6e:	4b32      	ldr	r3, [pc, #200]	; (800c038 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf4>)
 800bf70:	e058      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=   52.0f ) ? 52.0f
 800bf72:	edd7 7a00 	vldr	s15, [r7]
 800bf76:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800bf7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf82:	d801      	bhi.n	800bf88 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x44>
 800bf84:	4b2d      	ldr	r3, [pc, #180]	; (800c03c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xf8>)
 800bf86:	e04d      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  104.0f ) ? 104.0f
 800bf88:	edd7 7a00 	vldr	s15, [r7]
 800bf8c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800c040 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xfc>
 800bf90:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bf94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bf98:	d801      	bhi.n	800bf9e <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x5a>
 800bf9a:	4b2a      	ldr	r3, [pc, #168]	; (800c044 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x100>)
 800bf9c:	e042      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  208.0f ) ? 208.0f
 800bf9e:	edd7 7a00 	vldr	s15, [r7]
 800bfa2:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800c048 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x104>
 800bfa6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bfaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfae:	d801      	bhi.n	800bfb4 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x70>
 800bfb0:	4b26      	ldr	r3, [pc, #152]	; (800c04c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x108>)
 800bfb2:	e037      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  416.0f ) ? 416.0f
 800bfb4:	edd7 7a00 	vldr	s15, [r7]
 800bfb8:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800c050 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x10c>
 800bfbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bfc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfc4:	d801      	bhi.n	800bfca <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x86>
 800bfc6:	4b23      	ldr	r3, [pc, #140]	; (800c054 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x110>)
 800bfc8:	e02c      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  833.0f ) ? 833.0f
 800bfca:	edd7 7a00 	vldr	s15, [r7]
 800bfce:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800c058 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x114>
 800bfd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bfd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfda:	d801      	bhi.n	800bfe0 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x9c>
 800bfdc:	4b1f      	ldr	r3, [pc, #124]	; (800c05c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x118>)
 800bfde:	e021      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 800bfe0:	edd7 7a00 	vldr	s15, [r7]
 800bfe4:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800c060 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x11c>
 800bfe8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bfec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bff0:	d801      	bhi.n	800bff6 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xb2>
 800bff2:	4b1c      	ldr	r3, [pc, #112]	; (800c064 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x120>)
 800bff4:	e016      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800bff6:	edd7 7a00 	vldr	s15, [r7]
 800bffa:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800c068 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x124>
 800bffe:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c006:	d801      	bhi.n	800c00c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xc8>
 800c008:	4b18      	ldr	r3, [pc, #96]	; (800c06c <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x128>)
 800c00a:	e00b      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800c00c:	edd7 7a00 	vldr	s15, [r7]
 800c010:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800c070 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x12c>
 800c014:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c01c:	d801      	bhi.n	800c022 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xde>
 800c01e:	4b15      	ldr	r3, [pc, #84]	; (800c074 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x130>)
 800c020:	e000      	b.n	800c024 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0xe0>
 800c022:	4b15      	ldr	r3, [pc, #84]	; (800c078 <LSM6DSL_X_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=   13.0f ) ? 13.0f
 800c024:	68ba      	ldr	r2, [r7, #8]
 800c026:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800c028:	2300      	movs	r3, #0
}
 800c02a:	4618      	mov	r0, r3
 800c02c:	3714      	adds	r7, #20
 800c02e:	46bd      	mov	sp, r7
 800c030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c034:	4770      	bx	lr
 800c036:	bf00      	nop
 800c038:	41500000 	.word	0x41500000
 800c03c:	41d00000 	.word	0x41d00000
 800c040:	42500000 	.word	0x42500000
 800c044:	42500000 	.word	0x42500000
 800c048:	42d00000 	.word	0x42d00000
 800c04c:	42d00000 	.word	0x42d00000
 800c050:	43500000 	.word	0x43500000
 800c054:	43500000 	.word	0x43500000
 800c058:	43d00000 	.word	0x43d00000
 800c05c:	43d00000 	.word	0x43d00000
 800c060:	44504000 	.word	0x44504000
 800c064:	44504000 	.word	0x44504000
 800c068:	44cf8000 	.word	0x44cf8000
 800c06c:	44cf8000 	.word	0x44cf8000
 800c070:	45502000 	.word	0x45502000
 800c074:	45502000 	.word	0x45502000
 800c078:	45d02000 	.word	0x45d02000

0800c07c <LSM6DSL_G_Get_Axes_Raw>:
 * @param pData pointer where the raw values of the axes are written
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Get_Axes_Raw(DrvContextTypeDef *handle, int16_t *pData)
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b084      	sub	sp, #16
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
 800c084:	6039      	str	r1, [r7, #0]

  uint8_t regValue[6] = {0, 0, 0, 0, 0, 0};
 800c086:	4a1d      	ldr	r2, [pc, #116]	; (800c0fc <LSM6DSL_G_Get_Axes_Raw+0x80>)
 800c088:	f107 0308 	add.w	r3, r7, #8
 800c08c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c090:	6018      	str	r0, [r3, #0]
 800c092:	3304      	adds	r3, #4
 800c094:	8019      	strh	r1, [r3, #0]

  /* Read output registers from LSM6DSL_ACC_GYRO_OUTX_L_G to LSM6DSL_ACC_GYRO_OUTZ_H_G. */
  if ( LSM6DSL_ACC_GYRO_GetRawGyroData( (void *)handle, ( uint8_t* )regValue ) == MEMS_ERROR )
 800c096:	f107 0308 	add.w	r3, r7, #8
 800c09a:	4619      	mov	r1, r3
 800c09c:	6878      	ldr	r0, [r7, #4]
 800c09e:	f7fd f9fb 	bl	8009498 <LSM6DSL_ACC_GYRO_GetRawGyroData>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d101      	bne.n	800c0ac <LSM6DSL_G_Get_Axes_Raw+0x30>
  {
    return COMPONENT_ERROR;
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e023      	b.n	800c0f4 <LSM6DSL_G_Get_Axes_Raw+0x78>
  }

  /* Format the data. */
  pData[0] = ( ( ( ( int16_t )regValue[1] ) << 8 ) + ( int16_t )regValue[0] );
 800c0ac:	7a7b      	ldrb	r3, [r7, #9]
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	021b      	lsls	r3, r3, #8
 800c0b2:	b29a      	uxth	r2, r3
 800c0b4:	7a3b      	ldrb	r3, [r7, #8]
 800c0b6:	b29b      	uxth	r3, r3
 800c0b8:	4413      	add	r3, r2
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	b21a      	sxth	r2, r3
 800c0be:	683b      	ldr	r3, [r7, #0]
 800c0c0:	801a      	strh	r2, [r3, #0]
  pData[1] = ( ( ( ( int16_t )regValue[3] ) << 8 ) + ( int16_t )regValue[2] );
 800c0c2:	7afb      	ldrb	r3, [r7, #11]
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	021b      	lsls	r3, r3, #8
 800c0c8:	b29a      	uxth	r2, r3
 800c0ca:	7abb      	ldrb	r3, [r7, #10]
 800c0cc:	b29b      	uxth	r3, r3
 800c0ce:	4413      	add	r3, r2
 800c0d0:	b29a      	uxth	r2, r3
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	3302      	adds	r3, #2
 800c0d6:	b212      	sxth	r2, r2
 800c0d8:	801a      	strh	r2, [r3, #0]
  pData[2] = ( ( ( ( int16_t )regValue[5] ) << 8 ) + ( int16_t )regValue[4] );
 800c0da:	7b7b      	ldrb	r3, [r7, #13]
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	021b      	lsls	r3, r3, #8
 800c0e0:	b29a      	uxth	r2, r3
 800c0e2:	7b3b      	ldrb	r3, [r7, #12]
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	4413      	add	r3, r2
 800c0e8:	b29a      	uxth	r2, r3
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	3304      	adds	r3, #4
 800c0ee:	b212      	sxth	r2, r2
 800c0f0:	801a      	strh	r2, [r3, #0]

  return COMPONENT_OK;
 800c0f2:	2300      	movs	r3, #0
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3710      	adds	r7, #16
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}
 800c0fc:	08014a6c 	.word	0x08014a6c

0800c100 <LSM6DSL_G_Set_ODR_When_Enabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Enabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b084      	sub	sp, #16
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
 800c108:	460b      	mov	r3, r1
 800c10a:	70fb      	strb	r3, [r7, #3]
  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  switch( odr )
 800c10c:	78fb      	ldrb	r3, [r7, #3]
 800c10e:	2b04      	cmp	r3, #4
 800c110:	d81b      	bhi.n	800c14a <LSM6DSL_G_Set_ODR_When_Enabled+0x4a>
 800c112:	a201      	add	r2, pc, #4	; (adr r2, 800c118 <LSM6DSL_G_Set_ODR_When_Enabled+0x18>)
 800c114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c118:	0800c12d 	.word	0x0800c12d
 800c11c:	0800c133 	.word	0x0800c133
 800c120:	0800c139 	.word	0x0800c139
 800c124:	0800c13f 	.word	0x0800c13f
 800c128:	0800c145 	.word	0x0800c145
  {
    case ODR_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 800c12c:	2310      	movs	r3, #16
 800c12e:	73fb      	strb	r3, [r7, #15]
      break;
 800c130:	e00d      	b.n	800c14e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_LOW:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_13Hz;
 800c132:	2310      	movs	r3, #16
 800c134:	73fb      	strb	r3, [r7, #15]
      break;
 800c136:	e00a      	b.n	800c14e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_26Hz;
 800c138:	2320      	movs	r3, #32
 800c13a:	73fb      	strb	r3, [r7, #15]
      break;
 800c13c:	e007      	b.n	800c14e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_MID_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_52Hz;
 800c13e:	2330      	movs	r3, #48	; 0x30
 800c140:	73fb      	strb	r3, [r7, #15]
      break;
 800c142:	e004      	b.n	800c14e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    case ODR_HIGH:
      new_odr = LSM6DSL_ACC_GYRO_ODR_G_104Hz;
 800c144:	2340      	movs	r3, #64	; 0x40
 800c146:	73fb      	strb	r3, [r7, #15]
      break;
 800c148:	e001      	b.n	800c14e <LSM6DSL_G_Set_ODR_When_Enabled+0x4e>
    default:
      return COMPONENT_ERROR;
 800c14a:	2301      	movs	r3, #1
 800c14c:	e00a      	b.n	800c164 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800c14e:	7bfb      	ldrb	r3, [r7, #15]
 800c150:	4619      	mov	r1, r3
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f7fd f9d3 	bl	80094fe <LSM6DSL_ACC_GYRO_W_ODR_G>
 800c158:	4603      	mov	r3, r0
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d101      	bne.n	800c162 <LSM6DSL_G_Set_ODR_When_Enabled+0x62>
  {
    return COMPONENT_ERROR;
 800c15e:	2301      	movs	r3, #1
 800c160:	e000      	b.n	800c164 <LSM6DSL_G_Set_ODR_When_Enabled+0x64>
  }

  return COMPONENT_OK;
 800c162:	2300      	movs	r3, #0
}
 800c164:	4618      	mov	r0, r3
 800c166:	3710      	adds	r7, #16
 800c168:	46bd      	mov	sp, r7
 800c16a:	bd80      	pop	{r7, pc}

0800c16c <LSM6DSL_G_Set_ODR_When_Disabled>:
 * @param odr the functional output data rate to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_When_Disabled( DrvContextTypeDef *handle, SensorOdr_t odr )
{
 800c16c:	b480      	push	{r7}
 800c16e:	b085      	sub	sp, #20
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	460b      	mov	r3, r1
 800c176:	70fb      	strb	r3, [r7, #3]
  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	689b      	ldr	r3, [r3, #8]
 800c17c:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	60bb      	str	r3, [r7, #8]

  switch( odr )
 800c184:	78fb      	ldrb	r3, [r7, #3]
 800c186:	2b04      	cmp	r3, #4
 800c188:	d820      	bhi.n	800c1cc <LSM6DSL_G_Set_ODR_When_Disabled+0x60>
 800c18a:	a201      	add	r2, pc, #4	; (adr r2, 800c190 <LSM6DSL_G_Set_ODR_When_Disabled+0x24>)
 800c18c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c190:	0800c1a5 	.word	0x0800c1a5
 800c194:	0800c1ad 	.word	0x0800c1ad
 800c198:	0800c1b5 	.word	0x0800c1b5
 800c19c:	0800c1bd 	.word	0x0800c1bd
 800c1a0:	0800c1c5 	.word	0x0800c1c5
  {
    case ODR_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	4a0e      	ldr	r2, [pc, #56]	; (800c1e0 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 800c1a8:	605a      	str	r2, [r3, #4]
      break;
 800c1aa:	e011      	b.n	800c1d0 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_LOW:
      pComponentData->Previous_ODR = 13.0f;
 800c1ac:	68bb      	ldr	r3, [r7, #8]
 800c1ae:	4a0c      	ldr	r2, [pc, #48]	; (800c1e0 <LSM6DSL_G_Set_ODR_When_Disabled+0x74>)
 800c1b0:	605a      	str	r2, [r3, #4]
      break;
 800c1b2:	e00d      	b.n	800c1d0 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID:
      pComponentData->Previous_ODR = 26.0f;
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	4a0b      	ldr	r2, [pc, #44]	; (800c1e4 <LSM6DSL_G_Set_ODR_When_Disabled+0x78>)
 800c1b8:	605a      	str	r2, [r3, #4]
      break;
 800c1ba:	e009      	b.n	800c1d0 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_MID_HIGH:
      pComponentData->Previous_ODR = 52.0f;
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	4a0a      	ldr	r2, [pc, #40]	; (800c1e8 <LSM6DSL_G_Set_ODR_When_Disabled+0x7c>)
 800c1c0:	605a      	str	r2, [r3, #4]
      break;
 800c1c2:	e005      	b.n	800c1d0 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    case ODR_HIGH:
      pComponentData->Previous_ODR = 104.0f;
 800c1c4:	68bb      	ldr	r3, [r7, #8]
 800c1c6:	4a09      	ldr	r2, [pc, #36]	; (800c1ec <LSM6DSL_G_Set_ODR_When_Disabled+0x80>)
 800c1c8:	605a      	str	r2, [r3, #4]
      break;
 800c1ca:	e001      	b.n	800c1d0 <LSM6DSL_G_Set_ODR_When_Disabled+0x64>
    default:
      return COMPONENT_ERROR;
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	e000      	b.n	800c1d2 <LSM6DSL_G_Set_ODR_When_Disabled+0x66>
  }

  return COMPONENT_OK;
 800c1d0:	2300      	movs	r3, #0
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	3714      	adds	r7, #20
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1dc:	4770      	bx	lr
 800c1de:	bf00      	nop
 800c1e0:	41500000 	.word	0x41500000
 800c1e4:	41d00000 	.word	0x41d00000
 800c1e8:	42500000 	.word	0x42500000
 800c1ec:	42d00000 	.word	0x42d00000

0800c1f0 <LSM6DSL_G_Set_ODR_Value_When_Enabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Enabled( DrvContextTypeDef *handle, float odr )
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_G_t new_odr;

  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
            : ( odr <=  26.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_26Hz
 800c1fc:	edd7 7a00 	vldr	s15, [r7]
 800c200:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800c204:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c20c:	d801      	bhi.n	800c212 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x22>
 800c20e:	2310      	movs	r3, #16
 800c210:	e058      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c212:	edd7 7a00 	vldr	s15, [r7]
 800c216:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800c21a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c21e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c222:	d801      	bhi.n	800c228 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x38>
 800c224:	2320      	movs	r3, #32
 800c226:	e04d      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c228:	edd7 7a00 	vldr	s15, [r7]
 800c22c:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800c2e4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf4>
 800c230:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c238:	d801      	bhi.n	800c23e <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x4e>
 800c23a:	2330      	movs	r3, #48	; 0x30
 800c23c:	e042      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c23e:	edd7 7a00 	vldr	s15, [r7]
 800c242:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800c2e8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xf8>
 800c246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c24e:	d801      	bhi.n	800c254 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x64>
 800c250:	2340      	movs	r3, #64	; 0x40
 800c252:	e037      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c254:	edd7 7a00 	vldr	s15, [r7]
 800c258:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800c2ec <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xfc>
 800c25c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c264:	d801      	bhi.n	800c26a <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x7a>
 800c266:	2350      	movs	r3, #80	; 0x50
 800c268:	e02c      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c26a:	edd7 7a00 	vldr	s15, [r7]
 800c26e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800c2f0 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x100>
 800c272:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c27a:	d801      	bhi.n	800c280 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x90>
 800c27c:	2360      	movs	r3, #96	; 0x60
 800c27e:	e021      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c280:	edd7 7a00 	vldr	s15, [r7]
 800c284:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800c2f4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x104>
 800c288:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c28c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c290:	d801      	bhi.n	800c296 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xa6>
 800c292:	2370      	movs	r3, #112	; 0x70
 800c294:	e016      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c296:	edd7 7a00 	vldr	s15, [r7]
 800c29a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800c2f8 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x108>
 800c29e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c2a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2a6:	d801      	bhi.n	800c2ac <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xbc>
 800c2a8:	2380      	movs	r3, #128	; 0x80
 800c2aa:	e00b      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c2ac:	edd7 7a00 	vldr	s15, [r7]
 800c2b0:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800c2fc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0x10c>
 800c2b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c2b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2bc:	d801      	bhi.n	800c2c2 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd2>
 800c2be:	2390      	movs	r3, #144	; 0x90
 800c2c0:	e000      	b.n	800c2c4 <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xd4>
 800c2c2:	23a0      	movs	r3, #160	; 0xa0
  new_odr = ( odr <=  13.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_13Hz
 800c2c4:	73fb      	strb	r3, [r7, #15]
            : ( odr <= 833.0f )  ? LSM6DSL_ACC_GYRO_ODR_G_833Hz
            : ( odr <= 1660.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_1660Hz
            : ( odr <= 3330.0f ) ? LSM6DSL_ACC_GYRO_ODR_G_3330Hz
            :                      LSM6DSL_ACC_GYRO_ODR_G_6660Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_G( (void *)handle, new_odr ) == MEMS_ERROR )
 800c2c6:	7bfb      	ldrb	r3, [r7, #15]
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f7fd f917 	bl	80094fe <LSM6DSL_ACC_GYRO_W_ODR_G>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d101      	bne.n	800c2da <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xea>
  {
    return COMPONENT_ERROR;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	e000      	b.n	800c2dc <LSM6DSL_G_Set_ODR_Value_When_Enabled+0xec>
  }

  return COMPONENT_OK;
 800c2da:	2300      	movs	r3, #0
}
 800c2dc:	4618      	mov	r0, r3
 800c2de:	3710      	adds	r7, #16
 800c2e0:	46bd      	mov	sp, r7
 800c2e2:	bd80      	pop	{r7, pc}
 800c2e4:	42500000 	.word	0x42500000
 800c2e8:	42d00000 	.word	0x42d00000
 800c2ec:	43500000 	.word	0x43500000
 800c2f0:	43d00000 	.word	0x43d00000
 800c2f4:	44504000 	.word	0x44504000
 800c2f8:	44cf8000 	.word	0x44cf8000
 800c2fc:	45502000 	.word	0x45502000

0800c300 <LSM6DSL_G_Set_ODR_Value_When_Disabled>:
 * @param odr the output data rate value to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_G_Set_ODR_Value_When_Disabled( DrvContextTypeDef *handle, float odr )
{
 800c300:	b480      	push	{r7}
 800c302:	b085      	sub	sp, #20
 800c304:	af00      	add	r7, sp, #0
 800c306:	6078      	str	r0, [r7, #4]
 800c308:	ed87 0a00 	vstr	s0, [r7]

  GYRO_Data_t *pData = ( GYRO_Data_t * )handle->pData;
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	689b      	ldr	r3, [r3, #8]
 800c310:	60fb      	str	r3, [r7, #12]
  LSM6DSL_G_Data_t *pComponentData = ( LSM6DSL_G_Data_t * )pData->pComponentData;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	60bb      	str	r3, [r7, #8]

  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
                                 : ( odr <=  26.0f )  ? 26.0f
 800c318:	edd7 7a00 	vldr	s15, [r7]
 800c31c:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800c320:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c328:	d801      	bhi.n	800c32e <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x2e>
 800c32a:	4b32      	ldr	r3, [pc, #200]	; (800c3f4 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf4>)
 800c32c:	e058      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <=  52.0f )  ? 52.0f
 800c32e:	edd7 7a00 	vldr	s15, [r7]
 800c332:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800c336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c33a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c33e:	d801      	bhi.n	800c344 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x44>
 800c340:	4b2d      	ldr	r3, [pc, #180]	; (800c3f8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xf8>)
 800c342:	e04d      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 104.0f )  ? 104.0f
 800c344:	edd7 7a00 	vldr	s15, [r7]
 800c348:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800c3fc <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xfc>
 800c34c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c354:	d801      	bhi.n	800c35a <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x5a>
 800c356:	4b2a      	ldr	r3, [pc, #168]	; (800c400 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x100>)
 800c358:	e042      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 208.0f )  ? 208.0f
 800c35a:	edd7 7a00 	vldr	s15, [r7]
 800c35e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800c404 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x104>
 800c362:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c36a:	d801      	bhi.n	800c370 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x70>
 800c36c:	4b26      	ldr	r3, [pc, #152]	; (800c408 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x108>)
 800c36e:	e037      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 416.0f )  ? 416.0f
 800c370:	edd7 7a00 	vldr	s15, [r7]
 800c374:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800c40c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x10c>
 800c378:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c37c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c380:	d801      	bhi.n	800c386 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x86>
 800c382:	4b23      	ldr	r3, [pc, #140]	; (800c410 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x110>)
 800c384:	e02c      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 833.0f )  ? 833.0f
 800c386:	edd7 7a00 	vldr	s15, [r7]
 800c38a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800c414 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x114>
 800c38e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c396:	d801      	bhi.n	800c39c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x9c>
 800c398:	4b1f      	ldr	r3, [pc, #124]	; (800c418 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x118>)
 800c39a:	e021      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 1660.0f ) ? 1660.0f
 800c39c:	edd7 7a00 	vldr	s15, [r7]
 800c3a0:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800c41c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x11c>
 800c3a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3ac:	d801      	bhi.n	800c3b2 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xb2>
 800c3ae:	4b1c      	ldr	r3, [pc, #112]	; (800c420 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x120>)
 800c3b0:	e016      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 : ( odr <= 3330.0f ) ? 3330.0f
 800c3b2:	edd7 7a00 	vldr	s15, [r7]
 800c3b6:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800c424 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x124>
 800c3ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3c2:	d801      	bhi.n	800c3c8 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xc8>
 800c3c4:	4b18      	ldr	r3, [pc, #96]	; (800c428 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x128>)
 800c3c6:	e00b      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
                                 :                      6660.0f;
 800c3c8:	edd7 7a00 	vldr	s15, [r7]
 800c3cc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800c42c <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x12c>
 800c3d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c3d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3d8:	d801      	bhi.n	800c3de <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xde>
 800c3da:	4b15      	ldr	r3, [pc, #84]	; (800c430 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x130>)
 800c3dc:	e000      	b.n	800c3e0 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0xe0>
 800c3de:	4b15      	ldr	r3, [pc, #84]	; (800c434 <LSM6DSL_G_Set_ODR_Value_When_Disabled+0x134>)
  pComponentData->Previous_ODR = ( odr <=  13.0f )  ? 13.0f
 800c3e0:	68ba      	ldr	r2, [r7, #8]
 800c3e2:	6053      	str	r3, [r2, #4]

  return COMPONENT_OK;
 800c3e4:	2300      	movs	r3, #0
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	3714      	adds	r7, #20
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3f0:	4770      	bx	lr
 800c3f2:	bf00      	nop
 800c3f4:	41500000 	.word	0x41500000
 800c3f8:	41d00000 	.word	0x41d00000
 800c3fc:	42500000 	.word	0x42500000
 800c400:	42500000 	.word	0x42500000
 800c404:	42d00000 	.word	0x42d00000
 800c408:	42d00000 	.word	0x42d00000
 800c40c:	43500000 	.word	0x43500000
 800c410:	43500000 	.word	0x43500000
 800c414:	43d00000 	.word	0x43d00000
 800c418:	43d00000 	.word	0x43d00000
 800c41c:	44504000 	.word	0x44504000
 800c420:	44504000 	.word	0x44504000
 800c424:	44cf8000 	.word	0x44cf8000
 800c428:	44cf8000 	.word	0x44cf8000
 800c42c:	45502000 	.word	0x45502000
 800c430:	45502000 	.word	0x45502000
 800c434:	45d02000 	.word	0x45d02000

0800c438 <LSM6DSL_X_Enable_Free_Fall_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800c438:	b580      	push	{r7, lr}
 800c43a:	b082      	sub	sp, #8
 800c43c:	af00      	add	r7, sp, #0
 800c43e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800c440:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 800c4f0 <LSM6DSL_X_Enable_Free_Fall_Detection+0xb8>
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f7fe fec2 	bl	800b1ce <LSM6DSL_X_Set_ODR_Value>
 800c44a:	4603      	mov	r3, r0
 800c44c:	2b01      	cmp	r3, #1
 800c44e:	d101      	bne.n	800c454 <LSM6DSL_X_Enable_Free_Fall_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c450:	2301      	movs	r3, #1
 800c452:	e048      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c454:	2100      	movs	r1, #0
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f7fc ff10 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c45c:	4603      	mov	r3, r0
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d101      	bne.n	800c466 <LSM6DSL_X_Enable_Free_Fall_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c462:	2301      	movs	r3, #1
 800c464:	e03f      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x06 ) == MEMS_ERROR )
 800c466:	2106      	movs	r1, #6
 800c468:	6878      	ldr	r0, [r7, #4]
 800c46a:	f7fe fa0f 	bl	800a88c <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800c46e:	4603      	mov	r3, r0
 800c470:	2b00      	cmp	r3, #0
 800c472:	d101      	bne.n	800c478 <LSM6DSL_X_Enable_Free_Fall_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800c474:	2301      	movs	r3, #1
 800c476:	e036      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c478:	2100      	movs	r1, #0
 800c47a:	6878      	ldr	r0, [r7, #4]
 800c47c:	f7fe f9a5 	bl	800a7ca <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800c480:	4603      	mov	r3, r0
 800c482:	2b00      	cmp	r3, #0
 800c484:	d101      	bne.n	800c48a <LSM6DSL_X_Enable_Free_Fall_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	e02d      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* TIMER_HR setting */
  if ( LSM6DSL_ACC_GYRO_W_TIMER_HR( (void *)handle, LSM6DSL_ACC_GYRO_TIMER_HR_6_4ms ) == MEMS_ERROR )
 800c48a:	2100      	movs	r1, #0
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f7fe f96f 	bl	800a770 <LSM6DSL_ACC_GYRO_W_TIMER_HR>
 800c492:	4603      	mov	r3, r0
 800c494:	2b00      	cmp	r3, #0
 800c496:	d101      	bne.n	800c49c <LSM6DSL_X_Enable_Free_Fall_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800c498:	2301      	movs	r3, #1
 800c49a:	e024      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* SLEEP_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_SLEEP_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c49c:	2100      	movs	r1, #0
 800c49e:	6878      	ldr	r0, [r7, #4]
 800c4a0:	f7fe f935 	bl	800a70e <LSM6DSL_ACC_GYRO_W_SLEEP_DUR>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d101      	bne.n	800c4ae <LSM6DSL_X_Enable_Free_Fall_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e01b      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *) handle, LSM6DSL_ACC_GYRO_FF_THS_312mg ) == MEMS_ERROR )
 800c4ae:	2103      	movs	r1, #3
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f7fe f9be 	bl	800a832 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d101      	bne.n	800c4c0 <LSM6DSL_X_Enable_Free_Fall_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800c4bc:	2301      	movs	r3, #1
 800c4be:	e012      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800c4c0:	2180      	movs	r1, #128	; 0x80
 800c4c2:	6878      	ldr	r0, [r7, #4]
 800c4c4:	f7fd ffa1 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c4c8:	4603      	mov	r3, r0
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d101      	bne.n	800c4d2 <LSM6DSL_X_Enable_Free_Fall_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	e009      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_ENABLED ) == MEMS_ERROR )
 800c4d2:	2110      	movs	r1, #16
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f7fe fac7 	bl	800aa68 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d101      	bne.n	800c4e4 <LSM6DSL_X_Enable_Free_Fall_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	e000      	b.n	800c4e6 <LSM6DSL_X_Enable_Free_Fall_Detection+0xae>
  }

  return COMPONENT_OK;
 800c4e4:	2300      	movs	r3, #0
}
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	3708      	adds	r7, #8
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bd80      	pop	{r7, pc}
 800c4ee:	bf00      	nop
 800c4f0:	43d00000 	.word	0x43d00000

0800c4f4 <LSM6DSL_X_Disable_Free_Fall_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Free_Fall_Detection( DrvContextTypeDef *handle )
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b082      	sub	sp, #8
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]

  /* INT1_FF setting */
  if ( LSM6DSL_ACC_GYRO_W_FFEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_FF_DISABLED ) == MEMS_ERROR )
 800c4fc:	2100      	movs	r1, #0
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7fe fab2 	bl	800aa68 <LSM6DSL_ACC_GYRO_W_FFEvOnInt1>
 800c504:	4603      	mov	r3, r0
 800c506:	2b00      	cmp	r3, #0
 800c508:	d101      	bne.n	800c50e <LSM6DSL_X_Disable_Free_Fall_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800c50a:	2301      	movs	r3, #1
 800c50c:	e01b      	b.n	800c546 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800c50e:	2100      	movs	r1, #0
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f7fd ff7a 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c516:	4603      	mov	r3, r0
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d101      	bne.n	800c520 <LSM6DSL_X_Disable_Free_Fall_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800c51c:	2301      	movs	r3, #1
 800c51e:	e012      	b.n	800c546 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_Duration( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c520:	2100      	movs	r1, #0
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f7fe f9b2 	bl	800a88c <LSM6DSL_ACC_GYRO_W_FF_Duration>
 800c528:	4603      	mov	r3, r0
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d101      	bne.n	800c532 <LSM6DSL_X_Disable_Free_Fall_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800c52e:	2301      	movs	r3, #1
 800c530:	e009      	b.n	800c546 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  /* FF_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, LSM6DSL_ACC_GYRO_FF_THS_156mg ) == MEMS_ERROR )
 800c532:	2100      	movs	r1, #0
 800c534:	6878      	ldr	r0, [r7, #4]
 800c536:	f7fe f97c 	bl	800a832 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800c53a:	4603      	mov	r3, r0
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d101      	bne.n	800c544 <LSM6DSL_X_Disable_Free_Fall_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800c540:	2301      	movs	r3, #1
 800c542:	e000      	b.n	800c546 <LSM6DSL_X_Disable_Free_Fall_Detection+0x52>
  }

  return COMPONENT_OK;
 800c544:	2300      	movs	r3, #0
}
 800c546:	4618      	mov	r0, r3
 800c548:	3708      	adds	r7, #8
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}

0800c54e <LSM6DSL_X_Get_Free_Fall_Detection_Status>:
 * @param status the pointer to the status of free fall detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Free_Fall_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c54e:	b580      	push	{r7, lr}
 800c550:	b084      	sub	sp, #16
 800c552:	af00      	add	r7, sp, #0
 800c554:	6078      	str	r0, [r7, #4]
 800c556:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FF_EV_STATUS_t free_fall_status;

  if ( LSM6DSL_ACC_GYRO_R_FF_EV_STATUS( (void *)handle, &free_fall_status ) == MEMS_ERROR )
 800c558:	f107 030f 	add.w	r3, r7, #15
 800c55c:	4619      	mov	r1, r3
 800c55e:	6878      	ldr	r0, [r7, #4]
 800c560:	f7fd fc55 	bl	8009e0e <LSM6DSL_ACC_GYRO_R_FF_EV_STATUS>
 800c564:	4603      	mov	r3, r0
 800c566:	2b00      	cmp	r3, #0
 800c568:	d101      	bne.n	800c56e <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c56a:	2301      	movs	r3, #1
 800c56c:	e00f      	b.n	800c58e <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  switch( free_fall_status )
 800c56e:	7bfb      	ldrb	r3, [r7, #15]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d005      	beq.n	800c580 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x32>
 800c574:	2b20      	cmp	r3, #32
 800c576:	d107      	bne.n	800c588 <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_DETECTED:
      *status = 1;
 800c578:	683b      	ldr	r3, [r7, #0]
 800c57a:	2201      	movs	r2, #1
 800c57c:	701a      	strb	r2, [r3, #0]
      break;
 800c57e:	e005      	b.n	800c58c <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_FF_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	2200      	movs	r2, #0
 800c584:	701a      	strb	r2, [r3, #0]
      break;
 800c586:	e001      	b.n	800c58c <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800c588:	2301      	movs	r3, #1
 800c58a:	e000      	b.n	800c58e <LSM6DSL_X_Get_Free_Fall_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800c58c:	2300      	movs	r3, #0
}
 800c58e:	4618      	mov	r0, r3
 800c590:	3710      	adds	r7, #16
 800c592:	46bd      	mov	sp, r7
 800c594:	bd80      	pop	{r7, pc}

0800c596 <LSM6DSL_X_Set_Free_Fall_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Free_Fall_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800c596:	b580      	push	{r7, lr}
 800c598:	b082      	sub	sp, #8
 800c59a:	af00      	add	r7, sp, #0
 800c59c:	6078      	str	r0, [r7, #4]
 800c59e:	460b      	mov	r3, r1
 800c5a0:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_FF_THS( (void *)handle, (LSM6DSL_ACC_GYRO_FF_THS_t)thr ) == MEMS_ERROR )
 800c5a2:	78fb      	ldrb	r3, [r7, #3]
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f7fe f943 	bl	800a832 <LSM6DSL_ACC_GYRO_W_FF_THS>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d101      	bne.n	800c5b6 <LSM6DSL_X_Set_Free_Fall_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	e000      	b.n	800c5b8 <LSM6DSL_X_Set_Free_Fall_Threshold+0x22>
  }

  return COMPONENT_OK;
 800c5b6:	2300      	movs	r3, #0
}
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	3708      	adds	r7, #8
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <LSM6DSL_X_Enable_Pedometer>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Pedometer( DrvContextTypeDef *handle )
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b082      	sub	sp, #8
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800c5c8:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f7fe fdfe 	bl	800b1ce <LSM6DSL_X_Set_ODR_Value>
 800c5d2:	4603      	mov	r3, r0
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d101      	bne.n	800c5dc <LSM6DSL_X_Enable_Pedometer+0x1c>
  {
    return COMPONENT_ERROR;
 800c5d8:	2301      	movs	r3, #1
 800c5da:	e02d      	b.n	800c638 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c5dc:	2100      	movs	r1, #0
 800c5de:	6878      	ldr	r0, [r7, #4]
 800c5e0:	f7fc fe4c 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c5e4:	4603      	mov	r3, r0
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d101      	bne.n	800c5ee <LSM6DSL_X_Enable_Pedometer+0x2e>
  {
    return COMPONENT_ERROR;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e024      	b.n	800c638 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Set pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, LSM6DSL_PEDOMETER_THRESHOLD_MID_HIGH ) == COMPONENT_ERROR )
 800c5ee:	2117      	movs	r1, #23
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f000 f8ad 	bl	800c750 <LSM6DSL_X_Set_Pedometer_Threshold>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d101      	bne.n	800c600 <LSM6DSL_X_Enable_Pedometer+0x40>
  {
    return COMPONENT_ERROR;
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	e01b      	b.n	800c638 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800c600:	2104      	movs	r1, #4
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f7fd fbba 	bl	8009d7c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800c608:	4603      	mov	r3, r0
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d101      	bne.n	800c612 <LSM6DSL_X_Enable_Pedometer+0x52>
  {
    return COMPONENT_ERROR;
 800c60e:	2301      	movs	r3, #1
 800c610:	e012      	b.n	800c638 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_ENABLED ) == MEMS_ERROR )
 800c612:	2110      	movs	r1, #16
 800c614:	6878      	ldr	r0, [r7, #4]
 800c616:	f7fd fb84 	bl	8009d22 <LSM6DSL_ACC_GYRO_W_PEDO>
 800c61a:	4603      	mov	r3, r0
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d101      	bne.n	800c624 <LSM6DSL_X_Enable_Pedometer+0x64>
  {
    return COMPONENT_ERROR;
 800c620:	2301      	movs	r3, #1
 800c622:	e009      	b.n	800c638 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  /* Enable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_ENABLED ) == MEMS_ERROR )
 800c624:	2180      	movs	r1, #128	; 0x80
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f7fd f98c 	bl	8009944 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d101      	bne.n	800c636 <LSM6DSL_X_Enable_Pedometer+0x76>
  {
    return COMPONENT_ERROR;
 800c632:	2301      	movs	r3, #1
 800c634:	e000      	b.n	800c638 <LSM6DSL_X_Enable_Pedometer+0x78>
  }

  return COMPONENT_OK;
 800c636:	2300      	movs	r3, #0
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3708      	adds	r7, #8
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <LSM6DSL_X_Disable_Pedometer>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Pedometer( DrvContextTypeDef *handle )
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]

  /* Disable pedometer on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_PEDO_DISABLED ) == MEMS_ERROR )
 800c648:	2100      	movs	r1, #0
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f7fd f97a 	bl	8009944 <LSM6DSL_ACC_GYRO_W_STEP_DET_on_INT1>
 800c650:	4603      	mov	r3, r0
 800c652:	2b00      	cmp	r3, #0
 800c654:	d101      	bne.n	800c65a <LSM6DSL_X_Disable_Pedometer+0x1a>
  {
    return COMPONENT_ERROR;
 800c656:	2301      	movs	r3, #1
 800c658:	e01b      	b.n	800c692 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable pedometer algorithm. */
  if ( LSM6DSL_ACC_GYRO_W_PEDO( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_DISABLED ) == MEMS_ERROR )
 800c65a:	2100      	movs	r1, #0
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f7fd fb60 	bl	8009d22 <LSM6DSL_ACC_GYRO_W_PEDO>
 800c662:	4603      	mov	r3, r0
 800c664:	2b00      	cmp	r3, #0
 800c666:	d101      	bne.n	800c66c <LSM6DSL_X_Disable_Pedometer+0x2c>
  {
    return COMPONENT_ERROR;
 800c668:	2301      	movs	r3, #1
 800c66a:	e012      	b.n	800c692 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Disable embedded functionalities. */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800c66c:	2100      	movs	r1, #0
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f7fd fb84 	bl	8009d7c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800c674:	4603      	mov	r3, r0
 800c676:	2b00      	cmp	r3, #0
 800c678:	d101      	bne.n	800c67e <LSM6DSL_X_Disable_Pedometer+0x3e>
  {
    return COMPONENT_ERROR;
 800c67a:	2301      	movs	r3, #1
 800c67c:	e009      	b.n	800c692 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  /* Reset pedometer threshold. */
  if ( LSM6DSL_X_Set_Pedometer_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800c67e:	2100      	movs	r1, #0
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	f000 f865 	bl	800c750 <LSM6DSL_X_Set_Pedometer_Threshold>
 800c686:	4603      	mov	r3, r0
 800c688:	2b01      	cmp	r3, #1
 800c68a:	d101      	bne.n	800c690 <LSM6DSL_X_Disable_Pedometer+0x50>
  {
    return COMPONENT_ERROR;
 800c68c:	2301      	movs	r3, #1
 800c68e:	e000      	b.n	800c692 <LSM6DSL_X_Disable_Pedometer+0x52>
  }

  return COMPONENT_OK;
 800c690:	2300      	movs	r3, #0
}
 800c692:	4618      	mov	r0, r3
 800c694:	3708      	adds	r7, #8
 800c696:	46bd      	mov	sp, r7
 800c698:	bd80      	pop	{r7, pc}

0800c69a <LSM6DSL_X_Get_Pedometer_Status>:
 * @param status the pointer to the pedometer status: 0 means no step detected, 1 means step detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Pedometer_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c69a:	b580      	push	{r7, lr}
 800c69c:	b084      	sub	sp, #16
 800c69e:	af00      	add	r7, sp, #0
 800c6a0:	6078      	str	r0, [r7, #4]
 800c6a2:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_t pedometer_status;

  if ( LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS( (void *)handle, &pedometer_status ) == MEMS_ERROR )
 800c6a4:	f107 030f 	add.w	r3, r7, #15
 800c6a8:	4619      	mov	r1, r3
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	f7fd fdc1 	bl	800a232 <LSM6DSL_ACC_GYRO_R_PEDO_EV_STATUS>
 800c6b0:	4603      	mov	r3, r0
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d101      	bne.n	800c6ba <LSM6DSL_X_Get_Pedometer_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	e00f      	b.n	800c6da <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  switch( pedometer_status )
 800c6ba:	7bfb      	ldrb	r3, [r7, #15]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d005      	beq.n	800c6cc <LSM6DSL_X_Get_Pedometer_Status+0x32>
 800c6c0:	2b10      	cmp	r3, #16
 800c6c2:	d107      	bne.n	800c6d4 <LSM6DSL_X_Get_Pedometer_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_DETECTED:
      *status = 1;
 800c6c4:	683b      	ldr	r3, [r7, #0]
 800c6c6:	2201      	movs	r2, #1
 800c6c8:	701a      	strb	r2, [r3, #0]
      break;
 800c6ca:	e005      	b.n	800c6d8 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    case LSM6DSL_ACC_GYRO_PEDO_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	701a      	strb	r2, [r3, #0]
      break;
 800c6d2:	e001      	b.n	800c6d8 <LSM6DSL_X_Get_Pedometer_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800c6d4:	2301      	movs	r3, #1
 800c6d6:	e000      	b.n	800c6da <LSM6DSL_X_Get_Pedometer_Status+0x40>
  }

  return COMPONENT_OK;
 800c6d8:	2300      	movs	r3, #0
}
 800c6da:	4618      	mov	r0, r3
 800c6dc:	3710      	adds	r7, #16
 800c6de:	46bd      	mov	sp, r7
 800c6e0:	bd80      	pop	{r7, pc}

0800c6e2 <LSM6DSL_X_Get_Step_Count>:
 * @param step_count the pointer to the step counter
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Step_Count( DrvContextTypeDef *handle, uint16_t *step_count )
{
 800c6e2:	b580      	push	{r7, lr}
 800c6e4:	b082      	sub	sp, #8
 800c6e6:	af00      	add	r7, sp, #0
 800c6e8:	6078      	str	r0, [r7, #4]
 800c6ea:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetStepCounter( (void *)handle, ( uint8_t* )step_count ) == MEMS_ERROR )
 800c6ec:	6839      	ldr	r1, [r7, #0]
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f7fe fa74 	bl	800abdc <LSM6DSL_ACC_GYRO_Get_GetStepCounter>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d101      	bne.n	800c6fe <LSM6DSL_X_Get_Step_Count+0x1c>
  {
    return COMPONENT_ERROR;
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	e000      	b.n	800c700 <LSM6DSL_X_Get_Step_Count+0x1e>
  }

  return COMPONENT_OK;
 800c6fe:	2300      	movs	r3, #0
}
 800c700:	4618      	mov	r0, r3
 800c702:	3708      	adds	r7, #8
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <LSM6DSL_X_Enable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b082      	sub	sp, #8
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_ENABLED ) == MEMS_ERROR )
 800c710:	2102      	movs	r1, #2
 800c712:	6878      	ldr	r0, [r7, #4]
 800c714:	f7fd faab 	bl	8009c6e <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800c718:	4603      	mov	r3, r0
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d101      	bne.n	800c722 <LSM6DSL_X_Enable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800c71e:	2301      	movs	r3, #1
 800c720:	e000      	b.n	800c724 <LSM6DSL_X_Enable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800c722:	2300      	movs	r3, #0
}
 800c724:	4618      	mov	r0, r3
 800c726:	3708      	adds	r7, #8
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}

0800c72c <LSM6DSL_X_Disable_Step_Counter_Reset>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Step_Counter_Reset( DrvContextTypeDef *handle )
{
 800c72c:	b580      	push	{r7, lr}
 800c72e:	b082      	sub	sp, #8
 800c730:	af00      	add	r7, sp, #0
 800c732:	6078      	str	r0, [r7, #4]

  if ( LSM6DSL_ACC_GYRO_W_PedoStepReset( (void *)handle, LSM6DSL_ACC_GYRO_PEDO_RST_STEP_DISABLED ) == MEMS_ERROR )
 800c734:	2100      	movs	r1, #0
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f7fd fa99 	bl	8009c6e <LSM6DSL_ACC_GYRO_W_PedoStepReset>
 800c73c:	4603      	mov	r3, r0
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d101      	bne.n	800c746 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1a>
  {
    return COMPONENT_ERROR;
 800c742:	2301      	movs	r3, #1
 800c744:	e000      	b.n	800c748 <LSM6DSL_X_Disable_Step_Counter_Reset+0x1c>
  }

  return COMPONENT_OK;
 800c746:	2300      	movs	r3, #0
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3708      	adds	r7, #8
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <LSM6DSL_X_Set_Pedometer_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Pedometer_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b082      	sub	sp, #8
 800c754:	af00      	add	r7, sp, #0
 800c756:	6078      	str	r0, [r7, #4]
 800c758:	460b      	mov	r3, r1
 800c75a:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_PedoThreshold( (void *)handle, thr ) == MEMS_ERROR )
 800c75c:	78fb      	ldrb	r3, [r7, #3]
 800c75e:	4619      	mov	r1, r3
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f7fe fa6e 	bl	800ac42 <LSM6DSL_ACC_GYRO_W_PedoThreshold>
 800c766:	4603      	mov	r3, r0
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d101      	bne.n	800c770 <LSM6DSL_X_Set_Pedometer_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800c76c:	2301      	movs	r3, #1
 800c76e:	e000      	b.n	800c772 <LSM6DSL_X_Set_Pedometer_Threshold+0x22>
  }

  return COMPONENT_OK;
 800c770:	2300      	movs	r3, #0
}
 800c772:	4618      	mov	r0, r3
 800c774:	3708      	adds	r7, #8
 800c776:	46bd      	mov	sp, r7
 800c778:	bd80      	pop	{r7, pc}

0800c77a <LSM6DSL_X_Enable_Tilt_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 26Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800c77a:	b580      	push	{r7, lr}
 800c77c:	b082      	sub	sp, #8
 800c77e:	af00      	add	r7, sp, #0
 800c780:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 26.0f) == COMPONENT_ERROR)
 800c782:	eeb3 0a0a 	vmov.f32	s0, #58	; 0x41d00000  26.0
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f7fe fd21 	bl	800b1ce <LSM6DSL_X_Set_ODR_Value>
 800c78c:	4603      	mov	r3, r0
 800c78e:	2b01      	cmp	r3, #1
 800c790:	d101      	bne.n	800c796 <LSM6DSL_X_Enable_Tilt_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c792:	2301      	movs	r3, #1
 800c794:	e024      	b.n	800c7e0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c796:	2100      	movs	r1, #0
 800c798:	6878      	ldr	r0, [r7, #4]
 800c79a:	f7fc fd6f 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c79e:	4603      	mov	r3, r0
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d101      	bne.n	800c7a8 <LSM6DSL_X_Enable_Tilt_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c7a4:	2301      	movs	r3, #1
 800c7a6:	e01b      	b.n	800c7e0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_ENABLED ) == MEMS_ERROR )
 800c7a8:	2104      	movs	r1, #4
 800c7aa:	6878      	ldr	r0, [r7, #4]
 800c7ac:	f7fd fae6 	bl	8009d7c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d101      	bne.n	800c7ba <LSM6DSL_X_Enable_Tilt_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	e012      	b.n	800c7e0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_ENABLED ) == MEMS_ERROR )
 800c7ba:	2108      	movs	r1, #8
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f7fd fa83 	bl	8009cc8 <LSM6DSL_ACC_GYRO_W_TILT>
 800c7c2:	4603      	mov	r3, r0
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d101      	bne.n	800c7cc <LSM6DSL_X_Enable_Tilt_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800c7c8:	2301      	movs	r3, #1
 800c7ca:	e009      	b.n	800c7e0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  /* Enable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_ENABLED ) == MEMS_ERROR )
 800c7cc:	2102      	movs	r1, #2
 800c7ce:	6878      	ldr	r0, [r7, #4]
 800c7d0:	f7fe f8c3 	bl	800a95a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800c7d4:	4603      	mov	r3, r0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d101      	bne.n	800c7de <LSM6DSL_X_Enable_Tilt_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800c7da:	2301      	movs	r3, #1
 800c7dc:	e000      	b.n	800c7e0 <LSM6DSL_X_Enable_Tilt_Detection+0x66>
  }

  return COMPONENT_OK;
 800c7de:	2300      	movs	r3, #0
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3708      	adds	r7, #8
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <LSM6DSL_X_Disable_Tilt_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Tilt_Detection( DrvContextTypeDef *handle )
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b082      	sub	sp, #8
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]

  /* Disable tilt event on INT1. */
  if ( LSM6DSL_ACC_GYRO_W_TiltEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TILT_DISABLED ) == MEMS_ERROR )
 800c7f0:	2100      	movs	r1, #0
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f7fe f8b1 	bl	800a95a <LSM6DSL_ACC_GYRO_W_TiltEvOnInt1>
 800c7f8:	4603      	mov	r3, r0
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d101      	bne.n	800c802 <LSM6DSL_X_Disable_Tilt_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800c7fe:	2301      	movs	r3, #1
 800c800:	e012      	b.n	800c828 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable tilt calculation. */
  if ( LSM6DSL_ACC_GYRO_W_TILT( (void *)handle, LSM6DSL_ACC_GYRO_TILT_DISABLED ) == MEMS_ERROR )
 800c802:	2100      	movs	r1, #0
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f7fd fa5f 	bl	8009cc8 <LSM6DSL_ACC_GYRO_W_TILT>
 800c80a:	4603      	mov	r3, r0
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d101      	bne.n	800c814 <LSM6DSL_X_Disable_Tilt_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800c810:	2301      	movs	r3, #1
 800c812:	e009      	b.n	800c828 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  /* Disable embedded functionalities */
  if ( LSM6DSL_ACC_GYRO_W_FUNC_EN( (void *)handle, LSM6DSL_ACC_GYRO_FUNC_EN_DISABLED ) == MEMS_ERROR )
 800c814:	2100      	movs	r1, #0
 800c816:	6878      	ldr	r0, [r7, #4]
 800c818:	f7fd fab0 	bl	8009d7c <LSM6DSL_ACC_GYRO_W_FUNC_EN>
 800c81c:	4603      	mov	r3, r0
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d101      	bne.n	800c826 <LSM6DSL_X_Disable_Tilt_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800c822:	2301      	movs	r3, #1
 800c824:	e000      	b.n	800c828 <LSM6DSL_X_Disable_Tilt_Detection+0x40>
  }

  return COMPONENT_OK;
 800c826:	2300      	movs	r3, #0
}
 800c828:	4618      	mov	r0, r3
 800c82a:	3708      	adds	r7, #8
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}

0800c830 <LSM6DSL_X_Get_Tilt_Detection_Status>:
 * @param status the pointer to the tilt detection status: 0 means no tilt detected, 1 means tilt detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Tilt_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b084      	sub	sp, #16
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
 800c838:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_TILT_EV_STATUS_t tilt_status;

  if ( LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS( (void *)handle, &tilt_status ) == MEMS_ERROR )
 800c83a:	f107 030f 	add.w	r3, r7, #15
 800c83e:	4619      	mov	r1, r3
 800c840:	6878      	ldr	r0, [r7, #4]
 800c842:	f7fd fd12 	bl	800a26a <LSM6DSL_ACC_GYRO_R_TILT_EV_STATUS>
 800c846:	4603      	mov	r3, r0
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d101      	bne.n	800c850 <LSM6DSL_X_Get_Tilt_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c84c:	2301      	movs	r3, #1
 800c84e:	e00f      	b.n	800c870 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  switch( tilt_status )
 800c850:	7bfb      	ldrb	r3, [r7, #15]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d005      	beq.n	800c862 <LSM6DSL_X_Get_Tilt_Detection_Status+0x32>
 800c856:	2b20      	cmp	r3, #32
 800c858:	d107      	bne.n	800c86a <LSM6DSL_X_Get_Tilt_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_DETECTED:
      *status = 1;
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	2201      	movs	r2, #1
 800c85e:	701a      	strb	r2, [r3, #0]
      break;
 800c860:	e005      	b.n	800c86e <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_TILT_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	2200      	movs	r2, #0
 800c866:	701a      	strb	r2, [r3, #0]
      break;
 800c868:	e001      	b.n	800c86e <LSM6DSL_X_Get_Tilt_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800c86a:	2301      	movs	r3, #1
 800c86c:	e000      	b.n	800c870 <LSM6DSL_X_Get_Tilt_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800c86e:	2300      	movs	r3, #0
}
 800c870:	4618      	mov	r0, r3
 800c872:	3710      	adds	r7, #16
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}

0800c878 <LSM6DSL_X_Enable_Wake_Up_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b082      	sub	sp, #8
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800c880:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800c8f8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x80>
 800c884:	6878      	ldr	r0, [r7, #4]
 800c886:	f7fe fca2 	bl	800b1ce <LSM6DSL_X_Set_ODR_Value>
 800c88a:	4603      	mov	r3, r0
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d101      	bne.n	800c894 <LSM6DSL_X_Enable_Wake_Up_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c890:	2301      	movs	r3, #1
 800c892:	e02d      	b.n	800c8f0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c894:	2100      	movs	r1, #0
 800c896:	6878      	ldr	r0, [r7, #4]
 800c898:	f7fc fcf0 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c89c:	4603      	mov	r3, r0
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d101      	bne.n	800c8a6 <LSM6DSL_X_Enable_Wake_Up_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	e024      	b.n	800c8f0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* WAKE_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c8a6:	2100      	movs	r1, #0
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f7fd ff8e 	bl	800a7ca <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d101      	bne.n	800c8b8 <LSM6DSL_X_Enable_Wake_Up_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	e01b      	b.n	800c8f0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Set wake up threshold. */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x02 ) == MEMS_ERROR )
 800c8b8:	2102      	movs	r1, #2
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f7fd fec9 	bl	800a652 <LSM6DSL_ACC_GYRO_W_WK_THS>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d101      	bne.n	800c8ca <LSM6DSL_X_Enable_Wake_Up_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	e012      	b.n	800c8f0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800c8ca:	2180      	movs	r1, #128	; 0x80
 800c8cc:	6878      	ldr	r0, [r7, #4]
 800c8ce:	f7fd fd9c 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d101      	bne.n	800c8dc <LSM6DSL_X_Enable_Wake_Up_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800c8d8:	2301      	movs	r3, #1
 800c8da:	e009      	b.n	800c8f0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_ENABLED ) == MEMS_ERROR )
 800c8dc:	2120      	movs	r1, #32
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f7fe f8ef 	bl	800aac2 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d101      	bne.n	800c8ee <LSM6DSL_X_Enable_Wake_Up_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	e000      	b.n	800c8f0 <LSM6DSL_X_Enable_Wake_Up_Detection+0x78>
  }

  return COMPONENT_OK;
 800c8ee:	2300      	movs	r3, #0
}
 800c8f0:	4618      	mov	r0, r3
 800c8f2:	3708      	adds	r7, #8
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd80      	pop	{r7, pc}
 800c8f8:	43d00000 	.word	0x43d00000

0800c8fc <LSM6DSL_X_Disable_Wake_Up_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Wake_Up_Detection( DrvContextTypeDef *handle )
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b082      	sub	sp, #8
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]

  /* INT1_WU setting */
  if ( LSM6DSL_ACC_GYRO_W_WUEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_WU_DISABLED ) == MEMS_ERROR )
 800c904:	2100      	movs	r1, #0
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f7fe f8db 	bl	800aac2 <LSM6DSL_ACC_GYRO_W_WUEvOnInt1>
 800c90c:	4603      	mov	r3, r0
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d101      	bne.n	800c916 <LSM6DSL_X_Disable_Wake_Up_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800c912:	2301      	movs	r3, #1
 800c914:	e01b      	b.n	800c94e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800c916:	2100      	movs	r1, #0
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f7fd fd76 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800c91e:	4603      	mov	r3, r0
 800c920:	2b00      	cmp	r3, #0
 800c922:	d101      	bne.n	800c928 <LSM6DSL_X_Disable_Wake_Up_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800c924:	2301      	movs	r3, #1
 800c926:	e012      	b.n	800c94e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_DUR setting */
  if ( LSM6DSL_ACC_GYRO_W_WAKE_DUR( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c928:	2100      	movs	r1, #0
 800c92a:	6878      	ldr	r0, [r7, #4]
 800c92c:	f7fd ff4d 	bl	800a7ca <LSM6DSL_ACC_GYRO_W_WAKE_DUR>
 800c930:	4603      	mov	r3, r0
 800c932:	2b00      	cmp	r3, #0
 800c934:	d101      	bne.n	800c93a <LSM6DSL_X_Disable_Wake_Up_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800c936:	2301      	movs	r3, #1
 800c938:	e009      	b.n	800c94e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  /* WU_THS setting */
  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, 0x00 ) == MEMS_ERROR )
 800c93a:	2100      	movs	r1, #0
 800c93c:	6878      	ldr	r0, [r7, #4]
 800c93e:	f7fd fe88 	bl	800a652 <LSM6DSL_ACC_GYRO_W_WK_THS>
 800c942:	4603      	mov	r3, r0
 800c944:	2b00      	cmp	r3, #0
 800c946:	d101      	bne.n	800c94c <LSM6DSL_X_Disable_Wake_Up_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800c948:	2301      	movs	r3, #1
 800c94a:	e000      	b.n	800c94e <LSM6DSL_X_Disable_Wake_Up_Detection+0x52>
  }

  return COMPONENT_OK;
 800c94c:	2300      	movs	r3, #0
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3708      	adds	r7, #8
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}

0800c956 <LSM6DSL_X_Get_Wake_Up_Detection_Status>:
 * @param status the pointer to the status of the wake up detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Wake_Up_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800c956:	b580      	push	{r7, lr}
 800c958:	b084      	sub	sp, #16
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
 800c95e:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_WU_EV_STATUS_t wake_up_status;

  if ( LSM6DSL_ACC_GYRO_R_WU_EV_STATUS( (void *)handle, &wake_up_status ) == MEMS_ERROR )
 800c960:	f107 030f 	add.w	r3, r7, #15
 800c964:	4619      	mov	r1, r3
 800c966:	6878      	ldr	r0, [r7, #4]
 800c968:	f7fd fa35 	bl	8009dd6 <LSM6DSL_ACC_GYRO_R_WU_EV_STATUS>
 800c96c:	4603      	mov	r3, r0
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d101      	bne.n	800c976 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800c972:	2301      	movs	r3, #1
 800c974:	e00f      	b.n	800c996 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  switch( wake_up_status )
 800c976:	7bfb      	ldrb	r3, [r7, #15]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d005      	beq.n	800c988 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x32>
 800c97c:	2b08      	cmp	r3, #8
 800c97e:	d107      	bne.n	800c990 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_DETECTED:
      *status = 1;
 800c980:	683b      	ldr	r3, [r7, #0]
 800c982:	2201      	movs	r2, #1
 800c984:	701a      	strb	r2, [r3, #0]
      break;
 800c986:	e005      	b.n	800c994 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    case LSM6DSL_ACC_GYRO_WU_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800c988:	683b      	ldr	r3, [r7, #0]
 800c98a:	2200      	movs	r2, #0
 800c98c:	701a      	strb	r2, [r3, #0]
      break;
 800c98e:	e001      	b.n	800c994 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800c990:	2301      	movs	r3, #1
 800c992:	e000      	b.n	800c996 <LSM6DSL_X_Get_Wake_Up_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800c994:	2300      	movs	r3, #0
}
 800c996:	4618      	mov	r0, r3
 800c998:	3710      	adds	r7, #16
 800c99a:	46bd      	mov	sp, r7
 800c99c:	bd80      	pop	{r7, pc}

0800c99e <LSM6DSL_X_Set_Wake_Up_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Wake_Up_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800c99e:	b580      	push	{r7, lr}
 800c9a0:	b082      	sub	sp, #8
 800c9a2:	af00      	add	r7, sp, #0
 800c9a4:	6078      	str	r0, [r7, #4]
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_WK_THS( (void *)handle, thr ) == MEMS_ERROR )
 800c9aa:	78fb      	ldrb	r3, [r7, #3]
 800c9ac:	4619      	mov	r1, r3
 800c9ae:	6878      	ldr	r0, [r7, #4]
 800c9b0:	f7fd fe4f 	bl	800a652 <LSM6DSL_ACC_GYRO_W_WK_THS>
 800c9b4:	4603      	mov	r3, r0
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d101      	bne.n	800c9be <LSM6DSL_X_Set_Wake_Up_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	e000      	b.n	800c9c0 <LSM6DSL_X_Set_Wake_Up_Threshold+0x22>
  }

  return COMPONENT_OK;
 800c9be:	2300      	movs	r3, #0
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3708      	adds	r7, #8
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}

0800c9c8 <LSM6DSL_X_Enable_Single_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b082      	sub	sp, #8
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800c9d0:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 800ca90 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc8>
 800c9d4:	6878      	ldr	r0, [r7, #4]
 800c9d6:	f7fe fbfa 	bl	800b1ce <LSM6DSL_X_Set_ODR_Value>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	d101      	bne.n	800c9e4 <LSM6DSL_X_Enable_Single_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	e051      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800c9e4:	2100      	movs	r1, #0
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f7fc fc48 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800c9ec:	4603      	mov	r3, r0
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d101      	bne.n	800c9f6 <LSM6DSL_X_Enable_Single_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	e048      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800c9f6:	2108      	movs	r1, #8
 800c9f8:	6878      	ldr	r0, [r7, #4]
 800c9fa:	f7fd fcd9 	bl	800a3b0 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800c9fe:	4603      	mov	r3, r0
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d101      	bne.n	800ca08 <LSM6DSL_X_Enable_Single_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800ca04:	2301      	movs	r3, #1
 800ca06:	e03f      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800ca08:	2104      	movs	r1, #4
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f7fd fca3 	bl	800a356 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800ca10:	4603      	mov	r3, r0
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d101      	bne.n	800ca1a <LSM6DSL_X_Enable_Single_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800ca16:	2301      	movs	r3, #1
 800ca18:	e036      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800ca1a:	2102      	movs	r1, #2
 800ca1c:	6878      	ldr	r0, [r7, #4]
 800ca1e:	f7fd fc6d 	bl	800a2fc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800ca22:	4603      	mov	r3, r0
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d101      	bne.n	800ca2c <LSM6DSL_X_Enable_Single_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800ca28:	2301      	movs	r3, #1
 800ca2a:	e02d      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800ca2c:	2108      	movs	r1, #8
 800ca2e:	6878      	ldr	r0, [r7, #4]
 800ca30:	f000 f9a5 	bl	800cd7e <LSM6DSL_X_Set_Tap_Threshold>
 800ca34:	4603      	mov	r3, r0
 800ca36:	2b01      	cmp	r3, #1
 800ca38:	d101      	bne.n	800ca3e <LSM6DSL_X_Enable_Single_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	e024      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_MID_HIGH ) == COMPONENT_ERROR )
 800ca3e:	2102      	movs	r1, #2
 800ca40:	6878      	ldr	r0, [r7, #4]
 800ca42:	f000 f9b1 	bl	800cda8 <LSM6DSL_X_Set_Tap_Shock_Time>
 800ca46:	4603      	mov	r3, r0
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	d101      	bne.n	800ca50 <LSM6DSL_X_Enable_Single_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	e01b      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_MID_LOW ) == COMPONENT_ERROR )
 800ca50:	2101      	movs	r1, #1
 800ca52:	6878      	ldr	r0, [r7, #4]
 800ca54:	f000 f9bd 	bl	800cdd2 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	2b01      	cmp	r3, #1
 800ca5c:	d101      	bne.n	800ca62 <LSM6DSL_X_Enable_Single_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800ca5e:	2301      	movs	r3, #1
 800ca60:	e012      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800ca62:	2180      	movs	r1, #128	; 0x80
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f7fd fcd0 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800ca6a:	4603      	mov	r3, r0
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d101      	bne.n	800ca74 <LSM6DSL_X_Enable_Single_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800ca70:	2301      	movs	r3, #1
 800ca72:	e009      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  /* Enable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_ENABLED ) == MEMS_ERROR )
 800ca74:	2140      	movs	r1, #64	; 0x40
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f7fe f850 	bl	800ab1c <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d101      	bne.n	800ca86 <LSM6DSL_X_Enable_Single_Tap_Detection+0xbe>
  {
    return COMPONENT_ERROR;
 800ca82:	2301      	movs	r3, #1
 800ca84:	e000      	b.n	800ca88 <LSM6DSL_X_Enable_Single_Tap_Detection+0xc0>
  }

  return COMPONENT_OK;
 800ca86:	2300      	movs	r3, #0
}
 800ca88:	4618      	mov	r0, r3
 800ca8a:	3708      	adds	r7, #8
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}
 800ca90:	43d00000 	.word	0x43d00000

0800ca94 <LSM6DSL_X_Disable_Single_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Single_Tap_Detection( DrvContextTypeDef *handle )
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b082      	sub	sp, #8
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]

  /* Disable single tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_SingleTapOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_SINGLE_TAP_DISABLED ) == MEMS_ERROR )
 800ca9c:	2100      	movs	r1, #0
 800ca9e:	6878      	ldr	r0, [r7, #4]
 800caa0:	f7fe f83c 	bl	800ab1c <LSM6DSL_ACC_GYRO_W_SingleTapOnInt1>
 800caa4:	4603      	mov	r3, r0
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d101      	bne.n	800caae <LSM6DSL_X_Disable_Single_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800caaa:	2301      	movs	r3, #1
 800caac:	e03f      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800caae:	2100      	movs	r1, #0
 800cab0:	6878      	ldr	r0, [r7, #4]
 800cab2:	f7fd fcaa 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800cab6:	4603      	mov	r3, r0
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d101      	bne.n	800cac0 <LSM6DSL_X_Disable_Single_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800cabc:	2301      	movs	r3, #1
 800cabe:	e036      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800cac0:	2100      	movs	r1, #0
 800cac2:	6878      	ldr	r0, [r7, #4]
 800cac4:	f000 f95b 	bl	800cd7e <LSM6DSL_X_Set_Tap_Threshold>
 800cac8:	4603      	mov	r3, r0
 800caca:	2b01      	cmp	r3, #1
 800cacc:	d101      	bne.n	800cad2 <LSM6DSL_X_Disable_Single_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800cace:	2301      	movs	r3, #1
 800cad0:	e02d      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800cad2:	2100      	movs	r1, #0
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f000 f967 	bl	800cda8 <LSM6DSL_X_Set_Tap_Shock_Time>
 800cada:	4603      	mov	r3, r0
 800cadc:	2b01      	cmp	r3, #1
 800cade:	d101      	bne.n	800cae4 <LSM6DSL_X_Disable_Single_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800cae0:	2301      	movs	r3, #1
 800cae2:	e024      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800cae4:	2100      	movs	r1, #0
 800cae6:	6878      	ldr	r0, [r7, #4]
 800cae8:	f000 f973 	bl	800cdd2 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800caec:	4603      	mov	r3, r0
 800caee:	2b01      	cmp	r3, #1
 800caf0:	d101      	bne.n	800caf6 <LSM6DSL_X_Disable_Single_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800caf2:	2301      	movs	r3, #1
 800caf4:	e01b      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  /* _NOTE_: Tap duration time window - don't care for single tap. */

  /* _NOTE_: Single/Double Tap event - don't care of this flag for single tap. */

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800caf6:	2100      	movs	r1, #0
 800caf8:	6878      	ldr	r0, [r7, #4]
 800cafa:	f7fd fbff 	bl	800a2fc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800cafe:	4603      	mov	r3, r0
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d101      	bne.n	800cb08 <LSM6DSL_X_Disable_Single_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800cb04:	2301      	movs	r3, #1
 800cb06:	e012      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800cb08:	2100      	movs	r1, #0
 800cb0a:	6878      	ldr	r0, [r7, #4]
 800cb0c:	f7fd fc23 	bl	800a356 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800cb10:	4603      	mov	r3, r0
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d101      	bne.n	800cb1a <LSM6DSL_X_Disable_Single_Tap_Detection+0x86>
  {
    return COMPONENT_ERROR;
 800cb16:	2301      	movs	r3, #1
 800cb18:	e009      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800cb1a:	2100      	movs	r1, #0
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	f7fd fc47 	bl	800a3b0 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800cb22:	4603      	mov	r3, r0
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d101      	bne.n	800cb2c <LSM6DSL_X_Disable_Single_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800cb28:	2301      	movs	r3, #1
 800cb2a:	e000      	b.n	800cb2e <LSM6DSL_X_Disable_Single_Tap_Detection+0x9a>
  }

  return COMPONENT_OK;
 800cb2c:	2300      	movs	r3, #0
}
 800cb2e:	4618      	mov	r0, r3
 800cb30:	3708      	adds	r7, #8
 800cb32:	46bd      	mov	sp, r7
 800cb34:	bd80      	pop	{r7, pc}

0800cb36 <LSM6DSL_X_Get_Single_Tap_Detection_Status>:
 * @param status the pointer to the single tap detection status: 0 means no single tap detected, 1 means single tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Single_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cb36:	b580      	push	{r7, lr}
 800cb38:	b084      	sub	sp, #16
 800cb3a:	af00      	add	r7, sp, #0
 800cb3c:	6078      	str	r0, [r7, #4]
 800cb3e:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800cb40:	f107 030f 	add.w	r3, r7, #15
 800cb44:	4619      	mov	r1, r3
 800cb46:	6878      	ldr	r0, [r7, #4]
 800cb48:	f7fd f999 	bl	8009e7e <LSM6DSL_ACC_GYRO_R_SINGLE_TAP_EV_STATUS>
 800cb4c:	4603      	mov	r3, r0
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d101      	bne.n	800cb56 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cb52:	2301      	movs	r3, #1
 800cb54:	e00f      	b.n	800cb76 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800cb56:	7bfb      	ldrb	r3, [r7, #15]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d005      	beq.n	800cb68 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x32>
 800cb5c:	2b20      	cmp	r3, #32
 800cb5e:	d107      	bne.n	800cb70 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	2201      	movs	r2, #1
 800cb64:	701a      	strb	r2, [r3, #0]
      break;
 800cb66:	e005      	b.n	800cb74 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_SINGLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800cb68:	683b      	ldr	r3, [r7, #0]
 800cb6a:	2200      	movs	r2, #0
 800cb6c:	701a      	strb	r2, [r3, #0]
      break;
 800cb6e:	e001      	b.n	800cb74 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800cb70:	2301      	movs	r3, #1
 800cb72:	e000      	b.n	800cb76 <LSM6DSL_X_Get_Single_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800cb74:	2300      	movs	r3, #0
}
 800cb76:	4618      	mov	r0, r3
 800cb78:	3710      	adds	r7, #16
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	bd80      	pop	{r7, pc}
	...

0800cb80 <LSM6DSL_X_Enable_Double_Tap_Detection>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800cb80:	b580      	push	{r7, lr}
 800cb82:	b082      	sub	sp, #8
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800cb88:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800cc6c <LSM6DSL_X_Enable_Double_Tap_Detection+0xec>
 800cb8c:	6878      	ldr	r0, [r7, #4]
 800cb8e:	f7fe fb1e 	bl	800b1ce <LSM6DSL_X_Set_ODR_Value>
 800cb92:	4603      	mov	r3, r0
 800cb94:	2b01      	cmp	r3, #1
 800cb96:	d101      	bne.n	800cb9c <LSM6DSL_X_Enable_Double_Tap_Detection+0x1c>
  {
    return COMPONENT_ERROR;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	e063      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Full scale selection */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800cb9c:	2100      	movs	r1, #0
 800cb9e:	6878      	ldr	r0, [r7, #4]
 800cba0:	f7fc fb6c 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800cba4:	4603      	mov	r3, r0
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d101      	bne.n	800cbae <LSM6DSL_X_Enable_Double_Tap_Detection+0x2e>
  {
    return COMPONENT_ERROR;
 800cbaa:	2301      	movs	r3, #1
 800cbac:	e05a      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_ENABLED ) == MEMS_ERROR )
 800cbae:	2108      	movs	r1, #8
 800cbb0:	6878      	ldr	r0, [r7, #4]
 800cbb2:	f7fd fbfd 	bl	800a3b0 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d101      	bne.n	800cbc0 <LSM6DSL_X_Enable_Double_Tap_Detection+0x40>
  {
    return COMPONENT_ERROR;
 800cbbc:	2301      	movs	r3, #1
 800cbbe:	e051      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_ENABLED ) == MEMS_ERROR )
 800cbc0:	2104      	movs	r1, #4
 800cbc2:	6878      	ldr	r0, [r7, #4]
 800cbc4:	f7fd fbc7 	bl	800a356 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d101      	bne.n	800cbd2 <LSM6DSL_X_Enable_Double_Tap_Detection+0x52>
  {
    return COMPONENT_ERROR;
 800cbce:	2301      	movs	r3, #1
 800cbd0:	e048      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_ENABLED ) == MEMS_ERROR )
 800cbd2:	2102      	movs	r1, #2
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f7fd fb91 	bl	800a2fc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d101      	bne.n	800cbe4 <LSM6DSL_X_Enable_Double_Tap_Detection+0x64>
  {
    return COMPONENT_ERROR;
 800cbe0:	2301      	movs	r3, #1
 800cbe2:	e03f      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, LSM6DSL_TAP_THRESHOLD_MID_LOW ) == COMPONENT_ERROR )
 800cbe4:	2108      	movs	r1, #8
 800cbe6:	6878      	ldr	r0, [r7, #4]
 800cbe8:	f000 f8c9 	bl	800cd7e <LSM6DSL_X_Set_Tap_Threshold>
 800cbec:	4603      	mov	r3, r0
 800cbee:	2b01      	cmp	r3, #1
 800cbf0:	d101      	bne.n	800cbf6 <LSM6DSL_X_Enable_Double_Tap_Detection+0x76>
  {
    return COMPONENT_ERROR;
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	e036      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, LSM6DSL_TAP_SHOCK_TIME_HIGH ) == COMPONENT_ERROR )
 800cbf6:	2103      	movs	r1, #3
 800cbf8:	6878      	ldr	r0, [r7, #4]
 800cbfa:	f000 f8d5 	bl	800cda8 <LSM6DSL_X_Set_Tap_Shock_Time>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	2b01      	cmp	r3, #1
 800cc02:	d101      	bne.n	800cc08 <LSM6DSL_X_Enable_Double_Tap_Detection+0x88>
  {
    return COMPONENT_ERROR;
 800cc04:	2301      	movs	r3, #1
 800cc06:	e02d      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, LSM6DSL_TAP_QUIET_TIME_HIGH ) == COMPONENT_ERROR )
 800cc08:	2103      	movs	r1, #3
 800cc0a:	6878      	ldr	r0, [r7, #4]
 800cc0c:	f000 f8e1 	bl	800cdd2 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800cc10:	4603      	mov	r3, r0
 800cc12:	2b01      	cmp	r3, #1
 800cc14:	d101      	bne.n	800cc1a <LSM6DSL_X_Enable_Double_Tap_Detection+0x9a>
  {
    return COMPONENT_ERROR;
 800cc16:	2301      	movs	r3, #1
 800cc18:	e024      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Set tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, LSM6DSL_TAP_DURATION_TIME_MID ) == COMPONENT_ERROR )
 800cc1a:	2108      	movs	r1, #8
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f000 f8ed 	bl	800cdfc <LSM6DSL_X_Set_Tap_Duration_Time>
 800cc22:	4603      	mov	r3, r0
 800cc24:	2b01      	cmp	r3, #1
 800cc26:	d101      	bne.n	800cc2c <LSM6DSL_X_Enable_Double_Tap_Detection+0xac>
  {
    return COMPONENT_ERROR;
 800cc28:	2301      	movs	r3, #1
 800cc2a:	e01b      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Single and double tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800cc2c:	2180      	movs	r1, #128	; 0x80
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f7fd fd40 	bl	800a6b4 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800cc34:	4603      	mov	r3, r0
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d101      	bne.n	800cc3e <LSM6DSL_X_Enable_Double_Tap_Detection+0xbe>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_DOUBLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	e012      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800cc3e:	2180      	movs	r1, #128	; 0x80
 800cc40:	6878      	ldr	r0, [r7, #4]
 800cc42:	f7fd fbe2 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800cc46:	4603      	mov	r3, r0
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d101      	bne.n	800cc50 <LSM6DSL_X_Enable_Double_Tap_Detection+0xd0>
  {
    return COMPONENT_ERROR;
 800cc4c:	2301      	movs	r3, #1
 800cc4e:	e009      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  /* Enable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_ENABLED ) == MEMS_ERROR )
 800cc50:	2108      	movs	r1, #8
 800cc52:	6878      	ldr	r0, [r7, #4]
 800cc54:	f7fd fedb 	bl	800aa0e <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d101      	bne.n	800cc62 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe2>
  {
    return COMPONENT_ERROR;
 800cc5e:	2301      	movs	r3, #1
 800cc60:	e000      	b.n	800cc64 <LSM6DSL_X_Enable_Double_Tap_Detection+0xe4>
  }

  return COMPONENT_OK;
 800cc62:	2300      	movs	r3, #0
}
 800cc64:	4618      	mov	r0, r3
 800cc66:	3708      	adds	r7, #8
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}
 800cc6c:	43d00000 	.word	0x43d00000

0800cc70 <LSM6DSL_X_Disable_Double_Tap_Detection>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_Double_Tap_Detection( DrvContextTypeDef *handle )
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b082      	sub	sp, #8
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	6078      	str	r0, [r7, #4]

  /* Disable double tap interrupt on INT1 pin. */
  if ( LSM6DSL_ACC_GYRO_W_TapEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_TAP_DISABLED ) == MEMS_ERROR )
 800cc78:	2100      	movs	r1, #0
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f7fd fec7 	bl	800aa0e <LSM6DSL_ACC_GYRO_W_TapEvOnInt1>
 800cc80:	4603      	mov	r3, r0
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d101      	bne.n	800cc8a <LSM6DSL_X_Disable_Double_Tap_Detection+0x1a>
  {
    return COMPONENT_ERROR;
 800cc86:	2301      	movs	r3, #1
 800cc88:	e051      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800cc8a:	2100      	movs	r1, #0
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f7fd fbbc 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800cc92:	4603      	mov	r3, r0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d101      	bne.n	800cc9c <LSM6DSL_X_Disable_Double_Tap_Detection+0x2c>
  {
    return COMPONENT_ERROR;
 800cc98:	2301      	movs	r3, #1
 800cc9a:	e048      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap threshold. */
  if ( LSM6DSL_X_Set_Tap_Threshold( handle, 0x0 ) == COMPONENT_ERROR )
 800cc9c:	2100      	movs	r1, #0
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 f86d 	bl	800cd7e <LSM6DSL_X_Set_Tap_Threshold>
 800cca4:	4603      	mov	r3, r0
 800cca6:	2b01      	cmp	r3, #1
 800cca8:	d101      	bne.n	800ccae <LSM6DSL_X_Disable_Double_Tap_Detection+0x3e>
  {
    return COMPONENT_ERROR;
 800ccaa:	2301      	movs	r3, #1
 800ccac:	e03f      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap shock time window. */
  if ( LSM6DSL_X_Set_Tap_Shock_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800ccae:	2100      	movs	r1, #0
 800ccb0:	6878      	ldr	r0, [r7, #4]
 800ccb2:	f000 f879 	bl	800cda8 <LSM6DSL_X_Set_Tap_Shock_Time>
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	2b01      	cmp	r3, #1
 800ccba:	d101      	bne.n	800ccc0 <LSM6DSL_X_Disable_Double_Tap_Detection+0x50>
  {
    return COMPONENT_ERROR;
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	e036      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap quiet time window. */
  if ( LSM6DSL_X_Set_Tap_Quiet_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800ccc0:	2100      	movs	r1, #0
 800ccc2:	6878      	ldr	r0, [r7, #4]
 800ccc4:	f000 f885 	bl	800cdd2 <LSM6DSL_X_Set_Tap_Quiet_Time>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	2b01      	cmp	r3, #1
 800cccc:	d101      	bne.n	800ccd2 <LSM6DSL_X_Disable_Double_Tap_Detection+0x62>
  {
    return COMPONENT_ERROR;
 800ccce:	2301      	movs	r3, #1
 800ccd0:	e02d      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Reset tap duration time window. */
  if ( LSM6DSL_X_Set_Tap_Duration_Time( handle, 0x0 ) == COMPONENT_ERROR )
 800ccd2:	2100      	movs	r1, #0
 800ccd4:	6878      	ldr	r0, [r7, #4]
 800ccd6:	f000 f891 	bl	800cdfc <LSM6DSL_X_Set_Tap_Duration_Time>
 800ccda:	4603      	mov	r3, r0
 800ccdc:	2b01      	cmp	r3, #1
 800ccde:	d101      	bne.n	800cce4 <LSM6DSL_X_Disable_Double_Tap_Detection+0x74>
  {
    return COMPONENT_ERROR;
 800cce0:	2301      	movs	r3, #1
 800cce2:	e024      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Only single tap enabled. */
  if ( LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV( (void *)handle,
 800cce4:	2100      	movs	r1, #0
 800cce6:	6878      	ldr	r0, [r7, #4]
 800cce8:	f7fd fce4 	bl	800a6b4 <LSM6DSL_ACC_GYRO_W_SINGLE_DOUBLE_TAP_EV>
 800ccec:	4603      	mov	r3, r0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d101      	bne.n	800ccf6 <LSM6DSL_X_Disable_Double_Tap_Detection+0x86>
       LSM6DSL_ACC_GYRO_SINGLE_DOUBLE_TAP_SINGLE_TAP ) == MEMS_ERROR )
  {
    return COMPONENT_ERROR;
 800ccf2:	2301      	movs	r3, #1
 800ccf4:	e01b      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Z direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Z_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Z_EN_DISABLED ) == MEMS_ERROR )
 800ccf6:	2100      	movs	r1, #0
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f7fd faff 	bl	800a2fc <LSM6DSL_ACC_GYRO_W_TAP_Z_EN>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	d101      	bne.n	800cd08 <LSM6DSL_X_Disable_Double_Tap_Detection+0x98>
  {
    return COMPONENT_ERROR;
 800cd04:	2301      	movs	r3, #1
 800cd06:	e012      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable Y direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_Y_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_Y_EN_DISABLED ) == MEMS_ERROR )
 800cd08:	2100      	movs	r1, #0
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f7fd fb23 	bl	800a356 <LSM6DSL_ACC_GYRO_W_TAP_Y_EN>
 800cd10:	4603      	mov	r3, r0
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d101      	bne.n	800cd1a <LSM6DSL_X_Disable_Double_Tap_Detection+0xaa>
  {
    return COMPONENT_ERROR;
 800cd16:	2301      	movs	r3, #1
 800cd18:	e009      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  /* Disable X direction in tap recognition. */
  if ( LSM6DSL_ACC_GYRO_W_TAP_X_EN( (void *)handle, LSM6DSL_ACC_GYRO_TAP_X_EN_DISABLED ) == MEMS_ERROR )
 800cd1a:	2100      	movs	r1, #0
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f7fd fb47 	bl	800a3b0 <LSM6DSL_ACC_GYRO_W_TAP_X_EN>
 800cd22:	4603      	mov	r3, r0
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d101      	bne.n	800cd2c <LSM6DSL_X_Disable_Double_Tap_Detection+0xbc>
  {
    return COMPONENT_ERROR;
 800cd28:	2301      	movs	r3, #1
 800cd2a:	e000      	b.n	800cd2e <LSM6DSL_X_Disable_Double_Tap_Detection+0xbe>
  }

  return COMPONENT_OK;
 800cd2c:	2300      	movs	r3, #0
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3708      	adds	r7, #8
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}

0800cd36 <LSM6DSL_X_Get_Double_Tap_Detection_Status>:
 * @param status the pointer to the double tap detection status: 0 means no double tap detected, 1 means double tap detected
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_Double_Tap_Detection_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cd36:	b580      	push	{r7, lr}
 800cd38:	b084      	sub	sp, #16
 800cd3a:	af00      	add	r7, sp, #0
 800cd3c:	6078      	str	r0, [r7, #4]
 800cd3e:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_t tap_status;

  if ( LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS( (void *)handle, &tap_status ) == MEMS_ERROR )
 800cd40:	f107 030f 	add.w	r3, r7, #15
 800cd44:	4619      	mov	r1, r3
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f7fd f87d 	bl	8009e46 <LSM6DSL_ACC_GYRO_R_DOUBLE_TAP_EV_STATUS>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d101      	bne.n	800cd56 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cd52:	2301      	movs	r3, #1
 800cd54:	e00f      	b.n	800cd76 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  switch( tap_status )
 800cd56:	7bfb      	ldrb	r3, [r7, #15]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d005      	beq.n	800cd68 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x32>
 800cd5c:	2b10      	cmp	r3, #16
 800cd5e:	d107      	bne.n	800cd70 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_DETECTED:
      *status = 1;
 800cd60:	683b      	ldr	r3, [r7, #0]
 800cd62:	2201      	movs	r2, #1
 800cd64:	701a      	strb	r2, [r3, #0]
      break;
 800cd66:	e005      	b.n	800cd74 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    case LSM6DSL_ACC_GYRO_DOUBLE_TAP_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	701a      	strb	r2, [r3, #0]
      break;
 800cd6e:	e001      	b.n	800cd74 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x3e>

    default:
      return COMPONENT_ERROR;
 800cd70:	2301      	movs	r3, #1
 800cd72:	e000      	b.n	800cd76 <LSM6DSL_X_Get_Double_Tap_Detection_Status+0x40>
  }

  return COMPONENT_OK;
 800cd74:	2300      	movs	r3, #0
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3710      	adds	r7, #16
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}

0800cd7e <LSM6DSL_X_Set_Tap_Threshold>:
 * @param thr the threshold to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Threshold( DrvContextTypeDef *handle, uint8_t thr )
{
 800cd7e:	b580      	push	{r7, lr}
 800cd80:	b082      	sub	sp, #8
 800cd82:	af00      	add	r7, sp, #0
 800cd84:	6078      	str	r0, [r7, #4]
 800cd86:	460b      	mov	r3, r1
 800cd88:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_TAP_THS( (void *)handle, thr ) == MEMS_ERROR )
 800cd8a:	78fb      	ldrb	r3, [r7, #3]
 800cd8c:	4619      	mov	r1, r3
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f7fd fb68 	bl	800a464 <LSM6DSL_ACC_GYRO_W_TAP_THS>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d101      	bne.n	800cd9e <LSM6DSL_X_Set_Tap_Threshold+0x20>
  {
    return COMPONENT_ERROR;
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	e000      	b.n	800cda0 <LSM6DSL_X_Set_Tap_Threshold+0x22>
  }

  return COMPONENT_OK;
 800cd9e:	2300      	movs	r3, #0
}
 800cda0:	4618      	mov	r0, r3
 800cda2:	3708      	adds	r7, #8
 800cda4:	46bd      	mov	sp, r7
 800cda6:	bd80      	pop	{r7, pc}

0800cda8 <LSM6DSL_X_Set_Tap_Shock_Time>:
 * @param time the shock time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Shock_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
 800cdb0:	460b      	mov	r3, r1
 800cdb2:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_SHOCK_Duration( (void *)handle, time ) == MEMS_ERROR )
 800cdb4:	78fb      	ldrb	r3, [r7, #3]
 800cdb6:	4619      	mov	r1, r3
 800cdb8:	6878      	ldr	r0, [r7, #4]
 800cdba:	f7fd fbb1 	bl	800a520 <LSM6DSL_ACC_GYRO_W_SHOCK_Duration>
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d101      	bne.n	800cdc8 <LSM6DSL_X_Set_Tap_Shock_Time+0x20>
  {
    return COMPONENT_ERROR;
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	e000      	b.n	800cdca <LSM6DSL_X_Set_Tap_Shock_Time+0x22>
  }

  return COMPONENT_OK;
 800cdc8:	2300      	movs	r3, #0
}
 800cdca:	4618      	mov	r0, r3
 800cdcc:	3708      	adds	r7, #8
 800cdce:	46bd      	mov	sp, r7
 800cdd0:	bd80      	pop	{r7, pc}

0800cdd2 <LSM6DSL_X_Set_Tap_Quiet_Time>:
 * @param time the quiet time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Quiet_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800cdd2:	b580      	push	{r7, lr}
 800cdd4:	b082      	sub	sp, #8
 800cdd6:	af00      	add	r7, sp, #0
 800cdd8:	6078      	str	r0, [r7, #4]
 800cdda:	460b      	mov	r3, r1
 800cddc:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_QUIET_Duration( (void *)handle, time ) == MEMS_ERROR )
 800cdde:	78fb      	ldrb	r3, [r7, #3]
 800cde0:	4619      	mov	r1, r3
 800cde2:	6878      	ldr	r0, [r7, #4]
 800cde4:	f7fd fbcd 	bl	800a582 <LSM6DSL_ACC_GYRO_W_QUIET_Duration>
 800cde8:	4603      	mov	r3, r0
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d101      	bne.n	800cdf2 <LSM6DSL_X_Set_Tap_Quiet_Time+0x20>
  {
    return COMPONENT_ERROR;
 800cdee:	2301      	movs	r3, #1
 800cdf0:	e000      	b.n	800cdf4 <LSM6DSL_X_Set_Tap_Quiet_Time+0x22>
  }

  return COMPONENT_OK;
 800cdf2:	2300      	movs	r3, #0
}
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	3708      	adds	r7, #8
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}

0800cdfc <LSM6DSL_X_Set_Tap_Duration_Time>:
 * @param time the duration of the time window to be set
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Set_Tap_Duration_Time( DrvContextTypeDef *handle, uint8_t time )
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b082      	sub	sp, #8
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	460b      	mov	r3, r1
 800ce06:	70fb      	strb	r3, [r7, #3]

  if ( LSM6DSL_ACC_GYRO_W_DUR( (void *)handle, time ) == MEMS_ERROR )
 800ce08:	78fb      	ldrb	r3, [r7, #3]
 800ce0a:	4619      	mov	r1, r3
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f7fd fbec 	bl	800a5ea <LSM6DSL_ACC_GYRO_W_DUR>
 800ce12:	4603      	mov	r3, r0
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d101      	bne.n	800ce1c <LSM6DSL_X_Set_Tap_Duration_Time+0x20>
  {
    return COMPONENT_ERROR;
 800ce18:	2301      	movs	r3, #1
 800ce1a:	e000      	b.n	800ce1e <LSM6DSL_X_Set_Tap_Duration_Time+0x22>
  }

  return COMPONENT_OK;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3708      	adds	r7, #8
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
	...

0800ce28 <LSM6DSL_X_Enable_6D_Orientation>:
 * @note  This function sets the LSM6DSL accelerometer ODR to 416Hz and the LSM6DSL accelerometer full scale to 2g
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Enable_6D_Orientation( DrvContextTypeDef *handle )
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b082      	sub	sp, #8
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]

  /* Output Data Rate selection */
  if(LSM6DSL_X_Set_ODR_Value(handle, 416.0f) == COMPONENT_ERROR)
 800ce30:	ed9f 0a19 	vldr	s0, [pc, #100]	; 800ce98 <LSM6DSL_X_Enable_6D_Orientation+0x70>
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f7fe f9ca 	bl	800b1ce <LSM6DSL_X_Set_ODR_Value>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	2b01      	cmp	r3, #1
 800ce3e:	d101      	bne.n	800ce44 <LSM6DSL_X_Enable_6D_Orientation+0x1c>
  {
    return COMPONENT_ERROR;
 800ce40:	2301      	movs	r3, #1
 800ce42:	e024      	b.n	800ce8e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Full scale selection. */
  if ( LSM6DSL_ACC_GYRO_W_FS_XL( (void *)handle, LSM6DSL_ACC_GYRO_FS_XL_2g ) == MEMS_ERROR )
 800ce44:	2100      	movs	r1, #0
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f7fc fa18 	bl	800927c <LSM6DSL_ACC_GYRO_W_FS_XL>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d101      	bne.n	800ce56 <LSM6DSL_X_Enable_6D_Orientation+0x2e>
  {
    return COMPONENT_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e01b      	b.n	800ce8e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Set 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_60_degree ) == MEMS_ERROR )
 800ce56:	2140      	movs	r1, #64	; 0x40
 800ce58:	6878      	ldr	r0, [r7, #4]
 800ce5a:	f7fd fb34 	bl	800a4c6 <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d101      	bne.n	800ce68 <LSM6DSL_X_Enable_6D_Orientation+0x40>
  {
    return COMPONENT_ERROR;
 800ce64:	2301      	movs	r3, #1
 800ce66:	e012      	b.n	800ce8e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* Enable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_ENABLED ) == MEMS_ERROR )
 800ce68:	2180      	movs	r1, #128	; 0x80
 800ce6a:	6878      	ldr	r0, [r7, #4]
 800ce6c:	f7fd facd 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800ce70:	4603      	mov	r3, r0
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d101      	bne.n	800ce7a <LSM6DSL_X_Enable_6D_Orientation+0x52>
  {
    return COMPONENT_ERROR;
 800ce76:	2301      	movs	r3, #1
 800ce78:	e009      	b.n	800ce8e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_ENABLED ) == MEMS_ERROR )
 800ce7a:	2104      	movs	r1, #4
 800ce7c:	6878      	ldr	r0, [r7, #4]
 800ce7e:	f7fd fd99 	bl	800a9b4 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800ce82:	4603      	mov	r3, r0
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d101      	bne.n	800ce8c <LSM6DSL_X_Enable_6D_Orientation+0x64>
  {
    return COMPONENT_ERROR;
 800ce88:	2301      	movs	r3, #1
 800ce8a:	e000      	b.n	800ce8e <LSM6DSL_X_Enable_6D_Orientation+0x66>
  }

  return COMPONENT_OK;
 800ce8c:	2300      	movs	r3, #0
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3708      	adds	r7, #8
 800ce92:	46bd      	mov	sp, r7
 800ce94:	bd80      	pop	{r7, pc}
 800ce96:	bf00      	nop
 800ce98:	43d00000 	.word	0x43d00000

0800ce9c <LSM6DSL_X_Disable_6D_Orientation>:
 * @param handle the device handle
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Disable_6D_Orientation( DrvContextTypeDef *handle )
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b082      	sub	sp, #8
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]

  /* INT1_6D setting. */
  if ( LSM6DSL_ACC_GYRO_W_6DEvOnInt1( (void *)handle, LSM6DSL_ACC_GYRO_INT1_6D_DISABLED ) == MEMS_ERROR )
 800cea4:	2100      	movs	r1, #0
 800cea6:	6878      	ldr	r0, [r7, #4]
 800cea8:	f7fd fd84 	bl	800a9b4 <LSM6DSL_ACC_GYRO_W_6DEvOnInt1>
 800ceac:	4603      	mov	r3, r0
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d101      	bne.n	800ceb6 <LSM6DSL_X_Disable_6D_Orientation+0x1a>
  {
    return COMPONENT_ERROR;
 800ceb2:	2301      	movs	r3, #1
 800ceb4:	e012      	b.n	800cedc <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Disable basic Interrupts */
  if ( LSM6DSL_ACC_GYRO_W_BASIC_INT( (void *)handle, LSM6DSL_ACC_GYRO_BASIC_INT_DISABLED ) == MEMS_ERROR )
 800ceb6:	2100      	movs	r1, #0
 800ceb8:	6878      	ldr	r0, [r7, #4]
 800ceba:	f7fd faa6 	bl	800a40a <LSM6DSL_ACC_GYRO_W_BASIC_INT>
 800cebe:	4603      	mov	r3, r0
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d101      	bne.n	800cec8 <LSM6DSL_X_Disable_6D_Orientation+0x2c>
  {
    return COMPONENT_ERROR;
 800cec4:	2301      	movs	r3, #1
 800cec6:	e009      	b.n	800cedc <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  /* Reset 6D threshold. */
  if ( LSM6DSL_ACC_GYRO_W_SIXD_THS( (void *)handle, LSM6DSL_ACC_GYRO_SIXD_THS_80_degree ) == MEMS_ERROR )
 800cec8:	2100      	movs	r1, #0
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f7fd fafb 	bl	800a4c6 <LSM6DSL_ACC_GYRO_W_SIXD_THS>
 800ced0:	4603      	mov	r3, r0
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d101      	bne.n	800ceda <LSM6DSL_X_Disable_6D_Orientation+0x3e>
  {
    return COMPONENT_ERROR;
 800ced6:	2301      	movs	r3, #1
 800ced8:	e000      	b.n	800cedc <LSM6DSL_X_Disable_6D_Orientation+0x40>
  }

  return COMPONENT_OK;
 800ceda:	2300      	movs	r3, #0
}
 800cedc:	4618      	mov	r0, r3
 800cede:	3708      	adds	r7, #8
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd80      	pop	{r7, pc}

0800cee4 <LSM6DSL_X_Get_6D_Orientation_Status>:
 * @param status the pointer to the status of the 6D orientation detection: 0 means no detection, 1 means detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800cee4:	b580      	push	{r7, lr}
 800cee6:	b084      	sub	sp, #16
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
 800ceec:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_D6D_EV_STATUS_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS( (void *)handle, &status_raw ) == MEMS_ERROR )
 800ceee:	f107 030f 	add.w	r3, r7, #15
 800cef2:	4619      	mov	r1, r3
 800cef4:	6878      	ldr	r0, [r7, #4]
 800cef6:	f7fd f886 	bl	800a006 <LSM6DSL_ACC_GYRO_R_D6D_EV_STATUS>
 800cefa:	4603      	mov	r3, r0
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d101      	bne.n	800cf04 <LSM6DSL_X_Get_6D_Orientation_Status+0x20>
  {
    return COMPONENT_ERROR;
 800cf00:	2301      	movs	r3, #1
 800cf02:	e00f      	b.n	800cf24 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  switch( status_raw )
 800cf04:	7bfb      	ldrb	r3, [r7, #15]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d005      	beq.n	800cf16 <LSM6DSL_X_Get_6D_Orientation_Status+0x32>
 800cf0a:	2b40      	cmp	r3, #64	; 0x40
 800cf0c:	d107      	bne.n	800cf1e <LSM6DSL_X_Get_6D_Orientation_Status+0x3a>
  {
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_DETECTED:
      *status = 1;
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	2201      	movs	r2, #1
 800cf12:	701a      	strb	r2, [r3, #0]
      break;
 800cf14:	e005      	b.n	800cf22 <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    case LSM6DSL_ACC_GYRO_D6D_EV_STATUS_NOT_DETECTED:
      *status = 0;
 800cf16:	683b      	ldr	r3, [r7, #0]
 800cf18:	2200      	movs	r2, #0
 800cf1a:	701a      	strb	r2, [r3, #0]
      break;
 800cf1c:	e001      	b.n	800cf22 <LSM6DSL_X_Get_6D_Orientation_Status+0x3e>
    default:
      return COMPONENT_ERROR;
 800cf1e:	2301      	movs	r3, #1
 800cf20:	e000      	b.n	800cf24 <LSM6DSL_X_Get_6D_Orientation_Status+0x40>
  }

  return COMPONENT_OK;
 800cf22:	2300      	movs	r3, #0
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	3710      	adds	r7, #16
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	bd80      	pop	{r7, pc}

0800cf2c <LSM6DSL_X_Get_6D_Orientation_XL>:
 * @param xl the pointer to the 6D orientation XL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XL( DrvContextTypeDef *handle, uint8_t *xl )
{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b084      	sub	sp, #16
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
 800cf34:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XL_t xl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XL( (void *)handle, &xl_raw ) == MEMS_ERROR )
 800cf36:	f107 030f 	add.w	r3, r7, #15
 800cf3a:	4619      	mov	r1, r3
 800cf3c:	6878      	ldr	r0, [r7, #4]
 800cf3e:	f7fc ffba 	bl	8009eb6 <LSM6DSL_ACC_GYRO_R_DSD_XL>
 800cf42:	4603      	mov	r3, r0
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d101      	bne.n	800cf4c <LSM6DSL_X_Get_6D_Orientation_XL+0x20>
  {
    return COMPONENT_ERROR;
 800cf48:	2301      	movs	r3, #1
 800cf4a:	e00f      	b.n	800cf6c <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  switch( xl_raw )
 800cf4c:	7bfb      	ldrb	r3, [r7, #15]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d005      	beq.n	800cf5e <LSM6DSL_X_Get_6D_Orientation_XL+0x32>
 800cf52:	2b01      	cmp	r3, #1
 800cf54:	d107      	bne.n	800cf66 <LSM6DSL_X_Get_6D_Orientation_XL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XL_DETECTED:
      *xl = 1;
 800cf56:	683b      	ldr	r3, [r7, #0]
 800cf58:	2201      	movs	r2, #1
 800cf5a:	701a      	strb	r2, [r3, #0]
      break;
 800cf5c:	e005      	b.n	800cf6a <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XL_NOT_DETECTED:
      *xl = 0;
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	2200      	movs	r2, #0
 800cf62:	701a      	strb	r2, [r3, #0]
      break;
 800cf64:	e001      	b.n	800cf6a <LSM6DSL_X_Get_6D_Orientation_XL+0x3e>
    default:
      return COMPONENT_ERROR;
 800cf66:	2301      	movs	r3, #1
 800cf68:	e000      	b.n	800cf6c <LSM6DSL_X_Get_6D_Orientation_XL+0x40>
  }

  return COMPONENT_OK;
 800cf6a:	2300      	movs	r3, #0
}
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	3710      	adds	r7, #16
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}

0800cf74 <LSM6DSL_X_Get_6D_Orientation_XH>:
 * @param xh the pointer to the 6D orientation XH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_XH( DrvContextTypeDef *handle, uint8_t *xh )
{
 800cf74:	b580      	push	{r7, lr}
 800cf76:	b084      	sub	sp, #16
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	6078      	str	r0, [r7, #4]
 800cf7c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_XH_t xh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_XH( (void *)handle, &xh_raw ) == MEMS_ERROR )
 800cf7e:	f107 030f 	add.w	r3, r7, #15
 800cf82:	4619      	mov	r1, r3
 800cf84:	6878      	ldr	r0, [r7, #4]
 800cf86:	f7fc ffb2 	bl	8009eee <LSM6DSL_ACC_GYRO_R_DSD_XH>
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d101      	bne.n	800cf94 <LSM6DSL_X_Get_6D_Orientation_XH+0x20>
  {
    return COMPONENT_ERROR;
 800cf90:	2301      	movs	r3, #1
 800cf92:	e00f      	b.n	800cfb4 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  switch( xh_raw )
 800cf94:	7bfb      	ldrb	r3, [r7, #15]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d005      	beq.n	800cfa6 <LSM6DSL_X_Get_6D_Orientation_XH+0x32>
 800cf9a:	2b02      	cmp	r3, #2
 800cf9c:	d107      	bne.n	800cfae <LSM6DSL_X_Get_6D_Orientation_XH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_XH_DETECTED:
      *xh = 1;
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	2201      	movs	r2, #1
 800cfa2:	701a      	strb	r2, [r3, #0]
      break;
 800cfa4:	e005      	b.n	800cfb2 <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_XH_NOT_DETECTED:
      *xh = 0;
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	701a      	strb	r2, [r3, #0]
      break;
 800cfac:	e001      	b.n	800cfb2 <LSM6DSL_X_Get_6D_Orientation_XH+0x3e>
    default:
      return COMPONENT_ERROR;
 800cfae:	2301      	movs	r3, #1
 800cfb0:	e000      	b.n	800cfb4 <LSM6DSL_X_Get_6D_Orientation_XH+0x40>
  }

  return COMPONENT_OK;
 800cfb2:	2300      	movs	r3, #0
}
 800cfb4:	4618      	mov	r0, r3
 800cfb6:	3710      	adds	r7, #16
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	bd80      	pop	{r7, pc}

0800cfbc <LSM6DSL_X_Get_6D_Orientation_YL>:
 * @param yl the pointer to the 6D orientation YL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YL( DrvContextTypeDef *handle, uint8_t *yl )
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b084      	sub	sp, #16
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
 800cfc4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YL_t yl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YL( (void *)handle, &yl_raw ) == MEMS_ERROR )
 800cfc6:	f107 030f 	add.w	r3, r7, #15
 800cfca:	4619      	mov	r1, r3
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f7fc ffaa 	bl	8009f26 <LSM6DSL_ACC_GYRO_R_DSD_YL>
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d101      	bne.n	800cfdc <LSM6DSL_X_Get_6D_Orientation_YL+0x20>
  {
    return COMPONENT_ERROR;
 800cfd8:	2301      	movs	r3, #1
 800cfda:	e00f      	b.n	800cffc <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  switch( yl_raw )
 800cfdc:	7bfb      	ldrb	r3, [r7, #15]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d005      	beq.n	800cfee <LSM6DSL_X_Get_6D_Orientation_YL+0x32>
 800cfe2:	2b04      	cmp	r3, #4
 800cfe4:	d107      	bne.n	800cff6 <LSM6DSL_X_Get_6D_Orientation_YL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YL_DETECTED:
      *yl = 1;
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	2201      	movs	r2, #1
 800cfea:	701a      	strb	r2, [r3, #0]
      break;
 800cfec:	e005      	b.n	800cffa <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YL_NOT_DETECTED:
      *yl = 0;
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	2200      	movs	r2, #0
 800cff2:	701a      	strb	r2, [r3, #0]
      break;
 800cff4:	e001      	b.n	800cffa <LSM6DSL_X_Get_6D_Orientation_YL+0x3e>
    default:
      return COMPONENT_ERROR;
 800cff6:	2301      	movs	r3, #1
 800cff8:	e000      	b.n	800cffc <LSM6DSL_X_Get_6D_Orientation_YL+0x40>
  }

  return COMPONENT_OK;
 800cffa:	2300      	movs	r3, #0
}
 800cffc:	4618      	mov	r0, r3
 800cffe:	3710      	adds	r7, #16
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}

0800d004 <LSM6DSL_X_Get_6D_Orientation_YH>:
 * @param yh the pointer to the 6D orientation YH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_YH( DrvContextTypeDef *handle, uint8_t *yh )
{
 800d004:	b580      	push	{r7, lr}
 800d006:	b084      	sub	sp, #16
 800d008:	af00      	add	r7, sp, #0
 800d00a:	6078      	str	r0, [r7, #4]
 800d00c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_YH_t yh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_YH( (void *)handle, &yh_raw ) == MEMS_ERROR )
 800d00e:	f107 030f 	add.w	r3, r7, #15
 800d012:	4619      	mov	r1, r3
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f7fc ffa2 	bl	8009f5e <LSM6DSL_ACC_GYRO_R_DSD_YH>
 800d01a:	4603      	mov	r3, r0
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d101      	bne.n	800d024 <LSM6DSL_X_Get_6D_Orientation_YH+0x20>
  {
    return COMPONENT_ERROR;
 800d020:	2301      	movs	r3, #1
 800d022:	e00f      	b.n	800d044 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  switch( yh_raw )
 800d024:	7bfb      	ldrb	r3, [r7, #15]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d005      	beq.n	800d036 <LSM6DSL_X_Get_6D_Orientation_YH+0x32>
 800d02a:	2b08      	cmp	r3, #8
 800d02c:	d107      	bne.n	800d03e <LSM6DSL_X_Get_6D_Orientation_YH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_YH_DETECTED:
      *yh = 1;
 800d02e:	683b      	ldr	r3, [r7, #0]
 800d030:	2201      	movs	r2, #1
 800d032:	701a      	strb	r2, [r3, #0]
      break;
 800d034:	e005      	b.n	800d042 <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_YH_NOT_DETECTED:
      *yh = 0;
 800d036:	683b      	ldr	r3, [r7, #0]
 800d038:	2200      	movs	r2, #0
 800d03a:	701a      	strb	r2, [r3, #0]
      break;
 800d03c:	e001      	b.n	800d042 <LSM6DSL_X_Get_6D_Orientation_YH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d03e:	2301      	movs	r3, #1
 800d040:	e000      	b.n	800d044 <LSM6DSL_X_Get_6D_Orientation_YH+0x40>
  }

  return COMPONENT_OK;
 800d042:	2300      	movs	r3, #0
}
 800d044:	4618      	mov	r0, r3
 800d046:	3710      	adds	r7, #16
 800d048:	46bd      	mov	sp, r7
 800d04a:	bd80      	pop	{r7, pc}

0800d04c <LSM6DSL_X_Get_6D_Orientation_ZL>:
 * @param zl the pointer to the 6D orientation ZL axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZL( DrvContextTypeDef *handle, uint8_t *zl )
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b084      	sub	sp, #16
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
 800d054:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZL_t zl_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZL( (void *)handle, &zl_raw ) == MEMS_ERROR )
 800d056:	f107 030f 	add.w	r3, r7, #15
 800d05a:	4619      	mov	r1, r3
 800d05c:	6878      	ldr	r0, [r7, #4]
 800d05e:	f7fc ff9a 	bl	8009f96 <LSM6DSL_ACC_GYRO_R_DSD_ZL>
 800d062:	4603      	mov	r3, r0
 800d064:	2b00      	cmp	r3, #0
 800d066:	d101      	bne.n	800d06c <LSM6DSL_X_Get_6D_Orientation_ZL+0x20>
  {
    return COMPONENT_ERROR;
 800d068:	2301      	movs	r3, #1
 800d06a:	e00f      	b.n	800d08c <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  switch( zl_raw )
 800d06c:	7bfb      	ldrb	r3, [r7, #15]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d005      	beq.n	800d07e <LSM6DSL_X_Get_6D_Orientation_ZL+0x32>
 800d072:	2b10      	cmp	r3, #16
 800d074:	d107      	bne.n	800d086 <LSM6DSL_X_Get_6D_Orientation_ZL+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZL_DETECTED:
      *zl = 1;
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	2201      	movs	r2, #1
 800d07a:	701a      	strb	r2, [r3, #0]
      break;
 800d07c:	e005      	b.n	800d08a <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZL_NOT_DETECTED:
      *zl = 0;
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	2200      	movs	r2, #0
 800d082:	701a      	strb	r2, [r3, #0]
      break;
 800d084:	e001      	b.n	800d08a <LSM6DSL_X_Get_6D_Orientation_ZL+0x3e>
    default:
      return COMPONENT_ERROR;
 800d086:	2301      	movs	r3, #1
 800d088:	e000      	b.n	800d08c <LSM6DSL_X_Get_6D_Orientation_ZL+0x40>
  }

  return COMPONENT_OK;
 800d08a:	2300      	movs	r3, #0
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3710      	adds	r7, #16
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}

0800d094 <LSM6DSL_X_Get_6D_Orientation_ZH>:
 * @param zh the pointer to the 6D orientation ZH axis
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_X_Get_6D_Orientation_ZH( DrvContextTypeDef *handle, uint8_t *zh )
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b084      	sub	sp, #16
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_DSD_ZH_t zh_raw;

  if ( LSM6DSL_ACC_GYRO_R_DSD_ZH( (void *)handle, &zh_raw ) == MEMS_ERROR )
 800d09e:	f107 030f 	add.w	r3, r7, #15
 800d0a2:	4619      	mov	r1, r3
 800d0a4:	6878      	ldr	r0, [r7, #4]
 800d0a6:	f7fc ff92 	bl	8009fce <LSM6DSL_ACC_GYRO_R_DSD_ZH>
 800d0aa:	4603      	mov	r3, r0
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d101      	bne.n	800d0b4 <LSM6DSL_X_Get_6D_Orientation_ZH+0x20>
  {
    return COMPONENT_ERROR;
 800d0b0:	2301      	movs	r3, #1
 800d0b2:	e00f      	b.n	800d0d4 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  switch( zh_raw )
 800d0b4:	7bfb      	ldrb	r3, [r7, #15]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d005      	beq.n	800d0c6 <LSM6DSL_X_Get_6D_Orientation_ZH+0x32>
 800d0ba:	2b20      	cmp	r3, #32
 800d0bc:	d107      	bne.n	800d0ce <LSM6DSL_X_Get_6D_Orientation_ZH+0x3a>
  {
    case LSM6DSL_ACC_GYRO_DSD_ZH_DETECTED:
      *zh = 1;
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	2201      	movs	r2, #1
 800d0c2:	701a      	strb	r2, [r3, #0]
      break;
 800d0c4:	e005      	b.n	800d0d2 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    case LSM6DSL_ACC_GYRO_DSD_ZH_NOT_DETECTED:
      *zh = 0;
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	701a      	strb	r2, [r3, #0]
      break;
 800d0cc:	e001      	b.n	800d0d2 <LSM6DSL_X_Get_6D_Orientation_ZH+0x3e>
    default:
      return COMPONENT_ERROR;
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	e000      	b.n	800d0d4 <LSM6DSL_X_Get_6D_Orientation_ZH+0x40>
  }

  return COMPONENT_OK;
 800d0d2:	2300      	movs	r3, #0
}
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	3710      	adds	r7, #16
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}

0800d0dc <LSM6DSL_FIFO_Set_ODR_Value>:
 * @param odr Output data rate
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_ODR_Value( DrvContextTypeDef *handle, float odr )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b084      	sub	sp, #16
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	ed87 0a00 	vstr	s0, [r7]

  LSM6DSL_ACC_GYRO_ODR_FIFO_t new_odr;

  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
            : ( odr <=   25.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_25Hz
 800d0e8:	edd7 7a00 	vldr	s15, [r7]
 800d0ec:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800d0f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d0f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0f8:	d801      	bhi.n	800d0fe <LSM6DSL_FIFO_Set_ODR_Value+0x22>
 800d0fa:	2308      	movs	r3, #8
 800d0fc:	e058      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d0fe:	edd7 7a00 	vldr	s15, [r7]
 800d102:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800d106:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d10a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d10e:	d801      	bhi.n	800d114 <LSM6DSL_FIFO_Set_ODR_Value+0x38>
 800d110:	2310      	movs	r3, #16
 800d112:	e04d      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d114:	edd7 7a00 	vldr	s15, [r7]
 800d118:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800d1d0 <LSM6DSL_FIFO_Set_ODR_Value+0xf4>
 800d11c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d124:	d801      	bhi.n	800d12a <LSM6DSL_FIFO_Set_ODR_Value+0x4e>
 800d126:	2318      	movs	r3, #24
 800d128:	e042      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d12a:	edd7 7a00 	vldr	s15, [r7]
 800d12e:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800d1d4 <LSM6DSL_FIFO_Set_ODR_Value+0xf8>
 800d132:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d13a:	d801      	bhi.n	800d140 <LSM6DSL_FIFO_Set_ODR_Value+0x64>
 800d13c:	2320      	movs	r3, #32
 800d13e:	e037      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d140:	edd7 7a00 	vldr	s15, [r7]
 800d144:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800d1d8 <LSM6DSL_FIFO_Set_ODR_Value+0xfc>
 800d148:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d14c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d150:	d801      	bhi.n	800d156 <LSM6DSL_FIFO_Set_ODR_Value+0x7a>
 800d152:	2328      	movs	r3, #40	; 0x28
 800d154:	e02c      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d156:	edd7 7a00 	vldr	s15, [r7]
 800d15a:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800d1dc <LSM6DSL_FIFO_Set_ODR_Value+0x100>
 800d15e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d162:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d166:	d801      	bhi.n	800d16c <LSM6DSL_FIFO_Set_ODR_Value+0x90>
 800d168:	2330      	movs	r3, #48	; 0x30
 800d16a:	e021      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d16c:	edd7 7a00 	vldr	s15, [r7]
 800d170:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800d1e0 <LSM6DSL_FIFO_Set_ODR_Value+0x104>
 800d174:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d17c:	d801      	bhi.n	800d182 <LSM6DSL_FIFO_Set_ODR_Value+0xa6>
 800d17e:	2338      	movs	r3, #56	; 0x38
 800d180:	e016      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d182:	edd7 7a00 	vldr	s15, [r7]
 800d186:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800d1e4 <LSM6DSL_FIFO_Set_ODR_Value+0x108>
 800d18a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d192:	d801      	bhi.n	800d198 <LSM6DSL_FIFO_Set_ODR_Value+0xbc>
 800d194:	2340      	movs	r3, #64	; 0x40
 800d196:	e00b      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d198:	edd7 7a00 	vldr	s15, [r7]
 800d19c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800d1e8 <LSM6DSL_FIFO_Set_ODR_Value+0x10c>
 800d1a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800d1a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1a8:	d801      	bhi.n	800d1ae <LSM6DSL_FIFO_Set_ODR_Value+0xd2>
 800d1aa:	2348      	movs	r3, #72	; 0x48
 800d1ac:	e000      	b.n	800d1b0 <LSM6DSL_FIFO_Set_ODR_Value+0xd4>
 800d1ae:	2350      	movs	r3, #80	; 0x50
  new_odr = ( odr <=   10.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_10Hz
 800d1b0:	73fb      	strb	r3, [r7, #15]
            : ( odr <=  800.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_800Hz
            : ( odr <= 1600.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_1600Hz
            : ( odr <= 3300.0f ) ? LSM6DSL_ACC_GYRO_ODR_FIFO_3300Hz
            :                      LSM6DSL_ACC_GYRO_ODR_FIFO_6600Hz;

  if ( LSM6DSL_ACC_GYRO_W_ODR_FIFO( handle, new_odr ) == MEMS_ERROR )
 800d1b2:	7bfb      	ldrb	r3, [r7, #15]
 800d1b4:	4619      	mov	r1, r3
 800d1b6:	6878      	ldr	r0, [r7, #4]
 800d1b8:	f7fc fb6a 	bl	8009890 <LSM6DSL_ACC_GYRO_W_ODR_FIFO>
 800d1bc:	4603      	mov	r3, r0
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d101      	bne.n	800d1c6 <LSM6DSL_FIFO_Set_ODR_Value+0xea>
  {
    return COMPONENT_ERROR;
 800d1c2:	2301      	movs	r3, #1
 800d1c4:	e000      	b.n	800d1c8 <LSM6DSL_FIFO_Set_ODR_Value+0xec>
  }

  return COMPONENT_OK;
 800d1c6:	2300      	movs	r3, #0
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3710      	adds	r7, #16
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}
 800d1d0:	42480000 	.word	0x42480000
 800d1d4:	42c80000 	.word	0x42c80000
 800d1d8:	43480000 	.word	0x43480000
 800d1dc:	43c80000 	.word	0x43c80000
 800d1e0:	44480000 	.word	0x44480000
 800d1e4:	44c80000 	.word	0x44c80000
 800d1e8:	454e4000 	.word	0x454e4000

0800d1ec <LSM6DSL_FIFO_Get_Full_Status>:
 *        1 ... detection happened
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Full_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b084      	sub	sp, #16
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]
 800d1f4:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_FULL_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOFull( handle, &status_raw ) == MEMS_ERROR )
 800d1f6:	f107 030f 	add.w	r3, r7, #15
 800d1fa:	4619      	mov	r1, r3
 800d1fc:	6878      	ldr	r0, [r7, #4]
 800d1fe:	f7fc ffa9 	bl	800a154 <LSM6DSL_ACC_GYRO_R_FIFOFull>
 800d202:	4603      	mov	r3, r0
 800d204:	2b00      	cmp	r3, #0
 800d206:	d101      	bne.n	800d20c <LSM6DSL_FIFO_Get_Full_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d208:	2301      	movs	r3, #1
 800d20a:	e010      	b.n	800d22e <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  switch( status_raw )
 800d20c:	7bfb      	ldrb	r3, [r7, #15]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d002      	beq.n	800d218 <LSM6DSL_FIFO_Get_Full_Status+0x2c>
 800d212:	2b20      	cmp	r3, #32
 800d214:	d004      	beq.n	800d220 <LSM6DSL_FIFO_Get_Full_Status+0x34>
 800d216:	e007      	b.n	800d228 <LSM6DSL_FIFO_Get_Full_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_NOT_FULL:
      *status = 0;
 800d218:	683b      	ldr	r3, [r7, #0]
 800d21a:	2200      	movs	r2, #0
 800d21c:	701a      	strb	r2, [r3, #0]
      break;
 800d21e:	e005      	b.n	800d22c <LSM6DSL_FIFO_Get_Full_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_FULL_FIFO_FULL:
      *status = 1;
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	2201      	movs	r2, #1
 800d224:	701a      	strb	r2, [r3, #0]
      break;
 800d226:	e001      	b.n	800d22c <LSM6DSL_FIFO_Get_Full_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800d228:	2301      	movs	r3, #1
 800d22a:	e000      	b.n	800d22e <LSM6DSL_FIFO_Get_Full_Status+0x42>
  }

  return COMPONENT_OK;
 800d22c:	2300      	movs	r3, #0
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3710      	adds	r7, #16
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}

0800d236 <LSM6DSL_FIFO_Get_Empty_Status>:
 *        1 ... FIFO is empty
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Empty_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d236:	b580      	push	{r7, lr}
 800d238:	b084      	sub	sp, #16
 800d23a:	af00      	add	r7, sp, #0
 800d23c:	6078      	str	r0, [r7, #4]
 800d23e:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_FIFO_EMPTY_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_FIFOEmpty( handle, &status_raw ) == MEMS_ERROR )
 800d240:	f107 030f 	add.w	r3, r7, #15
 800d244:	4619      	mov	r1, r3
 800d246:	6878      	ldr	r0, [r7, #4]
 800d248:	f7fc ff68 	bl	800a11c <LSM6DSL_ACC_GYRO_R_FIFOEmpty>
 800d24c:	4603      	mov	r3, r0
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d101      	bne.n	800d256 <LSM6DSL_FIFO_Get_Empty_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d252:	2301      	movs	r3, #1
 800d254:	e010      	b.n	800d278 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  switch( status_raw )
 800d256:	7bfb      	ldrb	r3, [r7, #15]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d002      	beq.n	800d262 <LSM6DSL_FIFO_Get_Empty_Status+0x2c>
 800d25c:	2b10      	cmp	r3, #16
 800d25e:	d004      	beq.n	800d26a <LSM6DSL_FIFO_Get_Empty_Status+0x34>
 800d260:	e007      	b.n	800d272 <LSM6DSL_FIFO_Get_Empty_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_NOT_EMPTY:
      *status = 0;
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	2200      	movs	r2, #0
 800d266:	701a      	strb	r2, [r3, #0]
      break;
 800d268:	e005      	b.n	800d276 <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    case LSM6DSL_ACC_GYRO_FIFO_EMPTY_FIFO_EMPTY:
      *status = 1;
 800d26a:	683b      	ldr	r3, [r7, #0]
 800d26c:	2201      	movs	r2, #1
 800d26e:	701a      	strb	r2, [r3, #0]
      break;
 800d270:	e001      	b.n	800d276 <LSM6DSL_FIFO_Get_Empty_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800d272:	2301      	movs	r3, #1
 800d274:	e000      	b.n	800d278 <LSM6DSL_FIFO_Get_Empty_Status+0x42>
  }

  return COMPONENT_OK;
 800d276:	2300      	movs	r3, #0
}
 800d278:	4618      	mov	r0, r3
 800d27a:	3710      	adds	r7, #16
 800d27c:	46bd      	mov	sp, r7
 800d27e:	bd80      	pop	{r7, pc}

0800d280 <LSM6DSL_FIFO_Get_Overrun_Status>:
 *        1 ... at least 1 sample overrun
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Overrun_Status( DrvContextTypeDef *handle, uint8_t *status )
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b084      	sub	sp, #16
 800d284:	af00      	add	r7, sp, #0
 800d286:	6078      	str	r0, [r7, #4]
 800d288:	6039      	str	r1, [r7, #0]

  LSM6DSL_ACC_GYRO_OVERRUN_t status_raw;

  if ( LSM6DSL_ACC_GYRO_R_OVERRUN( handle, &status_raw ) == MEMS_ERROR )
 800d28a:	f107 030f 	add.w	r3, r7, #15
 800d28e:	4619      	mov	r1, r3
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f7fc ff7b 	bl	800a18c <LSM6DSL_ACC_GYRO_R_OVERRUN>
 800d296:	4603      	mov	r3, r0
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d101      	bne.n	800d2a0 <LSM6DSL_FIFO_Get_Overrun_Status+0x20>
  {
    return COMPONENT_ERROR;
 800d29c:	2301      	movs	r3, #1
 800d29e:	e010      	b.n	800d2c2 <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  switch( status_raw )
 800d2a0:	7bfb      	ldrb	r3, [r7, #15]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d002      	beq.n	800d2ac <LSM6DSL_FIFO_Get_Overrun_Status+0x2c>
 800d2a6:	2b40      	cmp	r3, #64	; 0x40
 800d2a8:	d004      	beq.n	800d2b4 <LSM6DSL_FIFO_Get_Overrun_Status+0x34>
 800d2aa:	e007      	b.n	800d2bc <LSM6DSL_FIFO_Get_Overrun_Status+0x3c>
  {
    case LSM6DSL_ACC_GYRO_OVERRUN_NO_OVERRUN:
      *status = 0;
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	701a      	strb	r2, [r3, #0]
      break;
 800d2b2:	e005      	b.n	800d2c0 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    case LSM6DSL_ACC_GYRO_OVERRUN_OVERRUN:
      *status = 1;
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	701a      	strb	r2, [r3, #0]
      break;
 800d2ba:	e001      	b.n	800d2c0 <LSM6DSL_FIFO_Get_Overrun_Status+0x40>
    default:
      return COMPONENT_ERROR;
 800d2bc:	2301      	movs	r3, #1
 800d2be:	e000      	b.n	800d2c2 <LSM6DSL_FIFO_Get_Overrun_Status+0x42>
  }

  return COMPONENT_OK;
 800d2c0:	2300      	movs	r3, #0
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3710      	adds	r7, #16
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}

0800d2ca <LSM6DSL_FIFO_Get_Pattern>:
 * @param *pattern Pointer where the pattern is stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Pattern( DrvContextTypeDef *handle, uint16_t *pattern)
{
 800d2ca:	b580      	push	{r7, lr}
 800d2cc:	b082      	sub	sp, #8
 800d2ce:	af00      	add	r7, sp, #0
 800d2d0:	6078      	str	r0, [r7, #4]
 800d2d2:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFOPattern( handle, pattern ) == MEMS_ERROR )
 800d2d4:	6839      	ldr	r1, [r7, #0]
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f7fc ff74 	bl	800a1c4 <LSM6DSL_ACC_GYRO_R_FIFOPattern>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d101      	bne.n	800d2e6 <LSM6DSL_FIFO_Get_Pattern+0x1c>
  {
    return COMPONENT_ERROR;
 800d2e2:	2301      	movs	r3, #1
 800d2e4:	e000      	b.n	800d2e8 <LSM6DSL_FIFO_Get_Pattern+0x1e>
  }

  return COMPONENT_OK;
 800d2e6:	2300      	movs	r3, #0
}
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	3708      	adds	r7, #8
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	bd80      	pop	{r7, pc}

0800d2f0 <LSM6DSL_FIFO_Get_Data>:
 * @param *aData Pointer to the array where the data are stored
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Data( DrvContextTypeDef *handle, uint8_t *aData )
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b082      	sub	sp, #8
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
 800d2f8:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_Get_GetFIFOData( handle, aData ) == MEMS_ERROR )
 800d2fa:	6839      	ldr	r1, [r7, #0]
 800d2fc:	6878      	ldr	r0, [r7, #4]
 800d2fe:	f7fd fc3a 	bl	800ab76 <LSM6DSL_ACC_GYRO_Get_GetFIFOData>
 800d302:	4603      	mov	r3, r0
 800d304:	2b00      	cmp	r3, #0
 800d306:	d101      	bne.n	800d30c <LSM6DSL_FIFO_Get_Data+0x1c>
  {
    return COMPONENT_ERROR;
 800d308:	2301      	movs	r3, #1
 800d30a:	e000      	b.n	800d30e <LSM6DSL_FIFO_Get_Data+0x1e>
  }

  return COMPONENT_OK;
 800d30c:	2300      	movs	r3, #0
}
 800d30e:	4618      	mov	r0, r3
 800d310:	3708      	adds	r7, #8
 800d312:	46bd      	mov	sp, r7
 800d314:	bd80      	pop	{r7, pc}

0800d316 <LSM6DSL_FIFO_Get_Num_Of_Samples>:
 * @param *nSamples Number of unread FIFO samples
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Get_Num_Of_Samples( DrvContextTypeDef *handle, uint16_t *nSamples )
{
 800d316:	b580      	push	{r7, lr}
 800d318:	b082      	sub	sp, #8
 800d31a:	af00      	add	r7, sp, #0
 800d31c:	6078      	str	r0, [r7, #4]
 800d31e:	6039      	str	r1, [r7, #0]

  if ( LSM6DSL_ACC_GYRO_R_FIFONumOfEntries( handle, nSamples ) == MEMS_ERROR )
 800d320:	6839      	ldr	r1, [r7, #0]
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f7fc fec3 	bl	800a0ae <LSM6DSL_ACC_GYRO_R_FIFONumOfEntries>
 800d328:	4603      	mov	r3, r0
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d101      	bne.n	800d332 <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1c>
  {
    return COMPONENT_ERROR;
 800d32e:	2301      	movs	r3, #1
 800d330:	e000      	b.n	800d334 <LSM6DSL_FIFO_Get_Num_Of_Samples+0x1e>
  }

  return COMPONENT_OK;
 800d332:	2300      	movs	r3, #0
}
 800d334:	4618      	mov	r0, r3
 800d336:	3708      	adds	r7, #8
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}

0800d33c <LSM6DSL_FIFO_X_Set_Decimation>:
 * @param decimation FIFO decimation for accelerometer
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_X_Set_Decimation( DrvContextTypeDef *handle, uint8_t decimation )
{
 800d33c:	b580      	push	{r7, lr}
 800d33e:	b082      	sub	sp, #8
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
 800d344:	460b      	mov	r3, r1
 800d346:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation )
 800d348:	78fb      	ldrb	r3, [r7, #3]
 800d34a:	2b07      	cmp	r3, #7
 800d34c:	d901      	bls.n	800d352 <LSM6DSL_FIFO_X_Set_Decimation+0x16>
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_8:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_16:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_XL_DECIMATION_BY_32:
      break;
    default:
      return COMPONENT_ERROR;
 800d34e:	2301      	movs	r3, #1
 800d350:	e00b      	b.n	800d36a <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
      break;
 800d352:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL( handle, ( LSM6DSL_ACC_GYRO_DEC_FIFO_XL_t )decimation ) == MEMS_ERROR )
 800d354:	78fb      	ldrb	r3, [r7, #3]
 800d356:	4619      	mov	r1, r3
 800d358:	6878      	ldr	r0, [r7, #4]
 800d35a:	f7fc f9e5 	bl	8009728 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_XL>
 800d35e:	4603      	mov	r3, r0
 800d360:	2b00      	cmp	r3, #0
 800d362:	d101      	bne.n	800d368 <LSM6DSL_FIFO_X_Set_Decimation+0x2c>
  {
    return COMPONENT_ERROR;
 800d364:	2301      	movs	r3, #1
 800d366:	e000      	b.n	800d36a <LSM6DSL_FIFO_X_Set_Decimation+0x2e>
  }

  return COMPONENT_OK;
 800d368:	2300      	movs	r3, #0
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3708      	adds	r7, #8
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}
	...

0800d374 <LSM6DSL_FIFO_G_Set_Decimation>:
 * @param decimation FIFO decimation for gyroscope
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_G_Set_Decimation( DrvContextTypeDef *handle, uint8_t decimation )
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b082      	sub	sp, #8
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
 800d37c:	460b      	mov	r3, r1
 800d37e:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_DEC_FIFO_G_t )decimation )
 800d380:	78fb      	ldrb	r3, [r7, #3]
 800d382:	2b38      	cmp	r3, #56	; 0x38
 800d384:	d874      	bhi.n	800d470 <LSM6DSL_FIFO_G_Set_Decimation+0xfc>
 800d386:	a201      	add	r2, pc, #4	; (adr r2, 800d38c <LSM6DSL_FIFO_G_Set_Decimation+0x18>)
 800d388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d38c:	0800d475 	.word	0x0800d475
 800d390:	0800d471 	.word	0x0800d471
 800d394:	0800d471 	.word	0x0800d471
 800d398:	0800d471 	.word	0x0800d471
 800d39c:	0800d471 	.word	0x0800d471
 800d3a0:	0800d471 	.word	0x0800d471
 800d3a4:	0800d471 	.word	0x0800d471
 800d3a8:	0800d471 	.word	0x0800d471
 800d3ac:	0800d475 	.word	0x0800d475
 800d3b0:	0800d471 	.word	0x0800d471
 800d3b4:	0800d471 	.word	0x0800d471
 800d3b8:	0800d471 	.word	0x0800d471
 800d3bc:	0800d471 	.word	0x0800d471
 800d3c0:	0800d471 	.word	0x0800d471
 800d3c4:	0800d471 	.word	0x0800d471
 800d3c8:	0800d471 	.word	0x0800d471
 800d3cc:	0800d475 	.word	0x0800d475
 800d3d0:	0800d471 	.word	0x0800d471
 800d3d4:	0800d471 	.word	0x0800d471
 800d3d8:	0800d471 	.word	0x0800d471
 800d3dc:	0800d471 	.word	0x0800d471
 800d3e0:	0800d471 	.word	0x0800d471
 800d3e4:	0800d471 	.word	0x0800d471
 800d3e8:	0800d471 	.word	0x0800d471
 800d3ec:	0800d475 	.word	0x0800d475
 800d3f0:	0800d471 	.word	0x0800d471
 800d3f4:	0800d471 	.word	0x0800d471
 800d3f8:	0800d471 	.word	0x0800d471
 800d3fc:	0800d471 	.word	0x0800d471
 800d400:	0800d471 	.word	0x0800d471
 800d404:	0800d471 	.word	0x0800d471
 800d408:	0800d471 	.word	0x0800d471
 800d40c:	0800d475 	.word	0x0800d475
 800d410:	0800d471 	.word	0x0800d471
 800d414:	0800d471 	.word	0x0800d471
 800d418:	0800d471 	.word	0x0800d471
 800d41c:	0800d471 	.word	0x0800d471
 800d420:	0800d471 	.word	0x0800d471
 800d424:	0800d471 	.word	0x0800d471
 800d428:	0800d471 	.word	0x0800d471
 800d42c:	0800d475 	.word	0x0800d475
 800d430:	0800d471 	.word	0x0800d471
 800d434:	0800d471 	.word	0x0800d471
 800d438:	0800d471 	.word	0x0800d471
 800d43c:	0800d471 	.word	0x0800d471
 800d440:	0800d471 	.word	0x0800d471
 800d444:	0800d471 	.word	0x0800d471
 800d448:	0800d471 	.word	0x0800d471
 800d44c:	0800d475 	.word	0x0800d475
 800d450:	0800d471 	.word	0x0800d471
 800d454:	0800d471 	.word	0x0800d471
 800d458:	0800d471 	.word	0x0800d471
 800d45c:	0800d471 	.word	0x0800d471
 800d460:	0800d471 	.word	0x0800d471
 800d464:	0800d471 	.word	0x0800d471
 800d468:	0800d471 	.word	0x0800d471
 800d46c:	0800d475 	.word	0x0800d475
    case LSM6DSL_ACC_GYRO_DEC_FIFO_G_DECIMATION_BY_8:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_G_DECIMATION_BY_16:
    case LSM6DSL_ACC_GYRO_DEC_FIFO_G_DECIMATION_BY_32:
      break;
    default:
      return COMPONENT_ERROR;
 800d470:	2301      	movs	r3, #1
 800d472:	e00b      	b.n	800d48c <LSM6DSL_FIFO_G_Set_Decimation+0x118>
      break;
 800d474:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_DEC_FIFO_G( handle, ( LSM6DSL_ACC_GYRO_DEC_FIFO_G_t )decimation ) == MEMS_ERROR )
 800d476:	78fb      	ldrb	r3, [r7, #3]
 800d478:	4619      	mov	r1, r3
 800d47a:	6878      	ldr	r0, [r7, #4]
 800d47c:	f7fc f981 	bl	8009782 <LSM6DSL_ACC_GYRO_W_DEC_FIFO_G>
 800d480:	4603      	mov	r3, r0
 800d482:	2b00      	cmp	r3, #0
 800d484:	d101      	bne.n	800d48a <LSM6DSL_FIFO_G_Set_Decimation+0x116>
  {
    return COMPONENT_ERROR;
 800d486:	2301      	movs	r3, #1
 800d488:	e000      	b.n	800d48c <LSM6DSL_FIFO_G_Set_Decimation+0x118>
  }

  return COMPONENT_OK;
 800d48a:	2300      	movs	r3, #0
}
 800d48c:	4618      	mov	r0, r3
 800d48e:	3708      	adds	r7, #8
 800d490:	46bd      	mov	sp, r7
 800d492:	bd80      	pop	{r7, pc}

0800d494 <LSM6DSL_FIFO_X_Get_Axis>:
 * @param acceleration the pointer to the acceleration value
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_FIFO_X_Get_Axis( DrvContextTypeDef *handle, int32_t *acceleration )
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
 800d49a:	6078      	str	r0, [r7, #4]
 800d49c:	6039      	str	r1, [r7, #0]

  uint8_t aData[2];
  int16_t rawData = 0;
 800d49e:	2300      	movs	r3, #0
 800d4a0:	81fb      	strh	r3, [r7, #14]
  float sensitivity = 0;
 800d4a2:	f04f 0300 	mov.w	r3, #0
 800d4a6:	60bb      	str	r3, [r7, #8]

  /* Read single axis raw data from LSM6DSL FIFO output registers. */
  if ( LSM6DSL_FIFO_Get_Data( handle, aData ) == COMPONENT_ERROR )
 800d4a8:	f107 030c 	add.w	r3, r7, #12
 800d4ac:	4619      	mov	r1, r3
 800d4ae:	6878      	ldr	r0, [r7, #4]
 800d4b0:	f7ff ff1e 	bl	800d2f0 <LSM6DSL_FIFO_Get_Data>
 800d4b4:	4603      	mov	r3, r0
 800d4b6:	2b01      	cmp	r3, #1
 800d4b8:	d101      	bne.n	800d4be <LSM6DSL_FIFO_X_Get_Axis+0x2a>
  {
    return COMPONENT_ERROR;
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	e022      	b.n	800d504 <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  rawData = ( aData[1] << 8 ) | aData[0];
 800d4be:	7b7b      	ldrb	r3, [r7, #13]
 800d4c0:	021b      	lsls	r3, r3, #8
 800d4c2:	b21a      	sxth	r2, r3
 800d4c4:	7b3b      	ldrb	r3, [r7, #12]
 800d4c6:	b21b      	sxth	r3, r3
 800d4c8:	4313      	orrs	r3, r2
 800d4ca:	81fb      	strh	r3, [r7, #14]

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_X_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800d4cc:	f107 0308 	add.w	r3, r7, #8
 800d4d0:	4619      	mov	r1, r3
 800d4d2:	6878      	ldr	r0, [r7, #4]
 800d4d4:	f7fd fd7c 	bl	800afd0 <LSM6DSL_X_Get_Sensitivity>
 800d4d8:	4603      	mov	r3, r0
 800d4da:	2b01      	cmp	r3, #1
 800d4dc:	d101      	bne.n	800d4e2 <LSM6DSL_FIFO_X_Get_Axis+0x4e>
  {
    return COMPONENT_ERROR;
 800d4de:	2301      	movs	r3, #1
 800d4e0:	e010      	b.n	800d504 <LSM6DSL_FIFO_X_Get_Axis+0x70>
  }

  /* Calculate the acceleration. */
  *acceleration = ( int32_t )( rawData * sensitivity );
 800d4e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d4e6:	ee07 3a90 	vmov	s15, r3
 800d4ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d4ee:	edd7 7a02 	vldr	s15, [r7, #8]
 800d4f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d4fa:	ee17 2a90 	vmov	r2, s15
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800d502:	2300      	movs	r3, #0
}
 800d504:	4618      	mov	r0, r3
 800d506:	3710      	adds	r7, #16
 800d508:	46bd      	mov	sp, r7
 800d50a:	bd80      	pop	{r7, pc}

0800d50c <LSM6DSL_FIFO_G_Get_Axis>:
 * @param angular_velocity the pointer to the angular velocity value
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
 */
static DrvStatusTypeDef LSM6DSL_FIFO_G_Get_Axis( DrvContextTypeDef *handle, int32_t *angular_velocity )
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b084      	sub	sp, #16
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
 800d514:	6039      	str	r1, [r7, #0]

  uint8_t aData[2];
  int16_t rawData = 0;
 800d516:	2300      	movs	r3, #0
 800d518:	81fb      	strh	r3, [r7, #14]
  float sensitivity = 0;
 800d51a:	f04f 0300 	mov.w	r3, #0
 800d51e:	60bb      	str	r3, [r7, #8]

  /* Read single axis raw data from LSM6DSL FIFO output registers. */
  if ( LSM6DSL_FIFO_Get_Data( handle, aData ) == COMPONENT_ERROR )
 800d520:	f107 030c 	add.w	r3, r7, #12
 800d524:	4619      	mov	r1, r3
 800d526:	6878      	ldr	r0, [r7, #4]
 800d528:	f7ff fee2 	bl	800d2f0 <LSM6DSL_FIFO_Get_Data>
 800d52c:	4603      	mov	r3, r0
 800d52e:	2b01      	cmp	r3, #1
 800d530:	d101      	bne.n	800d536 <LSM6DSL_FIFO_G_Get_Axis+0x2a>
  {
    return COMPONENT_ERROR;
 800d532:	2301      	movs	r3, #1
 800d534:	e022      	b.n	800d57c <LSM6DSL_FIFO_G_Get_Axis+0x70>
  }

  rawData = ( aData[1] << 8 ) | aData[0];
 800d536:	7b7b      	ldrb	r3, [r7, #13]
 800d538:	021b      	lsls	r3, r3, #8
 800d53a:	b21a      	sxth	r2, r3
 800d53c:	7b3b      	ldrb	r3, [r7, #12]
 800d53e:	b21b      	sxth	r3, r3
 800d540:	4313      	orrs	r3, r2
 800d542:	81fb      	strh	r3, [r7, #14]

  /* Get LSM6DSL actual sensitivity. */
  if ( LSM6DSL_G_Get_Sensitivity( handle, &sensitivity ) == COMPONENT_ERROR )
 800d544:	f107 0308 	add.w	r3, r7, #8
 800d548:	4619      	mov	r1, r3
 800d54a:	6878      	ldr	r0, [r7, #4]
 800d54c:	f7fe f8c6 	bl	800b6dc <LSM6DSL_G_Get_Sensitivity>
 800d550:	4603      	mov	r3, r0
 800d552:	2b01      	cmp	r3, #1
 800d554:	d101      	bne.n	800d55a <LSM6DSL_FIFO_G_Get_Axis+0x4e>
  {
    return COMPONENT_ERROR;
 800d556:	2301      	movs	r3, #1
 800d558:	e010      	b.n	800d57c <LSM6DSL_FIFO_G_Get_Axis+0x70>
  }

  /* Calculate the angular velocity. */
  *angular_velocity = ( int32_t )( rawData * sensitivity );
 800d55a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d55e:	ee07 3a90 	vmov	s15, r3
 800d562:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d566:	edd7 7a02 	vldr	s15, [r7, #8]
 800d56a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d56e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d572:	ee17 2a90 	vmov	r2, s15
 800d576:	683b      	ldr	r3, [r7, #0]
 800d578:	601a      	str	r2, [r3, #0]

  return COMPONENT_OK;
 800d57a:	2300      	movs	r3, #0
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3710      	adds	r7, #16
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <LSM6DSL_FIFO_Set_Mode>:
 * @param mode FIFO mode
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Mode( DrvContextTypeDef *handle, uint8_t mode )
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
 800d58c:	460b      	mov	r3, r1
 800d58e:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode )
 800d590:	78fb      	ldrb	r3, [r7, #3]
 800d592:	2b06      	cmp	r3, #6
 800d594:	bf8c      	ite	hi
 800d596:	2201      	movhi	r2, #1
 800d598:	2200      	movls	r2, #0
 800d59a:	b2d2      	uxtb	r2, r2
 800d59c:	2a00      	cmp	r2, #0
 800d59e:	d10b      	bne.n	800d5b8 <LSM6DSL_FIFO_Set_Mode+0x34>
 800d5a0:	2201      	movs	r2, #1
 800d5a2:	fa02 f303 	lsl.w	r3, r2, r3
 800d5a6:	f003 035b 	and.w	r3, r3, #91	; 0x5b
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	bf14      	ite	ne
 800d5ae:	2301      	movne	r3, #1
 800d5b0:	2300      	moveq	r3, #0
 800d5b2:	b2db      	uxtb	r3, r3
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d101      	bne.n	800d5bc <LSM6DSL_FIFO_Set_Mode+0x38>
    case LSM6DSL_ACC_GYRO_FIFO_MODE_DYN_STREAM_2: /* Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_BTS:          /* Bypass to Continuous mode. */
    case LSM6DSL_ACC_GYRO_FIFO_MODE_STF:          /* Continuous to FIFO mode. */
      break;
    default:
      return COMPONENT_ERROR;
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	e00b      	b.n	800d5d4 <LSM6DSL_FIFO_Set_Mode+0x50>
      break;
 800d5bc:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FIFO_MODE( handle, ( LSM6DSL_ACC_GYRO_FIFO_MODE_t )mode ) == MEMS_ERROR )
 800d5be:	78fb      	ldrb	r3, [r7, #3]
 800d5c0:	4619      	mov	r1, r3
 800d5c2:	6878      	ldr	r0, [r7, #4]
 800d5c4:	f7fc f937 	bl	8009836 <LSM6DSL_ACC_GYRO_W_FIFO_MODE>
 800d5c8:	4603      	mov	r3, r0
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d101      	bne.n	800d5d2 <LSM6DSL_FIFO_Set_Mode+0x4e>
  {
    return COMPONENT_ERROR;
 800d5ce:	2301      	movs	r3, #1
 800d5d0:	e000      	b.n	800d5d4 <LSM6DSL_FIFO_Set_Mode+0x50>
  }

  return COMPONENT_OK;
 800d5d2:	2300      	movs	r3, #0
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3708      	adds	r7, #8
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	bd80      	pop	{r7, pc}

0800d5dc <LSM6DSL_FIFO_Set_INT1_FIFO_Full>:
 * @param status FIFO_FULL interrupt on INT1 pin enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_INT1_FIFO_Full( DrvContextTypeDef *handle, uint8_t status )
{
 800d5dc:	b580      	push	{r7, lr}
 800d5de:	b082      	sub	sp, #8
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	460b      	mov	r3, r1
 800d5e6:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status )
 800d5e8:	78fb      	ldrb	r3, [r7, #3]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d003      	beq.n	800d5f6 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
 800d5ee:	2b20      	cmp	r3, #32
 800d5f0:	d001      	beq.n	800d5f6 <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x1a>
  {
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_DISABLED:
    case LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800d5f2:	2301      	movs	r3, #1
 800d5f4:	e00b      	b.n	800d60e <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
      break;
 800d5f6:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1( handle, ( LSM6DSL_ACC_GYRO_INT1_FULL_FLAG_t )status ) == MEMS_ERROR )
 800d5f8:	78fb      	ldrb	r3, [r7, #3]
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f7fc f974 	bl	80098ea <LSM6DSL_ACC_GYRO_W_FULL_FLAG_on_INT1>
 800d602:	4603      	mov	r3, r0
 800d604:	2b00      	cmp	r3, #0
 800d606:	d101      	bne.n	800d60c <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x30>
  {
    return COMPONENT_ERROR;
 800d608:	2301      	movs	r3, #1
 800d60a:	e000      	b.n	800d60e <LSM6DSL_FIFO_Set_INT1_FIFO_Full+0x32>
  }

  return COMPONENT_OK;
 800d60c:	2300      	movs	r3, #0
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3708      	adds	r7, #8
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}

0800d616 <LSM6DSL_FIFO_Set_Watermark_Level>:
 * @param watermark FIFO watermark level
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Watermark_Level( DrvContextTypeDef *handle, uint16_t watermark )
{
 800d616:	b580      	push	{r7, lr}
 800d618:	b082      	sub	sp, #8
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
 800d61e:	460b      	mov	r3, r1
 800d620:	807b      	strh	r3, [r7, #2]

  if ( LSM6DSL_ACC_GYRO_W_FIFO_Watermark( handle, watermark ) == MEMS_ERROR )
 800d622:	887b      	ldrh	r3, [r7, #2]
 800d624:	4619      	mov	r1, r3
 800d626:	6878      	ldr	r0, [r7, #4]
 800d628:	f7fc f828 	bl	800967c <LSM6DSL_ACC_GYRO_W_FIFO_Watermark>
 800d62c:	4603      	mov	r3, r0
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d101      	bne.n	800d636 <LSM6DSL_FIFO_Set_Watermark_Level+0x20>
  {
    return COMPONENT_ERROR;
 800d632:	2301      	movs	r3, #1
 800d634:	e000      	b.n	800d638 <LSM6DSL_FIFO_Set_Watermark_Level+0x22>
  }

  return COMPONENT_OK;
 800d636:	2300      	movs	r3, #0
}
 800d638:	4618      	mov	r0, r3
 800d63a:	3708      	adds	r7, #8
 800d63c:	46bd      	mov	sp, r7
 800d63e:	bd80      	pop	{r7, pc}

0800d640 <LSM6DSL_FIFO_Set_Stop_On_Fth>:
 * @param status FIFO stop on FTH interrupt enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_FIFO_Set_Stop_On_Fth( DrvContextTypeDef *handle, uint8_t status )
{
 800d640:	b580      	push	{r7, lr}
 800d642:	b082      	sub	sp, #8
 800d644:	af00      	add	r7, sp, #0
 800d646:	6078      	str	r0, [r7, #4]
 800d648:	460b      	mov	r3, r1
 800d64a:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status )
 800d64c:	78fb      	ldrb	r3, [r7, #3]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d003      	beq.n	800d65a <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
 800d652:	2b80      	cmp	r3, #128	; 0x80
 800d654:	d001      	beq.n	800d65a <LSM6DSL_FIFO_Set_Stop_On_Fth+0x1a>
  {
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_DISABLED:
    case LSM6DSL_ACC_GYRO_STOP_ON_FTH_ENABLED:
      break;
    default:
      return COMPONENT_ERROR;
 800d656:	2301      	movs	r3, #1
 800d658:	e00b      	b.n	800d672 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
      break;
 800d65a:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_STOP_ON_FTH( handle, ( LSM6DSL_ACC_GYRO_STOP_ON_FTH_t )status ) == MEMS_ERROR )
 800d65c:	78fb      	ldrb	r3, [r7, #3]
 800d65e:	4619      	mov	r1, r3
 800d660:	6878      	ldr	r0, [r7, #4]
 800d662:	f7fc f8bb 	bl	80097dc <LSM6DSL_ACC_GYRO_W_STOP_ON_FTH>
 800d666:	4603      	mov	r3, r0
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d101      	bne.n	800d670 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x30>
  {
    return COMPONENT_ERROR;
 800d66c:	2301      	movs	r3, #1
 800d66e:	e000      	b.n	800d672 <LSM6DSL_FIFO_Set_Stop_On_Fth+0x32>
  }

  return COMPONENT_OK;
 800d670:	2300      	movs	r3, #0
}
 800d672:	4618      	mov	r0, r3
 800d674:	3708      	adds	r7, #8
 800d676:	46bd      	mov	sp, r7
 800d678:	bd80      	pop	{r7, pc}

0800d67a <LSM6DSL_X_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800d67a:	b580      	push	{r7, lr}
 800d67c:	b082      	sub	sp, #8
 800d67e:	af00      	add	r7, sp, #0
 800d680:	6078      	str	r0, [r7, #4]
 800d682:	460b      	mov	r3, r1
 800d684:	70fb      	strb	r3, [r7, #3]

  return LSM6DSL_Set_Interrupt_Latch( handle, status );
 800d686:	78fb      	ldrb	r3, [r7, #3]
 800d688:	4619      	mov	r1, r3
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	f7fe fafc 	bl	800bc88 <LSM6DSL_Set_Interrupt_Latch>
 800d690:	4603      	mov	r3, r0
}
 800d692:	4618      	mov	r0, r3
 800d694:	3708      	adds	r7, #8
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}

0800d69a <LSM6DSL_X_Set_SelfTest>:
 * @param status self-test enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_X_Set_SelfTest( DrvContextTypeDef *handle, uint8_t status )
{
 800d69a:	b580      	push	{r7, lr}
 800d69c:	b082      	sub	sp, #8
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	6078      	str	r0, [r7, #4]
 800d6a2:	460b      	mov	r3, r1
 800d6a4:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_ST_XL_t )status )
 800d6a6:	78fb      	ldrb	r3, [r7, #3]
 800d6a8:	2b03      	cmp	r3, #3
 800d6aa:	d901      	bls.n	800d6b0 <LSM6DSL_X_Set_SelfTest+0x16>
    case LSM6DSL_ACC_GYRO_ST_XL_POS_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NEG_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_XL_NA:
      break;
    default:
      return COMPONENT_ERROR;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	e00b      	b.n	800d6c8 <LSM6DSL_X_Set_SelfTest+0x2e>
      break;
 800d6b0:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_SelfTest_XL( handle, ( LSM6DSL_ACC_GYRO_ST_XL_t )status ) == MEMS_ERROR )
 800d6b2:	78fb      	ldrb	r3, [r7, #3]
 800d6b4:	4619      	mov	r1, r3
 800d6b6:	6878      	ldr	r0, [r7, #4]
 800d6b8:	f7fc f9cb 	bl	8009a52 <LSM6DSL_ACC_GYRO_W_SelfTest_XL>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d101      	bne.n	800d6c6 <LSM6DSL_X_Set_SelfTest+0x2c>
  {
    return COMPONENT_ERROR;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	e000      	b.n	800d6c8 <LSM6DSL_X_Set_SelfTest+0x2e>
  }

  return COMPONENT_OK;
 800d6c6:	2300      	movs	r3, #0
}
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	3708      	adds	r7, #8
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}

0800d6d0 <LSM6DSL_G_Set_Interrupt_Latch>:
 * @param status interrupt latch enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_G_Set_Interrupt_Latch( DrvContextTypeDef *handle, uint8_t status )
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b082      	sub	sp, #8
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	460b      	mov	r3, r1
 800d6da:	70fb      	strb	r3, [r7, #3]

  return LSM6DSL_Set_Interrupt_Latch( handle, status );
 800d6dc:	78fb      	ldrb	r3, [r7, #3]
 800d6de:	4619      	mov	r1, r3
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	f7fe fad1 	bl	800bc88 <LSM6DSL_Set_Interrupt_Latch>
 800d6e6:	4603      	mov	r3, r0
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3708      	adds	r7, #8
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}

0800d6f0 <LSM6DSL_G_Set_SelfTest>:
 * @param status self-test enable/disable
 * @retval COMPONENT_OK in case of success
 * @retval COMPONENT_ERROR in case of failure
*/
static DrvStatusTypeDef LSM6DSL_G_Set_SelfTest( DrvContextTypeDef *handle, uint8_t status )
{
 800d6f0:	b580      	push	{r7, lr}
 800d6f2:	b082      	sub	sp, #8
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
 800d6f8:	460b      	mov	r3, r1
 800d6fa:	70fb      	strb	r3, [r7, #3]

  /* Verify that the passed parameter contains one of the valid values. */
  switch ( ( LSM6DSL_ACC_GYRO_ST_G_t )status )
 800d6fc:	78fb      	ldrb	r3, [r7, #3]
 800d6fe:	2b0c      	cmp	r3, #12
 800d700:	d81c      	bhi.n	800d73c <LSM6DSL_G_Set_SelfTest+0x4c>
 800d702:	a201      	add	r2, pc, #4	; (adr r2, 800d708 <LSM6DSL_G_Set_SelfTest+0x18>)
 800d704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d708:	0800d741 	.word	0x0800d741
 800d70c:	0800d73d 	.word	0x0800d73d
 800d710:	0800d73d 	.word	0x0800d73d
 800d714:	0800d73d 	.word	0x0800d73d
 800d718:	0800d741 	.word	0x0800d741
 800d71c:	0800d73d 	.word	0x0800d73d
 800d720:	0800d73d 	.word	0x0800d73d
 800d724:	0800d73d 	.word	0x0800d73d
 800d728:	0800d741 	.word	0x0800d741
 800d72c:	0800d73d 	.word	0x0800d73d
 800d730:	0800d73d 	.word	0x0800d73d
 800d734:	0800d73d 	.word	0x0800d73d
 800d738:	0800d741 	.word	0x0800d741
    case LSM6DSL_ACC_GYRO_ST_G_POS_SIGN_TEST:
    case LSM6DSL_ACC_GYRO_ST_G_NA:
    case LSM6DSL_ACC_GYRO_ST_G_NEG_SIGN_TEST:
      break;
    default:
      return COMPONENT_ERROR;
 800d73c:	2301      	movs	r3, #1
 800d73e:	e00b      	b.n	800d758 <LSM6DSL_G_Set_SelfTest+0x68>
      break;
 800d740:	bf00      	nop
  }

  if ( LSM6DSL_ACC_GYRO_W_SelfTest_G( handle, ( LSM6DSL_ACC_GYRO_ST_G_t )status ) == MEMS_ERROR )
 800d742:	78fb      	ldrb	r3, [r7, #3]
 800d744:	4619      	mov	r1, r3
 800d746:	6878      	ldr	r0, [r7, #4]
 800d748:	f7fc f9b0 	bl	8009aac <LSM6DSL_ACC_GYRO_W_SelfTest_G>
 800d74c:	4603      	mov	r3, r0
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d101      	bne.n	800d756 <LSM6DSL_G_Set_SelfTest+0x66>
  {
    return COMPONENT_ERROR;
 800d752:	2301      	movs	r3, #1
 800d754:	e000      	b.n	800d758 <LSM6DSL_G_Set_SelfTest+0x68>
  }

  return COMPONENT_OK;
 800d756:	2300      	movs	r3, #0
}
 800d758:	4618      	mov	r0, r3
 800d75a:	3708      	adds	r7, #8
 800d75c:	46bd      	mov	sp, r7
 800d75e:	bd80      	pop	{r7, pc}

0800d760 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800d760:	b580      	push	{r7, lr}
 800d762:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d764:	4b0e      	ldr	r3, [pc, #56]	; (800d7a0 <HAL_Init+0x40>)
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	4a0d      	ldr	r2, [pc, #52]	; (800d7a0 <HAL_Init+0x40>)
 800d76a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d76e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800d770:	4b0b      	ldr	r3, [pc, #44]	; (800d7a0 <HAL_Init+0x40>)
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	4a0a      	ldr	r2, [pc, #40]	; (800d7a0 <HAL_Init+0x40>)
 800d776:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d77a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800d77c:	4b08      	ldr	r3, [pc, #32]	; (800d7a0 <HAL_Init+0x40>)
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	4a07      	ldr	r2, [pc, #28]	; (800d7a0 <HAL_Init+0x40>)
 800d782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d786:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800d788:	2003      	movs	r0, #3
 800d78a:	f000 fb8b 	bl	800dea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800d78e:	200f      	movs	r0, #15
 800d790:	f000 f808 	bl	800d7a4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800d794:	f7f6 fd43 	bl	800421e <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800d798:	2300      	movs	r3, #0
}
 800d79a:	4618      	mov	r0, r3
 800d79c:	bd80      	pop	{r7, pc}
 800d79e:	bf00      	nop
 800d7a0:	40023c00 	.word	0x40023c00

0800d7a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800d7a4:	b580      	push	{r7, lr}
 800d7a6:	b082      	sub	sp, #8
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 800d7ac:	4b09      	ldr	r3, [pc, #36]	; (800d7d4 <HAL_InitTick+0x30>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	4a09      	ldr	r2, [pc, #36]	; (800d7d8 <HAL_InitTick+0x34>)
 800d7b2:	fba2 2303 	umull	r2, r3, r2, r3
 800d7b6:	099b      	lsrs	r3, r3, #6
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f000 fba8 	bl	800df0e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800d7be:	2200      	movs	r2, #0
 800d7c0:	6879      	ldr	r1, [r7, #4]
 800d7c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d7c6:	f000 fb78 	bl	800deba <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 800d7ca:	2300      	movs	r3, #0
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3708      	adds	r7, #8
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bd80      	pop	{r7, pc}
 800d7d4:	2000004c 	.word	0x2000004c
 800d7d8:	10624dd3 	.word	0x10624dd3

0800d7dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	af00      	add	r7, sp, #0
  uwTick++;
 800d7e0:	4b04      	ldr	r3, [pc, #16]	; (800d7f4 <HAL_IncTick+0x18>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	3301      	adds	r3, #1
 800d7e6:	4a03      	ldr	r2, [pc, #12]	; (800d7f4 <HAL_IncTick+0x18>)
 800d7e8:	6013      	str	r3, [r2, #0]
}
 800d7ea:	bf00      	nop
 800d7ec:	46bd      	mov	sp, r7
 800d7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f2:	4770      	bx	lr
 800d7f4:	200010d8 	.word	0x200010d8

0800d7f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	af00      	add	r7, sp, #0
  return uwTick;
 800d7fc:	4b03      	ldr	r3, [pc, #12]	; (800d80c <HAL_GetTick+0x14>)
 800d7fe:	681b      	ldr	r3, [r3, #0]
}
 800d800:	4618      	mov	r0, r3
 800d802:	46bd      	mov	sp, r7
 800d804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d808:	4770      	bx	lr
 800d80a:	bf00      	nop
 800d80c:	200010d8 	.word	0x200010d8

0800d810 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800d810:	b580      	push	{r7, lr}
 800d812:	b084      	sub	sp, #16
 800d814:	af00      	add	r7, sp, #0
 800d816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d818:	2300      	movs	r3, #0
 800d81a:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 800d81c:	f7ff ffec 	bl	800d7f8 <HAL_GetTick>
 800d820:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800d822:	bf00      	nop
 800d824:	f7ff ffe8 	bl	800d7f8 <HAL_GetTick>
 800d828:	4602      	mov	r2, r0
 800d82a:	68fb      	ldr	r3, [r7, #12]
 800d82c:	1ad2      	subs	r2, r2, r3
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	429a      	cmp	r2, r3
 800d832:	d3f7      	bcc.n	800d824 <HAL_Delay+0x14>
  {
  }
}
 800d834:	bf00      	nop
 800d836:	bf00      	nop
 800d838:	3710      	adds	r7, #16
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}

0800d83e <HAL_ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800d83e:	b580      	push	{r7, lr}
 800d840:	b084      	sub	sp, #16
 800d842:	af00      	add	r7, sp, #0
 800d844:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d846:	2300      	movs	r3, #0
 800d848:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d101      	bne.n	800d854 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800d850:	2301      	movs	r3, #1
 800d852:	e033      	b.n	800d8bc <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d109      	bne.n	800d870 <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	2200      	movs	r2, #0
 800d860:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	2200      	movs	r2, #0
 800d866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800d86a:	6878      	ldr	r0, [r7, #4]
 800d86c:	f7f6 fce4 	bl	8004238 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d874:	f003 0310 	and.w	r3, r3, #16
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d118      	bne.n	800d8ae <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d880:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800d884:	f023 0302 	bic.w	r3, r3, #2
 800d888:	f043 0202 	orr.w	r2, r3, #2
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800d890:	6878      	ldr	r0, [r7, #4]
 800d892:	f000 f937 	bl	800db04 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	2200      	movs	r2, #0
 800d89a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d8a0:	f023 0303 	bic.w	r3, r3, #3
 800d8a4:	f043 0201 	orr.w	r2, r3, #1
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	641a      	str	r2, [r3, #64]	; 0x40
 800d8ac:	e001      	b.n	800d8b2 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800d8ae:	2301      	movs	r3, #1
 800d8b0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800d8ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3710      	adds	r7, #16
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}

0800d8c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig: ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	b085      	sub	sp, #20
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
 800d8cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d8d8:	2b01      	cmp	r3, #1
 800d8da:	d101      	bne.n	800d8e0 <HAL_ADC_ConfigChannel+0x1c>
 800d8dc:	2302      	movs	r3, #2
 800d8de:	e103      	b.n	800dae8 <HAL_ADC_ConfigChannel+0x224>
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2201      	movs	r2, #1
 800d8e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800d8e8:	683b      	ldr	r3, [r7, #0]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	2b09      	cmp	r3, #9
 800d8ee:	d925      	bls.n	800d93c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	68d9      	ldr	r1, [r3, #12]
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	b29b      	uxth	r3, r3
 800d8fc:	461a      	mov	r2, r3
 800d8fe:	4613      	mov	r3, r2
 800d900:	005b      	lsls	r3, r3, #1
 800d902:	4413      	add	r3, r2
 800d904:	3b1e      	subs	r3, #30
 800d906:	2207      	movs	r2, #7
 800d908:	fa02 f303 	lsl.w	r3, r2, r3
 800d90c:	43da      	mvns	r2, r3
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	400a      	ands	r2, r1
 800d914:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	68d9      	ldr	r1, [r3, #12]
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	689a      	ldr	r2, [r3, #8]
 800d920:	683b      	ldr	r3, [r7, #0]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	b29b      	uxth	r3, r3
 800d926:	4618      	mov	r0, r3
 800d928:	4603      	mov	r3, r0
 800d92a:	005b      	lsls	r3, r3, #1
 800d92c:	4403      	add	r3, r0
 800d92e:	3b1e      	subs	r3, #30
 800d930:	409a      	lsls	r2, r3
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	430a      	orrs	r2, r1
 800d938:	60da      	str	r2, [r3, #12]
 800d93a:	e022      	b.n	800d982 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	6919      	ldr	r1, [r3, #16]
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	b29b      	uxth	r3, r3
 800d948:	461a      	mov	r2, r3
 800d94a:	4613      	mov	r3, r2
 800d94c:	005b      	lsls	r3, r3, #1
 800d94e:	4413      	add	r3, r2
 800d950:	2207      	movs	r2, #7
 800d952:	fa02 f303 	lsl.w	r3, r2, r3
 800d956:	43da      	mvns	r2, r3
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	400a      	ands	r2, r1
 800d95e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	6919      	ldr	r1, [r3, #16]
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	689a      	ldr	r2, [r3, #8]
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	b29b      	uxth	r3, r3
 800d970:	4618      	mov	r0, r3
 800d972:	4603      	mov	r3, r0
 800d974:	005b      	lsls	r3, r3, #1
 800d976:	4403      	add	r3, r0
 800d978:	409a      	lsls	r2, r3
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	430a      	orrs	r2, r1
 800d980:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800d982:	683b      	ldr	r3, [r7, #0]
 800d984:	685b      	ldr	r3, [r3, #4]
 800d986:	2b06      	cmp	r3, #6
 800d988:	d824      	bhi.n	800d9d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d990:	683b      	ldr	r3, [r7, #0]
 800d992:	685a      	ldr	r2, [r3, #4]
 800d994:	4613      	mov	r3, r2
 800d996:	009b      	lsls	r3, r3, #2
 800d998:	4413      	add	r3, r2
 800d99a:	3b05      	subs	r3, #5
 800d99c:	221f      	movs	r2, #31
 800d99e:	fa02 f303 	lsl.w	r3, r2, r3
 800d9a2:	43da      	mvns	r2, r3
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	400a      	ands	r2, r1
 800d9aa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800d9b2:	683b      	ldr	r3, [r7, #0]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	b29b      	uxth	r3, r3
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	683b      	ldr	r3, [r7, #0]
 800d9bc:	685a      	ldr	r2, [r3, #4]
 800d9be:	4613      	mov	r3, r2
 800d9c0:	009b      	lsls	r3, r3, #2
 800d9c2:	4413      	add	r3, r2
 800d9c4:	3b05      	subs	r3, #5
 800d9c6:	fa00 f203 	lsl.w	r2, r0, r3
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	430a      	orrs	r2, r1
 800d9d0:	635a      	str	r2, [r3, #52]	; 0x34
 800d9d2:	e04c      	b.n	800da6e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800d9d4:	683b      	ldr	r3, [r7, #0]
 800d9d6:	685b      	ldr	r3, [r3, #4]
 800d9d8:	2b0c      	cmp	r3, #12
 800d9da:	d824      	bhi.n	800da26 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	685a      	ldr	r2, [r3, #4]
 800d9e6:	4613      	mov	r3, r2
 800d9e8:	009b      	lsls	r3, r3, #2
 800d9ea:	4413      	add	r3, r2
 800d9ec:	3b23      	subs	r3, #35	; 0x23
 800d9ee:	221f      	movs	r2, #31
 800d9f0:	fa02 f303 	lsl.w	r3, r2, r3
 800d9f4:	43da      	mvns	r2, r3
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	681b      	ldr	r3, [r3, #0]
 800d9fa:	400a      	ands	r2, r1
 800d9fc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	b29b      	uxth	r3, r3
 800da0a:	4618      	mov	r0, r3
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	685a      	ldr	r2, [r3, #4]
 800da10:	4613      	mov	r3, r2
 800da12:	009b      	lsls	r3, r3, #2
 800da14:	4413      	add	r3, r2
 800da16:	3b23      	subs	r3, #35	; 0x23
 800da18:	fa00 f203 	lsl.w	r2, r0, r3
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	430a      	orrs	r2, r1
 800da22:	631a      	str	r2, [r3, #48]	; 0x30
 800da24:	e023      	b.n	800da6e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	685a      	ldr	r2, [r3, #4]
 800da30:	4613      	mov	r3, r2
 800da32:	009b      	lsls	r3, r3, #2
 800da34:	4413      	add	r3, r2
 800da36:	3b41      	subs	r3, #65	; 0x41
 800da38:	221f      	movs	r2, #31
 800da3a:	fa02 f303 	lsl.w	r3, r2, r3
 800da3e:	43da      	mvns	r2, r3
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	400a      	ands	r2, r1
 800da46:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	b29b      	uxth	r3, r3
 800da54:	4618      	mov	r0, r3
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	685a      	ldr	r2, [r3, #4]
 800da5a:	4613      	mov	r3, r2
 800da5c:	009b      	lsls	r3, r3, #2
 800da5e:	4413      	add	r3, r2
 800da60:	3b41      	subs	r3, #65	; 0x41
 800da62:	fa00 f203 	lsl.w	r2, r0, r3
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	430a      	orrs	r2, r1
 800da6c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	4a20      	ldr	r2, [pc, #128]	; (800daf4 <HAL_ADC_ConfigChannel+0x230>)
 800da74:	4293      	cmp	r3, r2
 800da76:	d109      	bne.n	800da8c <HAL_ADC_ConfigChannel+0x1c8>
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	2b12      	cmp	r3, #18
 800da7e:	d105      	bne.n	800da8c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800da80:	4b1d      	ldr	r3, [pc, #116]	; (800daf8 <HAL_ADC_ConfigChannel+0x234>)
 800da82:	685b      	ldr	r3, [r3, #4]
 800da84:	4a1c      	ldr	r2, [pc, #112]	; (800daf8 <HAL_ADC_ConfigChannel+0x234>)
 800da86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800da8a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800da8c:	687b      	ldr	r3, [r7, #4]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	4a18      	ldr	r2, [pc, #96]	; (800daf4 <HAL_ADC_ConfigChannel+0x230>)
 800da92:	4293      	cmp	r3, r2
 800da94:	d123      	bne.n	800dade <HAL_ADC_ConfigChannel+0x21a>
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	2b10      	cmp	r3, #16
 800da9c:	d003      	beq.n	800daa6 <HAL_ADC_ConfigChannel+0x1e2>
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2b11      	cmp	r3, #17
 800daa4:	d11b      	bne.n	800dade <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800daa6:	4b14      	ldr	r3, [pc, #80]	; (800daf8 <HAL_ADC_ConfigChannel+0x234>)
 800daa8:	685b      	ldr	r3, [r3, #4]
 800daaa:	4a13      	ldr	r2, [pc, #76]	; (800daf8 <HAL_ADC_ConfigChannel+0x234>)
 800daac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800dab0:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	2b10      	cmp	r3, #16
 800dab8:	d111      	bne.n	800dade <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800daba:	4b10      	ldr	r3, [pc, #64]	; (800dafc <HAL_ADC_ConfigChannel+0x238>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a10      	ldr	r2, [pc, #64]	; (800db00 <HAL_ADC_ConfigChannel+0x23c>)
 800dac0:	fba2 2303 	umull	r2, r3, r2, r3
 800dac4:	0c9a      	lsrs	r2, r3, #18
 800dac6:	4613      	mov	r3, r2
 800dac8:	009b      	lsls	r3, r3, #2
 800daca:	4413      	add	r3, r2
 800dacc:	005b      	lsls	r3, r3, #1
 800dace:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800dad0:	e002      	b.n	800dad8 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	3b01      	subs	r3, #1
 800dad6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d1f9      	bne.n	800dad2 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2200      	movs	r2, #0
 800dae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800dae6:	2300      	movs	r3, #0
}
 800dae8:	4618      	mov	r0, r3
 800daea:	3714      	adds	r7, #20
 800daec:	46bd      	mov	sp, r7
 800daee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf2:	4770      	bx	lr
 800daf4:	40012000 	.word	0x40012000
 800daf8:	40012300 	.word	0x40012300
 800dafc:	2000004c 	.word	0x2000004c
 800db00:	431bde83 	.word	0x431bde83

0800db04 <ADC_Init>:
  * @param  hadc: pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800db04:	b480      	push	{r7}
 800db06:	b085      	sub	sp, #20
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800db0c:	4b7d      	ldr	r3, [pc, #500]	; (800dd04 <ADC_Init+0x200>)
 800db0e:	685b      	ldr	r3, [r3, #4]
 800db10:	4a7c      	ldr	r2, [pc, #496]	; (800dd04 <ADC_Init+0x200>)
 800db12:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800db16:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800db18:	4b7a      	ldr	r3, [pc, #488]	; (800dd04 <ADC_Init+0x200>)
 800db1a:	685a      	ldr	r2, [r3, #4]
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	685b      	ldr	r3, [r3, #4]
 800db20:	4978      	ldr	r1, [pc, #480]	; (800dd04 <ADC_Init+0x200>)
 800db22:	4313      	orrs	r3, r2
 800db24:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	685a      	ldr	r2, [r3, #4]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800db34:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	6859      	ldr	r1, [r3, #4]
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	691b      	ldr	r3, [r3, #16]
 800db40:	021a      	lsls	r2, r3, #8
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	681b      	ldr	r3, [r3, #0]
 800db46:	430a      	orrs	r2, r1
 800db48:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	685a      	ldr	r2, [r3, #4]
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800db58:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	6859      	ldr	r1, [r3, #4]
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	689a      	ldr	r2, [r3, #8]
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	681b      	ldr	r3, [r3, #0]
 800db68:	430a      	orrs	r2, r1
 800db6a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	689a      	ldr	r2, [r3, #8]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800db7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	6899      	ldr	r1, [r3, #8]
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	68da      	ldr	r2, [r3, #12]
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	430a      	orrs	r2, r1
 800db8c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db92:	4a5d      	ldr	r2, [pc, #372]	; (800dd08 <ADC_Init+0x204>)
 800db94:	4293      	cmp	r3, r2
 800db96:	d022      	beq.n	800dbde <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	681b      	ldr	r3, [r3, #0]
 800db9c:	689a      	ldr	r2, [r3, #8]
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800dba6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	6899      	ldr	r1, [r3, #8]
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	430a      	orrs	r2, r1
 800dbb8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	689a      	ldr	r2, [r3, #8]
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800dbc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	6899      	ldr	r1, [r3, #8]
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	430a      	orrs	r2, r1
 800dbda:	609a      	str	r2, [r3, #8]
 800dbdc:	e00f      	b.n	800dbfe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	689a      	ldr	r2, [r3, #8]
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800dbec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	689a      	ldr	r2, [r3, #8]
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800dbfc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800dbfe:	687b      	ldr	r3, [r7, #4]
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	689a      	ldr	r2, [r3, #8]
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	f022 0202 	bic.w	r2, r2, #2
 800dc0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	681b      	ldr	r3, [r3, #0]
 800dc12:	6899      	ldr	r1, [r3, #8]
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	699b      	ldr	r3, [r3, #24]
 800dc18:	005a      	lsls	r2, r3, #1
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	430a      	orrs	r2, r1
 800dc20:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	6a1b      	ldr	r3, [r3, #32]
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	d026      	beq.n	800dc78 <ADC_Init+0x174>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	685a      	ldr	r2, [r3, #4]
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dc38:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	685a      	ldr	r2, [r3, #4]
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800dc48:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc4e:	1e5a      	subs	r2, r3, #1
 800dc50:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800dc54:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	fa93 f3a3 	rbit	r3, r3
 800dc5c:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800dc5e:	68bb      	ldr	r3, [r7, #8]
 800dc60:	fab3 f383 	clz	r3, r3
 800dc64:	fa02 f103 	lsl.w	r1, r2, r3
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	685a      	ldr	r2, [r3, #4]
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	430a      	orrs	r2, r1
 800dc74:	605a      	str	r2, [r3, #4]
 800dc76:	e007      	b.n	800dc88 <ADC_Init+0x184>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	685a      	ldr	r2, [r3, #4]
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800dc86:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800dc96:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	69db      	ldr	r3, [r3, #28]
 800dca2:	3b01      	subs	r3, #1
 800dca4:	051a      	lsls	r2, r3, #20
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	430a      	orrs	r2, r1
 800dcac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	689a      	ldr	r2, [r3, #8]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800dcbc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	6899      	ldr	r1, [r3, #8]
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcc8:	025a      	lsls	r2, r3, #9
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	430a      	orrs	r2, r1
 800dcd0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	689a      	ldr	r2, [r3, #8]
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dce0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	6899      	ldr	r1, [r3, #8]
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	695b      	ldr	r3, [r3, #20]
 800dcec:	029a      	lsls	r2, r3, #10
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	430a      	orrs	r2, r1
 800dcf4:	609a      	str	r2, [r3, #8]
}
 800dcf6:	bf00      	nop
 800dcf8:	3714      	adds	r7, #20
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd00:	4770      	bx	lr
 800dd02:	bf00      	nop
 800dd04:	40012300 	.word	0x40012300
 800dd08:	0f000001 	.word	0x0f000001

0800dd0c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800dd0c:	b480      	push	{r7}
 800dd0e:	b085      	sub	sp, #20
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	f003 0307 	and.w	r3, r3, #7
 800dd1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800dd1c:	4b0c      	ldr	r3, [pc, #48]	; (800dd50 <NVIC_SetPriorityGrouping+0x44>)
 800dd1e:	68db      	ldr	r3, [r3, #12]
 800dd20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800dd22:	68ba      	ldr	r2, [r7, #8]
 800dd24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800dd28:	4013      	ands	r3, r2
 800dd2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800dd30:	68bb      	ldr	r3, [r7, #8]
 800dd32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800dd34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800dd38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800dd3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800dd3e:	4a04      	ldr	r2, [pc, #16]	; (800dd50 <NVIC_SetPriorityGrouping+0x44>)
 800dd40:	68bb      	ldr	r3, [r7, #8]
 800dd42:	60d3      	str	r3, [r2, #12]
}
 800dd44:	bf00      	nop
 800dd46:	3714      	adds	r7, #20
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4e:	4770      	bx	lr
 800dd50:	e000ed00 	.word	0xe000ed00

0800dd54 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800dd54:	b480      	push	{r7}
 800dd56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800dd58:	4b04      	ldr	r3, [pc, #16]	; (800dd6c <NVIC_GetPriorityGrouping+0x18>)
 800dd5a:	68db      	ldr	r3, [r3, #12]
 800dd5c:	0a1b      	lsrs	r3, r3, #8
 800dd5e:	f003 0307 	and.w	r3, r3, #7
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	46bd      	mov	sp, r7
 800dd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd6a:	4770      	bx	lr
 800dd6c:	e000ed00 	.word	0xe000ed00

0800dd70 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800dd70:	b480      	push	{r7}
 800dd72:	b083      	sub	sp, #12
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	4603      	mov	r3, r0
 800dd78:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800dd7a:	79fb      	ldrb	r3, [r7, #7]
 800dd7c:	f003 021f 	and.w	r2, r3, #31
 800dd80:	4907      	ldr	r1, [pc, #28]	; (800dda0 <NVIC_EnableIRQ+0x30>)
 800dd82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd86:	095b      	lsrs	r3, r3, #5
 800dd88:	2001      	movs	r0, #1
 800dd8a:	fa00 f202 	lsl.w	r2, r0, r2
 800dd8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800dd92:	bf00      	nop
 800dd94:	370c      	adds	r7, #12
 800dd96:	46bd      	mov	sp, r7
 800dd98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd9c:	4770      	bx	lr
 800dd9e:	bf00      	nop
 800dda0:	e000e100 	.word	0xe000e100

0800dda4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800dda4:	b480      	push	{r7}
 800dda6:	b083      	sub	sp, #12
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	4603      	mov	r3, r0
 800ddac:	6039      	str	r1, [r7, #0]
 800ddae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 800ddb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	da0b      	bge.n	800ddd0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ddb8:	683b      	ldr	r3, [r7, #0]
 800ddba:	b2da      	uxtb	r2, r3
 800ddbc:	490c      	ldr	r1, [pc, #48]	; (800ddf0 <NVIC_SetPriority+0x4c>)
 800ddbe:	79fb      	ldrb	r3, [r7, #7]
 800ddc0:	f003 030f 	and.w	r3, r3, #15
 800ddc4:	3b04      	subs	r3, #4
 800ddc6:	0112      	lsls	r2, r2, #4
 800ddc8:	b2d2      	uxtb	r2, r2
 800ddca:	440b      	add	r3, r1
 800ddcc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ddce:	e009      	b.n	800dde4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	b2da      	uxtb	r2, r3
 800ddd4:	4907      	ldr	r1, [pc, #28]	; (800ddf4 <NVIC_SetPriority+0x50>)
 800ddd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ddda:	0112      	lsls	r2, r2, #4
 800dddc:	b2d2      	uxtb	r2, r2
 800ddde:	440b      	add	r3, r1
 800dde0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800dde4:	bf00      	nop
 800dde6:	370c      	adds	r7, #12
 800dde8:	46bd      	mov	sp, r7
 800ddea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddee:	4770      	bx	lr
 800ddf0:	e000ed00 	.word	0xe000ed00
 800ddf4:	e000e100 	.word	0xe000e100

0800ddf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b089      	sub	sp, #36	; 0x24
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	60f8      	str	r0, [r7, #12]
 800de00:	60b9      	str	r1, [r7, #8]
 800de02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	f003 0307 	and.w	r3, r3, #7
 800de0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800de0c:	69fb      	ldr	r3, [r7, #28]
 800de0e:	f1c3 0307 	rsb	r3, r3, #7
 800de12:	2b04      	cmp	r3, #4
 800de14:	bf28      	it	cs
 800de16:	2304      	movcs	r3, #4
 800de18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800de1a:	69fb      	ldr	r3, [r7, #28]
 800de1c:	3304      	adds	r3, #4
 800de1e:	2b06      	cmp	r3, #6
 800de20:	d902      	bls.n	800de28 <NVIC_EncodePriority+0x30>
 800de22:	69fb      	ldr	r3, [r7, #28]
 800de24:	3b03      	subs	r3, #3
 800de26:	e000      	b.n	800de2a <NVIC_EncodePriority+0x32>
 800de28:	2300      	movs	r3, #0
 800de2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800de2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800de30:	69bb      	ldr	r3, [r7, #24]
 800de32:	fa02 f303 	lsl.w	r3, r2, r3
 800de36:	43da      	mvns	r2, r3
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	401a      	ands	r2, r3
 800de3c:	697b      	ldr	r3, [r7, #20]
 800de3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800de40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	fa01 f303 	lsl.w	r3, r1, r3
 800de4a:	43d9      	mvns	r1, r3
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800de50:	4313      	orrs	r3, r2
         );
}
 800de52:	4618      	mov	r0, r3
 800de54:	3724      	adds	r7, #36	; 0x24
 800de56:	46bd      	mov	sp, r7
 800de58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5c:	4770      	bx	lr
	...

0800de60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800de60:	b580      	push	{r7, lr}
 800de62:	b082      	sub	sp, #8
 800de64:	af00      	add	r7, sp, #0
 800de66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	3b01      	subs	r3, #1
 800de6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800de70:	d301      	bcc.n	800de76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800de72:	2301      	movs	r3, #1
 800de74:	e00f      	b.n	800de96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800de76:	4a0a      	ldr	r2, [pc, #40]	; (800dea0 <SysTick_Config+0x40>)
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	3b01      	subs	r3, #1
 800de7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800de7e:	210f      	movs	r1, #15
 800de80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800de84:	f7ff ff8e 	bl	800dda4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800de88:	4b05      	ldr	r3, [pc, #20]	; (800dea0 <SysTick_Config+0x40>)
 800de8a:	2200      	movs	r2, #0
 800de8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800de8e:	4b04      	ldr	r3, [pc, #16]	; (800dea0 <SysTick_Config+0x40>)
 800de90:	2207      	movs	r2, #7
 800de92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800de94:	2300      	movs	r3, #0
}
 800de96:	4618      	mov	r0, r3
 800de98:	3708      	adds	r7, #8
 800de9a:	46bd      	mov	sp, r7
 800de9c:	bd80      	pop	{r7, pc}
 800de9e:	bf00      	nop
 800dea0:	e000e010 	.word	0xe000e010

0800dea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b082      	sub	sp, #8
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800deac:	6878      	ldr	r0, [r7, #4]
 800deae:	f7ff ff2d 	bl	800dd0c <NVIC_SetPriorityGrouping>
}
 800deb2:	bf00      	nop
 800deb4:	3708      	adds	r7, #8
 800deb6:	46bd      	mov	sp, r7
 800deb8:	bd80      	pop	{r7, pc}

0800deba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800deba:	b580      	push	{r7, lr}
 800debc:	b086      	sub	sp, #24
 800debe:	af00      	add	r7, sp, #0
 800dec0:	4603      	mov	r3, r0
 800dec2:	60b9      	str	r1, [r7, #8]
 800dec4:	607a      	str	r2, [r7, #4]
 800dec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800dec8:	2300      	movs	r3, #0
 800deca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800decc:	f7ff ff42 	bl	800dd54 <NVIC_GetPriorityGrouping>
 800ded0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800ded2:	687a      	ldr	r2, [r7, #4]
 800ded4:	68b9      	ldr	r1, [r7, #8]
 800ded6:	6978      	ldr	r0, [r7, #20]
 800ded8:	f7ff ff8e 	bl	800ddf8 <NVIC_EncodePriority>
 800dedc:	4602      	mov	r2, r0
 800dede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dee2:	4611      	mov	r1, r2
 800dee4:	4618      	mov	r0, r3
 800dee6:	f7ff ff5d 	bl	800dda4 <NVIC_SetPriority>
}
 800deea:	bf00      	nop
 800deec:	3718      	adds	r7, #24
 800deee:	46bd      	mov	sp, r7
 800def0:	bd80      	pop	{r7, pc}

0800def2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800def2:	b580      	push	{r7, lr}
 800def4:	b082      	sub	sp, #8
 800def6:	af00      	add	r7, sp, #0
 800def8:	4603      	mov	r3, r0
 800defa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800defc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800df00:	4618      	mov	r0, r3
 800df02:	f7ff ff35 	bl	800dd70 <NVIC_EnableIRQ>
}
 800df06:	bf00      	nop
 800df08:	3708      	adds	r7, #8
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}

0800df0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800df0e:	b580      	push	{r7, lr}
 800df10:	b082      	sub	sp, #8
 800df12:	af00      	add	r7, sp, #0
 800df14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800df16:	6878      	ldr	r0, [r7, #4]
 800df18:	f7ff ffa2 	bl	800de60 <SysTick_Config>
 800df1c:	4603      	mov	r3, r0
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3708      	adds	r7, #8
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
	...

0800df28 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800df28:	b480      	push	{r7}
 800df2a:	b083      	sub	sp, #12
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	2b04      	cmp	r3, #4
 800df34:	d106      	bne.n	800df44 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800df36:	4b09      	ldr	r3, [pc, #36]	; (800df5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	4a08      	ldr	r2, [pc, #32]	; (800df5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800df3c:	f043 0304 	orr.w	r3, r3, #4
 800df40:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800df42:	e005      	b.n	800df50 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800df44:	4b05      	ldr	r3, [pc, #20]	; (800df5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	4a04      	ldr	r2, [pc, #16]	; (800df5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800df4a:	f023 0304 	bic.w	r3, r3, #4
 800df4e:	6013      	str	r3, [r2, #0]
}
 800df50:	bf00      	nop
 800df52:	370c      	adds	r7, #12
 800df54:	46bd      	mov	sp, r7
 800df56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5a:	4770      	bx	lr
 800df5c:	e000e010 	.word	0xe000e010

0800df60 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800df60:	b580      	push	{r7, lr}
 800df62:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800df64:	f7f5 fef6 	bl	8003d54 <HAL_SYSTICK_Callback>
}
 800df68:	bf00      	nop
 800df6a:	bd80      	pop	{r7, pc}

0800df6c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b083      	sub	sp, #12
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800df7a:	b2db      	uxtb	r3, r3
 800df7c:	2b02      	cmp	r3, #2
 800df7e:	d004      	beq.n	800df8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2280      	movs	r2, #128	; 0x80
 800df84:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800df86:	2301      	movs	r3, #1
 800df88:	e00c      	b.n	800dfa4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	2205      	movs	r2, #5
 800df8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	681a      	ldr	r2, [r3, #0]
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	f022 0201 	bic.w	r2, r2, #1
 800dfa0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800dfa2:	2300      	movs	r3, #0
}
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	370c      	adds	r7, #12
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfae:	4770      	bx	lr

0800dfb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800dfb0:	b480      	push	{r7}
 800dfb2:	b089      	sub	sp, #36	; 0x24
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
 800dfb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800dfba:	2300      	movs	r3, #0
 800dfbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800dfbe:	2300      	movs	r3, #0
 800dfc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	61fb      	str	r3, [r7, #28]
 800dfca:	e159      	b.n	800e280 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 800dfcc:	2201      	movs	r2, #1
 800dfce:	69fb      	ldr	r3, [r7, #28]
 800dfd0:	fa02 f303 	lsl.w	r3, r2, r3
 800dfd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800dfd6:	683b      	ldr	r3, [r7, #0]
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	697a      	ldr	r2, [r7, #20]
 800dfdc:	4013      	ands	r3, r2
 800dfde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800dfe0:	693a      	ldr	r2, [r7, #16]
 800dfe2:	697b      	ldr	r3, [r7, #20]
 800dfe4:	429a      	cmp	r2, r3
 800dfe6:	f040 8148 	bne.w	800e27a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	685b      	ldr	r3, [r3, #4]
 800dfee:	2b02      	cmp	r3, #2
 800dff0:	d003      	beq.n	800dffa <HAL_GPIO_Init+0x4a>
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	685b      	ldr	r3, [r3, #4]
 800dff6:	2b12      	cmp	r3, #18
 800dff8:	d123      	bne.n	800e042 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800dffa:	69fb      	ldr	r3, [r7, #28]
 800dffc:	08da      	lsrs	r2, r3, #3
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	3208      	adds	r2, #8
 800e002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e006:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800e008:	69fb      	ldr	r3, [r7, #28]
 800e00a:	f003 0307 	and.w	r3, r3, #7
 800e00e:	009b      	lsls	r3, r3, #2
 800e010:	220f      	movs	r2, #15
 800e012:	fa02 f303 	lsl.w	r3, r2, r3
 800e016:	43db      	mvns	r3, r3
 800e018:	69ba      	ldr	r2, [r7, #24]
 800e01a:	4013      	ands	r3, r2
 800e01c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	691a      	ldr	r2, [r3, #16]
 800e022:	69fb      	ldr	r3, [r7, #28]
 800e024:	f003 0307 	and.w	r3, r3, #7
 800e028:	009b      	lsls	r3, r3, #2
 800e02a:	fa02 f303 	lsl.w	r3, r2, r3
 800e02e:	69ba      	ldr	r2, [r7, #24]
 800e030:	4313      	orrs	r3, r2
 800e032:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800e034:	69fb      	ldr	r3, [r7, #28]
 800e036:	08da      	lsrs	r2, r3, #3
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	3208      	adds	r2, #8
 800e03c:	69b9      	ldr	r1, [r7, #24]
 800e03e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800e048:	69fb      	ldr	r3, [r7, #28]
 800e04a:	005b      	lsls	r3, r3, #1
 800e04c:	2203      	movs	r2, #3
 800e04e:	fa02 f303 	lsl.w	r3, r2, r3
 800e052:	43db      	mvns	r3, r3
 800e054:	69ba      	ldr	r2, [r7, #24]
 800e056:	4013      	ands	r3, r2
 800e058:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	685b      	ldr	r3, [r3, #4]
 800e05e:	f003 0203 	and.w	r2, r3, #3
 800e062:	69fb      	ldr	r3, [r7, #28]
 800e064:	005b      	lsls	r3, r3, #1
 800e066:	fa02 f303 	lsl.w	r3, r2, r3
 800e06a:	69ba      	ldr	r2, [r7, #24]
 800e06c:	4313      	orrs	r3, r2
 800e06e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	69ba      	ldr	r2, [r7, #24]
 800e074:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	685b      	ldr	r3, [r3, #4]
 800e07a:	2b01      	cmp	r3, #1
 800e07c:	d00b      	beq.n	800e096 <HAL_GPIO_Init+0xe6>
 800e07e:	683b      	ldr	r3, [r7, #0]
 800e080:	685b      	ldr	r3, [r3, #4]
 800e082:	2b02      	cmp	r3, #2
 800e084:	d007      	beq.n	800e096 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800e08a:	2b11      	cmp	r3, #17
 800e08c:	d003      	beq.n	800e096 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	685b      	ldr	r3, [r3, #4]
 800e092:	2b12      	cmp	r3, #18
 800e094:	d130      	bne.n	800e0f8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	689b      	ldr	r3, [r3, #8]
 800e09a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800e09c:	69fb      	ldr	r3, [r7, #28]
 800e09e:	005b      	lsls	r3, r3, #1
 800e0a0:	2203      	movs	r2, #3
 800e0a2:	fa02 f303 	lsl.w	r3, r2, r3
 800e0a6:	43db      	mvns	r3, r3
 800e0a8:	69ba      	ldr	r2, [r7, #24]
 800e0aa:	4013      	ands	r3, r2
 800e0ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800e0ae:	683b      	ldr	r3, [r7, #0]
 800e0b0:	68da      	ldr	r2, [r3, #12]
 800e0b2:	69fb      	ldr	r3, [r7, #28]
 800e0b4:	005b      	lsls	r3, r3, #1
 800e0b6:	fa02 f303 	lsl.w	r3, r2, r3
 800e0ba:	69ba      	ldr	r2, [r7, #24]
 800e0bc:	4313      	orrs	r3, r2
 800e0be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	69ba      	ldr	r2, [r7, #24]
 800e0c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	685b      	ldr	r3, [r3, #4]
 800e0ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800e0cc:	2201      	movs	r2, #1
 800e0ce:	69fb      	ldr	r3, [r7, #28]
 800e0d0:	fa02 f303 	lsl.w	r3, r2, r3
 800e0d4:	43db      	mvns	r3, r3
 800e0d6:	69ba      	ldr	r2, [r7, #24]
 800e0d8:	4013      	ands	r3, r2
 800e0da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	685b      	ldr	r3, [r3, #4]
 800e0e0:	091b      	lsrs	r3, r3, #4
 800e0e2:	f003 0201 	and.w	r2, r3, #1
 800e0e6:	69fb      	ldr	r3, [r7, #28]
 800e0e8:	fa02 f303 	lsl.w	r3, r2, r3
 800e0ec:	69ba      	ldr	r2, [r7, #24]
 800e0ee:	4313      	orrs	r3, r2
 800e0f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	69ba      	ldr	r2, [r7, #24]
 800e0f6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	68db      	ldr	r3, [r3, #12]
 800e0fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800e0fe:	69fb      	ldr	r3, [r7, #28]
 800e100:	005b      	lsls	r3, r3, #1
 800e102:	2203      	movs	r2, #3
 800e104:	fa02 f303 	lsl.w	r3, r2, r3
 800e108:	43db      	mvns	r3, r3
 800e10a:	69ba      	ldr	r2, [r7, #24]
 800e10c:	4013      	ands	r3, r2
 800e10e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800e110:	683b      	ldr	r3, [r7, #0]
 800e112:	689a      	ldr	r2, [r3, #8]
 800e114:	69fb      	ldr	r3, [r7, #28]
 800e116:	005b      	lsls	r3, r3, #1
 800e118:	fa02 f303 	lsl.w	r3, r2, r3
 800e11c:	69ba      	ldr	r2, [r7, #24]
 800e11e:	4313      	orrs	r3, r2
 800e120:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	69ba      	ldr	r2, [r7, #24]
 800e126:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	685b      	ldr	r3, [r3, #4]
 800e12c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e130:	2b00      	cmp	r3, #0
 800e132:	f000 80a2 	beq.w	800e27a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e136:	2300      	movs	r3, #0
 800e138:	60fb      	str	r3, [r7, #12]
 800e13a:	4b57      	ldr	r3, [pc, #348]	; (800e298 <HAL_GPIO_Init+0x2e8>)
 800e13c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e13e:	4a56      	ldr	r2, [pc, #344]	; (800e298 <HAL_GPIO_Init+0x2e8>)
 800e140:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e144:	6453      	str	r3, [r2, #68]	; 0x44
 800e146:	4b54      	ldr	r3, [pc, #336]	; (800e298 <HAL_GPIO_Init+0x2e8>)
 800e148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e14a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e14e:	60fb      	str	r3, [r7, #12]
 800e150:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800e152:	4a52      	ldr	r2, [pc, #328]	; (800e29c <HAL_GPIO_Init+0x2ec>)
 800e154:	69fb      	ldr	r3, [r7, #28]
 800e156:	089b      	lsrs	r3, r3, #2
 800e158:	3302      	adds	r3, #2
 800e15a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e15e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800e160:	69fb      	ldr	r3, [r7, #28]
 800e162:	f003 0303 	and.w	r3, r3, #3
 800e166:	009b      	lsls	r3, r3, #2
 800e168:	220f      	movs	r2, #15
 800e16a:	fa02 f303 	lsl.w	r3, r2, r3
 800e16e:	43db      	mvns	r3, r3
 800e170:	69ba      	ldr	r2, [r7, #24]
 800e172:	4013      	ands	r3, r2
 800e174:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	4a49      	ldr	r2, [pc, #292]	; (800e2a0 <HAL_GPIO_Init+0x2f0>)
 800e17a:	4293      	cmp	r3, r2
 800e17c:	d019      	beq.n	800e1b2 <HAL_GPIO_Init+0x202>
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	4a48      	ldr	r2, [pc, #288]	; (800e2a4 <HAL_GPIO_Init+0x2f4>)
 800e182:	4293      	cmp	r3, r2
 800e184:	d013      	beq.n	800e1ae <HAL_GPIO_Init+0x1fe>
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	4a47      	ldr	r2, [pc, #284]	; (800e2a8 <HAL_GPIO_Init+0x2f8>)
 800e18a:	4293      	cmp	r3, r2
 800e18c:	d00d      	beq.n	800e1aa <HAL_GPIO_Init+0x1fa>
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	4a46      	ldr	r2, [pc, #280]	; (800e2ac <HAL_GPIO_Init+0x2fc>)
 800e192:	4293      	cmp	r3, r2
 800e194:	d007      	beq.n	800e1a6 <HAL_GPIO_Init+0x1f6>
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	4a45      	ldr	r2, [pc, #276]	; (800e2b0 <HAL_GPIO_Init+0x300>)
 800e19a:	4293      	cmp	r3, r2
 800e19c:	d101      	bne.n	800e1a2 <HAL_GPIO_Init+0x1f2>
 800e19e:	2304      	movs	r3, #4
 800e1a0:	e008      	b.n	800e1b4 <HAL_GPIO_Init+0x204>
 800e1a2:	2307      	movs	r3, #7
 800e1a4:	e006      	b.n	800e1b4 <HAL_GPIO_Init+0x204>
 800e1a6:	2303      	movs	r3, #3
 800e1a8:	e004      	b.n	800e1b4 <HAL_GPIO_Init+0x204>
 800e1aa:	2302      	movs	r3, #2
 800e1ac:	e002      	b.n	800e1b4 <HAL_GPIO_Init+0x204>
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	e000      	b.n	800e1b4 <HAL_GPIO_Init+0x204>
 800e1b2:	2300      	movs	r3, #0
 800e1b4:	69fa      	ldr	r2, [r7, #28]
 800e1b6:	f002 0203 	and.w	r2, r2, #3
 800e1ba:	0092      	lsls	r2, r2, #2
 800e1bc:	4093      	lsls	r3, r2
 800e1be:	69ba      	ldr	r2, [r7, #24]
 800e1c0:	4313      	orrs	r3, r2
 800e1c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800e1c4:	4935      	ldr	r1, [pc, #212]	; (800e29c <HAL_GPIO_Init+0x2ec>)
 800e1c6:	69fb      	ldr	r3, [r7, #28]
 800e1c8:	089b      	lsrs	r3, r3, #2
 800e1ca:	3302      	adds	r3, #2
 800e1cc:	69ba      	ldr	r2, [r7, #24]
 800e1ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800e1d2:	4b38      	ldr	r3, [pc, #224]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e1d8:	693b      	ldr	r3, [r7, #16]
 800e1da:	43db      	mvns	r3, r3
 800e1dc:	69ba      	ldr	r2, [r7, #24]
 800e1de:	4013      	ands	r3, r2
 800e1e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800e1e2:	683b      	ldr	r3, [r7, #0]
 800e1e4:	685b      	ldr	r3, [r3, #4]
 800e1e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d003      	beq.n	800e1f6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800e1ee:	69ba      	ldr	r2, [r7, #24]
 800e1f0:	693b      	ldr	r3, [r7, #16]
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800e1f6:	4a2f      	ldr	r2, [pc, #188]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e1f8:	69bb      	ldr	r3, [r7, #24]
 800e1fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800e1fc:	4b2d      	ldr	r3, [pc, #180]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e1fe:	685b      	ldr	r3, [r3, #4]
 800e200:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	43db      	mvns	r3, r3
 800e206:	69ba      	ldr	r2, [r7, #24]
 800e208:	4013      	ands	r3, r2
 800e20a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800e20c:	683b      	ldr	r3, [r7, #0]
 800e20e:	685b      	ldr	r3, [r3, #4]
 800e210:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e214:	2b00      	cmp	r3, #0
 800e216:	d003      	beq.n	800e220 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800e218:	69ba      	ldr	r2, [r7, #24]
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	4313      	orrs	r3, r2
 800e21e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800e220:	4a24      	ldr	r2, [pc, #144]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e222:	69bb      	ldr	r3, [r7, #24]
 800e224:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800e226:	4b23      	ldr	r3, [pc, #140]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e228:	689b      	ldr	r3, [r3, #8]
 800e22a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e22c:	693b      	ldr	r3, [r7, #16]
 800e22e:	43db      	mvns	r3, r3
 800e230:	69ba      	ldr	r2, [r7, #24]
 800e232:	4013      	ands	r3, r2
 800e234:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800e236:	683b      	ldr	r3, [r7, #0]
 800e238:	685b      	ldr	r3, [r3, #4]
 800e23a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d003      	beq.n	800e24a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800e242:	69ba      	ldr	r2, [r7, #24]
 800e244:	693b      	ldr	r3, [r7, #16]
 800e246:	4313      	orrs	r3, r2
 800e248:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800e24a:	4a1a      	ldr	r2, [pc, #104]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e24c:	69bb      	ldr	r3, [r7, #24]
 800e24e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800e250:	4b18      	ldr	r3, [pc, #96]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e252:	68db      	ldr	r3, [r3, #12]
 800e254:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800e256:	693b      	ldr	r3, [r7, #16]
 800e258:	43db      	mvns	r3, r3
 800e25a:	69ba      	ldr	r2, [r7, #24]
 800e25c:	4013      	ands	r3, r2
 800e25e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	685b      	ldr	r3, [r3, #4]
 800e264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d003      	beq.n	800e274 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800e26c:	69ba      	ldr	r2, [r7, #24]
 800e26e:	693b      	ldr	r3, [r7, #16]
 800e270:	4313      	orrs	r3, r2
 800e272:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800e274:	4a0f      	ldr	r2, [pc, #60]	; (800e2b4 <HAL_GPIO_Init+0x304>)
 800e276:	69bb      	ldr	r3, [r7, #24]
 800e278:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800e27a:	69fb      	ldr	r3, [r7, #28]
 800e27c:	3301      	adds	r3, #1
 800e27e:	61fb      	str	r3, [r7, #28]
 800e280:	69fb      	ldr	r3, [r7, #28]
 800e282:	2b0f      	cmp	r3, #15
 800e284:	f67f aea2 	bls.w	800dfcc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800e288:	bf00      	nop
 800e28a:	bf00      	nop
 800e28c:	3724      	adds	r7, #36	; 0x24
 800e28e:	46bd      	mov	sp, r7
 800e290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e294:	4770      	bx	lr
 800e296:	bf00      	nop
 800e298:	40023800 	.word	0x40023800
 800e29c:	40013800 	.word	0x40013800
 800e2a0:	40020000 	.word	0x40020000
 800e2a4:	40020400 	.word	0x40020400
 800e2a8:	40020800 	.word	0x40020800
 800e2ac:	40020c00 	.word	0x40020c00
 800e2b0:	40021000 	.word	0x40021000
 800e2b4:	40013c00 	.word	0x40013c00

0800e2b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	b085      	sub	sp, #20
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
 800e2c0:	460b      	mov	r3, r1
 800e2c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	691a      	ldr	r2, [r3, #16]
 800e2c8:	887b      	ldrh	r3, [r7, #2]
 800e2ca:	4013      	ands	r3, r2
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d002      	beq.n	800e2d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800e2d0:	2301      	movs	r3, #1
 800e2d2:	73fb      	strb	r3, [r7, #15]
 800e2d4:	e001      	b.n	800e2da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800e2da:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2dc:	4618      	mov	r0, r3
 800e2de:	3714      	adds	r7, #20
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e6:	4770      	bx	lr

0800e2e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800e2e8:	b480      	push	{r7}
 800e2ea:	b083      	sub	sp, #12
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	6078      	str	r0, [r7, #4]
 800e2f0:	460b      	mov	r3, r1
 800e2f2:	807b      	strh	r3, [r7, #2]
 800e2f4:	4613      	mov	r3, r2
 800e2f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800e2f8:	787b      	ldrb	r3, [r7, #1]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d003      	beq.n	800e306 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800e2fe:	887a      	ldrh	r2, [r7, #2]
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800e304:	e003      	b.n	800e30e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800e306:	887b      	ldrh	r3, [r7, #2]
 800e308:	041a      	lsls	r2, r3, #16
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	619a      	str	r2, [r3, #24]
}
 800e30e:	bf00      	nop
 800e310:	370c      	adds	r7, #12
 800e312:	46bd      	mov	sp, r7
 800e314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e318:	4770      	bx	lr

0800e31a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800e31a:	b480      	push	{r7}
 800e31c:	b083      	sub	sp, #12
 800e31e:	af00      	add	r7, sp, #0
 800e320:	6078      	str	r0, [r7, #4]
 800e322:	460b      	mov	r3, r1
 800e324:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	695a      	ldr	r2, [r3, #20]
 800e32a:	887b      	ldrh	r3, [r7, #2]
 800e32c:	405a      	eors	r2, r3
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	615a      	str	r2, [r3, #20]
}
 800e332:	bf00      	nop
 800e334:	370c      	adds	r7, #12
 800e336:	46bd      	mov	sp, r7
 800e338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33c:	4770      	bx	lr
	...

0800e340 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b08c      	sub	sp, #48	; 0x30
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	623b      	str	r3, [r7, #32]
  uint32_t i = 0U, ep_intr = 0U, epint = 0U, epnum = 0U;
 800e34e:	2300      	movs	r3, #0
 800e350:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e352:	2300      	movs	r3, #0
 800e354:	62bb      	str	r3, [r7, #40]	; 0x28
 800e356:	2300      	movs	r3, #0
 800e358:	61fb      	str	r3, [r7, #28]
 800e35a:	2300      	movs	r3, #0
 800e35c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk = 0U, temp = 0U;
 800e35e:	2300      	movs	r3, #0
 800e360:	61bb      	str	r3, [r7, #24]
 800e362:	2300      	movs	r3, #0
 800e364:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  uint32_t hclk = 180000000;
 800e366:	4b7c      	ldr	r3, [pc, #496]	; (800e558 <HAL_PCD_IRQHandler+0x218>)
 800e368:	613b      	str	r3, [r7, #16]
  
  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	4618      	mov	r0, r3
 800e370:	f004 f947 	bl	8012602 <USB_GetMode>
 800e374:	4603      	mov	r3, r0
 800e376:	2b00      	cmp	r3, #0
 800e378:	f040 845c 	bne.w	800ec34 <HAL_PCD_IRQHandler+0x8f4>
  {    
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd)) 
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	4618      	mov	r0, r3
 800e382:	f004 f8b3 	bl	80124ec <USB_ReadInterrupts>
 800e386:	4603      	mov	r3, r0
 800e388:	2b00      	cmp	r3, #0
 800e38a:	f000 8452 	beq.w	800ec32 <HAL_PCD_IRQHandler+0x8f2>
    {
      return;
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	4618      	mov	r0, r3
 800e394:	f004 f8aa 	bl	80124ec <USB_ReadInterrupts>
 800e398:	4603      	mov	r3, r0
 800e39a:	f003 0302 	and.w	r3, r3, #2
 800e39e:	2b02      	cmp	r3, #2
 800e3a0:	d107      	bne.n	800e3b2 <HAL_PCD_IRQHandler+0x72>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	695a      	ldr	r2, [r3, #20]
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	f002 0202 	and.w	r2, r2, #2
 800e3b0:	615a      	str	r2, [r3, #20]
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f004 f898 	bl	80124ec <USB_ReadInterrupts>
 800e3bc:	4603      	mov	r3, r0
 800e3be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e3c2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e3c6:	f040 80b2 	bne.w	800e52e <HAL_PCD_IRQHandler+0x1ee>
    {
      epnum = 0U;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	627b      	str	r3, [r7, #36]	; 0x24
      
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681b      	ldr	r3, [r3, #0]
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	f004 f89f 	bl	8012516 <USB_ReadDevAllOutEpInterrupt>
 800e3d8:	62b8      	str	r0, [r7, #40]	; 0x28
      
      while ( ep_intr )
 800e3da:	e0a4      	b.n	800e526 <HAL_PCD_IRQHandler+0x1e6>
      {
        if (ep_intr & 0x1U)
 800e3dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3de:	f003 0301 	and.w	r3, r3, #1
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	f000 8099 	beq.w	800e51a <HAL_PCD_IRQHandler+0x1da>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e3ee:	b2d2      	uxtb	r2, r2
 800e3f0:	4611      	mov	r1, r2
 800e3f2:	4618      	mov	r0, r3
 800e3f4:	f004 f8bf 	bl	8012576 <USB_ReadDevOutEPInterrupt>
 800e3f8:	61f8      	str	r0, [r7, #28]
          
          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800e3fa:	69fb      	ldr	r3, [r7, #28]
 800e3fc:	f003 0301 	and.w	r3, r3, #1
 800e400:	2b00      	cmp	r3, #0
 800e402:	d06b      	beq.n	800e4dc <HAL_PCD_IRQHandler+0x19c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800e404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e406:	015a      	lsls	r2, r3, #5
 800e408:	6a3b      	ldr	r3, [r7, #32]
 800e40a:	4413      	add	r3, r2
 800e40c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e410:	461a      	mov	r2, r3
 800e412:	2301      	movs	r3, #1
 800e414:	6093      	str	r3, [r2, #8]
            
            if(hpcd->Init.dma_enable == 1U)
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	691b      	ldr	r3, [r3, #16]
 800e41a:	2b01      	cmp	r3, #1
 800e41c:	d13c      	bne.n	800e498 <HAL_PCD_IRQHandler+0x158>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ); 
 800e41e:	6879      	ldr	r1, [r7, #4]
 800e420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e422:	4613      	mov	r3, r2
 800e424:	00db      	lsls	r3, r3, #3
 800e426:	1a9b      	subs	r3, r3, r2
 800e428:	009b      	lsls	r3, r3, #2
 800e42a:	440b      	add	r3, r1
 800e42c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800e430:	681a      	ldr	r2, [r3, #0]
 800e432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e434:	0159      	lsls	r1, r3, #5
 800e436:	6a3b      	ldr	r3, [r7, #32]
 800e438:	440b      	add	r3, r1
 800e43a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e43e:	691b      	ldr	r3, [r3, #16]
 800e440:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e444:	1ad1      	subs	r1, r2, r3
 800e446:	6878      	ldr	r0, [r7, #4]
 800e448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e44a:	4613      	mov	r3, r2
 800e44c:	00db      	lsls	r3, r3, #3
 800e44e:	1a9b      	subs	r3, r3, r2
 800e450:	009b      	lsls	r3, r3, #2
 800e452:	4403      	add	r3, r0
 800e454:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800e458:	6019      	str	r1, [r3, #0]
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;            
 800e45a:	6879      	ldr	r1, [r7, #4]
 800e45c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e45e:	4613      	mov	r3, r2
 800e460:	00db      	lsls	r3, r3, #3
 800e462:	1a9b      	subs	r3, r3, r2
 800e464:	009b      	lsls	r3, r3, #2
 800e466:	440b      	add	r3, r1
 800e468:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800e46c:	6819      	ldr	r1, [r3, #0]
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e472:	4613      	mov	r3, r2
 800e474:	00db      	lsls	r3, r3, #3
 800e476:	1a9b      	subs	r3, r3, r2
 800e478:	009b      	lsls	r3, r3, #2
 800e47a:	4403      	add	r3, r0
 800e47c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	4419      	add	r1, r3
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e488:	4613      	mov	r3, r2
 800e48a:	00db      	lsls	r3, r3, #3
 800e48c:	1a9b      	subs	r3, r3, r2
 800e48e:	009b      	lsls	r3, r3, #2
 800e490:	4403      	add	r3, r0
 800e492:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800e496:	6019      	str	r1, [r3, #0]
            }
            
            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800e498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e49a:	b2db      	uxtb	r3, r3
 800e49c:	4619      	mov	r1, r3
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f7f6 f8ac 	bl	80045fc <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1U)
 800e4a4:	687b      	ldr	r3, [r7, #4]
 800e4a6:	691b      	ldr	r3, [r3, #16]
 800e4a8:	2b01      	cmp	r3, #1
 800e4aa:	d117      	bne.n	800e4dc <HAL_PCD_IRQHandler+0x19c>
            {
              if((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800e4ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d114      	bne.n	800e4dc <HAL_PCD_IRQHandler+0x19c>
 800e4b2:	6879      	ldr	r1, [r7, #4]
 800e4b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e4b6:	4613      	mov	r3, r2
 800e4b8:	00db      	lsls	r3, r3, #3
 800e4ba:	1a9b      	subs	r3, r3, r2
 800e4bc:	009b      	lsls	r3, r3, #2
 800e4be:	440b      	add	r3, r1
 800e4c0:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d108      	bne.n	800e4dc <HAL_PCD_IRQHandler+0x19c>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	6818      	ldr	r0, [r3, #0]
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800e4d4:	461a      	mov	r2, r3
 800e4d6:	2101      	movs	r1, #1
 800e4d8:	f004 f8d4 	bl	8012684 <USB_EP0_OutStart>
              }              
            }
          }
          
          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800e4dc:	69fb      	ldr	r3, [r7, #28]
 800e4de:	f003 0308 	and.w	r3, r3, #8
 800e4e2:	2b00      	cmp	r3, #0
 800e4e4:	d00b      	beq.n	800e4fe <HAL_PCD_IRQHandler+0x1be>
          {
            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f7f6 f876 	bl	80045d8 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800e4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ee:	015a      	lsls	r2, r3, #5
 800e4f0:	6a3b      	ldr	r3, [r7, #32]
 800e4f2:	4413      	add	r3, r2
 800e4f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4f8:	461a      	mov	r2, r3
 800e4fa:	2308      	movs	r3, #8
 800e4fc:	6093      	str	r3, [r2, #8]
          }
          
          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800e4fe:	69fb      	ldr	r3, [r7, #28]
 800e500:	f003 0310 	and.w	r3, r3, #16
 800e504:	2b00      	cmp	r3, #0
 800e506:	d008      	beq.n	800e51a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800e508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e50a:	015a      	lsls	r2, r3, #5
 800e50c:	6a3b      	ldr	r3, [r7, #32]
 800e50e:	4413      	add	r3, r2
 800e510:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e514:	461a      	mov	r2, r3
 800e516:	2310      	movs	r3, #16
 800e518:	6093      	str	r3, [r2, #8]
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
          }
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        }
        epnum++;
 800e51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e51c:	3301      	adds	r3, #1
 800e51e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800e520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e522:	085b      	lsrs	r3, r3, #1
 800e524:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800e526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e528:	2b00      	cmp	r3, #0
 800e52a:	f47f af57 	bne.w	800e3dc <HAL_PCD_IRQHandler+0x9c>
      }
    }
    
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	4618      	mov	r0, r3
 800e534:	f003 ffda 	bl	80124ec <USB_ReadInterrupts>
 800e538:	4603      	mov	r3, r0
 800e53a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e53e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e542:	f040 80c4 	bne.w	800e6ce <HAL_PCD_IRQHandler+0x38e>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	4618      	mov	r0, r3
 800e54c:	f003 fffb 	bl	8012546 <USB_ReadDevAllInEpInterrupt>
 800e550:	62b8      	str	r0, [r7, #40]	; 0x28
      
      epnum = 0U;
 800e552:	2300      	movs	r3, #0
 800e554:	627b      	str	r3, [r7, #36]	; 0x24
      
      while ( ep_intr )
 800e556:	e0b6      	b.n	800e6c6 <HAL_PCD_IRQHandler+0x386>
 800e558:	0aba9500 	.word	0x0aba9500
      {
        if (ep_intr & 0x1U) /* In ITR */
 800e55c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e55e:	f003 0301 	and.w	r3, r3, #1
 800e562:	2b00      	cmp	r3, #0
 800e564:	f000 80a9 	beq.w	800e6ba <HAL_PCD_IRQHandler+0x37a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e56e:	b2d2      	uxtb	r2, r2
 800e570:	4611      	mov	r1, r2
 800e572:	4618      	mov	r0, r3
 800e574:	f004 f81b 	bl	80125ae <USB_ReadDevInEPInterrupt>
 800e578:	61f8      	str	r0, [r7, #28]

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800e57a:	69fb      	ldr	r3, [r7, #28]
 800e57c:	f003 0301 	and.w	r3, r3, #1
 800e580:	2b00      	cmp	r3, #0
 800e582:	d059      	beq.n	800e638 <HAL_PCD_IRQHandler+0x2f8>
          {
            fifoemptymsk = 0x1U << epnum;
 800e584:	2201      	movs	r2, #1
 800e586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e588:	fa02 f303 	lsl.w	r3, r2, r3
 800e58c:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800e58e:	6a3b      	ldr	r3, [r7, #32]
 800e590:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e594:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e596:	69bb      	ldr	r3, [r7, #24]
 800e598:	43db      	mvns	r3, r3
 800e59a:	6a39      	ldr	r1, [r7, #32]
 800e59c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e5a0:	4013      	ands	r3, r2
 800e5a2:	634b      	str	r3, [r1, #52]	; 0x34
            
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800e5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5a6:	015a      	lsls	r2, r3, #5
 800e5a8:	6a3b      	ldr	r3, [r7, #32]
 800e5aa:	4413      	add	r3, r2
 800e5ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e5b0:	461a      	mov	r2, r3
 800e5b2:	2301      	movs	r3, #1
 800e5b4:	6093      	str	r3, [r2, #8]
            
            if (hpcd->Init.dma_enable == 1U)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	691b      	ldr	r3, [r3, #16]
 800e5ba:	2b01      	cmp	r3, #1
 800e5bc:	d11b      	bne.n	800e5f6 <HAL_PCD_IRQHandler+0x2b6>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket; 
 800e5be:	6879      	ldr	r1, [r7, #4]
 800e5c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e5c2:	4613      	mov	r3, r2
 800e5c4:	00db      	lsls	r3, r3, #3
 800e5c6:	1a9b      	subs	r3, r3, r2
 800e5c8:	009b      	lsls	r3, r3, #2
 800e5ca:	440b      	add	r3, r1
 800e5cc:	3344      	adds	r3, #68	; 0x44
 800e5ce:	6819      	ldr	r1, [r3, #0]
 800e5d0:	6878      	ldr	r0, [r7, #4]
 800e5d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e5d4:	4613      	mov	r3, r2
 800e5d6:	00db      	lsls	r3, r3, #3
 800e5d8:	1a9b      	subs	r3, r3, r2
 800e5da:	009b      	lsls	r3, r3, #2
 800e5dc:	4403      	add	r3, r0
 800e5de:	3340      	adds	r3, #64	; 0x40
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	4419      	add	r1, r3
 800e5e4:	6878      	ldr	r0, [r7, #4]
 800e5e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e5e8:	4613      	mov	r3, r2
 800e5ea:	00db      	lsls	r3, r3, #3
 800e5ec:	1a9b      	subs	r3, r3, r2
 800e5ee:	009b      	lsls	r3, r3, #2
 800e5f0:	4403      	add	r3, r0
 800e5f2:	3344      	adds	r3, #68	; 0x44
 800e5f4:	6019      	str	r1, [r3, #0]
            }
                                      
            HAL_PCD_DataInStageCallback(hpcd, epnum);
 800e5f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e5f8:	b2db      	uxtb	r3, r3
 800e5fa:	4619      	mov	r1, r3
 800e5fc:	6878      	ldr	r0, [r7, #4]
 800e5fe:	f7f6 f818 	bl	8004632 <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1U)
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	691b      	ldr	r3, [r3, #16]
 800e606:	2b01      	cmp	r3, #1
 800e608:	d116      	bne.n	800e638 <HAL_PCD_IRQHandler+0x2f8>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800e60a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d113      	bne.n	800e638 <HAL_PCD_IRQHandler+0x2f8>
 800e610:	6879      	ldr	r1, [r7, #4]
 800e612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e614:	4613      	mov	r3, r2
 800e616:	00db      	lsls	r3, r3, #3
 800e618:	1a9b      	subs	r3, r3, r2
 800e61a:	009b      	lsls	r3, r3, #2
 800e61c:	440b      	add	r3, r1
 800e61e:	334c      	adds	r3, #76	; 0x4c
 800e620:	681b      	ldr	r3, [r3, #0]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d108      	bne.n	800e638 <HAL_PCD_IRQHandler+0x2f8>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	6818      	ldr	r0, [r3, #0]
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800e630:	461a      	mov	r2, r3
 800e632:	2101      	movs	r1, #1
 800e634:	f004 f826 	bl	8012684 <USB_EP0_OutStart>
              }
            }           
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800e638:	69fb      	ldr	r3, [r7, #28]
 800e63a:	f003 0308 	and.w	r3, r3, #8
 800e63e:	2b00      	cmp	r3, #0
 800e640:	d008      	beq.n	800e654 <HAL_PCD_IRQHandler+0x314>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800e642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e644:	015a      	lsls	r2, r3, #5
 800e646:	6a3b      	ldr	r3, [r7, #32]
 800e648:	4413      	add	r3, r2
 800e64a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e64e:	461a      	mov	r2, r3
 800e650:	2308      	movs	r3, #8
 800e652:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800e654:	69fb      	ldr	r3, [r7, #28]
 800e656:	f003 0310 	and.w	r3, r3, #16
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d008      	beq.n	800e670 <HAL_PCD_IRQHandler+0x330>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800e65e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e660:	015a      	lsls	r2, r3, #5
 800e662:	6a3b      	ldr	r3, [r7, #32]
 800e664:	4413      	add	r3, r2
 800e666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e66a:	461a      	mov	r2, r3
 800e66c:	2310      	movs	r3, #16
 800e66e:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800e670:	69fb      	ldr	r3, [r7, #28]
 800e672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e676:	2b00      	cmp	r3, #0
 800e678:	d008      	beq.n	800e68c <HAL_PCD_IRQHandler+0x34c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800e67a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e67c:	015a      	lsls	r2, r3, #5
 800e67e:	6a3b      	ldr	r3, [r7, #32]
 800e680:	4413      	add	r3, r2
 800e682:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e686:	461a      	mov	r2, r3
 800e688:	2340      	movs	r3, #64	; 0x40
 800e68a:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800e68c:	69fb      	ldr	r3, [r7, #28]
 800e68e:	f003 0302 	and.w	r3, r3, #2
 800e692:	2b00      	cmp	r3, #0
 800e694:	d008      	beq.n	800e6a8 <HAL_PCD_IRQHandler+0x368>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800e696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e698:	015a      	lsls	r2, r3, #5
 800e69a:	6a3b      	ldr	r3, [r7, #32]
 800e69c:	4413      	add	r3, r2
 800e69e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e6a2:	461a      	mov	r2, r3
 800e6a4:	2302      	movs	r3, #2
 800e6a6:	6093      	str	r3, [r2, #8]
          }       
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800e6a8:	69fb      	ldr	r3, [r7, #28]
 800e6aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d003      	beq.n	800e6ba <HAL_PCD_IRQHandler+0x37a>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 800e6b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e6b4:	6878      	ldr	r0, [r7, #4]
 800e6b6:	f000 fca1 	bl	800effc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800e6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6bc:	3301      	adds	r3, #1
 800e6be:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800e6c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6c2:	085b      	lsrs	r3, r3, #1
 800e6c4:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 800e6c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	f47f af47 	bne.w	800e55c <HAL_PCD_IRQHandler+0x21c>
      }
    }
    
    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	4618      	mov	r0, r3
 800e6d4:	f003 ff0a 	bl	80124ec <USB_ReadInterrupts>
 800e6d8:	4603      	mov	r3, r0
 800e6da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e6de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e6e2:	d114      	bne.n	800e70e <HAL_PCD_IRQHandler+0x3ce>
    {    
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800e6e4:	6a3b      	ldr	r3, [r7, #32]
 800e6e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e6ea:	685b      	ldr	r3, [r3, #4]
 800e6ec:	6a3a      	ldr	r2, [r7, #32]
 800e6ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e6f2:	f023 0301 	bic.w	r3, r3, #1
 800e6f6:	6053      	str	r3, [r2, #4]
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
      }
      else
#endif /* USB_OTG_GLPMCFG_LPMEN */
      {
        HAL_PCD_ResumeCallback(hpcd);
 800e6f8:	6878      	ldr	r0, [r7, #4]
 800e6fa:	f7f6 f811 	bl	8004720 <HAL_PCD_ResumeCallback>
      }
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	695a      	ldr	r2, [r3, #20]
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800e70c:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	4618      	mov	r0, r3
 800e714:	f003 feea 	bl	80124ec <USB_ReadInterrupts>
 800e718:	4603      	mov	r3, r0
 800e71a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e71e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e722:	d112      	bne.n	800e74a <HAL_PCD_IRQHandler+0x40a>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800e724:	6a3b      	ldr	r3, [r7, #32]
 800e726:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e72a:	689b      	ldr	r3, [r3, #8]
 800e72c:	f003 0301 	and.w	r3, r3, #1
 800e730:	2b01      	cmp	r3, #1
 800e732:	d102      	bne.n	800e73a <HAL_PCD_IRQHandler+0x3fa>
      {
        
        HAL_PCD_SuspendCallback(hpcd);
 800e734:	6878      	ldr	r0, [r7, #4]
 800e736:	f7f5 ffcd 	bl	80046d4 <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	695a      	ldr	r2, [r3, #20]
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800e748:	615a      	str	r2, [r3, #20]
      }
    }
#endif /* USB_OTG_GLPMCFG_LPMEN */

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	4618      	mov	r0, r3
 800e750:	f003 fecc 	bl	80124ec <USB_ReadInterrupts>
 800e754:	4603      	mov	r3, r0
 800e756:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e75a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e75e:	f040 808a 	bne.w	800e876 <HAL_PCD_IRQHandler+0x536>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG; 
 800e762:	6a3b      	ldr	r3, [r7, #32]
 800e764:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e768:	685b      	ldr	r3, [r3, #4]
 800e76a:	6a3a      	ldr	r2, [r7, #32]
 800e76c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e770:	f023 0301 	bic.w	r3, r3, #1
 800e774:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance , 0U);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	2100      	movs	r1, #0
 800e77c:	4618      	mov	r0, r3
 800e77e:	f003 f901 	bl	8011984 <USB_FlushTxFifo>
      
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e782:	2300      	movs	r3, #0
 800e784:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e786:	e014      	b.n	800e7b2 <HAL_PCD_IRQHandler+0x472>
      {
        USBx_INEP(i)->DIEPINT = 0xFFU;
 800e788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e78a:	015a      	lsls	r2, r3, #5
 800e78c:	6a3b      	ldr	r3, [r7, #32]
 800e78e:	4413      	add	r3, r2
 800e790:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e794:	461a      	mov	r2, r3
 800e796:	23ff      	movs	r3, #255	; 0xff
 800e798:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPINT = 0xFFU;
 800e79a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e79c:	015a      	lsls	r2, r3, #5
 800e79e:	6a3b      	ldr	r3, [r7, #32]
 800e7a0:	4413      	add	r3, r2
 800e7a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e7a6:	461a      	mov	r2, r3
 800e7a8:	23ff      	movs	r3, #255	; 0xff
 800e7aa:	6093      	str	r3, [r2, #8]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800e7ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e7ae:	3301      	adds	r3, #1
 800e7b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	685b      	ldr	r3, [r3, #4]
 800e7b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d3e5      	bcc.n	800e788 <HAL_PCD_IRQHandler+0x448>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFFU;
 800e7bc:	6a3b      	ldr	r3, [r7, #32]
 800e7be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e7c2:	461a      	mov	r2, r3
 800e7c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e7c8:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800e7ca:	6a3b      	ldr	r3, [r7, #32]
 800e7cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e7d0:	69db      	ldr	r3, [r3, #28]
 800e7d2:	6a3a      	ldr	r2, [r7, #32]
 800e7d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e7d8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800e7dc:	61d3      	str	r3, [r2, #28]
      
      if(hpcd->Init.use_dedicated_ep1)
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d016      	beq.n	800e814 <HAL_PCD_IRQHandler+0x4d4>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM); 
 800e7e6:	6a3b      	ldr	r3, [r7, #32]
 800e7e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e7ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e7f0:	6a3a      	ldr	r2, [r7, #32]
 800e7f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e7f6:	f043 030b 	orr.w	r3, r3, #11
 800e7fa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);  
 800e7fe:	6a3b      	ldr	r3, [r7, #32]
 800e800:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e806:	6a3a      	ldr	r2, [r7, #32]
 800e808:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e80c:	f043 030b 	orr.w	r3, r3, #11
 800e810:	6453      	str	r3, [r2, #68]	; 0x44
 800e812:	e013      	b.n	800e83c <HAL_PCD_IRQHandler+0x4fc>
      else
      {
#ifdef USB_OTG_DOEPINT_OTEPSPR
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
#else
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 800e814:	6a3b      	ldr	r3, [r7, #32]
 800e816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e81a:	695b      	ldr	r3, [r3, #20]
 800e81c:	6a3a      	ldr	r2, [r7, #32]
 800e81e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e822:	f043 030b 	orr.w	r3, r3, #11
 800e826:	6153      	str	r3, [r2, #20]
#endif /* USB_OTG_DOEPINT_OTEPSPR */
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 800e828:	6a3b      	ldr	r3, [r7, #32]
 800e82a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e82e:	691b      	ldr	r3, [r3, #16]
 800e830:	6a3a      	ldr	r2, [r7, #32]
 800e832:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e836:	f043 030b 	orr.w	r3, r3, #11
 800e83a:	6113      	str	r3, [r2, #16]
      }
      
      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800e83c:	6a3b      	ldr	r3, [r7, #32]
 800e83e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	6a3a      	ldr	r2, [r7, #32]
 800e846:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e84a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e84e:	6013      	str	r3, [r2, #0]
      
      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	6818      	ldr	r0, [r3, #0]
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	691b      	ldr	r3, [r3, #16]
 800e858:	b2d9      	uxtb	r1, r3
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800e860:	461a      	mov	r2, r3
 800e862:	f003 ff0f 	bl	8012684 <USB_EP0_OutStart>
        
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	695a      	ldr	r2, [r3, #20]
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800e874:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	4618      	mov	r0, r3
 800e87c:	f003 fe36 	bl	80124ec <USB_ReadInterrupts>
 800e880:	4603      	mov	r3, r0
 800e882:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800e886:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e88a:	f040 80d7 	bne.w	800ea3c <HAL_PCD_IRQHandler+0x6fc>
    {
      USB_ActivateSetup(hpcd->Instance);
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	681b      	ldr	r3, [r3, #0]
 800e892:	4618      	mov	r0, r3
 800e894:	f003 fec3 	bl	801261e <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	681b      	ldr	r3, [r3, #0]
 800e89c:	68da      	ldr	r2, [r3, #12]
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800e8a6:	60da      	str	r2, [r3, #12]
      
      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	f003 f88f 	bl	80119d0 <USB_GetDevSpeed>
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	d10f      	bne.n	800e8d8 <HAL_PCD_IRQHandler+0x598>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e8c4:	615a      	str	r2, [r3, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10U) & USB_OTG_GUSBCFG_TRDT);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	68da      	ldr	r2, [r3, #12]
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800e8d4:	60da      	str	r2, [r3, #12]
 800e8d6:	e0a6      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	2203      	movs	r2, #3
 800e8dc:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	2240      	movs	r2, #64	; 0x40
 800e8e2:	615a      	str	r2, [r3, #20]
        /* The USBTRD is configured according to the tables below, depending on AHB frequency 
        used by application. In the low AHB frequency range it is used to stretch enough the USB response 
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access 
        latency to the Data FIFO */
        
        if((hclk >= 14200000)&&(hclk < 15000000))
 800e8e4:	693b      	ldr	r3, [r7, #16]
 800e8e6:	4a7b      	ldr	r2, [pc, #492]	; (800ead4 <HAL_PCD_IRQHandler+0x794>)
 800e8e8:	4293      	cmp	r3, r2
 800e8ea:	d90c      	bls.n	800e906 <HAL_PCD_IRQHandler+0x5c6>
 800e8ec:	693b      	ldr	r3, [r7, #16]
 800e8ee:	4a7a      	ldr	r2, [pc, #488]	; (800ead8 <HAL_PCD_IRQHandler+0x798>)
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d208      	bcs.n	800e906 <HAL_PCD_IRQHandler+0x5c6>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	68da      	ldr	r2, [r3, #12]
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681b      	ldr	r3, [r3, #0]
 800e8fe:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 800e902:	60da      	str	r2, [r3, #12]
 800e904:	e08f      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 15000000)&&(hclk < 16000000))
 800e906:	693b      	ldr	r3, [r7, #16]
 800e908:	4a73      	ldr	r2, [pc, #460]	; (800ead8 <HAL_PCD_IRQHandler+0x798>)
 800e90a:	4293      	cmp	r3, r2
 800e90c:	d30c      	bcc.n	800e928 <HAL_PCD_IRQHandler+0x5e8>
 800e90e:	693b      	ldr	r3, [r7, #16]
 800e910:	4a72      	ldr	r2, [pc, #456]	; (800eadc <HAL_PCD_IRQHandler+0x79c>)
 800e912:	4293      	cmp	r3, r2
 800e914:	d208      	bcs.n	800e928 <HAL_PCD_IRQHandler+0x5e8>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	68da      	ldr	r2, [r3, #12]
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 800e924:	60da      	str	r2, [r3, #12]
 800e926:	e07e      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 16000000)&&(hclk < 17200000))
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	4a6c      	ldr	r2, [pc, #432]	; (800eadc <HAL_PCD_IRQHandler+0x79c>)
 800e92c:	4293      	cmp	r3, r2
 800e92e:	d30c      	bcc.n	800e94a <HAL_PCD_IRQHandler+0x60a>
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	4a6b      	ldr	r2, [pc, #428]	; (800eae0 <HAL_PCD_IRQHandler+0x7a0>)
 800e934:	4293      	cmp	r3, r2
 800e936:	d208      	bcs.n	800e94a <HAL_PCD_IRQHandler+0x60a>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	681b      	ldr	r3, [r3, #0]
 800e93c:	68da      	ldr	r2, [r3, #12]
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 800e946:	60da      	str	r2, [r3, #12]
 800e948:	e06d      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 17200000)&&(hclk < 18500000))
 800e94a:	693b      	ldr	r3, [r7, #16]
 800e94c:	4a64      	ldr	r2, [pc, #400]	; (800eae0 <HAL_PCD_IRQHandler+0x7a0>)
 800e94e:	4293      	cmp	r3, r2
 800e950:	d30c      	bcc.n	800e96c <HAL_PCD_IRQHandler+0x62c>
 800e952:	693b      	ldr	r3, [r7, #16]
 800e954:	4a63      	ldr	r2, [pc, #396]	; (800eae4 <HAL_PCD_IRQHandler+0x7a4>)
 800e956:	4293      	cmp	r3, r2
 800e958:	d808      	bhi.n	800e96c <HAL_PCD_IRQHandler+0x62c>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	68da      	ldr	r2, [r3, #12]
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 800e968:	60da      	str	r2, [r3, #12]
 800e96a:	e05c      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 18500000)&&(hclk < 20000000))
 800e96c:	693b      	ldr	r3, [r7, #16]
 800e96e:	4a5d      	ldr	r2, [pc, #372]	; (800eae4 <HAL_PCD_IRQHandler+0x7a4>)
 800e970:	4293      	cmp	r3, r2
 800e972:	d90c      	bls.n	800e98e <HAL_PCD_IRQHandler+0x64e>
 800e974:	693b      	ldr	r3, [r7, #16]
 800e976:	4a5c      	ldr	r2, [pc, #368]	; (800eae8 <HAL_PCD_IRQHandler+0x7a8>)
 800e978:	4293      	cmp	r3, r2
 800e97a:	d808      	bhi.n	800e98e <HAL_PCD_IRQHandler+0x64e>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	68da      	ldr	r2, [r3, #12]
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 800e98a:	60da      	str	r2, [r3, #12]
 800e98c:	e04b      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 20000000)&&(hclk < 21800000))
 800e98e:	693b      	ldr	r3, [r7, #16]
 800e990:	4a55      	ldr	r2, [pc, #340]	; (800eae8 <HAL_PCD_IRQHandler+0x7a8>)
 800e992:	4293      	cmp	r3, r2
 800e994:	d90c      	bls.n	800e9b0 <HAL_PCD_IRQHandler+0x670>
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	4a54      	ldr	r2, [pc, #336]	; (800eaec <HAL_PCD_IRQHandler+0x7ac>)
 800e99a:	4293      	cmp	r3, r2
 800e99c:	d808      	bhi.n	800e9b0 <HAL_PCD_IRQHandler+0x670>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	68da      	ldr	r2, [r3, #12]
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 800e9ac:	60da      	str	r2, [r3, #12]
 800e9ae:	e03a      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 21800000)&&(hclk < 24000000))
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	4a4e      	ldr	r2, [pc, #312]	; (800eaec <HAL_PCD_IRQHandler+0x7ac>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d90c      	bls.n	800e9d2 <HAL_PCD_IRQHandler+0x692>
 800e9b8:	693b      	ldr	r3, [r7, #16]
 800e9ba:	4a4d      	ldr	r2, [pc, #308]	; (800eaf0 <HAL_PCD_IRQHandler+0x7b0>)
 800e9bc:	4293      	cmp	r3, r2
 800e9be:	d208      	bcs.n	800e9d2 <HAL_PCD_IRQHandler+0x692>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	68da      	ldr	r2, [r3, #12]
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 800e9ce:	60da      	str	r2, [r3, #12]
 800e9d0:	e029      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 24000000)&&(hclk < 27700000))
 800e9d2:	693b      	ldr	r3, [r7, #16]
 800e9d4:	4a46      	ldr	r2, [pc, #280]	; (800eaf0 <HAL_PCD_IRQHandler+0x7b0>)
 800e9d6:	4293      	cmp	r3, r2
 800e9d8:	d30c      	bcc.n	800e9f4 <HAL_PCD_IRQHandler+0x6b4>
 800e9da:	693b      	ldr	r3, [r7, #16]
 800e9dc:	4a45      	ldr	r2, [pc, #276]	; (800eaf4 <HAL_PCD_IRQHandler+0x7b4>)
 800e9de:	4293      	cmp	r3, r2
 800e9e0:	d808      	bhi.n	800e9f4 <HAL_PCD_IRQHandler+0x6b4>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 800e9e2:	687b      	ldr	r3, [r7, #4]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	68da      	ldr	r2, [r3, #12]
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	681b      	ldr	r3, [r3, #0]
 800e9ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e9f0:	60da      	str	r2, [r3, #12]
 800e9f2:	e018      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else if((hclk >= 27700000)&&(hclk < 32000000))
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	4a3f      	ldr	r2, [pc, #252]	; (800eaf4 <HAL_PCD_IRQHandler+0x7b4>)
 800e9f8:	4293      	cmp	r3, r2
 800e9fa:	d90c      	bls.n	800ea16 <HAL_PCD_IRQHandler+0x6d6>
 800e9fc:	693b      	ldr	r3, [r7, #16]
 800e9fe:	4a3e      	ldr	r2, [pc, #248]	; (800eaf8 <HAL_PCD_IRQHandler+0x7b8>)
 800ea00:	4293      	cmp	r3, r2
 800ea02:	d208      	bcs.n	800ea16 <HAL_PCD_IRQHandler+0x6d6>
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	68da      	ldr	r2, [r3, #12]
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 800ea12:	60da      	str	r2, [r3, #12]
 800ea14:	e007      	b.n	800ea26 <HAL_PCD_IRQHandler+0x6e6>
        }
        
        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-180 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	68da      	ldr	r2, [r3, #12]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	681b      	ldr	r3, [r3, #0]
 800ea20:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 800ea24:	60da      	str	r2, [r3, #12]
        }  
      }
      
      HAL_PCD_ResetCallback(hpcd);
 800ea26:	6878      	ldr	r0, [r7, #4]
 800ea28:	f7f5 fe2b 	bl	8004682 <HAL_PCD_ResetCallback>
      
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	695a      	ldr	r2, [r3, #20]
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800ea3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	4618      	mov	r0, r3
 800ea42:	f003 fd53 	bl	80124ec <USB_ReadInterrupts>
 800ea46:	4603      	mov	r3, r0
 800ea48:	f003 0310 	and.w	r3, r3, #16
 800ea4c:	2b10      	cmp	r3, #16
 800ea4e:	d174      	bne.n	800eb3a <HAL_PCD_IRQHandler+0x7fa>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	699a      	ldr	r2, [r3, #24]
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	f022 0210 	bic.w	r2, r2, #16
 800ea5e:	619a      	str	r2, [r3, #24]
      
      temp = USBx->GRXSTSP;
 800ea60:	6a3b      	ldr	r3, [r7, #32]
 800ea62:	6a1b      	ldr	r3, [r3, #32]
 800ea64:	617b      	str	r3, [r7, #20]
      
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	f003 020f 	and.w	r2, r3, #15
 800ea6c:	4613      	mov	r3, r2
 800ea6e:	00db      	lsls	r3, r3, #3
 800ea70:	1a9b      	subs	r3, r3, r2
 800ea72:	009b      	lsls	r3, r3, #2
 800ea74:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ea78:	687a      	ldr	r2, [r7, #4]
 800ea7a:	4413      	add	r3, r2
 800ea7c:	60fb      	str	r3, [r7, #12]
      
      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_DATA_UPDT)
 800ea7e:	697b      	ldr	r3, [r7, #20]
 800ea80:	0c5b      	lsrs	r3, r3, #17
 800ea82:	f003 030f 	and.w	r3, r3, #15
 800ea86:	2b02      	cmp	r3, #2
 800ea88:	d138      	bne.n	800eafc <HAL_PCD_IRQHandler+0x7bc>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800ea8a:	697a      	ldr	r2, [r7, #20]
 800ea8c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800ea90:	4013      	ands	r3, r2
 800ea92:	2b00      	cmp	r3, #0
 800ea94:	d049      	beq.n	800eb2a <HAL_PCD_IRQHandler+0x7ea>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4U);
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	68d9      	ldr	r1, [r3, #12]
 800ea9a:	697b      	ldr	r3, [r7, #20]
 800ea9c:	091b      	lsrs	r3, r3, #4
 800ea9e:	b29b      	uxth	r3, r3
 800eaa0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800eaa4:	b29b      	uxth	r3, r3
 800eaa6:	461a      	mov	r2, r3
 800eaa8:	6a38      	ldr	r0, [r7, #32]
 800eaaa:	f003 fbfe 	bl	80122aa <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	68da      	ldr	r2, [r3, #12]
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	091b      	lsrs	r3, r3, #4
 800eab6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800eaba:	441a      	add	r2, r3
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	699a      	ldr	r2, [r3, #24]
 800eac4:	697b      	ldr	r3, [r7, #20]
 800eac6:	091b      	lsrs	r3, r3, #4
 800eac8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800eacc:	441a      	add	r2, r3
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	619a      	str	r2, [r3, #24]
 800ead2:	e02a      	b.n	800eb2a <HAL_PCD_IRQHandler+0x7ea>
 800ead4:	00d8acbf 	.word	0x00d8acbf
 800ead8:	00e4e1c0 	.word	0x00e4e1c0
 800eadc:	00f42400 	.word	0x00f42400
 800eae0:	01067380 	.word	0x01067380
 800eae4:	011a499f 	.word	0x011a499f
 800eae8:	01312cff 	.word	0x01312cff
 800eaec:	014ca43f 	.word	0x014ca43f
 800eaf0:	016e3600 	.word	0x016e3600
 800eaf4:	01a6ab1f 	.word	0x01a6ab1f
 800eaf8:	01e84800 	.word	0x01e84800
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17U) ==  STS_SETUP_UPDT)
 800eafc:	697b      	ldr	r3, [r7, #20]
 800eafe:	0c5b      	lsrs	r3, r3, #17
 800eb00:	f003 030f 	and.w	r3, r3, #15
 800eb04:	2b06      	cmp	r3, #6
 800eb06:	d110      	bne.n	800eb2a <HAL_PCD_IRQHandler+0x7ea>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800eb0e:	2208      	movs	r2, #8
 800eb10:	4619      	mov	r1, r3
 800eb12:	6a38      	ldr	r0, [r7, #32]
 800eb14:	f003 fbc9 	bl	80122aa <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4U;
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	699a      	ldr	r2, [r3, #24]
 800eb1c:	697b      	ldr	r3, [r7, #20]
 800eb1e:	091b      	lsrs	r3, r3, #4
 800eb20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800eb24:	441a      	add	r2, r3
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	699a      	ldr	r2, [r3, #24]
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	f042 0210 	orr.w	r2, r2, #16
 800eb38:	619a      	str	r2, [r3, #24]
    }
    
    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	4618      	mov	r0, r3
 800eb40:	f003 fcd4 	bl	80124ec <USB_ReadInterrupts>
 800eb44:	4603      	mov	r3, r0
 800eb46:	f003 0308 	and.w	r3, r3, #8
 800eb4a:	2b08      	cmp	r3, #8
 800eb4c:	d10a      	bne.n	800eb64 <HAL_PCD_IRQHandler+0x824>
    {
      HAL_PCD_SOFCallback(hpcd);
 800eb4e:	6878      	ldr	r0, [r7, #4]
 800eb50:	f7f5 fd89 	bl	8004666 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	695a      	ldr	r2, [r3, #20]
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	f002 0208 	and.w	r2, r2, #8
 800eb62:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	4618      	mov	r0, r3
 800eb6a:	f003 fcbf 	bl	80124ec <USB_ReadInterrupts>
 800eb6e:	4603      	mov	r3, r0
 800eb70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800eb74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800eb78:	d10d      	bne.n	800eb96 <HAL_PCD_IRQHandler+0x856>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 800eb7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb7c:	b2db      	uxtb	r3, r3
 800eb7e:	4619      	mov	r1, r3
 800eb80:	6878      	ldr	r0, [r7, #4]
 800eb82:	f7f5 fded 	bl	8004760 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	681b      	ldr	r3, [r3, #0]
 800eb8a:	695a      	ldr	r2, [r3, #20]
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800eb94:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800eb96:	687b      	ldr	r3, [r7, #4]
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	f003 fca6 	bl	80124ec <USB_ReadInterrupts>
 800eba0:	4603      	mov	r3, r0
 800eba2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800eba6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ebaa:	d10d      	bne.n	800ebc8 <HAL_PCD_IRQHandler+0x888>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 800ebac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ebae:	b2db      	uxtb	r3, r3
 800ebb0:	4619      	mov	r1, r3
 800ebb2:	6878      	ldr	r0, [r7, #4]
 800ebb4:	f7f5 fdc2 	bl	800473c <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	695a      	ldr	r2, [r3, #20]
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	681b      	ldr	r3, [r3, #0]
 800ebc2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800ebc6:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	4618      	mov	r0, r3
 800ebce:	f003 fc8d 	bl	80124ec <USB_ReadInterrupts>
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ebd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ebdc:	d10a      	bne.n	800ebf4 <HAL_PCD_IRQHandler+0x8b4>
    {
      HAL_PCD_ConnectCallback(hpcd);
 800ebde:	6878      	ldr	r0, [r7, #4]
 800ebe0:	f7f5 fdd0 	bl	8004784 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	695a      	ldr	r2, [r3, #20]
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800ebf2:	615a      	str	r2, [r3, #20]
    } 
    
    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	681b      	ldr	r3, [r3, #0]
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	f003 fc77 	bl	80124ec <USB_ReadInterrupts>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	f003 0304 	and.w	r3, r3, #4
 800ec04:	2b04      	cmp	r3, #4
 800ec06:	d115      	bne.n	800ec34 <HAL_PCD_IRQHandler+0x8f4>
    {
      temp = hpcd->Instance->GOTGINT;
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	685b      	ldr	r3, [r3, #4]
 800ec0e:	617b      	str	r3, [r7, #20]
      
      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	f003 0304 	and.w	r3, r3, #4
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d002      	beq.n	800ec20 <HAL_PCD_IRQHandler+0x8e0>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 800ec1a:	6878      	ldr	r0, [r7, #4]
 800ec1c:	f7f5 fdc0 	bl	80047a0 <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	6859      	ldr	r1, [r3, #4]
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	697a      	ldr	r2, [r7, #20]
 800ec2c:	430a      	orrs	r2, r1
 800ec2e:	605a      	str	r2, [r3, #4]
 800ec30:	e000      	b.n	800ec34 <HAL_PCD_IRQHandler+0x8f4>
      return;
 800ec32:	bf00      	nop
    }
  }
}
 800ec34:	3730      	adds	r7, #48	; 0x30
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bd80      	pop	{r7, pc}
 800ec3a:	bf00      	nop

0800ec3c <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
 800ec44:	460b      	mov	r3, r1
 800ec46:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd); 
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800ec4e:	2b01      	cmp	r3, #1
 800ec50:	d101      	bne.n	800ec56 <HAL_PCD_SetAddress+0x1a>
 800ec52:	2302      	movs	r3, #2
 800ec54:	e00f      	b.n	800ec76 <HAL_PCD_SetAddress+0x3a>
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	2201      	movs	r2, #1
 800ec5a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	78fa      	ldrb	r2, [r7, #3]
 800ec64:	4611      	mov	r1, r2
 800ec66:	4618      	mov	r0, r3
 800ec68:	f003 fc1c 	bl	80124a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);   
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	2200      	movs	r2, #0
 800ec70:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 800ec74:	2300      	movs	r3, #0
}
 800ec76:	4618      	mov	r0, r3
 800ec78:	3708      	adds	r7, #8
 800ec7a:	46bd      	mov	sp, r7
 800ec7c:	bd80      	pop	{r7, pc}

0800ec7e <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800ec7e:	b580      	push	{r7, lr}
 800ec80:	b084      	sub	sp, #16
 800ec82:	af00      	add	r7, sp, #0
 800ec84:	6078      	str	r0, [r7, #4]
 800ec86:	4608      	mov	r0, r1
 800ec88:	4611      	mov	r1, r2
 800ec8a:	461a      	mov	r2, r3
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	70fb      	strb	r3, [r7, #3]
 800ec90:	460b      	mov	r3, r1
 800ec92:	803b      	strh	r3, [r7, #0]
 800ec94:	4613      	mov	r3, r2
 800ec96:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800ec98:	2300      	movs	r3, #0
 800ec9a:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 800ec9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	da0b      	bge.n	800ecbc <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800eca4:	78fb      	ldrb	r3, [r7, #3]
 800eca6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ecaa:	4613      	mov	r3, r2
 800ecac:	00db      	lsls	r3, r3, #3
 800ecae:	1a9b      	subs	r3, r3, r2
 800ecb0:	009b      	lsls	r3, r3, #2
 800ecb2:	3338      	adds	r3, #56	; 0x38
 800ecb4:	687a      	ldr	r2, [r7, #4]
 800ecb6:	4413      	add	r3, r2
 800ecb8:	60fb      	str	r3, [r7, #12]
 800ecba:	e00b      	b.n	800ecd4 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800ecbc:	78fb      	ldrb	r3, [r7, #3]
 800ecbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	00db      	lsls	r3, r3, #3
 800ecc6:	1a9b      	subs	r3, r3, r2
 800ecc8:	009b      	lsls	r3, r3, #2
 800ecca:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ecce:	687a      	ldr	r2, [r7, #4]
 800ecd0:	4413      	add	r3, r2
 800ecd2:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7FU;
 800ecd4:	78fb      	ldrb	r3, [r7, #3]
 800ecd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ecda:	b2da      	uxtb	r2, r3
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 800ece0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ece4:	b2db      	uxtb	r3, r3
 800ece6:	09db      	lsrs	r3, r3, #7
 800ece8:	b2db      	uxtb	r3, r3
 800ecea:	461a      	mov	r2, r3
 800ecec:	68fb      	ldr	r3, [r7, #12]
 800ecee:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 800ecf0:	883a      	ldrh	r2, [r7, #0]
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	78ba      	ldrb	r2, [r7, #2]
 800ecfa:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	785b      	ldrb	r3, [r3, #1]
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d004      	beq.n	800ed0e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	781b      	ldrb	r3, [r3, #0]
 800ed08:	b29a      	uxth	r2, r3
 800ed0a:	68fb      	ldr	r3, [r7, #12]
 800ed0c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 800ed0e:	78bb      	ldrb	r3, [r7, #2]
 800ed10:	2b02      	cmp	r3, #2
 800ed12:	d102      	bne.n	800ed1a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	2200      	movs	r2, #0
 800ed18:	711a      	strb	r2, [r3, #4]
  }
  
  __HAL_LOCK(hpcd); 
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800ed20:	2b01      	cmp	r3, #1
 800ed22:	d101      	bne.n	800ed28 <HAL_PCD_EP_Open+0xaa>
 800ed24:	2302      	movs	r3, #2
 800ed26:	e00e      	b.n	800ed46 <HAL_PCD_EP_Open+0xc8>
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	68f9      	ldr	r1, [r7, #12]
 800ed36:	4618      	mov	r0, r3
 800ed38:	f002 fe7f 	bl	8011a3a <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);   
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	2200      	movs	r2, #0
 800ed40:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return ret;
 800ed44:	7afb      	ldrb	r3, [r7, #11]
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3710      	adds	r7, #16
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}

0800ed4e <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ed4e:	b580      	push	{r7, lr}
 800ed50:	b086      	sub	sp, #24
 800ed52:	af00      	add	r7, sp, #0
 800ed54:	60f8      	str	r0, [r7, #12]
 800ed56:	607a      	str	r2, [r7, #4]
 800ed58:	603b      	str	r3, [r7, #0]
 800ed5a:	460b      	mov	r3, r1
 800ed5c:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800ed5e:	7afb      	ldrb	r3, [r7, #11]
 800ed60:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ed64:	4613      	mov	r3, r2
 800ed66:	00db      	lsls	r3, r3, #3
 800ed68:	1a9b      	subs	r3, r3, r2
 800ed6a:	009b      	lsls	r3, r3, #2
 800ed6c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ed70:	68fa      	ldr	r2, [r7, #12]
 800ed72:	4413      	add	r3, r2
 800ed74:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800ed76:	697b      	ldr	r3, [r7, #20]
 800ed78:	687a      	ldr	r2, [r7, #4]
 800ed7a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	683a      	ldr	r2, [r7, #0]
 800ed80:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ed82:	697b      	ldr	r3, [r7, #20]
 800ed84:	2200      	movs	r2, #0
 800ed86:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	2200      	movs	r2, #0
 800ed8c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800ed8e:	7afb      	ldrb	r3, [r7, #11]
 800ed90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed94:	b2da      	uxtb	r2, r3
 800ed96:	697b      	ldr	r3, [r7, #20]
 800ed98:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	691b      	ldr	r3, [r3, #16]
 800ed9e:	2b01      	cmp	r3, #1
 800eda0:	d102      	bne.n	800eda8 <HAL_PCD_EP_Receive+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800eda2:	687a      	ldr	r2, [r7, #4]
 800eda4:	697b      	ldr	r3, [r7, #20]
 800eda6:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800edae:	2b01      	cmp	r3, #1
 800edb0:	d101      	bne.n	800edb6 <HAL_PCD_EP_Receive+0x68>
 800edb2:	2302      	movs	r3, #2
 800edb4:	e020      	b.n	800edf8 <HAL_PCD_EP_Receive+0xaa>
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2201      	movs	r2, #1
 800edba:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800edbe:	7afb      	ldrb	r3, [r7, #11]
 800edc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d109      	bne.n	800eddc <HAL_PCD_EP_Receive+0x8e>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800edc8:	68fb      	ldr	r3, [r7, #12]
 800edca:	6818      	ldr	r0, [r3, #0]
 800edcc:	68fb      	ldr	r3, [r7, #12]
 800edce:	691b      	ldr	r3, [r3, #16]
 800edd0:	b2db      	uxtb	r3, r3
 800edd2:	461a      	mov	r2, r3
 800edd4:	6979      	ldr	r1, [r7, #20]
 800edd6:	f003 f8e3 	bl	8011fa0 <USB_EP0StartXfer>
 800edda:	e008      	b.n	800edee <HAL_PCD_EP_Receive+0xa0>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	6818      	ldr	r0, [r3, #0]
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	691b      	ldr	r3, [r3, #16]
 800ede4:	b2db      	uxtb	r3, r3
 800ede6:	461a      	mov	r2, r3
 800ede8:	6979      	ldr	r1, [r7, #20]
 800edea:	f002 feab 	bl	8011b44 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd); 
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	2200      	movs	r2, #0
 800edf2:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800edf6:	2300      	movs	r3, #0
}
 800edf8:	4618      	mov	r0, r3
 800edfa:	3718      	adds	r7, #24
 800edfc:	46bd      	mov	sp, r7
 800edfe:	bd80      	pop	{r7, pc}

0800ee00 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ee00:	b580      	push	{r7, lr}
 800ee02:	b086      	sub	sp, #24
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	60f8      	str	r0, [r7, #12]
 800ee08:	607a      	str	r2, [r7, #4]
 800ee0a:	603b      	str	r3, [r7, #0]
 800ee0c:	460b      	mov	r3, r1
 800ee0e:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800ee10:	7afb      	ldrb	r3, [r7, #11]
 800ee12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ee16:	4613      	mov	r3, r2
 800ee18:	00db      	lsls	r3, r3, #3
 800ee1a:	1a9b      	subs	r3, r3, r2
 800ee1c:	009b      	lsls	r3, r3, #2
 800ee1e:	3338      	adds	r3, #56	; 0x38
 800ee20:	68fa      	ldr	r2, [r7, #12]
 800ee22:	4413      	add	r3, r2
 800ee24:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800ee26:	697b      	ldr	r3, [r7, #20]
 800ee28:	687a      	ldr	r2, [r7, #4]
 800ee2a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ee2c:	697b      	ldr	r3, [r7, #20]
 800ee2e:	683a      	ldr	r2, [r7, #0]
 800ee30:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800ee32:	697b      	ldr	r3, [r7, #20]
 800ee34:	2200      	movs	r2, #0
 800ee36:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800ee38:	697b      	ldr	r3, [r7, #20]
 800ee3a:	2201      	movs	r2, #1
 800ee3c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7FU;
 800ee3e:	7afb      	ldrb	r3, [r7, #11]
 800ee40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee44:	b2da      	uxtb	r2, r3
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	701a      	strb	r2, [r3, #0]
  
  if (hpcd->Init.dma_enable == 1U)
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	691b      	ldr	r3, [r3, #16]
 800ee4e:	2b01      	cmp	r3, #1
 800ee50:	d102      	bne.n	800ee58 <HAL_PCD_EP_Transmit+0x58>
  {
    ep->dma_addr = (uint32_t)pBuf;  
 800ee52:	687a      	ldr	r2, [r7, #4]
 800ee54:	697b      	ldr	r3, [r7, #20]
 800ee56:	611a      	str	r2, [r3, #16]
  }
  
  __HAL_LOCK(hpcd); 
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800ee5e:	2b01      	cmp	r3, #1
 800ee60:	d101      	bne.n	800ee66 <HAL_PCD_EP_Transmit+0x66>
 800ee62:	2302      	movs	r3, #2
 800ee64:	e020      	b.n	800eea8 <HAL_PCD_EP_Transmit+0xa8>
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	2201      	movs	r2, #1
 800ee6a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  if ((ep_addr & 0x7FU) == 0U)
 800ee6e:	7afb      	ldrb	r3, [r7, #11]
 800ee70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d109      	bne.n	800ee8c <HAL_PCD_EP_Transmit+0x8c>
  {
    USB_EP0StartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800ee78:	68fb      	ldr	r3, [r7, #12]
 800ee7a:	6818      	ldr	r0, [r3, #0]
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	691b      	ldr	r3, [r3, #16]
 800ee80:	b2db      	uxtb	r3, r3
 800ee82:	461a      	mov	r2, r3
 800ee84:	6979      	ldr	r1, [r7, #20]
 800ee86:	f003 f88b 	bl	8011fa0 <USB_EP0StartXfer>
 800ee8a:	e008      	b.n	800ee9e <HAL_PCD_EP_Transmit+0x9e>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep, hpcd->Init.dma_enable);
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	6818      	ldr	r0, [r3, #0]
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	691b      	ldr	r3, [r3, #16]
 800ee94:	b2db      	uxtb	r3, r3
 800ee96:	461a      	mov	r2, r3
 800ee98:	6979      	ldr	r1, [r7, #20]
 800ee9a:	f002 fe53 	bl	8011b44 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 800ee9e:	68fb      	ldr	r3, [r7, #12]
 800eea0:	2200      	movs	r2, #0
 800eea2:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
     
  return HAL_OK;
 800eea6:	2300      	movs	r3, #0
}
 800eea8:	4618      	mov	r0, r3
 800eeaa:	3718      	adds	r7, #24
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bd80      	pop	{r7, pc}

0800eeb0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b084      	sub	sp, #16
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
 800eeb8:	460b      	mov	r3, r1
 800eeba:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800eebc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	da0b      	bge.n	800eedc <HAL_PCD_EP_SetStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800eec4:	78fb      	ldrb	r3, [r7, #3]
 800eec6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eeca:	4613      	mov	r3, r2
 800eecc:	00db      	lsls	r3, r3, #3
 800eece:	1a9b      	subs	r3, r3, r2
 800eed0:	009b      	lsls	r3, r3, #2
 800eed2:	3338      	adds	r3, #56	; 0x38
 800eed4:	687a      	ldr	r2, [r7, #4]
 800eed6:	4413      	add	r3, r2
 800eed8:	60fb      	str	r3, [r7, #12]
 800eeda:	e009      	b.n	800eef0 <HAL_PCD_EP_SetStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800eedc:	78fa      	ldrb	r2, [r7, #3]
 800eede:	4613      	mov	r3, r2
 800eee0:	00db      	lsls	r3, r3, #3
 800eee2:	1a9b      	subs	r3, r3, r2
 800eee4:	009b      	lsls	r3, r3, #2
 800eee6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800eeea:	687a      	ldr	r2, [r7, #4]
 800eeec:	4413      	add	r3, r2
 800eeee:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1U;
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	2201      	movs	r2, #1
 800eef4:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800eef6:	78fb      	ldrb	r3, [r7, #3]
 800eef8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eefc:	b2da      	uxtb	r2, r3
 800eefe:	68fb      	ldr	r3, [r7, #12]
 800ef00:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800ef02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ef06:	b2db      	uxtb	r3, r3
 800ef08:	09db      	lsrs	r3, r3, #7
 800ef0a:	b2db      	uxtb	r3, r3
 800ef0c:	461a      	mov	r2, r3
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	705a      	strb	r2, [r3, #1]
  
  
  __HAL_LOCK(hpcd); 
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800ef18:	2b01      	cmp	r3, #1
 800ef1a:	d101      	bne.n	800ef20 <HAL_PCD_EP_SetStall+0x70>
 800ef1c:	2302      	movs	r3, #2
 800ef1e:	e01e      	b.n	800ef5e <HAL_PCD_EP_SetStall+0xae>
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2201      	movs	r2, #1
 800ef24:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	68f9      	ldr	r1, [r7, #12]
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f003 f9e2 	bl	80122f8 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 800ef34:	78fb      	ldrb	r3, [r7, #3]
 800ef36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d10a      	bne.n	800ef54 <HAL_PCD_EP_SetStall+0xa4>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	6818      	ldr	r0, [r3, #0]
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	691b      	ldr	r3, [r3, #16]
 800ef46:	b2d9      	uxtb	r1, r3
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800ef4e:	461a      	mov	r2, r3
 800ef50:	f003 fb98 	bl	8012684 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2200      	movs	r2, #0
 800ef58:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  
  return HAL_OK;
 800ef5c:	2300      	movs	r3, #0
}
 800ef5e:	4618      	mov	r0, r3
 800ef60:	3710      	adds	r7, #16
 800ef62:	46bd      	mov	sp, r7
 800ef64:	bd80      	pop	{r7, pc}

0800ef66 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ef66:	b580      	push	{r7, lr}
 800ef68:	b084      	sub	sp, #16
 800ef6a:	af00      	add	r7, sp, #0
 800ef6c:	6078      	str	r0, [r7, #4]
 800ef6e:	460b      	mov	r3, r1
 800ef70:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 800ef72:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	da0b      	bge.n	800ef92 <HAL_PCD_EP_ClrStall+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800ef7a:	78fb      	ldrb	r3, [r7, #3]
 800ef7c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ef80:	4613      	mov	r3, r2
 800ef82:	00db      	lsls	r3, r3, #3
 800ef84:	1a9b      	subs	r3, r3, r2
 800ef86:	009b      	lsls	r3, r3, #2
 800ef88:	3338      	adds	r3, #56	; 0x38
 800ef8a:	687a      	ldr	r2, [r7, #4]
 800ef8c:	4413      	add	r3, r2
 800ef8e:	60fb      	str	r3, [r7, #12]
 800ef90:	e009      	b.n	800efa6 <HAL_PCD_EP_ClrStall+0x40>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ef92:	78fa      	ldrb	r2, [r7, #3]
 800ef94:	4613      	mov	r3, r2
 800ef96:	00db      	lsls	r3, r3, #3
 800ef98:	1a9b      	subs	r3, r3, r2
 800ef9a:	009b      	lsls	r3, r3, #2
 800ef9c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800efa0:	687a      	ldr	r2, [r7, #4]
 800efa2:	4413      	add	r3, r2
 800efa4:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0U;
 800efa6:	68fb      	ldr	r3, [r7, #12]
 800efa8:	2200      	movs	r2, #0
 800efaa:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7FU;
 800efac:	78fb      	ldrb	r3, [r7, #3]
 800efae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800efb2:	b2da      	uxtb	r2, r3
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800efb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800efbc:	b2db      	uxtb	r3, r3
 800efbe:	09db      	lsrs	r3, r3, #7
 800efc0:	b2db      	uxtb	r3, r3
 800efc2:	461a      	mov	r2, r3
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 800efce:	2b01      	cmp	r3, #1
 800efd0:	d101      	bne.n	800efd6 <HAL_PCD_EP_ClrStall+0x70>
 800efd2:	2302      	movs	r3, #2
 800efd4:	e00e      	b.n	800eff4 <HAL_PCD_EP_ClrStall+0x8e>
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	2201      	movs	r2, #1
 800efda:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	68f9      	ldr	r1, [r7, #12]
 800efe4:	4618      	mov	r0, r3
 800efe6:	f003 f9f4 	bl	80123d2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	2200      	movs	r2, #0
 800efee:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    
  return HAL_OK;
 800eff2:	2300      	movs	r3, #0
}
 800eff4:	4618      	mov	r0, r3
 800eff6:	3710      	adds	r7, #16
 800eff8:	46bd      	mov	sp, r7
 800effa:	bd80      	pop	{r7, pc}

0800effc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd: PCD handle
  * @param  epnum : endpoint number   
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800effc:	b580      	push	{r7, lr}
 800effe:	b08a      	sub	sp, #40	; 0x28
 800f000:	af02      	add	r7, sp, #8
 800f002:	6078      	str	r0, [r7, #4]
 800f004:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	681b      	ldr	r3, [r3, #0]
 800f00a:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  int32_t len = 0U;
 800f00c:	2300      	movs	r3, #0
 800f00e:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  uint32_t fifoemptymsk = 0U;
 800f010:	2300      	movs	r3, #0
 800f012:	613b      	str	r3, [r7, #16]

  ep = &hpcd->IN_ep[epnum];
 800f014:	683a      	ldr	r2, [r7, #0]
 800f016:	4613      	mov	r3, r2
 800f018:	00db      	lsls	r3, r3, #3
 800f01a:	1a9b      	subs	r3, r3, r2
 800f01c:	009b      	lsls	r3, r3, #2
 800f01e:	3338      	adds	r3, #56	; 0x38
 800f020:	687a      	ldr	r2, [r7, #4]
 800f022:	4413      	add	r3, r2
 800f024:	60fb      	str	r3, [r7, #12]
  len = ep->xfer_len - ep->xfer_count;
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	695a      	ldr	r2, [r3, #20]
 800f02a:	68fb      	ldr	r3, [r7, #12]
 800f02c:	699b      	ldr	r3, [r3, #24]
 800f02e:	1ad3      	subs	r3, r2, r3
 800f030:	61fb      	str	r3, [r7, #28]
  
  if (len > ep->maxpacket)
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	689a      	ldr	r2, [r3, #8]
 800f036:	69fb      	ldr	r3, [r7, #28]
 800f038:	429a      	cmp	r2, r3
 800f03a:	d202      	bcs.n	800f042 <PCD_WriteEmptyTxFifo+0x46>
  {
    len = ep->maxpacket;
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	689b      	ldr	r3, [r3, #8]
 800f040:	61fb      	str	r3, [r7, #28]
  }
  
  
  len32b = (len + 3U) / 4U;
 800f042:	69fb      	ldr	r3, [r7, #28]
 800f044:	3303      	adds	r3, #3
 800f046:	089b      	lsrs	r3, r3, #2
 800f048:	61bb      	str	r3, [r7, #24]
 
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800f04a:	e02b      	b.n	800f0a4 <PCD_WriteEmptyTxFifo+0xa8>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0U)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800f04c:	68fb      	ldr	r3, [r7, #12]
 800f04e:	695a      	ldr	r2, [r3, #20]
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	699b      	ldr	r3, [r3, #24]
 800f054:	1ad3      	subs	r3, r2, r3
 800f056:	61fb      	str	r3, [r7, #28]
    
    if (len > ep->maxpacket)
 800f058:	68fb      	ldr	r3, [r7, #12]
 800f05a:	689a      	ldr	r2, [r3, #8]
 800f05c:	69fb      	ldr	r3, [r7, #28]
 800f05e:	429a      	cmp	r2, r3
 800f060:	d202      	bcs.n	800f068 <PCD_WriteEmptyTxFifo+0x6c>
    {
      len = ep->maxpacket;
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	689b      	ldr	r3, [r3, #8]
 800f066:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800f068:	69fb      	ldr	r3, [r7, #28]
 800f06a:	3303      	adds	r3, #3
 800f06c:	089b      	lsrs	r3, r3, #2
 800f06e:	61bb      	str	r3, [r7, #24]
    
    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable); 
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	68d9      	ldr	r1, [r3, #12]
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	b2da      	uxtb	r2, r3
 800f078:	69fb      	ldr	r3, [r7, #28]
 800f07a:	b298      	uxth	r0, r3
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	691b      	ldr	r3, [r3, #16]
 800f080:	b2db      	uxtb	r3, r3
 800f082:	9300      	str	r3, [sp, #0]
 800f084:	4603      	mov	r3, r0
 800f086:	6978      	ldr	r0, [r7, #20]
 800f088:	f003 f8da 	bl	8012240 <USB_WritePacket>
    
    ep->xfer_buff  += len;
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	68da      	ldr	r2, [r3, #12]
 800f090:	69fb      	ldr	r3, [r7, #28]
 800f092:	441a      	add	r2, r3
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800f098:	68fb      	ldr	r3, [r7, #12]
 800f09a:	699a      	ldr	r2, [r3, #24]
 800f09c:	69fb      	ldr	r3, [r7, #28]
 800f09e:	441a      	add	r2, r3
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800f0a4:	683b      	ldr	r3, [r7, #0]
 800f0a6:	015a      	lsls	r2, r3, #5
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	4413      	add	r3, r2
 800f0ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f0b0:	699b      	ldr	r3, [r3, #24]
 800f0b2:	b29b      	uxth	r3, r3
 800f0b4:	69ba      	ldr	r2, [r7, #24]
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d209      	bcs.n	800f0ce <PCD_WriteEmptyTxFifo+0xd2>
          ep->xfer_count < ep->xfer_len &&
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	699a      	ldr	r2, [r3, #24]
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800f0c2:	429a      	cmp	r2, r3
 800f0c4:	d203      	bcs.n	800f0ce <PCD_WriteEmptyTxFifo+0xd2>
            ep->xfer_len != 0U)
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d1be      	bne.n	800f04c <PCD_WriteEmptyTxFifo+0x50>
  }
  
  if(len <= 0U)
 800f0ce:	69fb      	ldr	r3, [r7, #28]
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d10f      	bne.n	800f0f4 <PCD_WriteEmptyTxFifo+0xf8>
  {
    fifoemptymsk = 0x1U << epnum;
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	683b      	ldr	r3, [r7, #0]
 800f0d8:	fa02 f303 	lsl.w	r3, r2, r3
 800f0dc:	613b      	str	r3, [r7, #16]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800f0de:	697b      	ldr	r3, [r7, #20]
 800f0e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f0e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	43db      	mvns	r3, r3
 800f0ea:	6979      	ldr	r1, [r7, #20]
 800f0ec:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f0f0:	4013      	ands	r3, r2
 800f0f2:	634b      	str	r3, [r1, #52]	; 0x34
    
  }
  
  return HAL_OK;  
 800f0f4:	2300      	movs	r3, #0
}
 800f0f6:	4618      	mov	r0, r3
 800f0f8:	3720      	adds	r7, #32
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	bd80      	pop	{r7, pc}
	...

0800f100 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b08e      	sub	sp, #56	; 0x38
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 800f108:	2300      	movs	r3, #0
 800f10a:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	f003 0301 	and.w	r3, r3, #1
 800f114:	2b00      	cmp	r3, #0
 800f116:	d075      	beq.n	800f204 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800f118:	4b92      	ldr	r3, [pc, #584]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f11a:	689b      	ldr	r3, [r3, #8]
 800f11c:	f003 030c 	and.w	r3, r3, #12
 800f120:	2b04      	cmp	r3, #4
 800f122:	d00c      	beq.n	800f13e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f124:	4b8f      	ldr	r3, [pc, #572]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f126:	689b      	ldr	r3, [r3, #8]
 800f128:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800f12c:	2b08      	cmp	r3, #8
 800f12e:	d112      	bne.n	800f156 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800f130:	4b8c      	ldr	r3, [pc, #560]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f132:	685b      	ldr	r3, [r3, #4]
 800f134:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f138:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f13c:	d10b      	bne.n	800f156 <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f13e:	4b89      	ldr	r3, [pc, #548]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f146:	2b00      	cmp	r3, #0
 800f148:	d05b      	beq.n	800f202 <HAL_RCC_OscConfig+0x102>
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	685b      	ldr	r3, [r3, #4]
 800f14e:	2b00      	cmp	r3, #0
 800f150:	d157      	bne.n	800f202 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800f152:	2301      	movs	r3, #1
 800f154:	e222      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	685b      	ldr	r3, [r3, #4]
 800f15a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f15e:	d106      	bne.n	800f16e <HAL_RCC_OscConfig+0x6e>
 800f160:	4b80      	ldr	r3, [pc, #512]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f162:	681b      	ldr	r3, [r3, #0]
 800f164:	4a7f      	ldr	r2, [pc, #508]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f16a:	6013      	str	r3, [r2, #0]
 800f16c:	e01d      	b.n	800f1aa <HAL_RCC_OscConfig+0xaa>
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	685b      	ldr	r3, [r3, #4]
 800f172:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800f176:	d10c      	bne.n	800f192 <HAL_RCC_OscConfig+0x92>
 800f178:	4b7a      	ldr	r3, [pc, #488]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	4a79      	ldr	r2, [pc, #484]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f17e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800f182:	6013      	str	r3, [r2, #0]
 800f184:	4b77      	ldr	r3, [pc, #476]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	4a76      	ldr	r2, [pc, #472]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f18a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800f18e:	6013      	str	r3, [r2, #0]
 800f190:	e00b      	b.n	800f1aa <HAL_RCC_OscConfig+0xaa>
 800f192:	4b74      	ldr	r3, [pc, #464]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	4a73      	ldr	r2, [pc, #460]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f198:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f19c:	6013      	str	r3, [r2, #0]
 800f19e:	4b71      	ldr	r3, [pc, #452]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	4a70      	ldr	r2, [pc, #448]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f1a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f1a8:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	685b      	ldr	r3, [r3, #4]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d013      	beq.n	800f1da <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f1b2:	f7fe fb21 	bl	800d7f8 <HAL_GetTick>
 800f1b6:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f1b8:	e008      	b.n	800f1cc <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f1ba:	f7fe fb1d 	bl	800d7f8 <HAL_GetTick>
 800f1be:	4602      	mov	r2, r0
 800f1c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1c2:	1ad3      	subs	r3, r2, r3
 800f1c4:	2b64      	cmp	r3, #100	; 0x64
 800f1c6:	d901      	bls.n	800f1cc <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800f1c8:	2303      	movs	r3, #3
 800f1ca:	e1e7      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f1cc:	4b65      	ldr	r3, [pc, #404]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f1ce:	681b      	ldr	r3, [r3, #0]
 800f1d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d0f0      	beq.n	800f1ba <HAL_RCC_OscConfig+0xba>
 800f1d8:	e014      	b.n	800f204 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f1da:	f7fe fb0d 	bl	800d7f8 <HAL_GetTick>
 800f1de:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f1e0:	e008      	b.n	800f1f4 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800f1e2:	f7fe fb09 	bl	800d7f8 <HAL_GetTick>
 800f1e6:	4602      	mov	r2, r0
 800f1e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f1ea:	1ad3      	subs	r3, r2, r3
 800f1ec:	2b64      	cmp	r3, #100	; 0x64
 800f1ee:	d901      	bls.n	800f1f4 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 800f1f0:	2303      	movs	r3, #3
 800f1f2:	e1d3      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800f1f4:	4b5b      	ldr	r3, [pc, #364]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d1f0      	bne.n	800f1e2 <HAL_RCC_OscConfig+0xe2>
 800f200:	e000      	b.n	800f204 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800f202:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	f003 0302 	and.w	r3, r3, #2
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d077      	beq.n	800f300 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f210:	4b54      	ldr	r3, [pc, #336]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f212:	689b      	ldr	r3, [r3, #8]
 800f214:	f003 030c 	and.w	r3, r3, #12
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d00b      	beq.n	800f234 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f21c:	4b51      	ldr	r3, [pc, #324]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f21e:	689b      	ldr	r3, [r3, #8]
 800f220:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800f224:	2b08      	cmp	r3, #8
 800f226:	d126      	bne.n	800f276 <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800f228:	4b4e      	ldr	r3, [pc, #312]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f22a:	685b      	ldr	r3, [r3, #4]
 800f22c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f230:	2b00      	cmp	r3, #0
 800f232:	d120      	bne.n	800f276 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f234:	4b4b      	ldr	r3, [pc, #300]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	f003 0302 	and.w	r3, r3, #2
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d005      	beq.n	800f24c <HAL_RCC_OscConfig+0x14c>
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	68db      	ldr	r3, [r3, #12]
 800f244:	2b01      	cmp	r3, #1
 800f246:	d001      	beq.n	800f24c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800f248:	2301      	movs	r3, #1
 800f24a:	e1a7      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f24c:	4b45      	ldr	r3, [pc, #276]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	6919      	ldr	r1, [r3, #16]
 800f258:	23f8      	movs	r3, #248	; 0xf8
 800f25a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f25e:	fa93 f3a3 	rbit	r3, r3
 800f262:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800f264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f266:	fab3 f383 	clz	r3, r3
 800f26a:	fa01 f303 	lsl.w	r3, r1, r3
 800f26e:	493d      	ldr	r1, [pc, #244]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f270:	4313      	orrs	r3, r2
 800f272:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800f274:	e044      	b.n	800f300 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	68db      	ldr	r3, [r3, #12]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d02a      	beq.n	800f2d4 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800f27e:	4b3a      	ldr	r3, [pc, #232]	; (800f368 <HAL_RCC_OscConfig+0x268>)
 800f280:	2201      	movs	r2, #1
 800f282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f284:	f7fe fab8 	bl	800d7f8 <HAL_GetTick>
 800f288:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f28a:	e008      	b.n	800f29e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f28c:	f7fe fab4 	bl	800d7f8 <HAL_GetTick>
 800f290:	4602      	mov	r2, r0
 800f292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f294:	1ad3      	subs	r3, r2, r3
 800f296:	2b02      	cmp	r3, #2
 800f298:	d901      	bls.n	800f29e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800f29a:	2303      	movs	r3, #3
 800f29c:	e17e      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f29e:	4b31      	ldr	r3, [pc, #196]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	f003 0302 	and.w	r3, r3, #2
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d0f0      	beq.n	800f28c <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800f2aa:	4b2e      	ldr	r3, [pc, #184]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6919      	ldr	r1, [r3, #16]
 800f2b6:	23f8      	movs	r3, #248	; 0xf8
 800f2b8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f2ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f2bc:	fa93 f3a3 	rbit	r3, r3
 800f2c0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800f2c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f2c4:	fab3 f383 	clz	r3, r3
 800f2c8:	fa01 f303 	lsl.w	r3, r1, r3
 800f2cc:	4925      	ldr	r1, [pc, #148]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f2ce:	4313      	orrs	r3, r2
 800f2d0:	600b      	str	r3, [r1, #0]
 800f2d2:	e015      	b.n	800f300 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800f2d4:	4b24      	ldr	r3, [pc, #144]	; (800f368 <HAL_RCC_OscConfig+0x268>)
 800f2d6:	2200      	movs	r2, #0
 800f2d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f2da:	f7fe fa8d 	bl	800d7f8 <HAL_GetTick>
 800f2de:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f2e0:	e008      	b.n	800f2f4 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800f2e2:	f7fe fa89 	bl	800d7f8 <HAL_GetTick>
 800f2e6:	4602      	mov	r2, r0
 800f2e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f2ea:	1ad3      	subs	r3, r2, r3
 800f2ec:	2b02      	cmp	r3, #2
 800f2ee:	d901      	bls.n	800f2f4 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 800f2f0:	2303      	movs	r3, #3
 800f2f2:	e153      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800f2f4:	4b1b      	ldr	r3, [pc, #108]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	f003 0302 	and.w	r3, r3, #2
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d1f0      	bne.n	800f2e2 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	f003 0308 	and.w	r3, r3, #8
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d037      	beq.n	800f37c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	695b      	ldr	r3, [r3, #20]
 800f310:	2b00      	cmp	r3, #0
 800f312:	d016      	beq.n	800f342 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800f314:	4b15      	ldr	r3, [pc, #84]	; (800f36c <HAL_RCC_OscConfig+0x26c>)
 800f316:	2201      	movs	r2, #1
 800f318:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f31a:	f7fe fa6d 	bl	800d7f8 <HAL_GetTick>
 800f31e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f320:	e008      	b.n	800f334 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f322:	f7fe fa69 	bl	800d7f8 <HAL_GetTick>
 800f326:	4602      	mov	r2, r0
 800f328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f32a:	1ad3      	subs	r3, r2, r3
 800f32c:	2b02      	cmp	r3, #2
 800f32e:	d901      	bls.n	800f334 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 800f330:	2303      	movs	r3, #3
 800f332:	e133      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800f334:	4b0b      	ldr	r3, [pc, #44]	; (800f364 <HAL_RCC_OscConfig+0x264>)
 800f336:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f338:	f003 0302 	and.w	r3, r3, #2
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d0f0      	beq.n	800f322 <HAL_RCC_OscConfig+0x222>
 800f340:	e01c      	b.n	800f37c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800f342:	4b0a      	ldr	r3, [pc, #40]	; (800f36c <HAL_RCC_OscConfig+0x26c>)
 800f344:	2200      	movs	r2, #0
 800f346:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f348:	f7fe fa56 	bl	800d7f8 <HAL_GetTick>
 800f34c:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f34e:	e00f      	b.n	800f370 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800f350:	f7fe fa52 	bl	800d7f8 <HAL_GetTick>
 800f354:	4602      	mov	r2, r0
 800f356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f358:	1ad3      	subs	r3, r2, r3
 800f35a:	2b02      	cmp	r3, #2
 800f35c:	d908      	bls.n	800f370 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 800f35e:	2303      	movs	r3, #3
 800f360:	e11c      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
 800f362:	bf00      	nop
 800f364:	40023800 	.word	0x40023800
 800f368:	42470000 	.word	0x42470000
 800f36c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800f370:	4b8c      	ldr	r3, [pc, #560]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f372:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f374:	f003 0302 	and.w	r3, r3, #2
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d1e9      	bne.n	800f350 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	681b      	ldr	r3, [r3, #0]
 800f380:	f003 0304 	and.w	r3, r3, #4
 800f384:	2b00      	cmp	r3, #0
 800f386:	d07d      	beq.n	800f484 <HAL_RCC_OscConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800f388:	2300      	movs	r3, #0
 800f38a:	60bb      	str	r3, [r7, #8]
 800f38c:	4b85      	ldr	r3, [pc, #532]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f38e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f390:	4a84      	ldr	r2, [pc, #528]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f392:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f396:	6413      	str	r3, [r2, #64]	; 0x40
 800f398:	4b82      	ldr	r3, [pc, #520]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f39a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f39c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f3a0:	60bb      	str	r3, [r7, #8]
 800f3a2:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800f3a4:	4b80      	ldr	r3, [pc, #512]	; (800f5a8 <HAL_RCC_OscConfig+0x4a8>)
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	4a7f      	ldr	r2, [pc, #508]	; (800f5a8 <HAL_RCC_OscConfig+0x4a8>)
 800f3aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f3ae:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 800f3b0:	f7fe fa22 	bl	800d7f8 <HAL_GetTick>
 800f3b4:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800f3b6:	e008      	b.n	800f3ca <HAL_RCC_OscConfig+0x2ca>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800f3b8:	f7fe fa1e 	bl	800d7f8 <HAL_GetTick>
 800f3bc:	4602      	mov	r2, r0
 800f3be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f3c0:	1ad3      	subs	r3, r2, r3
 800f3c2:	2b02      	cmp	r3, #2
 800f3c4:	d901      	bls.n	800f3ca <HAL_RCC_OscConfig+0x2ca>
      {
        return HAL_TIMEOUT;
 800f3c6:	2303      	movs	r3, #3
 800f3c8:	e0e8      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800f3ca:	4b77      	ldr	r3, [pc, #476]	; (800f5a8 <HAL_RCC_OscConfig+0x4a8>)
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f3d2:	2b00      	cmp	r3, #0
 800f3d4:	d0f0      	beq.n	800f3b8 <HAL_RCC_OscConfig+0x2b8>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	689b      	ldr	r3, [r3, #8]
 800f3da:	2b01      	cmp	r3, #1
 800f3dc:	d106      	bne.n	800f3ec <HAL_RCC_OscConfig+0x2ec>
 800f3de:	4b71      	ldr	r3, [pc, #452]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f3e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f3e2:	4a70      	ldr	r2, [pc, #448]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f3e4:	f043 0301 	orr.w	r3, r3, #1
 800f3e8:	6713      	str	r3, [r2, #112]	; 0x70
 800f3ea:	e01c      	b.n	800f426 <HAL_RCC_OscConfig+0x326>
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	689b      	ldr	r3, [r3, #8]
 800f3f0:	2b05      	cmp	r3, #5
 800f3f2:	d10c      	bne.n	800f40e <HAL_RCC_OscConfig+0x30e>
 800f3f4:	4b6b      	ldr	r3, [pc, #428]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f3f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f3f8:	4a6a      	ldr	r2, [pc, #424]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f3fa:	f043 0304 	orr.w	r3, r3, #4
 800f3fe:	6713      	str	r3, [r2, #112]	; 0x70
 800f400:	4b68      	ldr	r3, [pc, #416]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f404:	4a67      	ldr	r2, [pc, #412]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f406:	f043 0301 	orr.w	r3, r3, #1
 800f40a:	6713      	str	r3, [r2, #112]	; 0x70
 800f40c:	e00b      	b.n	800f426 <HAL_RCC_OscConfig+0x326>
 800f40e:	4b65      	ldr	r3, [pc, #404]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f412:	4a64      	ldr	r2, [pc, #400]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f414:	f023 0301 	bic.w	r3, r3, #1
 800f418:	6713      	str	r3, [r2, #112]	; 0x70
 800f41a:	4b62      	ldr	r3, [pc, #392]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f41c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f41e:	4a61      	ldr	r2, [pc, #388]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f420:	f023 0304 	bic.w	r3, r3, #4
 800f424:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	689b      	ldr	r3, [r3, #8]
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d015      	beq.n	800f45a <HAL_RCC_OscConfig+0x35a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f42e:	f7fe f9e3 	bl	800d7f8 <HAL_GetTick>
 800f432:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f434:	e00a      	b.n	800f44c <HAL_RCC_OscConfig+0x34c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f436:	f7fe f9df 	bl	800d7f8 <HAL_GetTick>
 800f43a:	4602      	mov	r2, r0
 800f43c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f43e:	1ad3      	subs	r3, r2, r3
 800f440:	f241 3288 	movw	r2, #5000	; 0x1388
 800f444:	4293      	cmp	r3, r2
 800f446:	d901      	bls.n	800f44c <HAL_RCC_OscConfig+0x34c>
        {
          return HAL_TIMEOUT;
 800f448:	2303      	movs	r3, #3
 800f44a:	e0a7      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800f44c:	4b55      	ldr	r3, [pc, #340]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f44e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f450:	f003 0302 	and.w	r3, r3, #2
 800f454:	2b00      	cmp	r3, #0
 800f456:	d0ee      	beq.n	800f436 <HAL_RCC_OscConfig+0x336>
 800f458:	e014      	b.n	800f484 <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800f45a:	f7fe f9cd 	bl	800d7f8 <HAL_GetTick>
 800f45e:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f460:	e00a      	b.n	800f478 <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800f462:	f7fe f9c9 	bl	800d7f8 <HAL_GetTick>
 800f466:	4602      	mov	r2, r0
 800f468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f46a:	1ad3      	subs	r3, r2, r3
 800f46c:	f241 3288 	movw	r2, #5000	; 0x1388
 800f470:	4293      	cmp	r3, r2
 800f472:	d901      	bls.n	800f478 <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 800f474:	2303      	movs	r3, #3
 800f476:	e091      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800f478:	4b4a      	ldr	r3, [pc, #296]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f47a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f47c:	f003 0302 	and.w	r3, r3, #2
 800f480:	2b00      	cmp	r3, #0
 800f482:	d1ee      	bne.n	800f462 <HAL_RCC_OscConfig+0x362>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	699b      	ldr	r3, [r3, #24]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	f000 8086 	beq.w	800f59a <HAL_RCC_OscConfig+0x49a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800f48e:	4b45      	ldr	r3, [pc, #276]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f490:	689b      	ldr	r3, [r3, #8]
 800f492:	f003 030c 	and.w	r3, r3, #12
 800f496:	2b08      	cmp	r3, #8
 800f498:	d07d      	beq.n	800f596 <HAL_RCC_OscConfig+0x496>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	699b      	ldr	r3, [r3, #24]
 800f49e:	2b02      	cmp	r3, #2
 800f4a0:	d162      	bne.n	800f568 <HAL_RCC_OscConfig+0x468>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f4a2:	4b42      	ldr	r3, [pc, #264]	; (800f5ac <HAL_RCC_OscConfig+0x4ac>)
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f4a8:	f7fe f9a6 	bl	800d7f8 <HAL_GetTick>
 800f4ac:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f4ae:	e008      	b.n	800f4c2 <HAL_RCC_OscConfig+0x3c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f4b0:	f7fe f9a2 	bl	800d7f8 <HAL_GetTick>
 800f4b4:	4602      	mov	r2, r0
 800f4b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f4b8:	1ad3      	subs	r3, r2, r3
 800f4ba:	2b02      	cmp	r3, #2
 800f4bc:	d901      	bls.n	800f4c2 <HAL_RCC_OscConfig+0x3c2>
          {
            return HAL_TIMEOUT;
 800f4be:	2303      	movs	r3, #3
 800f4c0:	e06c      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f4c2:	4b38      	ldr	r3, [pc, #224]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f4c4:	681b      	ldr	r3, [r3, #0]
 800f4c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d1f0      	bne.n	800f4b0 <HAL_RCC_OscConfig+0x3b0>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	69da      	ldr	r2, [r3, #28]
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	6a1b      	ldr	r3, [r3, #32]
 800f4d6:	431a      	orrs	r2, r3
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800f4dc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800f4e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f4e2:	693b      	ldr	r3, [r7, #16]
 800f4e4:	fa93 f3a3 	rbit	r3, r3
 800f4e8:	60fb      	str	r3, [r7, #12]
  return(result);
 800f4ea:	68fb      	ldr	r3, [r7, #12]
 800f4ec:	fab3 f383 	clz	r3, r3
 800f4f0:	fa01 f303 	lsl.w	r3, r1, r3
 800f4f4:	431a      	orrs	r2, r3
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4fa:	085b      	lsrs	r3, r3, #1
 800f4fc:	1e59      	subs	r1, r3, #1
 800f4fe:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800f502:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f504:	69bb      	ldr	r3, [r7, #24]
 800f506:	fa93 f3a3 	rbit	r3, r3
 800f50a:	617b      	str	r3, [r7, #20]
  return(result);
 800f50c:	697b      	ldr	r3, [r7, #20]
 800f50e:	fab3 f383 	clz	r3, r3
 800f512:	fa01 f303 	lsl.w	r3, r1, r3
 800f516:	431a      	orrs	r2, r3
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800f51c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 800f520:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f522:	6a3b      	ldr	r3, [r7, #32]
 800f524:	fa93 f3a3 	rbit	r3, r3
 800f528:	61fb      	str	r3, [r7, #28]
  return(result);
 800f52a:	69fb      	ldr	r3, [r7, #28]
 800f52c:	fab3 f383 	clz	r3, r3
 800f530:	fa01 f303 	lsl.w	r3, r1, r3
 800f534:	491b      	ldr	r1, [pc, #108]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f536:	4313      	orrs	r3, r2
 800f538:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800f53a:	4b1c      	ldr	r3, [pc, #112]	; (800f5ac <HAL_RCC_OscConfig+0x4ac>)
 800f53c:	2201      	movs	r2, #1
 800f53e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f540:	f7fe f95a 	bl	800d7f8 <HAL_GetTick>
 800f544:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f546:	e008      	b.n	800f55a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f548:	f7fe f956 	bl	800d7f8 <HAL_GetTick>
 800f54c:	4602      	mov	r2, r0
 800f54e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f550:	1ad3      	subs	r3, r2, r3
 800f552:	2b02      	cmp	r3, #2
 800f554:	d901      	bls.n	800f55a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800f556:	2303      	movs	r3, #3
 800f558:	e020      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f55a:	4b12      	ldr	r3, [pc, #72]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f55c:	681b      	ldr	r3, [r3, #0]
 800f55e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f562:	2b00      	cmp	r3, #0
 800f564:	d0f0      	beq.n	800f548 <HAL_RCC_OscConfig+0x448>
 800f566:	e018      	b.n	800f59a <HAL_RCC_OscConfig+0x49a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800f568:	4b10      	ldr	r3, [pc, #64]	; (800f5ac <HAL_RCC_OscConfig+0x4ac>)
 800f56a:	2200      	movs	r2, #0
 800f56c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800f56e:	f7fe f943 	bl	800d7f8 <HAL_GetTick>
 800f572:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f574:	e008      	b.n	800f588 <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800f576:	f7fe f93f 	bl	800d7f8 <HAL_GetTick>
 800f57a:	4602      	mov	r2, r0
 800f57c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f57e:	1ad3      	subs	r3, r2, r3
 800f580:	2b02      	cmp	r3, #2
 800f582:	d901      	bls.n	800f588 <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 800f584:	2303      	movs	r3, #3
 800f586:	e009      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800f588:	4b06      	ldr	r3, [pc, #24]	; (800f5a4 <HAL_RCC_OscConfig+0x4a4>)
 800f58a:	681b      	ldr	r3, [r3, #0]
 800f58c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f590:	2b00      	cmp	r3, #0
 800f592:	d1f0      	bne.n	800f576 <HAL_RCC_OscConfig+0x476>
 800f594:	e001      	b.n	800f59a <HAL_RCC_OscConfig+0x49a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800f596:	2301      	movs	r3, #1
 800f598:	e000      	b.n	800f59c <HAL_RCC_OscConfig+0x49c>
    }
  }
  return HAL_OK;
 800f59a:	2300      	movs	r3, #0
}
 800f59c:	4618      	mov	r0, r3
 800f59e:	3738      	adds	r7, #56	; 0x38
 800f5a0:	46bd      	mov	sp, r7
 800f5a2:	bd80      	pop	{r7, pc}
 800f5a4:	40023800 	.word	0x40023800
 800f5a8:	40007000 	.word	0x40007000
 800f5ac:	42470060 	.word	0x42470060

0800f5b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	b086      	sub	sp, #24
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	6078      	str	r0, [r7, #4]
 800f5b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 800f5ba:	2300      	movs	r3, #0
 800f5bc:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800f5be:	4b81      	ldr	r3, [pc, #516]	; (800f7c4 <HAL_RCC_ClockConfig+0x214>)
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	f003 030f 	and.w	r3, r3, #15
 800f5c6:	683a      	ldr	r2, [r7, #0]
 800f5c8:	429a      	cmp	r2, r3
 800f5ca:	d90c      	bls.n	800f5e6 <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f5cc:	4b7d      	ldr	r3, [pc, #500]	; (800f7c4 <HAL_RCC_ClockConfig+0x214>)
 800f5ce:	683a      	ldr	r2, [r7, #0]
 800f5d0:	b2d2      	uxtb	r2, r2
 800f5d2:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f5d4:	4b7b      	ldr	r3, [pc, #492]	; (800f7c4 <HAL_RCC_ClockConfig+0x214>)
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	f003 030f 	and.w	r3, r3, #15
 800f5dc:	683a      	ldr	r2, [r7, #0]
 800f5de:	429a      	cmp	r2, r3
 800f5e0:	d001      	beq.n	800f5e6 <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 800f5e2:	2301      	movs	r3, #1
 800f5e4:	e0ea      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	681b      	ldr	r3, [r3, #0]
 800f5ea:	f003 0302 	and.w	r3, r3, #2
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d008      	beq.n	800f604 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800f5f2:	4b75      	ldr	r3, [pc, #468]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f5f4:	689b      	ldr	r3, [r3, #8]
 800f5f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	689b      	ldr	r3, [r3, #8]
 800f5fe:	4972      	ldr	r1, [pc, #456]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f600:	4313      	orrs	r3, r2
 800f602:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800f604:	687b      	ldr	r3, [r7, #4]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	f003 0301 	and.w	r3, r3, #1
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	f000 8086 	beq.w	800f71e <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	685b      	ldr	r3, [r3, #4]
 800f616:	2b01      	cmp	r3, #1
 800f618:	d107      	bne.n	800f62a <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800f61a:	4b6b      	ldr	r3, [pc, #428]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f622:	2b00      	cmp	r3, #0
 800f624:	d119      	bne.n	800f65a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800f626:	2301      	movs	r3, #1
 800f628:	e0c8      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	685b      	ldr	r3, [r3, #4]
 800f62e:	2b02      	cmp	r3, #2
 800f630:	d003      	beq.n	800f63a <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 800f636:	2b03      	cmp	r3, #3
 800f638:	d107      	bne.n	800f64a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800f63a:	4b63      	ldr	r3, [pc, #396]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f63c:	681b      	ldr	r3, [r3, #0]
 800f63e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800f642:	2b00      	cmp	r3, #0
 800f644:	d109      	bne.n	800f65a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800f646:	2301      	movs	r3, #1
 800f648:	e0b8      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800f64a:	4b5f      	ldr	r3, [pc, #380]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	f003 0302 	and.w	r3, r3, #2
 800f652:	2b00      	cmp	r3, #0
 800f654:	d101      	bne.n	800f65a <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 800f656:	2301      	movs	r3, #1
 800f658:	e0b0      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800f65a:	4b5b      	ldr	r3, [pc, #364]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f65c:	689b      	ldr	r3, [r3, #8]
 800f65e:	f023 0203 	bic.w	r2, r3, #3
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	685b      	ldr	r3, [r3, #4]
 800f666:	4958      	ldr	r1, [pc, #352]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f668:	4313      	orrs	r3, r2
 800f66a:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f66c:	f7fe f8c4 	bl	800d7f8 <HAL_GetTick>
 800f670:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	685b      	ldr	r3, [r3, #4]
 800f676:	2b01      	cmp	r3, #1
 800f678:	d112      	bne.n	800f6a0 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800f67a:	e00a      	b.n	800f692 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f67c:	f7fe f8bc 	bl	800d7f8 <HAL_GetTick>
 800f680:	4602      	mov	r2, r0
 800f682:	697b      	ldr	r3, [r7, #20]
 800f684:	1ad3      	subs	r3, r2, r3
 800f686:	f241 3288 	movw	r2, #5000	; 0x1388
 800f68a:	4293      	cmp	r3, r2
 800f68c:	d901      	bls.n	800f692 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 800f68e:	2303      	movs	r3, #3
 800f690:	e094      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800f692:	4b4d      	ldr	r3, [pc, #308]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f694:	689b      	ldr	r3, [r3, #8]
 800f696:	f003 030c 	and.w	r3, r3, #12
 800f69a:	2b04      	cmp	r3, #4
 800f69c:	d1ee      	bne.n	800f67c <HAL_RCC_ClockConfig+0xcc>
 800f69e:	e03e      	b.n	800f71e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	685b      	ldr	r3, [r3, #4]
 800f6a4:	2b02      	cmp	r3, #2
 800f6a6:	d112      	bne.n	800f6ce <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800f6a8:	e00a      	b.n	800f6c0 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f6aa:	f7fe f8a5 	bl	800d7f8 <HAL_GetTick>
 800f6ae:	4602      	mov	r2, r0
 800f6b0:	697b      	ldr	r3, [r7, #20]
 800f6b2:	1ad3      	subs	r3, r2, r3
 800f6b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800f6b8:	4293      	cmp	r3, r2
 800f6ba:	d901      	bls.n	800f6c0 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 800f6bc:	2303      	movs	r3, #3
 800f6be:	e07d      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800f6c0:	4b41      	ldr	r3, [pc, #260]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f6c2:	689b      	ldr	r3, [r3, #8]
 800f6c4:	f003 030c 	and.w	r3, r3, #12
 800f6c8:	2b08      	cmp	r3, #8
 800f6ca:	d1ee      	bne.n	800f6aa <HAL_RCC_ClockConfig+0xfa>
 800f6cc:	e027      	b.n	800f71e <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	685b      	ldr	r3, [r3, #4]
 800f6d2:	2b03      	cmp	r3, #3
 800f6d4:	d11d      	bne.n	800f712 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800f6d6:	e00a      	b.n	800f6ee <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f6d8:	f7fe f88e 	bl	800d7f8 <HAL_GetTick>
 800f6dc:	4602      	mov	r2, r0
 800f6de:	697b      	ldr	r3, [r7, #20]
 800f6e0:	1ad3      	subs	r3, r2, r3
 800f6e2:	f241 3288 	movw	r2, #5000	; 0x1388
 800f6e6:	4293      	cmp	r3, r2
 800f6e8:	d901      	bls.n	800f6ee <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 800f6ea:	2303      	movs	r3, #3
 800f6ec:	e066      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 800f6ee:	4b36      	ldr	r3, [pc, #216]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f6f0:	689b      	ldr	r3, [r3, #8]
 800f6f2:	f003 030c 	and.w	r3, r3, #12
 800f6f6:	2b0c      	cmp	r3, #12
 800f6f8:	d1ee      	bne.n	800f6d8 <HAL_RCC_ClockConfig+0x128>
 800f6fa:	e010      	b.n	800f71e <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800f6fc:	f7fe f87c 	bl	800d7f8 <HAL_GetTick>
 800f700:	4602      	mov	r2, r0
 800f702:	697b      	ldr	r3, [r7, #20]
 800f704:	1ad3      	subs	r3, r2, r3
 800f706:	f241 3288 	movw	r2, #5000	; 0x1388
 800f70a:	4293      	cmp	r3, r2
 800f70c:	d901      	bls.n	800f712 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 800f70e:	2303      	movs	r3, #3
 800f710:	e054      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800f712:	4b2d      	ldr	r3, [pc, #180]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f714:	689b      	ldr	r3, [r3, #8]
 800f716:	f003 030c 	and.w	r3, r3, #12
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d1ee      	bne.n	800f6fc <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800f71e:	4b29      	ldr	r3, [pc, #164]	; (800f7c4 <HAL_RCC_ClockConfig+0x214>)
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	f003 030f 	and.w	r3, r3, #15
 800f726:	683a      	ldr	r2, [r7, #0]
 800f728:	429a      	cmp	r2, r3
 800f72a:	d20c      	bcs.n	800f746 <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800f72c:	4b25      	ldr	r3, [pc, #148]	; (800f7c4 <HAL_RCC_ClockConfig+0x214>)
 800f72e:	683a      	ldr	r2, [r7, #0]
 800f730:	b2d2      	uxtb	r2, r2
 800f732:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800f734:	4b23      	ldr	r3, [pc, #140]	; (800f7c4 <HAL_RCC_ClockConfig+0x214>)
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	f003 030f 	and.w	r3, r3, #15
 800f73c:	683a      	ldr	r2, [r7, #0]
 800f73e:	429a      	cmp	r2, r3
 800f740:	d001      	beq.n	800f746 <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 800f742:	2301      	movs	r3, #1
 800f744:	e03a      	b.n	800f7bc <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	f003 0304 	and.w	r3, r3, #4
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d008      	beq.n	800f764 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800f752:	4b1d      	ldr	r3, [pc, #116]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f754:	689b      	ldr	r3, [r3, #8]
 800f756:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	68db      	ldr	r3, [r3, #12]
 800f75e:	491a      	ldr	r1, [pc, #104]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f760:	4313      	orrs	r3, r2
 800f762:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	f003 0308 	and.w	r3, r3, #8
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d009      	beq.n	800f784 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800f770:	4b15      	ldr	r3, [pc, #84]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f772:	689b      	ldr	r3, [r3, #8]
 800f774:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	691b      	ldr	r3, [r3, #16]
 800f77c:	00db      	lsls	r3, r3, #3
 800f77e:	4912      	ldr	r1, [pc, #72]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f780:	4313      	orrs	r3, r2
 800f782:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800f784:	f000 f826 	bl	800f7d4 <HAL_RCC_GetSysClockFreq>
 800f788:	4601      	mov	r1, r0
 800f78a:	4b0f      	ldr	r3, [pc, #60]	; (800f7c8 <HAL_RCC_ClockConfig+0x218>)
 800f78c:	689b      	ldr	r3, [r3, #8]
 800f78e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800f792:	23f0      	movs	r3, #240	; 0xf0
 800f794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f796:	693b      	ldr	r3, [r7, #16]
 800f798:	fa93 f3a3 	rbit	r3, r3
 800f79c:	60fb      	str	r3, [r7, #12]
  return(result);
 800f79e:	68fb      	ldr	r3, [r7, #12]
 800f7a0:	fab3 f383 	clz	r3, r3
 800f7a4:	fa22 f303 	lsr.w	r3, r2, r3
 800f7a8:	4a08      	ldr	r2, [pc, #32]	; (800f7cc <HAL_RCC_ClockConfig+0x21c>)
 800f7aa:	5cd3      	ldrb	r3, [r2, r3]
 800f7ac:	fa21 f303 	lsr.w	r3, r1, r3
 800f7b0:	4a07      	ldr	r2, [pc, #28]	; (800f7d0 <HAL_RCC_ClockConfig+0x220>)
 800f7b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800f7b4:	200f      	movs	r0, #15
 800f7b6:	f7fd fff5 	bl	800d7a4 <HAL_InitTick>
  
  return HAL_OK;
 800f7ba:	2300      	movs	r3, #0
}
 800f7bc:	4618      	mov	r0, r3
 800f7be:	3718      	adds	r7, #24
 800f7c0:	46bd      	mov	sp, r7
 800f7c2:	bd80      	pop	{r7, pc}
 800f7c4:	40023c00 	.word	0x40023c00
 800f7c8:	40023800 	.word	0x40023800
 800f7cc:	08014a74 	.word	0x08014a74
 800f7d0:	2000004c 	.word	0x2000004c

0800f7d4 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800f7d4:	b480      	push	{r7}
 800f7d6:	b08b      	sub	sp, #44	; 0x2c
 800f7d8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	61fb      	str	r3, [r7, #28]
 800f7de:	2300      	movs	r3, #0
 800f7e0:	627b      	str	r3, [r7, #36]	; 0x24
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 800f7e6:	2300      	movs	r3, #0
 800f7e8:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800f7ea:	4b38      	ldr	r3, [pc, #224]	; (800f8cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800f7ec:	689b      	ldr	r3, [r3, #8]
 800f7ee:	f003 030c 	and.w	r3, r3, #12
 800f7f2:	2b08      	cmp	r3, #8
 800f7f4:	d00c      	beq.n	800f810 <HAL_RCC_GetSysClockFreq+0x3c>
 800f7f6:	2b08      	cmp	r3, #8
 800f7f8:	d85d      	bhi.n	800f8b6 <HAL_RCC_GetSysClockFreq+0xe2>
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d002      	beq.n	800f804 <HAL_RCC_GetSysClockFreq+0x30>
 800f7fe:	2b04      	cmp	r3, #4
 800f800:	d003      	beq.n	800f80a <HAL_RCC_GetSysClockFreq+0x36>
 800f802:	e058      	b.n	800f8b6 <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800f804:	4b32      	ldr	r3, [pc, #200]	; (800f8d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f806:	623b      	str	r3, [r7, #32]
       break;
 800f808:	e058      	b.n	800f8bc <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800f80a:	4b31      	ldr	r3, [pc, #196]	; (800f8d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f80c:	623b      	str	r3, [r7, #32]
      break;
 800f80e:	e055      	b.n	800f8bc <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800f810:	4b2e      	ldr	r3, [pc, #184]	; (800f8cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800f812:	685b      	ldr	r3, [r3, #4]
 800f814:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f818:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800f81a:	4b2c      	ldr	r3, [pc, #176]	; (800f8cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800f81c:	685b      	ldr	r3, [r3, #4]
 800f81e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f822:	2b00      	cmp	r3, #0
 800f824:	d017      	beq.n	800f856 <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800f826:	4a2a      	ldr	r2, [pc, #168]	; (800f8d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f828:	69fb      	ldr	r3, [r7, #28]
 800f82a:	fbb2 f2f3 	udiv	r2, r2, r3
 800f82e:	4b27      	ldr	r3, [pc, #156]	; (800f8cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800f830:	6859      	ldr	r1, [r3, #4]
 800f832:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800f836:	400b      	ands	r3, r1
 800f838:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800f83c:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f83e:	6979      	ldr	r1, [r7, #20]
 800f840:	fa91 f1a1 	rbit	r1, r1
 800f844:	6139      	str	r1, [r7, #16]
  return(result);
 800f846:	6939      	ldr	r1, [r7, #16]
 800f848:	fab1 f181 	clz	r1, r1
 800f84c:	40cb      	lsrs	r3, r1
 800f84e:	fb02 f303 	mul.w	r3, r2, r3
 800f852:	627b      	str	r3, [r7, #36]	; 0x24
 800f854:	e016      	b.n	800f884 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800f856:	4a1e      	ldr	r2, [pc, #120]	; (800f8d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f858:	69fb      	ldr	r3, [r7, #28]
 800f85a:	fbb2 f2f3 	udiv	r2, r2, r3
 800f85e:	4b1b      	ldr	r3, [pc, #108]	; (800f8cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800f860:	6859      	ldr	r1, [r3, #4]
 800f862:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800f866:	400b      	ands	r3, r1
 800f868:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800f86c:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f86e:	68f9      	ldr	r1, [r7, #12]
 800f870:	fa91 f1a1 	rbit	r1, r1
 800f874:	60b9      	str	r1, [r7, #8]
  return(result);
 800f876:	68b9      	ldr	r1, [r7, #8]
 800f878:	fab1 f181 	clz	r1, r1
 800f87c:	40cb      	lsrs	r3, r1
 800f87e:	fb02 f303 	mul.w	r3, r2, r3
 800f882:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 800f884:	4b11      	ldr	r3, [pc, #68]	; (800f8cc <HAL_RCC_GetSysClockFreq+0xf8>)
 800f886:	685b      	ldr	r3, [r3, #4]
 800f888:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800f88c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800f890:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	fa93 f3a3 	rbit	r3, r3
 800f898:	603b      	str	r3, [r7, #0]
  return(result);
 800f89a:	683b      	ldr	r3, [r7, #0]
 800f89c:	fab3 f383 	clz	r3, r3
 800f8a0:	fa22 f303 	lsr.w	r3, r2, r3
 800f8a4:	3301      	adds	r3, #1
 800f8a6:	005b      	lsls	r3, r3, #1
 800f8a8:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 800f8aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f8ac:	69bb      	ldr	r3, [r7, #24]
 800f8ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800f8b2:	623b      	str	r3, [r7, #32]
      break;
 800f8b4:	e002      	b.n	800f8bc <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800f8b6:	4b06      	ldr	r3, [pc, #24]	; (800f8d0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800f8b8:	623b      	str	r3, [r7, #32]
      break;
 800f8ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 800f8bc:	6a3b      	ldr	r3, [r7, #32]
}
 800f8be:	4618      	mov	r0, r3
 800f8c0:	372c      	adds	r7, #44	; 0x2c
 800f8c2:	46bd      	mov	sp, r7
 800f8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c8:	4770      	bx	lr
 800f8ca:	bf00      	nop
 800f8cc:	40023800 	.word	0x40023800
 800f8d0:	00f42400 	.word	0x00f42400

0800f8d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800f8d4:	b480      	push	{r7}
 800f8d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800f8d8:	4b03      	ldr	r3, [pc, #12]	; (800f8e8 <HAL_RCC_GetHCLKFreq+0x14>)
 800f8da:	681b      	ldr	r3, [r3, #0]
}
 800f8dc:	4618      	mov	r0, r3
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e4:	4770      	bx	lr
 800f8e6:	bf00      	nop
 800f8e8:	2000004c 	.word	0x2000004c

0800f8ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 800f8ec:	b580      	push	{r7, lr}
 800f8ee:	b082      	sub	sp, #8
 800f8f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800f8f2:	f7ff ffef 	bl	800f8d4 <HAL_RCC_GetHCLKFreq>
 800f8f6:	4601      	mov	r1, r0
 800f8f8:	4b0b      	ldr	r3, [pc, #44]	; (800f928 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800f8fa:	689b      	ldr	r3, [r3, #8]
 800f8fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800f900:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800f904:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	fa93 f3a3 	rbit	r3, r3
 800f90c:	603b      	str	r3, [r7, #0]
  return(result);
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	fab3 f383 	clz	r3, r3
 800f914:	fa22 f303 	lsr.w	r3, r2, r3
 800f918:	4a04      	ldr	r2, [pc, #16]	; (800f92c <HAL_RCC_GetPCLK1Freq+0x40>)
 800f91a:	5cd3      	ldrb	r3, [r2, r3]
 800f91c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800f920:	4618      	mov	r0, r3
 800f922:	3708      	adds	r7, #8
 800f924:	46bd      	mov	sp, r7
 800f926:	bd80      	pop	{r7, pc}
 800f928:	40023800 	.word	0x40023800
 800f92c:	08014a74 	.word	0x08014a74

0800f930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800f930:	b580      	push	{r7, lr}
 800f932:	b082      	sub	sp, #8
 800f934:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800f936:	f7ff ffcd 	bl	800f8d4 <HAL_RCC_GetHCLKFreq>
 800f93a:	4601      	mov	r1, r0
 800f93c:	4b0b      	ldr	r3, [pc, #44]	; (800f96c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800f93e:	689b      	ldr	r3, [r3, #8]
 800f940:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 800f944:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800f948:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800f94a:	687b      	ldr	r3, [r7, #4]
 800f94c:	fa93 f3a3 	rbit	r3, r3
 800f950:	603b      	str	r3, [r7, #0]
  return(result);
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	fab3 f383 	clz	r3, r3
 800f958:	fa22 f303 	lsr.w	r3, r2, r3
 800f95c:	4a04      	ldr	r2, [pc, #16]	; (800f970 <HAL_RCC_GetPCLK2Freq+0x40>)
 800f95e:	5cd3      	ldrb	r3, [r2, r3]
 800f960:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800f964:	4618      	mov	r0, r3
 800f966:	3708      	adds	r7, #8
 800f968:	46bd      	mov	sp, r7
 800f96a:	bd80      	pop	{r7, pc}
 800f96c:	40023800 	.word	0x40023800
 800f970:	08014a74 	.word	0x08014a74

0800f974 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b082      	sub	sp, #8
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d101      	bne.n	800f986 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800f982:	2301      	movs	r3, #1
 800f984:	e056      	b.n	800fa34 <HAL_SPI_Init+0xc0>
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	2200      	movs	r2, #0
 800f98a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f992:	b2db      	uxtb	r3, r3
 800f994:	2b00      	cmp	r3, #0
 800f996:	d106      	bne.n	800f9a6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	2200      	movs	r2, #0
 800f99c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f7f4 fc77 	bl	8004294 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	2202      	movs	r2, #2
 800f9aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	681b      	ldr	r3, [r3, #0]
 800f9b2:	681a      	ldr	r2, [r3, #0]
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f9bc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	685a      	ldr	r2, [r3, #4]
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	689b      	ldr	r3, [r3, #8]
 800f9c6:	431a      	orrs	r2, r3
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	68db      	ldr	r3, [r3, #12]
 800f9cc:	431a      	orrs	r2, r3
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	691b      	ldr	r3, [r3, #16]
 800f9d2:	431a      	orrs	r2, r3
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	695b      	ldr	r3, [r3, #20]
 800f9d8:	431a      	orrs	r2, r3
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	699b      	ldr	r3, [r3, #24]
 800f9de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f9e2:	431a      	orrs	r2, r3
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	69db      	ldr	r3, [r3, #28]
 800f9e8:	431a      	orrs	r2, r3
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	6a1b      	ldr	r3, [r3, #32]
 800f9ee:	ea42 0103 	orr.w	r1, r2, r3
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	430a      	orrs	r2, r1
 800f9fc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	699b      	ldr	r3, [r3, #24]
 800fa02:	0c1b      	lsrs	r3, r3, #16
 800fa04:	f003 0104 	and.w	r1, r3, #4
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	430a      	orrs	r2, r1
 800fa12:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	69da      	ldr	r2, [r3, #28]
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800fa22:	61da      	str	r2, [r3, #28]
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2200      	movs	r2, #0
 800fa28:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2201      	movs	r2, #1
 800fa2e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800fa32:	2300      	movs	r3, #0
}
 800fa34:	4618      	mov	r0, r3
 800fa36:	3708      	adds	r7, #8
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}

0800fa3c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b088      	sub	sp, #32
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	685b      	ldr	r3, [r3, #4]
 800fa4a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	689b      	ldr	r3, [r3, #8]
 800fa52:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800fa54:	69bb      	ldr	r3, [r7, #24]
 800fa56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d10e      	bne.n	800fa7c <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800fa5e:	69bb      	ldr	r3, [r7, #24]
 800fa60:	f003 0301 	and.w	r3, r3, #1
  if(((itflag & SPI_FLAG_OVR) == RESET) &&
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d009      	beq.n	800fa7c <HAL_SPI_IRQHandler+0x40>
     ((itflag & SPI_FLAG_RXNE) != RESET) && ((itsource & SPI_IT_RXNE) != RESET))
 800fa68:	69fb      	ldr	r3, [r7, #28]
 800fa6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d004      	beq.n	800fa7c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa76:	6878      	ldr	r0, [r7, #4]
 800fa78:	4798      	blx	r3
    return;
 800fa7a:	e0b1      	b.n	800fbe0 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if(((itflag & SPI_FLAG_TXE) != RESET) && ((itsource & SPI_IT_TXE) != RESET))
 800fa7c:	69bb      	ldr	r3, [r7, #24]
 800fa7e:	f003 0302 	and.w	r3, r3, #2
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d009      	beq.n	800fa9a <HAL_SPI_IRQHandler+0x5e>
 800fa86:	69fb      	ldr	r3, [r7, #28]
 800fa88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fa8c:	2b00      	cmp	r3, #0
 800fa8e:	d004      	beq.n	800fa9a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	4798      	blx	r3
    return;
 800fa98:	e0a2      	b.n	800fbe0 <HAL_SPI_IRQHandler+0x1a4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if(((itflag & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE)) != RESET) && ((itsource & SPI_IT_ERR) != RESET))
 800fa9a:	69bb      	ldr	r3, [r7, #24]
 800fa9c:	f403 73b0 	and.w	r3, r3, #352	; 0x160
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	f000 809d 	beq.w	800fbe0 <HAL_SPI_IRQHandler+0x1a4>
 800faa6:	69fb      	ldr	r3, [r7, #28]
 800faa8:	f003 0320 	and.w	r3, r3, #32
 800faac:	2b00      	cmp	r3, #0
 800faae:	f000 8097 	beq.w	800fbe0 <HAL_SPI_IRQHandler+0x1a4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if((itflag & SPI_FLAG_OVR) != RESET)
 800fab2:	69bb      	ldr	r3, [r7, #24]
 800fab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d023      	beq.n	800fb04 <HAL_SPI_IRQHandler+0xc8>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800fac2:	b2db      	uxtb	r3, r3
 800fac4:	2b03      	cmp	r3, #3
 800fac6:	d011      	beq.n	800faec <HAL_SPI_IRQHandler+0xb0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800facc:	f043 0204 	orr.w	r2, r3, #4
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800fad4:	2300      	movs	r3, #0
 800fad6:	617b      	str	r3, [r7, #20]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	68db      	ldr	r3, [r3, #12]
 800fade:	617b      	str	r3, [r7, #20]
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	689b      	ldr	r3, [r3, #8]
 800fae6:	617b      	str	r3, [r7, #20]
 800fae8:	697b      	ldr	r3, [r7, #20]
 800faea:	e00b      	b.n	800fb04 <HAL_SPI_IRQHandler+0xc8>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800faec:	2300      	movs	r3, #0
 800faee:	613b      	str	r3, [r7, #16]
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	68db      	ldr	r3, [r3, #12]
 800faf6:	613b      	str	r3, [r7, #16]
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	689b      	ldr	r3, [r3, #8]
 800fafe:	613b      	str	r3, [r7, #16]
 800fb00:	693b      	ldr	r3, [r7, #16]
        return;
 800fb02:	e06d      	b.n	800fbe0 <HAL_SPI_IRQHandler+0x1a4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if((itflag & SPI_FLAG_MODF) != RESET)
 800fb04:	69bb      	ldr	r3, [r7, #24]
 800fb06:	f003 0320 	and.w	r3, r3, #32
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d014      	beq.n	800fb38 <HAL_SPI_IRQHandler+0xfc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb12:	f043 0201 	orr.w	r2, r3, #1
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800fb1a:	2300      	movs	r3, #0
 800fb1c:	60fb      	str	r3, [r7, #12]
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	689b      	ldr	r3, [r3, #8]
 800fb24:	60fb      	str	r3, [r7, #12]
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	681a      	ldr	r2, [r3, #0]
 800fb2c:	687b      	ldr	r3, [r7, #4]
 800fb2e:	681b      	ldr	r3, [r3, #0]
 800fb30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fb34:	601a      	str	r2, [r3, #0]
 800fb36:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if((itflag & SPI_FLAG_FRE) != RESET)
 800fb38:	69bb      	ldr	r3, [r7, #24]
 800fb3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d00c      	beq.n	800fb5c <HAL_SPI_IRQHandler+0x120>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb46:	f043 0208 	orr.w	r2, r3, #8
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800fb4e:	2300      	movs	r3, #0
 800fb50:	60bb      	str	r3, [r7, #8]
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	689b      	ldr	r3, [r3, #8]
 800fb58:	60bb      	str	r3, [r7, #8]
 800fb5a:	68bb      	ldr	r3, [r7, #8]
    }

    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	d03c      	beq.n	800fbde <HAL_SPI_IRQHandler+0x1a2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	681b      	ldr	r3, [r3, #0]
 800fb68:	685a      	ldr	r2, [r3, #4]
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	681b      	ldr	r3, [r3, #0]
 800fb6e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800fb72:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	2201      	movs	r2, #1
 800fb78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN))||(HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800fb7c:	69fb      	ldr	r3, [r7, #28]
 800fb7e:	f003 0302 	and.w	r3, r3, #2
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d104      	bne.n	800fb90 <HAL_SPI_IRQHandler+0x154>
 800fb86:	69fb      	ldr	r3, [r7, #28]
 800fb88:	f003 0301 	and.w	r3, r3, #1
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d022      	beq.n	800fbd6 <HAL_SPI_IRQHandler+0x19a>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800fb90:	687b      	ldr	r3, [r7, #4]
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	685a      	ldr	r2, [r3, #4]
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	681b      	ldr	r3, [r3, #0]
 800fb9a:	f022 0203 	bic.w	r2, r2, #3
 800fb9e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if(hspi->hdmarx != NULL)
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d008      	beq.n	800fbba <HAL_SPI_IRQHandler+0x17e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fbac:	4a0e      	ldr	r2, [pc, #56]	; (800fbe8 <HAL_SPI_IRQHandler+0x1ac>)
 800fbae:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmarx);
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800fbb4:	4618      	mov	r0, r3
 800fbb6:	f7fe f9d9 	bl	800df6c <HAL_DMA_Abort_IT>
        }
        /* Abort the SPI DMA Tx channel */
        if(hspi->hdmatx != NULL)
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d00d      	beq.n	800fbde <HAL_SPI_IRQHandler+0x1a2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fbc6:	4a08      	ldr	r2, [pc, #32]	; (800fbe8 <HAL_SPI_IRQHandler+0x1ac>)
 800fbc8:	651a      	str	r2, [r3, #80]	; 0x50
          HAL_DMA_Abort_IT(hspi->hdmatx);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800fbce:	4618      	mov	r0, r3
 800fbd0:	f7fe f9cc 	bl	800df6c <HAL_DMA_Abort_IT>
        if(hspi->hdmatx != NULL)
 800fbd4:	e003      	b.n	800fbde <HAL_SPI_IRQHandler+0x1a2>
        }
      }
      else
      {
        /* Call user error callback */
        HAL_SPI_ErrorCallback(hspi);
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f000 f808 	bl	800fbec <HAL_SPI_ErrorCallback>
      }
    }
    return;
 800fbdc:	e7ff      	b.n	800fbde <HAL_SPI_IRQHandler+0x1a2>
 800fbde:	bf00      	nop
  }
}
 800fbe0:	3720      	adds	r7, #32
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd80      	pop	{r7, pc}
 800fbe6:	bf00      	nop
 800fbe8:	0800fc1d 	.word	0x0800fc1d

0800fbec <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800fbec:	b480      	push	{r7}
 800fbee:	b083      	sub	sp, #12
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
  */
}
 800fbf4:	bf00      	nop
 800fbf6:	370c      	adds	r7, #12
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfe:	4770      	bx	lr

0800fc00 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800fc00:	b480      	push	{r7}
 800fc02:	b083      	sub	sp, #12
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800fc0e:	b2db      	uxtb	r3, r3
}
 800fc10:	4618      	mov	r0, r3
 800fc12:	370c      	adds	r7, #12
 800fc14:	46bd      	mov	sp, r7
 800fc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc1a:	4770      	bx	lr

0800fc1c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800fc1c:	b580      	push	{r7, lr}
 800fc1e:	b084      	sub	sp, #16
 800fc20:	af00      	add	r7, sp, #0
 800fc22:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fc28:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0;
 800fc2a:	68fb      	ldr	r3, [r7, #12]
 800fc2c:	2200      	movs	r2, #0
 800fc2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0;
 800fc30:	68fb      	ldr	r3, [r7, #12]
 800fc32:	2200      	movs	r2, #0
 800fc34:	86da      	strh	r2, [r3, #54]	; 0x36

  HAL_SPI_ErrorCallback(hspi);
 800fc36:	68f8      	ldr	r0, [r7, #12]
 800fc38:	f7ff ffd8 	bl	800fbec <HAL_SPI_ErrorCallback>
}
 800fc3c:	bf00      	nop
 800fc3e:	3710      	adds	r7, #16
 800fc40:	46bd      	mov	sp, r7
 800fc42:	bd80      	pop	{r7, pc}

0800fc44 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b082      	sub	sp, #8
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d101      	bne.n	800fc56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800fc52:	2301      	movs	r3, #1
 800fc54:	e01d      	b.n	800fc92 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fc5c:	b2db      	uxtb	r3, r3
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d106      	bne.n	800fc70 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	2200      	movs	r2, #0
 800fc66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800fc6a:	6878      	ldr	r0, [r7, #4]
 800fc6c:	f7f4 fb4c 	bl	8004308 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	2202      	movs	r2, #2
 800fc74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681a      	ldr	r2, [r3, #0]
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	3304      	adds	r3, #4
 800fc80:	4619      	mov	r1, r3
 800fc82:	4610      	mov	r0, r2
 800fc84:	f000 fc8c 	bl	80105a0 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	2201      	movs	r2, #1
 800fc8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800fc90:	2300      	movs	r3, #0
}
 800fc92:	4618      	mov	r0, r3
 800fc94:	3708      	adds	r7, #8
 800fc96:	46bd      	mov	sp, r7
 800fc98:	bd80      	pop	{r7, pc}

0800fc9a <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800fc9a:	b480      	push	{r7}
 800fc9c:	b083      	sub	sp, #12
 800fc9e:	af00      	add	r7, sp, #0
 800fca0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	68da      	ldr	r2, [r3, #12]
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	f042 0201 	orr.w	r2, r2, #1
 800fcb0:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	681a      	ldr	r2, [r3, #0]
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	681b      	ldr	r3, [r3, #0]
 800fcbc:	f042 0201 	orr.w	r2, r2, #1
 800fcc0:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800fcc2:	2300      	movs	r3, #0
}
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	370c      	adds	r7, #12
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcce:	4770      	bx	lr

0800fcd0 <HAL_TIM_PWM_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b082      	sub	sp, #8
 800fcd4:	af00      	add	r7, sp, #0
 800fcd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d101      	bne.n	800fce2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800fcde:	2301      	movs	r3, #1
 800fce0:	e01d      	b.n	800fd1e <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fce8:	b2db      	uxtb	r3, r3
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	d106      	bne.n	800fcfc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800fcf6:	6878      	ldr	r0, [r7, #4]
 800fcf8:	f000 f815 	bl	800fd26 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2202      	movs	r2, #2
 800fd00:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681a      	ldr	r2, [r3, #0]
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	3304      	adds	r3, #4
 800fd0c:	4619      	mov	r1, r3
 800fd0e:	4610      	mov	r0, r2
 800fd10:	f000 fc46 	bl	80105a0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	2201      	movs	r2, #1
 800fd18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800fd1c:	2300      	movs	r3, #0
}  
 800fd1e:	4618      	mov	r0, r3
 800fd20:	3708      	adds	r7, #8
 800fd22:	46bd      	mov	sp, r7
 800fd24:	bd80      	pop	{r7, pc}

0800fd26 <HAL_TIM_PWM_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800fd26:	b480      	push	{r7}
 800fd28:	b083      	sub	sp, #12
 800fd2a:	af00      	add	r7, sp, #0
 800fd2c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800fd2e:	bf00      	nop
 800fd30:	370c      	adds	r7, #12
 800fd32:	46bd      	mov	sp, r7
 800fd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd38:	4770      	bx	lr
	...

0800fd3c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b082      	sub	sp, #8
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
 800fd44:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	2201      	movs	r2, #1
 800fd4c:	6839      	ldr	r1, [r7, #0]
 800fd4e:	4618      	mov	r0, r3
 800fd50:	f000 fd88 	bl	8010864 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4a0b      	ldr	r2, [pc, #44]	; (800fd88 <HAL_TIM_PWM_Start+0x4c>)
 800fd5a:	4293      	cmp	r3, r2
 800fd5c:	d107      	bne.n	800fd6e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fd6c:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	681a      	ldr	r2, [r3, #0]
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	681b      	ldr	r3, [r3, #0]
 800fd78:	f042 0201 	orr.w	r2, r2, #1
 800fd7c:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 800fd7e:	2300      	movs	r3, #0
} 
 800fd80:	4618      	mov	r0, r3
 800fd82:	3708      	adds	r7, #8
 800fd84:	46bd      	mov	sp, r7
 800fd86:	bd80      	pop	{r7, pc}
 800fd88:	40010000 	.word	0x40010000

0800fd8c <HAL_TIM_IC_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800fd8c:	b580      	push	{r7, lr}
 800fd8e:	b082      	sub	sp, #8
 800fd90:	af00      	add	r7, sp, #0
 800fd92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d101      	bne.n	800fd9e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800fd9a:	2301      	movs	r3, #1
 800fd9c:	e01d      	b.n	800fdda <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fda4:	b2db      	uxtb	r3, r3
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d106      	bne.n	800fdb8 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	2200      	movs	r2, #0
 800fdae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800fdb2:	6878      	ldr	r0, [r7, #4]
 800fdb4:	f000 f815 	bl	800fde2 <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 800fdb8:	687b      	ldr	r3, [r7, #4]
 800fdba:	2202      	movs	r2, #2
 800fdbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681a      	ldr	r2, [r3, #0]
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	3304      	adds	r3, #4
 800fdc8:	4619      	mov	r1, r3
 800fdca:	4610      	mov	r0, r2
 800fdcc:	f000 fbe8 	bl	80105a0 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	2201      	movs	r2, #1
 800fdd4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 800fdd8:	2300      	movs	r3, #0
}
 800fdda:	4618      	mov	r0, r3
 800fddc:	3708      	adds	r7, #8
 800fdde:	46bd      	mov	sp, r7
 800fde0:	bd80      	pop	{r7, pc}

0800fde2 <HAL_TIM_IC_MspInit>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800fde2:	b480      	push	{r7}
 800fde4:	b083      	sub	sp, #12
 800fde6:	af00      	add	r7, sp, #0
 800fde8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800fdea:	bf00      	nop
 800fdec:	370c      	adds	r7, #12
 800fdee:	46bd      	mov	sp, r7
 800fdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf4:	4770      	bx	lr
	...

0800fdf8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800fdf8:	b580      	push	{r7, lr}
 800fdfa:	b082      	sub	sp, #8
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
 800fe00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	2b0c      	cmp	r3, #12
 800fe06:	d841      	bhi.n	800fe8c <HAL_TIM_IC_Start_IT+0x94>
 800fe08:	a201      	add	r2, pc, #4	; (adr r2, 800fe10 <HAL_TIM_IC_Start_IT+0x18>)
 800fe0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe0e:	bf00      	nop
 800fe10:	0800fe45 	.word	0x0800fe45
 800fe14:	0800fe8d 	.word	0x0800fe8d
 800fe18:	0800fe8d 	.word	0x0800fe8d
 800fe1c:	0800fe8d 	.word	0x0800fe8d
 800fe20:	0800fe57 	.word	0x0800fe57
 800fe24:	0800fe8d 	.word	0x0800fe8d
 800fe28:	0800fe8d 	.word	0x0800fe8d
 800fe2c:	0800fe8d 	.word	0x0800fe8d
 800fe30:	0800fe69 	.word	0x0800fe69
 800fe34:	0800fe8d 	.word	0x0800fe8d
 800fe38:	0800fe8d 	.word	0x0800fe8d
 800fe3c:	0800fe8d 	.word	0x0800fe8d
 800fe40:	0800fe7b 	.word	0x0800fe7b
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	681b      	ldr	r3, [r3, #0]
 800fe48:	68da      	ldr	r2, [r3, #12]
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	f042 0202 	orr.w	r2, r2, #2
 800fe52:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe54:	e01b      	b.n	800fe8e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	681b      	ldr	r3, [r3, #0]
 800fe5a:	68da      	ldr	r2, [r3, #12]
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	f042 0204 	orr.w	r2, r2, #4
 800fe64:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe66:	e012      	b.n	800fe8e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	68da      	ldr	r2, [r3, #12]
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	f042 0208 	orr.w	r2, r2, #8
 800fe76:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe78:	e009      	b.n	800fe8e <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	68da      	ldr	r2, [r3, #12]
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	f042 0210 	orr.w	r2, r2, #16
 800fe88:	60da      	str	r2, [r3, #12]
    }
    break;
 800fe8a:	e000      	b.n	800fe8e <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 800fe8c:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	2201      	movs	r2, #1
 800fe94:	6839      	ldr	r1, [r7, #0]
 800fe96:	4618      	mov	r0, r3
 800fe98:	f000 fce4 	bl	8010864 <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	681a      	ldr	r2, [r3, #0]
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	f042 0201 	orr.w	r2, r2, #1
 800feaa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 800feac:	2300      	movs	r3, #0
} 
 800feae:	4618      	mov	r0, r3
 800feb0:	3708      	adds	r7, #8
 800feb2:	46bd      	mov	sp, r7
 800feb4:	bd80      	pop	{r7, pc}
 800feb6:	bf00      	nop

0800feb8 <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800feb8:	b580      	push	{r7, lr}
 800feba:	b082      	sub	sp, #8
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	691b      	ldr	r3, [r3, #16]
 800fec6:	f003 0302 	and.w	r3, r3, #2
 800feca:	2b02      	cmp	r3, #2
 800fecc:	d122      	bne.n	800ff14 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	68db      	ldr	r3, [r3, #12]
 800fed4:	f003 0302 	and.w	r3, r3, #2
 800fed8:	2b02      	cmp	r3, #2
 800feda:	d11b      	bne.n	800ff14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	681b      	ldr	r3, [r3, #0]
 800fee0:	f06f 0202 	mvn.w	r2, #2
 800fee4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	2201      	movs	r2, #1
 800feea:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	699b      	ldr	r3, [r3, #24]
 800fef2:	f003 0303 	and.w	r3, r3, #3
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d003      	beq.n	800ff02 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800fefa:	6878      	ldr	r0, [r7, #4]
 800fefc:	f7f3 fe6e 	bl	8003bdc <HAL_TIM_IC_CaptureCallback>
 800ff00:	e005      	b.n	800ff0e <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ff02:	6878      	ldr	r0, [r7, #4]
 800ff04:	f000 fb2d 	bl	8010562 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ff08:	6878      	ldr	r0, [r7, #4]
 800ff0a:	f000 fb34 	bl	8010576 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	2200      	movs	r2, #0
 800ff12:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	691b      	ldr	r3, [r3, #16]
 800ff1a:	f003 0304 	and.w	r3, r3, #4
 800ff1e:	2b04      	cmp	r3, #4
 800ff20:	d122      	bne.n	800ff68 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	68db      	ldr	r3, [r3, #12]
 800ff28:	f003 0304 	and.w	r3, r3, #4
 800ff2c:	2b04      	cmp	r3, #4
 800ff2e:	d11b      	bne.n	800ff68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	f06f 0204 	mvn.w	r2, #4
 800ff38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	2202      	movs	r2, #2
 800ff3e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	699b      	ldr	r3, [r3, #24]
 800ff46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d003      	beq.n	800ff56 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800ff4e:	6878      	ldr	r0, [r7, #4]
 800ff50:	f7f3 fe44 	bl	8003bdc <HAL_TIM_IC_CaptureCallback>
 800ff54:	e005      	b.n	800ff62 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ff56:	6878      	ldr	r0, [r7, #4]
 800ff58:	f000 fb03 	bl	8010562 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ff5c:	6878      	ldr	r0, [r7, #4]
 800ff5e:	f000 fb0a 	bl	8010576 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	2200      	movs	r2, #0
 800ff66:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	691b      	ldr	r3, [r3, #16]
 800ff6e:	f003 0308 	and.w	r3, r3, #8
 800ff72:	2b08      	cmp	r3, #8
 800ff74:	d122      	bne.n	800ffbc <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	68db      	ldr	r3, [r3, #12]
 800ff7c:	f003 0308 	and.w	r3, r3, #8
 800ff80:	2b08      	cmp	r3, #8
 800ff82:	d11b      	bne.n	800ffbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	f06f 0208 	mvn.w	r2, #8
 800ff8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	2204      	movs	r2, #4
 800ff92:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	69db      	ldr	r3, [r3, #28]
 800ff9a:	f003 0303 	and.w	r3, r3, #3
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d003      	beq.n	800ffaa <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800ffa2:	6878      	ldr	r0, [r7, #4]
 800ffa4:	f7f3 fe1a 	bl	8003bdc <HAL_TIM_IC_CaptureCallback>
 800ffa8:	e005      	b.n	800ffb6 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ffaa:	6878      	ldr	r0, [r7, #4]
 800ffac:	f000 fad9 	bl	8010562 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800ffb0:	6878      	ldr	r0, [r7, #4]
 800ffb2:	f000 fae0 	bl	8010576 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	2200      	movs	r2, #0
 800ffba:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	691b      	ldr	r3, [r3, #16]
 800ffc2:	f003 0310 	and.w	r3, r3, #16
 800ffc6:	2b10      	cmp	r3, #16
 800ffc8:	d122      	bne.n	8010010 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	68db      	ldr	r3, [r3, #12]
 800ffd0:	f003 0310 	and.w	r3, r3, #16
 800ffd4:	2b10      	cmp	r3, #16
 800ffd6:	d11b      	bne.n	8010010 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	f06f 0210 	mvn.w	r2, #16
 800ffe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	2208      	movs	r2, #8
 800ffe6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	69db      	ldr	r3, [r3, #28]
 800ffee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fff2:	2b00      	cmp	r3, #0
 800fff4:	d003      	beq.n	800fffe <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800fff6:	6878      	ldr	r0, [r7, #4]
 800fff8:	f7f3 fdf0 	bl	8003bdc <HAL_TIM_IC_CaptureCallback>
 800fffc:	e005      	b.n	801000a <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fffe:	6878      	ldr	r0, [r7, #4]
 8010000:	f000 faaf 	bl	8010562 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010004:	6878      	ldr	r0, [r7, #4]
 8010006:	f000 fab6 	bl	8010576 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	2200      	movs	r2, #0
 801000e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	691b      	ldr	r3, [r3, #16]
 8010016:	f003 0301 	and.w	r3, r3, #1
 801001a:	2b01      	cmp	r3, #1
 801001c:	d10e      	bne.n	801003c <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	68db      	ldr	r3, [r3, #12]
 8010024:	f003 0301 	and.w	r3, r3, #1
 8010028:	2b01      	cmp	r3, #1
 801002a:	d107      	bne.n	801003c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	f06f 0201 	mvn.w	r2, #1
 8010034:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8010036:	6878      	ldr	r0, [r7, #4]
 8010038:	f7f2 fe6e 	bl	8002d18 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	691b      	ldr	r3, [r3, #16]
 8010042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010046:	2b80      	cmp	r3, #128	; 0x80
 8010048:	d10e      	bne.n	8010068 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 801004a:	687b      	ldr	r3, [r7, #4]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	68db      	ldr	r3, [r3, #12]
 8010050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010054:	2b80      	cmp	r3, #128	; 0x80
 8010056:	d107      	bne.n	8010068 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	681b      	ldr	r3, [r3, #0]
 801005c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8010060:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8010062:	6878      	ldr	r0, [r7, #4]
 8010064:	f000 ff06 	bl	8010e74 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	681b      	ldr	r3, [r3, #0]
 801006c:	691b      	ldr	r3, [r3, #16]
 801006e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010072:	2b40      	cmp	r3, #64	; 0x40
 8010074:	d10e      	bne.n	8010094 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	68db      	ldr	r3, [r3, #12]
 801007c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010080:	2b40      	cmp	r3, #64	; 0x40
 8010082:	d107      	bne.n	8010094 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	f06f 0240 	mvn.w	r2, #64	; 0x40
 801008c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 801008e:	6878      	ldr	r0, [r7, #4]
 8010090:	f000 fa7b 	bl	801058a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	691b      	ldr	r3, [r3, #16]
 801009a:	f003 0320 	and.w	r3, r3, #32
 801009e:	2b20      	cmp	r3, #32
 80100a0:	d10e      	bne.n	80100c0 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	68db      	ldr	r3, [r3, #12]
 80100a8:	f003 0320 	and.w	r3, r3, #32
 80100ac:	2b20      	cmp	r3, #32
 80100ae:	d107      	bne.n	80100c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	f06f 0220 	mvn.w	r2, #32
 80100b8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80100ba:	6878      	ldr	r0, [r7, #4]
 80100bc:	f000 fed0 	bl	8010e60 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80100c0:	bf00      	nop
 80100c2:	3708      	adds	r7, #8
 80100c4:	46bd      	mov	sp, r7
 80100c6:	bd80      	pop	{r7, pc}

080100c8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 80100c8:	b580      	push	{r7, lr}
 80100ca:	b084      	sub	sp, #16
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	60f8      	str	r0, [r7, #12]
 80100d0:	60b9      	str	r1, [r7, #8]
 80100d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80100da:	2b01      	cmp	r3, #1
 80100dc:	d101      	bne.n	80100e2 <HAL_TIM_IC_ConfigChannel+0x1a>
 80100de:	2302      	movs	r3, #2
 80100e0:	e08a      	b.n	80101f8 <HAL_TIM_IC_ConfigChannel+0x130>
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	2201      	movs	r2, #1
 80100e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	2202      	movs	r2, #2
 80100ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d11b      	bne.n	8010130 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	6818      	ldr	r0, [r3, #0]
 80100fc:	68bb      	ldr	r3, [r7, #8]
 80100fe:	6819      	ldr	r1, [r3, #0]
 8010100:	68bb      	ldr	r3, [r7, #8]
 8010102:	685a      	ldr	r2, [r3, #4]
 8010104:	68bb      	ldr	r3, [r7, #8]
 8010106:	68db      	ldr	r3, [r3, #12]
 8010108:	f000 face 	bl	80106a8 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	681b      	ldr	r3, [r3, #0]
 8010110:	699a      	ldr	r2, [r3, #24]
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	f022 020c 	bic.w	r2, r2, #12
 801011a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	6999      	ldr	r1, [r3, #24]
 8010122:	68bb      	ldr	r3, [r7, #8]
 8010124:	689a      	ldr	r2, [r3, #8]
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	430a      	orrs	r2, r1
 801012c:	619a      	str	r2, [r3, #24]
 801012e:	e05a      	b.n	80101e6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2b04      	cmp	r3, #4
 8010134:	d11c      	bne.n	8010170 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	6818      	ldr	r0, [r3, #0]
 801013a:	68bb      	ldr	r3, [r7, #8]
 801013c:	6819      	ldr	r1, [r3, #0]
 801013e:	68bb      	ldr	r3, [r7, #8]
 8010140:	685a      	ldr	r2, [r3, #4]
 8010142:	68bb      	ldr	r3, [r7, #8]
 8010144:	68db      	ldr	r3, [r3, #12]
 8010146:	f000 fd0e 	bl	8010b66 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	699a      	ldr	r2, [r3, #24]
 8010150:	68fb      	ldr	r3, [r7, #12]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8010158:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	6999      	ldr	r1, [r3, #24]
 8010160:	68bb      	ldr	r3, [r7, #8]
 8010162:	689b      	ldr	r3, [r3, #8]
 8010164:	021a      	lsls	r2, r3, #8
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	681b      	ldr	r3, [r3, #0]
 801016a:	430a      	orrs	r2, r1
 801016c:	619a      	str	r2, [r3, #24]
 801016e:	e03a      	b.n	80101e6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	2b08      	cmp	r3, #8
 8010174:	d11b      	bne.n	80101ae <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	6818      	ldr	r0, [r3, #0]
 801017a:	68bb      	ldr	r3, [r7, #8]
 801017c:	6819      	ldr	r1, [r3, #0]
 801017e:	68bb      	ldr	r3, [r7, #8]
 8010180:	685a      	ldr	r2, [r3, #4]
 8010182:	68bb      	ldr	r3, [r7, #8]
 8010184:	68db      	ldr	r3, [r3, #12]
 8010186:	f000 fd63 	bl	8010c50 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	69da      	ldr	r2, [r3, #28]
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	f022 020c 	bic.w	r2, r2, #12
 8010198:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 801019a:	68fb      	ldr	r3, [r7, #12]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	69d9      	ldr	r1, [r3, #28]
 80101a0:	68bb      	ldr	r3, [r7, #8]
 80101a2:	689a      	ldr	r2, [r3, #8]
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	430a      	orrs	r2, r1
 80101aa:	61da      	str	r2, [r3, #28]
 80101ac:	e01b      	b.n	80101e6 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	6818      	ldr	r0, [r3, #0]
 80101b2:	68bb      	ldr	r3, [r7, #8]
 80101b4:	6819      	ldr	r1, [r3, #0]
 80101b6:	68bb      	ldr	r3, [r7, #8]
 80101b8:	685a      	ldr	r2, [r3, #4]
 80101ba:	68bb      	ldr	r3, [r7, #8]
 80101bc:	68db      	ldr	r3, [r3, #12]
 80101be:	f000 fd87 	bl	8010cd0 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	681b      	ldr	r3, [r3, #0]
 80101c6:	69da      	ldr	r2, [r3, #28]
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	681b      	ldr	r3, [r3, #0]
 80101cc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80101d0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80101d2:	68fb      	ldr	r3, [r7, #12]
 80101d4:	681b      	ldr	r3, [r3, #0]
 80101d6:	69d9      	ldr	r1, [r3, #28]
 80101d8:	68bb      	ldr	r3, [r7, #8]
 80101da:	689b      	ldr	r3, [r3, #8]
 80101dc:	021a      	lsls	r2, r3, #8
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	430a      	orrs	r2, r1
 80101e4:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	2201      	movs	r2, #1
 80101ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	2200      	movs	r2, #0
 80101f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 80101f6:	2300      	movs	r3, #0
}
 80101f8:	4618      	mov	r0, r3
 80101fa:	3710      	adds	r7, #16
 80101fc:	46bd      	mov	sp, r7
 80101fe:	bd80      	pop	{r7, pc}

08010200 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8010200:	b580      	push	{r7, lr}
 8010202:	b084      	sub	sp, #16
 8010204:	af00      	add	r7, sp, #0
 8010206:	60f8      	str	r0, [r7, #12]
 8010208:	60b9      	str	r1, [r7, #8]
 801020a:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 801020c:	68fb      	ldr	r3, [r7, #12]
 801020e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010212:	2b01      	cmp	r3, #1
 8010214:	d101      	bne.n	801021a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8010216:	2302      	movs	r3, #2
 8010218:	e0b4      	b.n	8010384 <HAL_TIM_PWM_ConfigChannel+0x184>
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	2201      	movs	r2, #1
 801021e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	2202      	movs	r2, #2
 8010226:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 801022a:	687b      	ldr	r3, [r7, #4]
 801022c:	2b0c      	cmp	r3, #12
 801022e:	f200 809f 	bhi.w	8010370 <HAL_TIM_PWM_ConfigChannel+0x170>
 8010232:	a201      	add	r2, pc, #4	; (adr r2, 8010238 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8010234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010238:	0801026d 	.word	0x0801026d
 801023c:	08010371 	.word	0x08010371
 8010240:	08010371 	.word	0x08010371
 8010244:	08010371 	.word	0x08010371
 8010248:	080102ad 	.word	0x080102ad
 801024c:	08010371 	.word	0x08010371
 8010250:	08010371 	.word	0x08010371
 8010254:	08010371 	.word	0x08010371
 8010258:	080102ef 	.word	0x080102ef
 801025c:	08010371 	.word	0x08010371
 8010260:	08010371 	.word	0x08010371
 8010264:	08010371 	.word	0x08010371
 8010268:	0801032f 	.word	0x0801032f
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	68b9      	ldr	r1, [r7, #8]
 8010272:	4618      	mov	r0, r3
 8010274:	f000 fb1a 	bl	80108ac <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	681b      	ldr	r3, [r3, #0]
 801027c:	699a      	ldr	r2, [r3, #24]
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	f042 0208 	orr.w	r2, r2, #8
 8010286:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	681b      	ldr	r3, [r3, #0]
 801028c:	699a      	ldr	r2, [r3, #24]
 801028e:	68fb      	ldr	r3, [r7, #12]
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	f022 0204 	bic.w	r2, r2, #4
 8010296:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	6999      	ldr	r1, [r3, #24]
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	691a      	ldr	r2, [r3, #16]
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	430a      	orrs	r2, r1
 80102a8:	619a      	str	r2, [r3, #24]
    }
    break;
 80102aa:	e062      	b.n	8010372 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	68b9      	ldr	r1, [r7, #8]
 80102b2:	4618      	mov	r0, r3
 80102b4:	f000 fa68 	bl	8010788 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	699a      	ldr	r2, [r3, #24]
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80102c6:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80102c8:	68fb      	ldr	r3, [r7, #12]
 80102ca:	681b      	ldr	r3, [r3, #0]
 80102cc:	699a      	ldr	r2, [r3, #24]
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80102d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	6999      	ldr	r1, [r3, #24]
 80102de:	68bb      	ldr	r3, [r7, #8]
 80102e0:	691b      	ldr	r3, [r3, #16]
 80102e2:	021a      	lsls	r2, r3, #8
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	430a      	orrs	r2, r1
 80102ea:	619a      	str	r2, [r3, #24]
    }
    break;
 80102ec:	e041      	b.n	8010372 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	68b9      	ldr	r1, [r7, #8]
 80102f4:	4618      	mov	r0, r3
 80102f6:	f000 fb41 	bl	801097c <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	681b      	ldr	r3, [r3, #0]
 80102fe:	69da      	ldr	r2, [r3, #28]
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	f042 0208 	orr.w	r2, r2, #8
 8010308:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 801030a:	68fb      	ldr	r3, [r7, #12]
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	69da      	ldr	r2, [r3, #28]
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	681b      	ldr	r3, [r3, #0]
 8010314:	f022 0204 	bic.w	r2, r2, #4
 8010318:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	69d9      	ldr	r1, [r3, #28]
 8010320:	68bb      	ldr	r3, [r7, #8]
 8010322:	691a      	ldr	r2, [r3, #16]
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	430a      	orrs	r2, r1
 801032a:	61da      	str	r2, [r3, #28]
    }
    break;
 801032c:	e021      	b.n	8010372 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	68b9      	ldr	r1, [r7, #8]
 8010334:	4618      	mov	r0, r3
 8010336:	f000 fb8d 	bl	8010a54 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	69da      	ldr	r2, [r3, #28]
 8010340:	68fb      	ldr	r3, [r7, #12]
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8010348:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	681b      	ldr	r3, [r3, #0]
 801034e:	69da      	ldr	r2, [r3, #28]
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8010358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	69d9      	ldr	r1, [r3, #28]
 8010360:	68bb      	ldr	r3, [r7, #8]
 8010362:	691b      	ldr	r3, [r3, #16]
 8010364:	021a      	lsls	r2, r3, #8
 8010366:	68fb      	ldr	r3, [r7, #12]
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	430a      	orrs	r2, r1
 801036c:	61da      	str	r2, [r3, #28]
    }
    break;
 801036e:	e000      	b.n	8010372 <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 8010370:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	2201      	movs	r2, #1
 8010376:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	2200      	movs	r2, #0
 801037e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8010382:	2300      	movs	r3, #0
}
 8010384:	4618      	mov	r0, r3
 8010386:	3710      	adds	r7, #16
 8010388:	46bd      	mov	sp, r7
 801038a:	bd80      	pop	{r7, pc}

0801038c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 801038c:	b580      	push	{r7, lr}
 801038e:	b084      	sub	sp, #16
 8010390:	af00      	add	r7, sp, #0
 8010392:	6078      	str	r0, [r7, #4]
 8010394:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8010396:	2300      	movs	r3, #0
 8010398:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80103a0:	2b01      	cmp	r3, #1
 80103a2:	d101      	bne.n	80103a8 <HAL_TIM_ConfigClockSource+0x1c>
 80103a4:	2302      	movs	r3, #2
 80103a6:	e0d8      	b.n	801055a <HAL_TIM_ConfigClockSource+0x1ce>
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2201      	movs	r2, #1
 80103ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	2202      	movs	r2, #2
 80103b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	689b      	ldr	r3, [r3, #8]
 80103be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80103c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80103ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	681b      	ldr	r3, [r3, #0]
 80103d4:	68fa      	ldr	r2, [r7, #12]
 80103d6:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	681b      	ldr	r3, [r3, #0]
 80103dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80103e0:	d052      	beq.n	8010488 <HAL_TIM_ConfigClockSource+0xfc>
 80103e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80103e6:	f200 80ae 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 80103ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80103ee:	d027      	beq.n	8010440 <HAL_TIM_ConfigClockSource+0xb4>
 80103f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80103f4:	f200 80a7 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 80103f8:	2b70      	cmp	r3, #112	; 0x70
 80103fa:	d02a      	beq.n	8010452 <HAL_TIM_ConfigClockSource+0xc6>
 80103fc:	2b70      	cmp	r3, #112	; 0x70
 80103fe:	f200 80a2 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 8010402:	2b60      	cmp	r3, #96	; 0x60
 8010404:	d063      	beq.n	80104ce <HAL_TIM_ConfigClockSource+0x142>
 8010406:	2b60      	cmp	r3, #96	; 0x60
 8010408:	f200 809d 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 801040c:	2b50      	cmp	r3, #80	; 0x50
 801040e:	d04e      	beq.n	80104ae <HAL_TIM_ConfigClockSource+0x122>
 8010410:	2b50      	cmp	r3, #80	; 0x50
 8010412:	f200 8098 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 8010416:	2b40      	cmp	r3, #64	; 0x40
 8010418:	d069      	beq.n	80104ee <HAL_TIM_ConfigClockSource+0x162>
 801041a:	2b40      	cmp	r3, #64	; 0x40
 801041c:	f200 8093 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 8010420:	2b30      	cmp	r3, #48	; 0x30
 8010422:	f000 8089 	beq.w	8010538 <HAL_TIM_ConfigClockSource+0x1ac>
 8010426:	2b30      	cmp	r3, #48	; 0x30
 8010428:	f200 808d 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 801042c:	2b20      	cmp	r3, #32
 801042e:	d07c      	beq.n	801052a <HAL_TIM_ConfigClockSource+0x19e>
 8010430:	2b20      	cmp	r3, #32
 8010432:	f200 8088 	bhi.w	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
 8010436:	2b00      	cmp	r3, #0
 8010438:	d069      	beq.n	801050e <HAL_TIM_ConfigClockSource+0x182>
 801043a:	2b10      	cmp	r3, #16
 801043c:	d06e      	beq.n	801051c <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 801043e:	e082      	b.n	8010546 <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	689a      	ldr	r2, [r3, #8]
 8010446:	687b      	ldr	r3, [r7, #4]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	f022 0207 	bic.w	r2, r2, #7
 801044e:	609a      	str	r2, [r3, #8]
    break;
 8010450:	e07a      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	6818      	ldr	r0, [r3, #0]
 8010456:	683b      	ldr	r3, [r7, #0]
 8010458:	6899      	ldr	r1, [r3, #8]
 801045a:	683b      	ldr	r3, [r7, #0]
 801045c:	685a      	ldr	r2, [r3, #4]
 801045e:	683b      	ldr	r3, [r7, #0]
 8010460:	68db      	ldr	r3, [r3, #12]
 8010462:	f000 fc96 	bl	8010d92 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	689b      	ldr	r3, [r3, #8]
 801046c:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8010474:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010476:	68fb      	ldr	r3, [r7, #12]
 8010478:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 801047c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 801047e:	687b      	ldr	r3, [r7, #4]
 8010480:	681b      	ldr	r3, [r3, #0]
 8010482:	68fa      	ldr	r2, [r7, #12]
 8010484:	609a      	str	r2, [r3, #8]
    break;
 8010486:	e05f      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance, 
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	6818      	ldr	r0, [r3, #0]
 801048c:	683b      	ldr	r3, [r7, #0]
 801048e:	6899      	ldr	r1, [r3, #8]
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	685a      	ldr	r2, [r3, #4]
 8010494:	683b      	ldr	r3, [r7, #0]
 8010496:	68db      	ldr	r3, [r3, #12]
 8010498:	f000 fc7b 	bl	8010d92 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 801049c:	687b      	ldr	r3, [r7, #4]
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	689a      	ldr	r2, [r3, #8]
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80104aa:	609a      	str	r2, [r3, #8]
    break;
 80104ac:	e04c      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6818      	ldr	r0, [r3, #0]
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	6859      	ldr	r1, [r3, #4]
 80104b6:	683b      	ldr	r3, [r7, #0]
 80104b8:	68db      	ldr	r3, [r3, #12]
 80104ba:	461a      	mov	r2, r3
 80104bc:	f000 fb20 	bl	8010b00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	2150      	movs	r1, #80	; 0x50
 80104c6:	4618      	mov	r0, r3
 80104c8:	f000 fc43 	bl	8010d52 <TIM_ITRx_SetConfig>
    break;
 80104cc:	e03c      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	6818      	ldr	r0, [r3, #0]
 80104d2:	683b      	ldr	r3, [r7, #0]
 80104d4:	6859      	ldr	r1, [r3, #4]
 80104d6:	683b      	ldr	r3, [r7, #0]
 80104d8:	68db      	ldr	r3, [r3, #12]
 80104da:	461a      	mov	r2, r3
 80104dc:	f000 fb84 	bl	8010be8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	2160      	movs	r1, #96	; 0x60
 80104e6:	4618      	mov	r0, r3
 80104e8:	f000 fc33 	bl	8010d52 <TIM_ITRx_SetConfig>
    break;
 80104ec:	e02c      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	6818      	ldr	r0, [r3, #0]
 80104f2:	683b      	ldr	r3, [r7, #0]
 80104f4:	6859      	ldr	r1, [r3, #4]
 80104f6:	683b      	ldr	r3, [r7, #0]
 80104f8:	68db      	ldr	r3, [r3, #12]
 80104fa:	461a      	mov	r2, r3
 80104fc:	f000 fb00 	bl	8010b00 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	2140      	movs	r1, #64	; 0x40
 8010506:	4618      	mov	r0, r3
 8010508:	f000 fc23 	bl	8010d52 <TIM_ITRx_SetConfig>
    break;
 801050c:	e01c      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	2100      	movs	r1, #0
 8010514:	4618      	mov	r0, r3
 8010516:	f000 fc1c 	bl	8010d52 <TIM_ITRx_SetConfig>
    break;
 801051a:	e015      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	2110      	movs	r1, #16
 8010522:	4618      	mov	r0, r3
 8010524:	f000 fc15 	bl	8010d52 <TIM_ITRx_SetConfig>
    break;
 8010528:	e00e      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 801052a:	687b      	ldr	r3, [r7, #4]
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	2120      	movs	r1, #32
 8010530:	4618      	mov	r0, r3
 8010532:	f000 fc0e 	bl	8010d52 <TIM_ITRx_SetConfig>
    break;
 8010536:	e007      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	2130      	movs	r1, #48	; 0x30
 801053e:	4618      	mov	r0, r3
 8010540:	f000 fc07 	bl	8010d52 <TIM_ITRx_SetConfig>
    break;
 8010544:	e000      	b.n	8010548 <HAL_TIM_ConfigClockSource+0x1bc>
    break;    
 8010546:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	2201      	movs	r2, #1
 801054c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	2200      	movs	r2, #0
 8010554:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8010558:	2300      	movs	r3, #0
}
 801055a:	4618      	mov	r0, r3
 801055c:	3710      	adds	r7, #16
 801055e:	46bd      	mov	sp, r7
 8010560:	bd80      	pop	{r7, pc}

08010562 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8010562:	b480      	push	{r7}
 8010564:	b083      	sub	sp, #12
 8010566:	af00      	add	r7, sp, #0
 8010568:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 801056a:	bf00      	nop
 801056c:	370c      	adds	r7, #12
 801056e:	46bd      	mov	sp, r7
 8010570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010574:	4770      	bx	lr

08010576 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8010576:	b480      	push	{r7}
 8010578:	b083      	sub	sp, #12
 801057a:	af00      	add	r7, sp, #0
 801057c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801057e:	bf00      	nop
 8010580:	370c      	adds	r7, #12
 8010582:	46bd      	mov	sp, r7
 8010584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010588:	4770      	bx	lr

0801058a <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 801058a:	b480      	push	{r7}
 801058c:	b083      	sub	sp, #12
 801058e:	af00      	add	r7, sp, #0
 8010590:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8010592:	bf00      	nop
 8010594:	370c      	adds	r7, #12
 8010596:	46bd      	mov	sp, r7
 8010598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801059c:	4770      	bx	lr
	...

080105a0 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80105a0:	b480      	push	{r7}
 80105a2:	b085      	sub	sp, #20
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]
 80105a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80105aa:	2300      	movs	r3, #0
 80105ac:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	681b      	ldr	r3, [r3, #0]
 80105b2:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	4a35      	ldr	r2, [pc, #212]	; (801068c <TIM_Base_SetConfig+0xec>)
 80105b8:	4293      	cmp	r3, r2
 80105ba:	d00f      	beq.n	80105dc <TIM_Base_SetConfig+0x3c>
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80105c2:	d00b      	beq.n	80105dc <TIM_Base_SetConfig+0x3c>
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	4a32      	ldr	r2, [pc, #200]	; (8010690 <TIM_Base_SetConfig+0xf0>)
 80105c8:	4293      	cmp	r3, r2
 80105ca:	d007      	beq.n	80105dc <TIM_Base_SetConfig+0x3c>
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	4a31      	ldr	r2, [pc, #196]	; (8010694 <TIM_Base_SetConfig+0xf4>)
 80105d0:	4293      	cmp	r3, r2
 80105d2:	d003      	beq.n	80105dc <TIM_Base_SetConfig+0x3c>
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	4a30      	ldr	r2, [pc, #192]	; (8010698 <TIM_Base_SetConfig+0xf8>)
 80105d8:	4293      	cmp	r3, r2
 80105da:	d101      	bne.n	80105e0 <TIM_Base_SetConfig+0x40>
 80105dc:	2301      	movs	r3, #1
 80105de:	e000      	b.n	80105e2 <TIM_Base_SetConfig+0x42>
 80105e0:	2300      	movs	r3, #0
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d008      	beq.n	80105f8 <TIM_Base_SetConfig+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80105ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80105ee:	683b      	ldr	r3, [r7, #0]
 80105f0:	685b      	ldr	r3, [r3, #4]
 80105f2:	68fa      	ldr	r2, [r7, #12]
 80105f4:	4313      	orrs	r3, r2
 80105f6:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	4a24      	ldr	r2, [pc, #144]	; (801068c <TIM_Base_SetConfig+0xec>)
 80105fc:	4293      	cmp	r3, r2
 80105fe:	d01b      	beq.n	8010638 <TIM_Base_SetConfig+0x98>
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010606:	d017      	beq.n	8010638 <TIM_Base_SetConfig+0x98>
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	4a21      	ldr	r2, [pc, #132]	; (8010690 <TIM_Base_SetConfig+0xf0>)
 801060c:	4293      	cmp	r3, r2
 801060e:	d013      	beq.n	8010638 <TIM_Base_SetConfig+0x98>
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	4a20      	ldr	r2, [pc, #128]	; (8010694 <TIM_Base_SetConfig+0xf4>)
 8010614:	4293      	cmp	r3, r2
 8010616:	d00f      	beq.n	8010638 <TIM_Base_SetConfig+0x98>
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	4a1f      	ldr	r2, [pc, #124]	; (8010698 <TIM_Base_SetConfig+0xf8>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d00b      	beq.n	8010638 <TIM_Base_SetConfig+0x98>
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	4a1e      	ldr	r2, [pc, #120]	; (801069c <TIM_Base_SetConfig+0xfc>)
 8010624:	4293      	cmp	r3, r2
 8010626:	d007      	beq.n	8010638 <TIM_Base_SetConfig+0x98>
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	4a1d      	ldr	r2, [pc, #116]	; (80106a0 <TIM_Base_SetConfig+0x100>)
 801062c:	4293      	cmp	r3, r2
 801062e:	d003      	beq.n	8010638 <TIM_Base_SetConfig+0x98>
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	4a1c      	ldr	r2, [pc, #112]	; (80106a4 <TIM_Base_SetConfig+0x104>)
 8010634:	4293      	cmp	r3, r2
 8010636:	d101      	bne.n	801063c <TIM_Base_SetConfig+0x9c>
 8010638:	2301      	movs	r3, #1
 801063a:	e000      	b.n	801063e <TIM_Base_SetConfig+0x9e>
 801063c:	2300      	movs	r3, #0
 801063e:	2b00      	cmp	r3, #0
 8010640:	d008      	beq.n	8010654 <TIM_Base_SetConfig+0xb4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010642:	68fb      	ldr	r3, [r7, #12]
 8010644:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	68db      	ldr	r3, [r3, #12]
 801064e:	68fa      	ldr	r2, [r7, #12]
 8010650:	4313      	orrs	r3, r2
 8010652:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	68fa      	ldr	r2, [r7, #12]
 8010658:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801065a:	683b      	ldr	r3, [r7, #0]
 801065c:	689a      	ldr	r2, [r3, #8]
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8010662:	683b      	ldr	r3, [r7, #0]
 8010664:	681a      	ldr	r2, [r3, #0]
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	4a07      	ldr	r2, [pc, #28]	; (801068c <TIM_Base_SetConfig+0xec>)
 801066e:	4293      	cmp	r3, r2
 8010670:	d103      	bne.n	801067a <TIM_Base_SetConfig+0xda>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010672:	683b      	ldr	r3, [r7, #0]
 8010674:	691a      	ldr	r2, [r3, #16]
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	2201      	movs	r2, #1
 801067e:	615a      	str	r2, [r3, #20]
}
 8010680:	bf00      	nop
 8010682:	3714      	adds	r7, #20
 8010684:	46bd      	mov	sp, r7
 8010686:	f85d 7b04 	ldr.w	r7, [sp], #4
 801068a:	4770      	bx	lr
 801068c:	40010000 	.word	0x40010000
 8010690:	40000400 	.word	0x40000400
 8010694:	40000800 	.word	0x40000800
 8010698:	40000c00 	.word	0x40000c00
 801069c:	40014000 	.word	0x40014000
 80106a0:	40014400 	.word	0x40014400
 80106a4:	40014800 	.word	0x40014800

080106a8 <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80106a8:	b480      	push	{r7}
 80106aa:	b087      	sub	sp, #28
 80106ac:	af00      	add	r7, sp, #0
 80106ae:	60f8      	str	r0, [r7, #12]
 80106b0:	60b9      	str	r1, [r7, #8]
 80106b2:	607a      	str	r2, [r7, #4]
 80106b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80106b6:	2300      	movs	r3, #0
 80106b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80106ba:	2300      	movs	r3, #0
 80106bc:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	6a1b      	ldr	r3, [r3, #32]
 80106c2:	f023 0201 	bic.w	r2, r3, #1
 80106c6:	68fb      	ldr	r3, [r7, #12]
 80106c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80106ca:	68fb      	ldr	r3, [r7, #12]
 80106cc:	699b      	ldr	r3, [r3, #24]
 80106ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	6a1b      	ldr	r3, [r3, #32]
 80106d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	4a26      	ldr	r2, [pc, #152]	; (8010774 <TIM_TI1_SetConfig+0xcc>)
 80106da:	4293      	cmp	r3, r2
 80106dc:	d013      	beq.n	8010706 <TIM_TI1_SetConfig+0x5e>
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80106e4:	d00f      	beq.n	8010706 <TIM_TI1_SetConfig+0x5e>
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	4a23      	ldr	r2, [pc, #140]	; (8010778 <TIM_TI1_SetConfig+0xd0>)
 80106ea:	4293      	cmp	r3, r2
 80106ec:	d00b      	beq.n	8010706 <TIM_TI1_SetConfig+0x5e>
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	4a22      	ldr	r2, [pc, #136]	; (801077c <TIM_TI1_SetConfig+0xd4>)
 80106f2:	4293      	cmp	r3, r2
 80106f4:	d007      	beq.n	8010706 <TIM_TI1_SetConfig+0x5e>
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	4a21      	ldr	r2, [pc, #132]	; (8010780 <TIM_TI1_SetConfig+0xd8>)
 80106fa:	4293      	cmp	r3, r2
 80106fc:	d003      	beq.n	8010706 <TIM_TI1_SetConfig+0x5e>
 80106fe:	68fb      	ldr	r3, [r7, #12]
 8010700:	4a20      	ldr	r2, [pc, #128]	; (8010784 <TIM_TI1_SetConfig+0xdc>)
 8010702:	4293      	cmp	r3, r2
 8010704:	d101      	bne.n	801070a <TIM_TI1_SetConfig+0x62>
 8010706:	2301      	movs	r3, #1
 8010708:	e000      	b.n	801070c <TIM_TI1_SetConfig+0x64>
 801070a:	2300      	movs	r3, #0
 801070c:	2b00      	cmp	r3, #0
 801070e:	d008      	beq.n	8010722 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8010710:	697b      	ldr	r3, [r7, #20]
 8010712:	f023 0303 	bic.w	r3, r3, #3
 8010716:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8010718:	697a      	ldr	r2, [r7, #20]
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	4313      	orrs	r3, r2
 801071e:	617b      	str	r3, [r7, #20]
 8010720:	e007      	b.n	8010732 <TIM_TI1_SetConfig+0x8a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8010722:	697b      	ldr	r3, [r7, #20]
 8010724:	f023 0303 	bic.w	r3, r3, #3
 8010728:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 801072a:	697b      	ldr	r3, [r7, #20]
 801072c:	f043 0301 	orr.w	r3, r3, #1
 8010730:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010732:	697b      	ldr	r3, [r7, #20]
 8010734:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010738:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	011b      	lsls	r3, r3, #4
 801073e:	b2db      	uxtb	r3, r3
 8010740:	697a      	ldr	r2, [r7, #20]
 8010742:	4313      	orrs	r3, r2
 8010744:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010746:	693b      	ldr	r3, [r7, #16]
 8010748:	f023 030a 	bic.w	r3, r3, #10
 801074c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 801074e:	68bb      	ldr	r3, [r7, #8]
 8010750:	f003 030a 	and.w	r3, r3, #10
 8010754:	693a      	ldr	r2, [r7, #16]
 8010756:	4313      	orrs	r3, r2
 8010758:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	697a      	ldr	r2, [r7, #20]
 801075e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	693a      	ldr	r2, [r7, #16]
 8010764:	621a      	str	r2, [r3, #32]
}
 8010766:	bf00      	nop
 8010768:	371c      	adds	r7, #28
 801076a:	46bd      	mov	sp, r7
 801076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010770:	4770      	bx	lr
 8010772:	bf00      	nop
 8010774:	40010000 	.word	0x40010000
 8010778:	40000400 	.word	0x40000400
 801077c:	40000800 	.word	0x40000800
 8010780:	40000c00 	.word	0x40000c00
 8010784:	40014000 	.word	0x40014000

08010788 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010788:	b480      	push	{r7}
 801078a:	b087      	sub	sp, #28
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
 8010790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8010792:	2300      	movs	r3, #0
 8010794:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8010796:	2300      	movs	r3, #0
 8010798:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 801079a:	2300      	movs	r3, #0
 801079c:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	6a1b      	ldr	r3, [r3, #32]
 80107a2:	f023 0210 	bic.w	r2, r3, #16
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	6a1b      	ldr	r3, [r3, #32]
 80107ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	685b      	ldr	r3, [r3, #4]
 80107b4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	699b      	ldr	r3, [r3, #24]
 80107ba:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80107bc:	68fb      	ldr	r3, [r7, #12]
 80107be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80107c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80107c4:	68fb      	ldr	r3, [r7, #12]
 80107c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80107ca:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80107cc:	683b      	ldr	r3, [r7, #0]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	021b      	lsls	r3, r3, #8
 80107d2:	68fa      	ldr	r2, [r7, #12]
 80107d4:	4313      	orrs	r3, r2
 80107d6:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80107d8:	697b      	ldr	r3, [r7, #20]
 80107da:	f023 0320 	bic.w	r3, r3, #32
 80107de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	689b      	ldr	r3, [r3, #8]
 80107e4:	011b      	lsls	r3, r3, #4
 80107e6:	697a      	ldr	r2, [r7, #20]
 80107e8:	4313      	orrs	r3, r2
 80107ea:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	4a1c      	ldr	r2, [pc, #112]	; (8010860 <TIM_OC2_SetConfig+0xd8>)
 80107f0:	4293      	cmp	r3, r2
 80107f2:	d121      	bne.n	8010838 <TIM_OC2_SetConfig+0xb0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80107f4:	697b      	ldr	r3, [r7, #20]
 80107f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80107fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80107fc:	683b      	ldr	r3, [r7, #0]
 80107fe:	68db      	ldr	r3, [r3, #12]
 8010800:	011b      	lsls	r3, r3, #4
 8010802:	697a      	ldr	r2, [r7, #20]
 8010804:	4313      	orrs	r3, r2
 8010806:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010808:	697b      	ldr	r3, [r7, #20]
 801080a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801080e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8010810:	693b      	ldr	r3, [r7, #16]
 8010812:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010816:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010818:	693b      	ldr	r3, [r7, #16]
 801081a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801081e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8010820:	683b      	ldr	r3, [r7, #0]
 8010822:	695b      	ldr	r3, [r3, #20]
 8010824:	009b      	lsls	r3, r3, #2
 8010826:	693a      	ldr	r2, [r7, #16]
 8010828:	4313      	orrs	r3, r2
 801082a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801082c:	683b      	ldr	r3, [r7, #0]
 801082e:	699b      	ldr	r3, [r3, #24]
 8010830:	009b      	lsls	r3, r3, #2
 8010832:	693a      	ldr	r2, [r7, #16]
 8010834:	4313      	orrs	r3, r2
 8010836:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	693a      	ldr	r2, [r7, #16]
 801083c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	68fa      	ldr	r2, [r7, #12]
 8010842:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010844:	683b      	ldr	r3, [r7, #0]
 8010846:	685a      	ldr	r2, [r3, #4]
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801084c:	687b      	ldr	r3, [r7, #4]
 801084e:	697a      	ldr	r2, [r7, #20]
 8010850:	621a      	str	r2, [r3, #32]
}
 8010852:	bf00      	nop
 8010854:	371c      	adds	r7, #28
 8010856:	46bd      	mov	sp, r7
 8010858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801085c:	4770      	bx	lr
 801085e:	bf00      	nop
 8010860:	40010000 	.word	0x40010000

08010864 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8010864:	b480      	push	{r7}
 8010866:	b087      	sub	sp, #28
 8010868:	af00      	add	r7, sp, #0
 801086a:	60f8      	str	r0, [r7, #12]
 801086c:	60b9      	str	r1, [r7, #8]
 801086e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8010870:	2300      	movs	r3, #0
 8010872:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8010874:	2201      	movs	r2, #1
 8010876:	68bb      	ldr	r3, [r7, #8]
 8010878:	fa02 f303 	lsl.w	r3, r2, r3
 801087c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	6a1a      	ldr	r2, [r3, #32]
 8010882:	697b      	ldr	r3, [r7, #20]
 8010884:	43db      	mvns	r3, r3
 8010886:	401a      	ands	r2, r3
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	6a1a      	ldr	r2, [r3, #32]
 8010890:	6879      	ldr	r1, [r7, #4]
 8010892:	68bb      	ldr	r3, [r7, #8]
 8010894:	fa01 f303 	lsl.w	r3, r1, r3
 8010898:	431a      	orrs	r2, r3
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	621a      	str	r2, [r3, #32]
}
 801089e:	bf00      	nop
 80108a0:	371c      	adds	r7, #28
 80108a2:	46bd      	mov	sp, r7
 80108a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108a8:	4770      	bx	lr
	...

080108ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80108ac:	b480      	push	{r7}
 80108ae:	b087      	sub	sp, #28
 80108b0:	af00      	add	r7, sp, #0
 80108b2:	6078      	str	r0, [r7, #4]
 80108b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80108b6:	2300      	movs	r3, #0
 80108b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80108ba:	2300      	movs	r3, #0
 80108bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 80108be:	2300      	movs	r3, #0
 80108c0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	6a1b      	ldr	r3, [r3, #32]
 80108c6:	f023 0201 	bic.w	r2, r3, #1
 80108ca:	687b      	ldr	r3, [r7, #4]
 80108cc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	6a1b      	ldr	r3, [r3, #32]
 80108d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	685b      	ldr	r3, [r3, #4]
 80108d8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	699b      	ldr	r3, [r3, #24]
 80108de:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80108e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80108e8:	68fb      	ldr	r3, [r7, #12]
 80108ea:	f023 0303 	bic.w	r3, r3, #3
 80108ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80108f0:	683b      	ldr	r3, [r7, #0]
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	68fa      	ldr	r2, [r7, #12]
 80108f6:	4313      	orrs	r3, r2
 80108f8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80108fa:	697b      	ldr	r3, [r7, #20]
 80108fc:	f023 0302 	bic.w	r3, r3, #2
 8010900:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8010902:	683b      	ldr	r3, [r7, #0]
 8010904:	689b      	ldr	r3, [r3, #8]
 8010906:	697a      	ldr	r2, [r7, #20]
 8010908:	4313      	orrs	r3, r2
 801090a:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	4a1a      	ldr	r2, [pc, #104]	; (8010978 <TIM_OC1_SetConfig+0xcc>)
 8010910:	4293      	cmp	r3, r2
 8010912:	d11e      	bne.n	8010952 <TIM_OC1_SetConfig+0xa6>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010914:	697b      	ldr	r3, [r7, #20]
 8010916:	f023 0308 	bic.w	r3, r3, #8
 801091a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801091c:	683b      	ldr	r3, [r7, #0]
 801091e:	68db      	ldr	r3, [r3, #12]
 8010920:	697a      	ldr	r2, [r7, #20]
 8010922:	4313      	orrs	r3, r2
 8010924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8010926:	697b      	ldr	r3, [r7, #20]
 8010928:	f023 0304 	bic.w	r3, r3, #4
 801092c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801092e:	693b      	ldr	r3, [r7, #16]
 8010930:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010934:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8010936:	693b      	ldr	r3, [r7, #16]
 8010938:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 801093c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	695b      	ldr	r3, [r3, #20]
 8010942:	693a      	ldr	r2, [r7, #16]
 8010944:	4313      	orrs	r3, r2
 8010946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8010948:	683b      	ldr	r3, [r7, #0]
 801094a:	699b      	ldr	r3, [r3, #24]
 801094c:	693a      	ldr	r2, [r7, #16]
 801094e:	4313      	orrs	r3, r2
 8010950:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	693a      	ldr	r2, [r7, #16]
 8010956:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	68fa      	ldr	r2, [r7, #12]
 801095c:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801095e:	683b      	ldr	r3, [r7, #0]
 8010960:	685a      	ldr	r2, [r3, #4]
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	697a      	ldr	r2, [r7, #20]
 801096a:	621a      	str	r2, [r3, #32]
} 
 801096c:	bf00      	nop
 801096e:	371c      	adds	r7, #28
 8010970:	46bd      	mov	sp, r7
 8010972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010976:	4770      	bx	lr
 8010978:	40010000 	.word	0x40010000

0801097c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801097c:	b480      	push	{r7}
 801097e:	b087      	sub	sp, #28
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
 8010984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8010986:	2300      	movs	r3, #0
 8010988:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 801098a:	2300      	movs	r3, #0
 801098c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 801098e:	2300      	movs	r3, #0
 8010990:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	6a1b      	ldr	r3, [r3, #32]
 8010996:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	6a1b      	ldr	r3, [r3, #32]
 80109a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	685b      	ldr	r3, [r3, #4]
 80109a8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	69db      	ldr	r3, [r3, #28]
 80109ae:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80109b0:	68fb      	ldr	r3, [r7, #12]
 80109b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80109b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80109b8:	68fb      	ldr	r3, [r7, #12]
 80109ba:	f023 0303 	bic.w	r3, r3, #3
 80109be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80109c0:	683b      	ldr	r3, [r7, #0]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	68fa      	ldr	r2, [r7, #12]
 80109c6:	4313      	orrs	r3, r2
 80109c8:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80109ca:	697b      	ldr	r3, [r7, #20]
 80109cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80109d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	689b      	ldr	r3, [r3, #8]
 80109d6:	021b      	lsls	r3, r3, #8
 80109d8:	697a      	ldr	r2, [r7, #20]
 80109da:	4313      	orrs	r3, r2
 80109dc:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	4a1b      	ldr	r2, [pc, #108]	; (8010a50 <TIM_OC3_SetConfig+0xd4>)
 80109e2:	4293      	cmp	r3, r2
 80109e4:	d121      	bne.n	8010a2a <TIM_OC3_SetConfig+0xae>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80109e6:	697b      	ldr	r3, [r7, #20]
 80109e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80109ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	68db      	ldr	r3, [r3, #12]
 80109f2:	021b      	lsls	r3, r3, #8
 80109f4:	697a      	ldr	r2, [r7, #20]
 80109f6:	4313      	orrs	r3, r2
 80109f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80109fa:	697b      	ldr	r3, [r7, #20]
 80109fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010a00:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010a02:	693b      	ldr	r3, [r7, #16]
 8010a04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010a08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010a0a:	693b      	ldr	r3, [r7, #16]
 8010a0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010a10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010a12:	683b      	ldr	r3, [r7, #0]
 8010a14:	695b      	ldr	r3, [r3, #20]
 8010a16:	011b      	lsls	r3, r3, #4
 8010a18:	693a      	ldr	r2, [r7, #16]
 8010a1a:	4313      	orrs	r3, r2
 8010a1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010a1e:	683b      	ldr	r3, [r7, #0]
 8010a20:	699b      	ldr	r3, [r3, #24]
 8010a22:	011b      	lsls	r3, r3, #4
 8010a24:	693a      	ldr	r2, [r7, #16]
 8010a26:	4313      	orrs	r3, r2
 8010a28:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	693a      	ldr	r2, [r7, #16]
 8010a2e:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	68fa      	ldr	r2, [r7, #12]
 8010a34:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010a36:	683b      	ldr	r3, [r7, #0]
 8010a38:	685a      	ldr	r2, [r3, #4]
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	697a      	ldr	r2, [r7, #20]
 8010a42:	621a      	str	r2, [r3, #32]
}
 8010a44:	bf00      	nop
 8010a46:	371c      	adds	r7, #28
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4e:	4770      	bx	lr
 8010a50:	40010000 	.word	0x40010000

08010a54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config: The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8010a54:	b480      	push	{r7}
 8010a56:	b087      	sub	sp, #28
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8010a5e:	2300      	movs	r3, #0
 8010a60:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8010a62:	2300      	movs	r3, #0
 8010a64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8010a66:	2300      	movs	r3, #0
 8010a68:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	6a1b      	ldr	r3, [r3, #32]
 8010a6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	6a1b      	ldr	r3, [r3, #32]
 8010a7a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	685b      	ldr	r3, [r3, #4]
 8010a80:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	69db      	ldr	r3, [r3, #28]
 8010a86:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010a88:	693b      	ldr	r3, [r7, #16]
 8010a8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8010a8e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010a90:	693b      	ldr	r3, [r7, #16]
 8010a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010a96:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010a98:	683b      	ldr	r3, [r7, #0]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	021b      	lsls	r3, r3, #8
 8010a9e:	693a      	ldr	r2, [r7, #16]
 8010aa0:	4313      	orrs	r3, r2
 8010aa2:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010aaa:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	689b      	ldr	r3, [r3, #8]
 8010ab0:	031b      	lsls	r3, r3, #12
 8010ab2:	68fa      	ldr	r2, [r7, #12]
 8010ab4:	4313      	orrs	r3, r2
 8010ab6:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8010ab8:	687b      	ldr	r3, [r7, #4]
 8010aba:	4a10      	ldr	r2, [pc, #64]	; (8010afc <TIM_OC4_SetConfig+0xa8>)
 8010abc:	4293      	cmp	r3, r2
 8010abe:	d109      	bne.n	8010ad4 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010ac0:	697b      	ldr	r3, [r7, #20]
 8010ac2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8010ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010ac8:	683b      	ldr	r3, [r7, #0]
 8010aca:	695b      	ldr	r3, [r3, #20]
 8010acc:	019b      	lsls	r3, r3, #6
 8010ace:	697a      	ldr	r2, [r7, #20]
 8010ad0:	4313      	orrs	r3, r2
 8010ad2:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	697a      	ldr	r2, [r7, #20]
 8010ad8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	693a      	ldr	r2, [r7, #16]
 8010ade:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010ae0:	683b      	ldr	r3, [r7, #0]
 8010ae2:	685a      	ldr	r2, [r3, #4]
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	68fa      	ldr	r2, [r7, #12]
 8010aec:	621a      	str	r2, [r3, #32]
}
 8010aee:	bf00      	nop
 8010af0:	371c      	adds	r7, #28
 8010af2:	46bd      	mov	sp, r7
 8010af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af8:	4770      	bx	lr
 8010afa:	bf00      	nop
 8010afc:	40010000 	.word	0x40010000

08010b00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010b00:	b480      	push	{r7}
 8010b02:	b087      	sub	sp, #28
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	60f8      	str	r0, [r7, #12]
 8010b08:	60b9      	str	r1, [r7, #8]
 8010b0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8010b0c:	2300      	movs	r3, #0
 8010b0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010b10:	2300      	movs	r3, #0
 8010b12:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010b14:	68fb      	ldr	r3, [r7, #12]
 8010b16:	6a1b      	ldr	r3, [r3, #32]
 8010b18:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	6a1b      	ldr	r3, [r3, #32]
 8010b1e:	f023 0201 	bic.w	r2, r3, #1
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	699b      	ldr	r3, [r3, #24]
 8010b2a:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010b2c:	697b      	ldr	r3, [r7, #20]
 8010b2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010b32:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	011b      	lsls	r3, r3, #4
 8010b38:	697a      	ldr	r2, [r7, #20]
 8010b3a:	4313      	orrs	r3, r2
 8010b3c:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010b3e:	693b      	ldr	r3, [r7, #16]
 8010b40:	f023 030a 	bic.w	r3, r3, #10
 8010b44:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8010b46:	693a      	ldr	r2, [r7, #16]
 8010b48:	68bb      	ldr	r3, [r7, #8]
 8010b4a:	4313      	orrs	r3, r2
 8010b4c:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	697a      	ldr	r2, [r7, #20]
 8010b52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	693a      	ldr	r2, [r7, #16]
 8010b58:	621a      	str	r2, [r3, #32]
}
 8010b5a:	bf00      	nop
 8010b5c:	371c      	adds	r7, #28
 8010b5e:	46bd      	mov	sp, r7
 8010b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b64:	4770      	bx	lr

08010b66 <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010b66:	b480      	push	{r7}
 8010b68:	b087      	sub	sp, #28
 8010b6a:	af00      	add	r7, sp, #0
 8010b6c:	60f8      	str	r0, [r7, #12]
 8010b6e:	60b9      	str	r1, [r7, #8]
 8010b70:	607a      	str	r2, [r7, #4]
 8010b72:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8010b74:	2300      	movs	r3, #0
 8010b76:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010b78:	2300      	movs	r3, #0
 8010b7a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
 8010b7e:	6a1b      	ldr	r3, [r3, #32]
 8010b80:	f023 0210 	bic.w	r2, r3, #16
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	699b      	ldr	r3, [r3, #24]
 8010b8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010b8e:	68fb      	ldr	r3, [r7, #12]
 8010b90:	6a1b      	ldr	r3, [r3, #32]
 8010b92:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8010b94:	697b      	ldr	r3, [r7, #20]
 8010b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010b9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	021b      	lsls	r3, r3, #8
 8010ba0:	697a      	ldr	r2, [r7, #20]
 8010ba2:	4313      	orrs	r3, r2
 8010ba4:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010ba6:	697b      	ldr	r3, [r7, #20]
 8010ba8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010bac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8010bae:	683b      	ldr	r3, [r7, #0]
 8010bb0:	031b      	lsls	r3, r3, #12
 8010bb2:	b29b      	uxth	r3, r3
 8010bb4:	697a      	ldr	r2, [r7, #20]
 8010bb6:	4313      	orrs	r3, r2
 8010bb8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010bba:	693b      	ldr	r3, [r7, #16]
 8010bbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010bc0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8010bc2:	68bb      	ldr	r3, [r7, #8]
 8010bc4:	011b      	lsls	r3, r3, #4
 8010bc6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8010bca:	693a      	ldr	r2, [r7, #16]
 8010bcc:	4313      	orrs	r3, r2
 8010bce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010bd0:	68fb      	ldr	r3, [r7, #12]
 8010bd2:	697a      	ldr	r2, [r7, #20]
 8010bd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	693a      	ldr	r2, [r7, #16]
 8010bda:	621a      	str	r2, [r3, #32]
}
 8010bdc:	bf00      	nop
 8010bde:	371c      	adds	r7, #28
 8010be0:	46bd      	mov	sp, r7
 8010be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010be6:	4770      	bx	lr

08010be8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010be8:	b480      	push	{r7}
 8010bea:	b087      	sub	sp, #28
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	60f8      	str	r0, [r7, #12]
 8010bf0:	60b9      	str	r1, [r7, #8]
 8010bf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010bf8:	2300      	movs	r3, #0
 8010bfa:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	6a1b      	ldr	r3, [r3, #32]
 8010c00:	f023 0210 	bic.w	r2, r3, #16
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	699b      	ldr	r3, [r3, #24]
 8010c0c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	6a1b      	ldr	r3, [r3, #32]
 8010c12:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010c14:	697b      	ldr	r3, [r7, #20]
 8010c16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010c1a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	031b      	lsls	r3, r3, #12
 8010c20:	697a      	ldr	r2, [r7, #20]
 8010c22:	4313      	orrs	r3, r2
 8010c24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010c26:	693b      	ldr	r3, [r7, #16]
 8010c28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8010c2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010c2e:	68bb      	ldr	r3, [r7, #8]
 8010c30:	011b      	lsls	r3, r3, #4
 8010c32:	693a      	ldr	r2, [r7, #16]
 8010c34:	4313      	orrs	r3, r2
 8010c36:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	697a      	ldr	r2, [r7, #20]
 8010c3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	693a      	ldr	r2, [r7, #16]
 8010c42:	621a      	str	r2, [r3, #32]
}
 8010c44:	bf00      	nop
 8010c46:	371c      	adds	r7, #28
 8010c48:	46bd      	mov	sp, r7
 8010c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c4e:	4770      	bx	lr

08010c50 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010c50:	b480      	push	{r7}
 8010c52:	b087      	sub	sp, #28
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	60f8      	str	r0, [r7, #12]
 8010c58:	60b9      	str	r1, [r7, #8]
 8010c5a:	607a      	str	r2, [r7, #4]
 8010c5c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8010c5e:	2300      	movs	r3, #0
 8010c60:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010c62:	2300      	movs	r3, #0
 8010c64:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	6a1b      	ldr	r3, [r3, #32]
 8010c6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	69db      	ldr	r3, [r3, #28]
 8010c76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	6a1b      	ldr	r3, [r3, #32]
 8010c7c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8010c7e:	697b      	ldr	r3, [r7, #20]
 8010c80:	f023 0303 	bic.w	r3, r3, #3
 8010c84:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8010c86:	697a      	ldr	r2, [r7, #20]
 8010c88:	687b      	ldr	r3, [r7, #4]
 8010c8a:	4313      	orrs	r3, r2
 8010c8c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8010c8e:	697b      	ldr	r3, [r7, #20]
 8010c90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8010c94:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8010c96:	683b      	ldr	r3, [r7, #0]
 8010c98:	011b      	lsls	r3, r3, #4
 8010c9a:	b2db      	uxtb	r3, r3
 8010c9c:	697a      	ldr	r2, [r7, #20]
 8010c9e:	4313      	orrs	r3, r2
 8010ca0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8010ca2:	693b      	ldr	r3, [r7, #16]
 8010ca4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8010ca8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8010caa:	68bb      	ldr	r3, [r7, #8]
 8010cac:	021b      	lsls	r3, r3, #8
 8010cae:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8010cb2:	693a      	ldr	r2, [r7, #16]
 8010cb4:	4313      	orrs	r3, r2
 8010cb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	697a      	ldr	r2, [r7, #20]
 8010cbc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	693a      	ldr	r2, [r7, #16]
 8010cc2:	621a      	str	r2, [r3, #32]
}
 8010cc4:	bf00      	nop
 8010cc6:	371c      	adds	r7, #28
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cce:	4770      	bx	lr

08010cd0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8010cd0:	b480      	push	{r7}
 8010cd2:	b087      	sub	sp, #28
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	60f8      	str	r0, [r7, #12]
 8010cd8:	60b9      	str	r1, [r7, #8]
 8010cda:	607a      	str	r2, [r7, #4]
 8010cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8010cde:	2300      	movs	r3, #0
 8010ce0:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	6a1b      	ldr	r3, [r3, #32]
 8010cea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	69db      	ldr	r3, [r3, #28]
 8010cf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8010cf8:	68fb      	ldr	r3, [r7, #12]
 8010cfa:	6a1b      	ldr	r3, [r3, #32]
 8010cfc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8010cfe:	697b      	ldr	r3, [r7, #20]
 8010d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010d04:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8010d06:	687b      	ldr	r3, [r7, #4]
 8010d08:	021b      	lsls	r3, r3, #8
 8010d0a:	697a      	ldr	r2, [r7, #20]
 8010d0c:	4313      	orrs	r3, r2
 8010d0e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8010d10:	697b      	ldr	r3, [r7, #20]
 8010d12:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8010d16:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8010d18:	683b      	ldr	r3, [r7, #0]
 8010d1a:	031b      	lsls	r3, r3, #12
 8010d1c:	b29b      	uxth	r3, r3
 8010d1e:	697a      	ldr	r2, [r7, #20]
 8010d20:	4313      	orrs	r3, r2
 8010d22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8010d24:	693b      	ldr	r3, [r7, #16]
 8010d26:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8010d2a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8010d2c:	68bb      	ldr	r3, [r7, #8]
 8010d2e:	031b      	lsls	r3, r3, #12
 8010d30:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8010d34:	693a      	ldr	r2, [r7, #16]
 8010d36:	4313      	orrs	r3, r2
 8010d38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	697a      	ldr	r2, [r7, #20]
 8010d3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	693a      	ldr	r2, [r7, #16]
 8010d44:	621a      	str	r2, [r3, #32]
}
 8010d46:	bf00      	nop
 8010d48:	371c      	adds	r7, #28
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d50:	4770      	bx	lr

08010d52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8010d52:	b480      	push	{r7}
 8010d54:	b085      	sub	sp, #20
 8010d56:	af00      	add	r7, sp, #0
 8010d58:	6078      	str	r0, [r7, #4]
 8010d5a:	460b      	mov	r3, r1
 8010d5c:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8010d5e:	2300      	movs	r3, #0
 8010d60:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	689b      	ldr	r3, [r3, #8]
 8010d66:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010d6e:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8010d70:	887b      	ldrh	r3, [r7, #2]
 8010d72:	f043 0307 	orr.w	r3, r3, #7
 8010d76:	b29b      	uxth	r3, r3
 8010d78:	461a      	mov	r2, r3
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	4313      	orrs	r3, r2
 8010d7e:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	68fa      	ldr	r2, [r7, #12]
 8010d84:	609a      	str	r2, [r3, #8]
}
 8010d86:	bf00      	nop
 8010d88:	3714      	adds	r7, #20
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d90:	4770      	bx	lr

08010d92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010d92:	b480      	push	{r7}
 8010d94:	b087      	sub	sp, #28
 8010d96:	af00      	add	r7, sp, #0
 8010d98:	60f8      	str	r0, [r7, #12]
 8010d9a:	60b9      	str	r1, [r7, #8]
 8010d9c:	607a      	str	r2, [r7, #4]
 8010d9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8010da0:	2300      	movs	r3, #0
 8010da2:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	689b      	ldr	r3, [r3, #8]
 8010da8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010daa:	697b      	ldr	r3, [r7, #20]
 8010dac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8010db0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8010db2:	683b      	ldr	r3, [r7, #0]
 8010db4:	021a      	lsls	r2, r3, #8
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	431a      	orrs	r2, r3
 8010dba:	68bb      	ldr	r3, [r7, #8]
 8010dbc:	4313      	orrs	r3, r2
 8010dbe:	697a      	ldr	r2, [r7, #20]
 8010dc0:	4313      	orrs	r3, r2
 8010dc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	697a      	ldr	r2, [r7, #20]
 8010dc8:	609a      	str	r2, [r3, #8]
} 
 8010dca:	bf00      	nop
 8010dcc:	371c      	adds	r7, #28
 8010dce:	46bd      	mov	sp, r7
 8010dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd4:	4770      	bx	lr

08010dd6 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8010dd6:	b480      	push	{r7}
 8010dd8:	b083      	sub	sp, #12
 8010dda:	af00      	add	r7, sp, #0
 8010ddc:	6078      	str	r0, [r7, #4]
 8010dde:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010de6:	2b01      	cmp	r3, #1
 8010de8:	d101      	bne.n	8010dee <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010dea:	2302      	movs	r3, #2
 8010dec:	e032      	b.n	8010e54 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	2201      	movs	r2, #1
 8010df2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	2202      	movs	r2, #2
 8010dfa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	681b      	ldr	r3, [r3, #0]
 8010e02:	685a      	ldr	r2, [r3, #4]
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8010e0c:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	6859      	ldr	r1, [r3, #4]
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	681a      	ldr	r2, [r3, #0]
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	681b      	ldr	r3, [r3, #0]
 8010e1c:	430a      	orrs	r2, r1
 8010e1e:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	689a      	ldr	r2, [r3, #8]
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010e2e:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	6899      	ldr	r1, [r3, #8]
 8010e36:	683b      	ldr	r3, [r7, #0]
 8010e38:	685a      	ldr	r2, [r3, #4]
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	681b      	ldr	r3, [r3, #0]
 8010e3e:	430a      	orrs	r2, r1
 8010e40:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	2201      	movs	r2, #1
 8010e46:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8010e52:	2300      	movs	r3, #0
} 
 8010e54:	4618      	mov	r0, r3
 8010e56:	370c      	adds	r7, #12
 8010e58:	46bd      	mov	sp, r7
 8010e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e5e:	4770      	bx	lr

08010e60 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8010e60:	b480      	push	{r7}
 8010e62:	b083      	sub	sp, #12
 8010e64:	af00      	add	r7, sp, #0
 8010e66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8010e68:	bf00      	nop
 8010e6a:	370c      	adds	r7, #12
 8010e6c:	46bd      	mov	sp, r7
 8010e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e72:	4770      	bx	lr

08010e74 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010e74:	b480      	push	{r7}
 8010e76:	b083      	sub	sp, #12
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010e7c:	bf00      	nop
 8010e7e:	370c      	adds	r7, #12
 8010e80:	46bd      	mov	sp, r7
 8010e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e86:	4770      	bx	lr

08010e88 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010e88:	b580      	push	{r7, lr}
 8010e8a:	b082      	sub	sp, #8
 8010e8c:	af00      	add	r7, sp, #0
 8010e8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d101      	bne.n	8010e9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010e96:	2301      	movs	r3, #1
 8010e98:	e03f      	b.n	8010f1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010ea0:	b2db      	uxtb	r3, r3
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d106      	bne.n	8010eb4 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8010eae:	6878      	ldr	r0, [r7, #4]
 8010eb0:	f7f3 faa8 	bl	8004404 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	2224      	movs	r2, #36	; 0x24
 8010eb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010ebc:	687b      	ldr	r3, [r7, #4]
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	68da      	ldr	r2, [r3, #12]
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010eca:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010ecc:	6878      	ldr	r0, [r7, #4]
 8010ece:	f000 fb3d 	bl	801154c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	691a      	ldr	r2, [r3, #16]
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010ee0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	695a      	ldr	r2, [r3, #20]
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010ef0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	68da      	ldr	r2, [r3, #12]
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	681b      	ldr	r3, [r3, #0]
 8010efc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010f00:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f02:	687b      	ldr	r3, [r7, #4]
 8010f04:	2200      	movs	r2, #0
 8010f06:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	2220      	movs	r2, #32
 8010f0c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2220      	movs	r2, #32
 8010f14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8010f18:	2300      	movs	r3, #0
}
 8010f1a:	4618      	mov	r0, r3
 8010f1c:	3708      	adds	r7, #8
 8010f1e:	46bd      	mov	sp, r7
 8010f20:	bd80      	pop	{r7, pc}

08010f22 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010f22:	b580      	push	{r7, lr}
 8010f24:	b088      	sub	sp, #32
 8010f26:	af02      	add	r7, sp, #8
 8010f28:	60f8      	str	r0, [r7, #12]
 8010f2a:	60b9      	str	r1, [r7, #8]
 8010f2c:	603b      	str	r3, [r7, #0]
 8010f2e:	4613      	mov	r3, r2
 8010f30:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8010f32:	2300      	movs	r3, #0
 8010f34:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8010f3c:	b2db      	uxtb	r3, r3
 8010f3e:	2b20      	cmp	r3, #32
 8010f40:	f040 8083 	bne.w	801104a <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8010f44:	68bb      	ldr	r3, [r7, #8]
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d002      	beq.n	8010f50 <HAL_UART_Transmit+0x2e>
 8010f4a:	88fb      	ldrh	r3, [r7, #6]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d101      	bne.n	8010f54 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8010f50:	2301      	movs	r3, #1
 8010f52:	e07b      	b.n	801104c <HAL_UART_Transmit+0x12a>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8010f5a:	2b01      	cmp	r3, #1
 8010f5c:	d101      	bne.n	8010f62 <HAL_UART_Transmit+0x40>
 8010f5e:	2302      	movs	r3, #2
 8010f60:	e074      	b.n	801104c <HAL_UART_Transmit+0x12a>
 8010f62:	68fb      	ldr	r3, [r7, #12]
 8010f64:	2201      	movs	r2, #1
 8010f66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	2200      	movs	r2, #0
 8010f6e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	2221      	movs	r2, #33	; 0x21
 8010f74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8010f78:	f7fc fc3e 	bl	800d7f8 <HAL_GetTick>
 8010f7c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	88fa      	ldrh	r2, [r7, #6]
 8010f82:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	88fa      	ldrh	r2, [r7, #6]
 8010f88:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8010f8a:	e042      	b.n	8011012 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010f90:	b29b      	uxth	r3, r3
 8010f92:	3b01      	subs	r3, #1
 8010f94:	b29a      	uxth	r2, r3
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	689b      	ldr	r3, [r3, #8]
 8010f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010fa2:	d122      	bne.n	8010fea <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010fa4:	683b      	ldr	r3, [r7, #0]
 8010fa6:	9300      	str	r3, [sp, #0]
 8010fa8:	697b      	ldr	r3, [r7, #20]
 8010faa:	2200      	movs	r2, #0
 8010fac:	2180      	movs	r1, #128	; 0x80
 8010fae:	68f8      	ldr	r0, [r7, #12]
 8010fb0:	f000 f968 	bl	8011284 <UART_WaitOnFlagUntilTimeout>
 8010fb4:	4603      	mov	r3, r0
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d001      	beq.n	8010fbe <HAL_UART_Transmit+0x9c>
        { 
          return HAL_TIMEOUT;
 8010fba:	2303      	movs	r3, #3
 8010fbc:	e046      	b.n	801104c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 8010fbe:	68bb      	ldr	r3, [r7, #8]
 8010fc0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 8010fc2:	693b      	ldr	r3, [r7, #16]
 8010fc4:	881b      	ldrh	r3, [r3, #0]
 8010fc6:	461a      	mov	r2, r3
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010fd0:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8010fd2:	68fb      	ldr	r3, [r7, #12]
 8010fd4:	691b      	ldr	r3, [r3, #16]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d103      	bne.n	8010fe2 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 8010fda:	68bb      	ldr	r3, [r7, #8]
 8010fdc:	3302      	adds	r3, #2
 8010fde:	60bb      	str	r3, [r7, #8]
 8010fe0:	e017      	b.n	8011012 <HAL_UART_Transmit+0xf0>
        }
        else
        { 
          pData +=1U;
 8010fe2:	68bb      	ldr	r3, [r7, #8]
 8010fe4:	3301      	adds	r3, #1
 8010fe6:	60bb      	str	r3, [r7, #8]
 8010fe8:	e013      	b.n	8011012 <HAL_UART_Transmit+0xf0>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	9300      	str	r3, [sp, #0]
 8010fee:	697b      	ldr	r3, [r7, #20]
 8010ff0:	2200      	movs	r2, #0
 8010ff2:	2180      	movs	r1, #128	; 0x80
 8010ff4:	68f8      	ldr	r0, [r7, #12]
 8010ff6:	f000 f945 	bl	8011284 <UART_WaitOnFlagUntilTimeout>
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d001      	beq.n	8011004 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8011000:	2303      	movs	r3, #3
 8011002:	e023      	b.n	801104c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 8011004:	68bb      	ldr	r3, [r7, #8]
 8011006:	1c5a      	adds	r2, r3, #1
 8011008:	60ba      	str	r2, [r7, #8]
 801100a:	781a      	ldrb	r2, [r3, #0]
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	681b      	ldr	r3, [r3, #0]
 8011010:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8011012:	68fb      	ldr	r3, [r7, #12]
 8011014:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011016:	b29b      	uxth	r3, r3
 8011018:	2b00      	cmp	r3, #0
 801101a:	d1b7      	bne.n	8010f8c <HAL_UART_Transmit+0x6a>
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 801101c:	683b      	ldr	r3, [r7, #0]
 801101e:	9300      	str	r3, [sp, #0]
 8011020:	697b      	ldr	r3, [r7, #20]
 8011022:	2200      	movs	r2, #0
 8011024:	2140      	movs	r1, #64	; 0x40
 8011026:	68f8      	ldr	r0, [r7, #12]
 8011028:	f000 f92c 	bl	8011284 <UART_WaitOnFlagUntilTimeout>
 801102c:	4603      	mov	r3, r0
 801102e:	2b00      	cmp	r3, #0
 8011030:	d001      	beq.n	8011036 <HAL_UART_Transmit+0x114>
    { 
      return HAL_TIMEOUT;
 8011032:	2303      	movs	r3, #3
 8011034:	e00a      	b.n	801104c <HAL_UART_Transmit+0x12a>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	2220      	movs	r2, #32
 801103a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 801103e:	68fb      	ldr	r3, [r7, #12]
 8011040:	2200      	movs	r2, #0
 8011042:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8011046:	2300      	movs	r3, #0
 8011048:	e000      	b.n	801104c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 801104a:	2302      	movs	r3, #2
  }
}
 801104c:	4618      	mov	r0, r3
 801104e:	3718      	adds	r7, #24
 8011050:	46bd      	mov	sp, r7
 8011052:	bd80      	pop	{r7, pc}

08011054 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011054:	b580      	push	{r7, lr}
 8011056:	b088      	sub	sp, #32
 8011058:	af00      	add	r7, sp, #0
 801105a:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	681b      	ldr	r3, [r3, #0]
 8011062:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	68db      	ldr	r3, [r3, #12]
 801106a:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801106c:	687b      	ldr	r3, [r7, #4]
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	695b      	ldr	r3, [r3, #20]
 8011072:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8011074:	2300      	movs	r3, #0
 8011076:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8011078:	2300      	movs	r3, #0
 801107a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 801107c:	69fb      	ldr	r3, [r7, #28]
 801107e:	f003 030f 	and.w	r3, r3, #15
 8011082:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8011084:	693b      	ldr	r3, [r7, #16]
 8011086:	2b00      	cmp	r3, #0
 8011088:	d10d      	bne.n	80110a6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801108a:	69fb      	ldr	r3, [r7, #28]
 801108c:	f003 0320 	and.w	r3, r3, #32
 8011090:	2b00      	cmp	r3, #0
 8011092:	d008      	beq.n	80110a6 <HAL_UART_IRQHandler+0x52>
 8011094:	69bb      	ldr	r3, [r7, #24]
 8011096:	f003 0320 	and.w	r3, r3, #32
 801109a:	2b00      	cmp	r3, #0
 801109c:	d003      	beq.n	80110a6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 801109e:	6878      	ldr	r0, [r7, #4]
 80110a0:	f000 f9da 	bl	8011458 <UART_Receive_IT>
      return;
 80110a4:	e0cb      	b.n	801123e <HAL_UART_IRQHandler+0x1ea>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80110a6:	693b      	ldr	r3, [r7, #16]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	f000 80ab 	beq.w	8011204 <HAL_UART_IRQHandler+0x1b0>
 80110ae:	697b      	ldr	r3, [r7, #20]
 80110b0:	f003 0301 	and.w	r3, r3, #1
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	d105      	bne.n	80110c4 <HAL_UART_IRQHandler+0x70>
 80110b8:	69bb      	ldr	r3, [r7, #24]
 80110ba:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80110be:	2b00      	cmp	r3, #0
 80110c0:	f000 80a0 	beq.w	8011204 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80110c4:	69fb      	ldr	r3, [r7, #28]
 80110c6:	f003 0301 	and.w	r3, r3, #1
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d00a      	beq.n	80110e4 <HAL_UART_IRQHandler+0x90>
 80110ce:	69bb      	ldr	r3, [r7, #24]
 80110d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d005      	beq.n	80110e4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110dc:	f043 0201 	orr.w	r2, r3, #1
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80110e4:	69fb      	ldr	r3, [r7, #28]
 80110e6:	f003 0304 	and.w	r3, r3, #4
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d00a      	beq.n	8011104 <HAL_UART_IRQHandler+0xb0>
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	f003 0301 	and.w	r3, r3, #1
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d005      	beq.n	8011104 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110fc:	f043 0202 	orr.w	r2, r3, #2
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8011104:	69fb      	ldr	r3, [r7, #28]
 8011106:	f003 0302 	and.w	r3, r3, #2
 801110a:	2b00      	cmp	r3, #0
 801110c:	d00a      	beq.n	8011124 <HAL_UART_IRQHandler+0xd0>
 801110e:	697b      	ldr	r3, [r7, #20]
 8011110:	f003 0301 	and.w	r3, r3, #1
 8011114:	2b00      	cmp	r3, #0
 8011116:	d005      	beq.n	8011124 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801111c:	f043 0204 	orr.w	r2, r3, #4
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8011124:	69fb      	ldr	r3, [r7, #28]
 8011126:	f003 0308 	and.w	r3, r3, #8
 801112a:	2b00      	cmp	r3, #0
 801112c:	d00a      	beq.n	8011144 <HAL_UART_IRQHandler+0xf0>
 801112e:	697b      	ldr	r3, [r7, #20]
 8011130:	f003 0301 	and.w	r3, r3, #1
 8011134:	2b00      	cmp	r3, #0
 8011136:	d005      	beq.n	8011144 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011138:	687b      	ldr	r3, [r7, #4]
 801113a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801113c:	f043 0208 	orr.w	r2, r3, #8
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011148:	2b00      	cmp	r3, #0
 801114a:	d077      	beq.n	801123c <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 801114c:	69fb      	ldr	r3, [r7, #28]
 801114e:	f003 0320 	and.w	r3, r3, #32
 8011152:	2b00      	cmp	r3, #0
 8011154:	d007      	beq.n	8011166 <HAL_UART_IRQHandler+0x112>
 8011156:	69bb      	ldr	r3, [r7, #24]
 8011158:	f003 0320 	and.w	r3, r3, #32
 801115c:	2b00      	cmp	r3, #0
 801115e:	d002      	beq.n	8011166 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8011160:	6878      	ldr	r0, [r7, #4]
 8011162:	f000 f979 	bl	8011458 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	681b      	ldr	r3, [r3, #0]
 801116a:	695b      	ldr	r3, [r3, #20]
 801116c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011170:	2b00      	cmp	r3, #0
 8011172:	bf14      	ite	ne
 8011174:	2301      	movne	r3, #1
 8011176:	2300      	moveq	r3, #0
 8011178:	b2db      	uxtb	r3, r3
 801117a:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011180:	f003 0308 	and.w	r3, r3, #8
 8011184:	2b00      	cmp	r3, #0
 8011186:	d102      	bne.n	801118e <HAL_UART_IRQHandler+0x13a>
 8011188:	68fb      	ldr	r3, [r7, #12]
 801118a:	2b00      	cmp	r3, #0
 801118c:	d031      	beq.n	80111f2 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801118e:	6878      	ldr	r0, [r7, #4]
 8011190:	f000 f8c2 	bl	8011318 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	681b      	ldr	r3, [r3, #0]
 8011198:	695b      	ldr	r3, [r3, #20]
 801119a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d023      	beq.n	80111ea <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	695a      	ldr	r2, [r3, #20]
 80111a8:	687b      	ldr	r3, [r7, #4]
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80111b0:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d013      	beq.n	80111e2 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80111ba:	687b      	ldr	r3, [r7, #4]
 80111bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111be:	4a21      	ldr	r2, [pc, #132]	; (8011244 <HAL_UART_IRQHandler+0x1f0>)
 80111c0:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80111c2:	687b      	ldr	r3, [r7, #4]
 80111c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111c6:	4618      	mov	r0, r3
 80111c8:	f7fc fed0 	bl	800df6c <HAL_DMA_Abort_IT>
 80111cc:	4603      	mov	r3, r0
 80111ce:	2b00      	cmp	r3, #0
 80111d0:	d016      	beq.n	8011200 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80111d8:	687a      	ldr	r2, [r7, #4]
 80111da:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80111dc:	4610      	mov	r0, r2
 80111de:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80111e0:	e00e      	b.n	8011200 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80111e2:	6878      	ldr	r0, [r7, #4]
 80111e4:	f000 f844 	bl	8011270 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80111e8:	e00a      	b.n	8011200 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80111ea:	6878      	ldr	r0, [r7, #4]
 80111ec:	f000 f840 	bl	8011270 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80111f0:	e006      	b.n	8011200 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80111f2:	6878      	ldr	r0, [r7, #4]
 80111f4:	f000 f83c 	bl	8011270 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	2200      	movs	r2, #0
 80111fc:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80111fe:	e01d      	b.n	801123c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011200:	bf00      	nop
    return;
 8011202:	e01b      	b.n	801123c <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8011204:	69fb      	ldr	r3, [r7, #28]
 8011206:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801120a:	2b00      	cmp	r3, #0
 801120c:	d008      	beq.n	8011220 <HAL_UART_IRQHandler+0x1cc>
 801120e:	69bb      	ldr	r3, [r7, #24]
 8011210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011214:	2b00      	cmp	r3, #0
 8011216:	d003      	beq.n	8011220 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8011218:	6878      	ldr	r0, [r7, #4]
 801121a:	f000 f8af 	bl	801137c <UART_Transmit_IT>
    return;
 801121e:	e00e      	b.n	801123e <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8011220:	69fb      	ldr	r3, [r7, #28]
 8011222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011226:	2b00      	cmp	r3, #0
 8011228:	d009      	beq.n	801123e <HAL_UART_IRQHandler+0x1ea>
 801122a:	69bb      	ldr	r3, [r7, #24]
 801122c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011230:	2b00      	cmp	r3, #0
 8011232:	d004      	beq.n	801123e <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8011234:	6878      	ldr	r0, [r7, #4]
 8011236:	f000 f8f7 	bl	8011428 <UART_EndTransmit_IT>
    return;
 801123a:	e000      	b.n	801123e <HAL_UART_IRQHandler+0x1ea>
    return;
 801123c:	bf00      	nop
  }
}
 801123e:	3720      	adds	r7, #32
 8011240:	46bd      	mov	sp, r7
 8011242:	bd80      	pop	{r7, pc}
 8011244:	08011355 	.word	0x08011355

08011248 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8011248:	b480      	push	{r7}
 801124a:	b083      	sub	sp, #12
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8011250:	bf00      	nop
 8011252:	370c      	adds	r7, #12
 8011254:	46bd      	mov	sp, r7
 8011256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801125a:	4770      	bx	lr

0801125c <HAL_UART_RxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801125c:	b480      	push	{r7}
 801125e:	b083      	sub	sp, #12
 8011260:	af00      	add	r7, sp, #0
 8011262:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8011264:	bf00      	nop
 8011266:	370c      	adds	r7, #12
 8011268:	46bd      	mov	sp, r7
 801126a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801126e:	4770      	bx	lr

08011270 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8011270:	b480      	push	{r7}
 8011272:	b083      	sub	sp, #12
 8011274:	af00      	add	r7, sp, #0
 8011276:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8011278:	bf00      	nop
 801127a:	370c      	adds	r7, #12
 801127c:	46bd      	mov	sp, r7
 801127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011282:	4770      	bx	lr

08011284 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8011284:	b580      	push	{r7, lr}
 8011286:	b084      	sub	sp, #16
 8011288:	af00      	add	r7, sp, #0
 801128a:	60f8      	str	r0, [r7, #12]
 801128c:	60b9      	str	r1, [r7, #8]
 801128e:	603b      	str	r3, [r7, #0]
 8011290:	4613      	mov	r3, r2
 8011292:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8011294:	e02c      	b.n	80112f0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8011296:	69bb      	ldr	r3, [r7, #24]
 8011298:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801129c:	d028      	beq.n	80112f0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 801129e:	69bb      	ldr	r3, [r7, #24]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d007      	beq.n	80112b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80112a4:	f7fc faa8 	bl	800d7f8 <HAL_GetTick>
 80112a8:	4602      	mov	r2, r0
 80112aa:	683b      	ldr	r3, [r7, #0]
 80112ac:	1ad3      	subs	r3, r2, r3
 80112ae:	69ba      	ldr	r2, [r7, #24]
 80112b0:	429a      	cmp	r2, r3
 80112b2:	d21d      	bcs.n	80112f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	681b      	ldr	r3, [r3, #0]
 80112b8:	68da      	ldr	r2, [r3, #12]
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	681b      	ldr	r3, [r3, #0]
 80112be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80112c2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	681b      	ldr	r3, [r3, #0]
 80112c8:	695a      	ldr	r2, [r3, #20]
 80112ca:	68fb      	ldr	r3, [r7, #12]
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	f022 0201 	bic.w	r2, r2, #1
 80112d2:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	2220      	movs	r2, #32
 80112d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	2220      	movs	r2, #32
 80112e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	2200      	movs	r2, #0
 80112e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 80112ec:	2303      	movs	r3, #3
 80112ee:	e00f      	b.n	8011310 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	681b      	ldr	r3, [r3, #0]
 80112f4:	681a      	ldr	r2, [r3, #0]
 80112f6:	68bb      	ldr	r3, [r7, #8]
 80112f8:	4013      	ands	r3, r2
 80112fa:	68ba      	ldr	r2, [r7, #8]
 80112fc:	429a      	cmp	r2, r3
 80112fe:	bf0c      	ite	eq
 8011300:	2301      	moveq	r3, #1
 8011302:	2300      	movne	r3, #0
 8011304:	b2db      	uxtb	r3, r3
 8011306:	461a      	mov	r2, r3
 8011308:	79fb      	ldrb	r3, [r7, #7]
 801130a:	429a      	cmp	r2, r3
 801130c:	d0c3      	beq.n	8011296 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 801130e:	2300      	movs	r3, #0
}
 8011310:	4618      	mov	r0, r3
 8011312:	3710      	adds	r7, #16
 8011314:	46bd      	mov	sp, r7
 8011316:	bd80      	pop	{r7, pc}

08011318 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011318:	b480      	push	{r7}
 801131a:	b083      	sub	sp, #12
 801131c:	af00      	add	r7, sp, #0
 801131e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	681b      	ldr	r3, [r3, #0]
 8011324:	68da      	ldr	r2, [r3, #12]
 8011326:	687b      	ldr	r3, [r7, #4]
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801132e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	695a      	ldr	r2, [r3, #20]
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	f022 0201 	bic.w	r2, r2, #1
 801133e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	2220      	movs	r2, #32
 8011344:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8011348:	bf00      	nop
 801134a:	370c      	adds	r7, #12
 801134c:	46bd      	mov	sp, r7
 801134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011352:	4770      	bx	lr

08011354 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b084      	sub	sp, #16
 8011358:	af00      	add	r7, sp, #0
 801135a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011360:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	2200      	movs	r2, #0
 8011366:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	2200      	movs	r2, #0
 801136c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 801136e:	68f8      	ldr	r0, [r7, #12]
 8011370:	f7ff ff7e 	bl	8011270 <HAL_UART_ErrorCallback>
}
 8011374:	bf00      	nop
 8011376:	3710      	adds	r7, #16
 8011378:	46bd      	mov	sp, r7
 801137a:	bd80      	pop	{r7, pc}

0801137c <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 801137c:	b480      	push	{r7}
 801137e:	b085      	sub	sp, #20
 8011380:	af00      	add	r7, sp, #0
 8011382:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 801138a:	b2db      	uxtb	r3, r3
 801138c:	2b21      	cmp	r3, #33	; 0x21
 801138e:	d144      	bne.n	801141a <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	689b      	ldr	r3, [r3, #8]
 8011394:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011398:	d11a      	bne.n	80113d0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	6a1b      	ldr	r3, [r3, #32]
 801139e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	881b      	ldrh	r3, [r3, #0]
 80113a4:	461a      	mov	r2, r3
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80113ae:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	691b      	ldr	r3, [r3, #16]
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	d105      	bne.n	80113c4 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	6a1b      	ldr	r3, [r3, #32]
 80113bc:	1c9a      	adds	r2, r3, #2
 80113be:	687b      	ldr	r3, [r7, #4]
 80113c0:	621a      	str	r2, [r3, #32]
 80113c2:	e00e      	b.n	80113e2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	6a1b      	ldr	r3, [r3, #32]
 80113c8:	1c5a      	adds	r2, r3, #1
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	621a      	str	r2, [r3, #32]
 80113ce:	e008      	b.n	80113e2 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	6a1b      	ldr	r3, [r3, #32]
 80113d4:	1c59      	adds	r1, r3, #1
 80113d6:	687a      	ldr	r2, [r7, #4]
 80113d8:	6211      	str	r1, [r2, #32]
 80113da:	781a      	ldrb	r2, [r3, #0]
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80113e6:	b29b      	uxth	r3, r3
 80113e8:	3b01      	subs	r3, #1
 80113ea:	b29b      	uxth	r3, r3
 80113ec:	687a      	ldr	r2, [r7, #4]
 80113ee:	4619      	mov	r1, r3
 80113f0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	d10f      	bne.n	8011416 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	68da      	ldr	r2, [r3, #12]
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011404:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	68da      	ldr	r2, [r3, #12]
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	681b      	ldr	r3, [r3, #0]
 8011410:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011414:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8011416:	2300      	movs	r3, #0
 8011418:	e000      	b.n	801141c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801141a:	2302      	movs	r3, #2
  }
}
 801141c:	4618      	mov	r0, r3
 801141e:	3714      	adds	r7, #20
 8011420:	46bd      	mov	sp, r7
 8011422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011426:	4770      	bx	lr

08011428 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011428:	b580      	push	{r7, lr}
 801142a:	b082      	sub	sp, #8
 801142c:	af00      	add	r7, sp, #0
 801142e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	681b      	ldr	r3, [r3, #0]
 8011434:	68da      	ldr	r2, [r3, #12]
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801143e:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	2220      	movs	r2, #32
 8011444:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8011448:	6878      	ldr	r0, [r7, #4]
 801144a:	f7ff fefd 	bl	8011248 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 801144e:	2300      	movs	r3, #0
}
 8011450:	4618      	mov	r0, r3
 8011452:	3708      	adds	r7, #8
 8011454:	46bd      	mov	sp, r7
 8011456:	bd80      	pop	{r7, pc}

08011458 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8011458:	b580      	push	{r7, lr}
 801145a:	b084      	sub	sp, #16
 801145c:	af00      	add	r7, sp, #0
 801145e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8011466:	b2db      	uxtb	r3, r3
 8011468:	2b22      	cmp	r3, #34	; 0x22
 801146a:	d169      	bne.n	8011540 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	689b      	ldr	r3, [r3, #8]
 8011470:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011474:	d123      	bne.n	80114be <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801147a:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	691b      	ldr	r3, [r3, #16]
 8011480:	2b00      	cmp	r3, #0
 8011482:	d10e      	bne.n	80114a2 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	681b      	ldr	r3, [r3, #0]
 8011488:	685b      	ldr	r3, [r3, #4]
 801148a:	b29b      	uxth	r3, r3
 801148c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011490:	b29a      	uxth	r2, r3
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801149a:	1c9a      	adds	r2, r3, #2
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	629a      	str	r2, [r3, #40]	; 0x28
 80114a0:	e029      	b.n	80114f6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	685b      	ldr	r3, [r3, #4]
 80114a8:	b29b      	uxth	r3, r3
 80114aa:	b2db      	uxtb	r3, r3
 80114ac:	b29a      	uxth	r2, r3
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114b6:	1c5a      	adds	r2, r3, #1
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	629a      	str	r2, [r3, #40]	; 0x28
 80114bc:	e01b      	b.n	80114f6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80114be:	687b      	ldr	r3, [r7, #4]
 80114c0:	691b      	ldr	r3, [r3, #16]
 80114c2:	2b00      	cmp	r3, #0
 80114c4:	d10a      	bne.n	80114dc <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	681b      	ldr	r3, [r3, #0]
 80114ca:	6858      	ldr	r0, [r3, #4]
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114d0:	1c59      	adds	r1, r3, #1
 80114d2:	687a      	ldr	r2, [r7, #4]
 80114d4:	6291      	str	r1, [r2, #40]	; 0x28
 80114d6:	b2c2      	uxtb	r2, r0
 80114d8:	701a      	strb	r2, [r3, #0]
 80114da:	e00c      	b.n	80114f6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	685b      	ldr	r3, [r3, #4]
 80114e2:	b2da      	uxtb	r2, r3
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114e8:	1c58      	adds	r0, r3, #1
 80114ea:	6879      	ldr	r1, [r7, #4]
 80114ec:	6288      	str	r0, [r1, #40]	; 0x28
 80114ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80114f2:	b2d2      	uxtb	r2, r2
 80114f4:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80114fa:	b29b      	uxth	r3, r3
 80114fc:	3b01      	subs	r3, #1
 80114fe:	b29b      	uxth	r3, r3
 8011500:	687a      	ldr	r2, [r7, #4]
 8011502:	4619      	mov	r1, r3
 8011504:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8011506:	2b00      	cmp	r3, #0
 8011508:	d118      	bne.n	801153c <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	681b      	ldr	r3, [r3, #0]
 801150e:	68da      	ldr	r2, [r3, #12]
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8011518:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	681b      	ldr	r3, [r3, #0]
 801151e:	695a      	ldr	r2, [r3, #20]
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	f022 0201 	bic.w	r2, r2, #1
 8011528:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	2220      	movs	r2, #32
 801152e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8011532:	6878      	ldr	r0, [r7, #4]
 8011534:	f7ff fe92 	bl	801125c <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8011538:	2300      	movs	r3, #0
 801153a:	e002      	b.n	8011542 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 801153c:	2300      	movs	r3, #0
 801153e:	e000      	b.n	8011542 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011540:	2302      	movs	r3, #2
  }
}
 8011542:	4618      	mov	r0, r3
 8011544:	3710      	adds	r7, #16
 8011546:	46bd      	mov	sp, r7
 8011548:	bd80      	pop	{r7, pc}
	...

0801154c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 801154c:	b5b0      	push	{r4, r5, r7, lr}
 801154e:	b084      	sub	sp, #16
 8011550:	af00      	add	r7, sp, #0
 8011552:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8011554:	2300      	movs	r3, #0
 8011556:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	691b      	ldr	r3, [r3, #16]
 801155e:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8011566:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	68db      	ldr	r3, [r3, #12]
 801156c:	68fa      	ldr	r2, [r7, #12]
 801156e:	4313      	orrs	r3, r2
 8011570:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	68fa      	ldr	r2, [r7, #12]
 8011578:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	68db      	ldr	r3, [r3, #12]
 8011580:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8011588:	f023 030c 	bic.w	r3, r3, #12
 801158c:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	689a      	ldr	r2, [r3, #8]
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	691b      	ldr	r3, [r3, #16]
 8011596:	431a      	orrs	r2, r3
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	695b      	ldr	r3, [r3, #20]
 801159c:	431a      	orrs	r2, r3
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	69db      	ldr	r3, [r3, #28]
 80115a2:	4313      	orrs	r3, r2
 80115a4:	68fa      	ldr	r2, [r7, #12]
 80115a6:	4313      	orrs	r3, r2
 80115a8:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80115aa:	687b      	ldr	r3, [r7, #4]
 80115ac:	681b      	ldr	r3, [r3, #0]
 80115ae:	68fa      	ldr	r2, [r7, #12]
 80115b0:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	681b      	ldr	r3, [r3, #0]
 80115b6:	695b      	ldr	r3, [r3, #20]
 80115b8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80115c0:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	699b      	ldr	r3, [r3, #24]
 80115c6:	68fa      	ldr	r2, [r7, #12]
 80115c8:	4313      	orrs	r3, r2
 80115ca:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	68fa      	ldr	r2, [r7, #12]
 80115d2:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	69db      	ldr	r3, [r3, #28]
 80115d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80115dc:	f040 80e4 	bne.w	80117a8 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	4aab      	ldr	r2, [pc, #684]	; (8011894 <UART_SetConfig+0x348>)
 80115e6:	4293      	cmp	r3, r2
 80115e8:	d004      	beq.n	80115f4 <UART_SetConfig+0xa8>
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	4aaa      	ldr	r2, [pc, #680]	; (8011898 <UART_SetConfig+0x34c>)
 80115f0:	4293      	cmp	r3, r2
 80115f2:	d16c      	bne.n	80116ce <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80115f4:	f7fe f99c 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 80115f8:	4602      	mov	r2, r0
 80115fa:	4613      	mov	r3, r2
 80115fc:	009b      	lsls	r3, r3, #2
 80115fe:	4413      	add	r3, r2
 8011600:	009a      	lsls	r2, r3, #2
 8011602:	441a      	add	r2, r3
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	685b      	ldr	r3, [r3, #4]
 8011608:	005b      	lsls	r3, r3, #1
 801160a:	fbb2 f3f3 	udiv	r3, r2, r3
 801160e:	4aa3      	ldr	r2, [pc, #652]	; (801189c <UART_SetConfig+0x350>)
 8011610:	fba2 2303 	umull	r2, r3, r2, r3
 8011614:	095b      	lsrs	r3, r3, #5
 8011616:	011c      	lsls	r4, r3, #4
 8011618:	f7fe f98a 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 801161c:	4602      	mov	r2, r0
 801161e:	4613      	mov	r3, r2
 8011620:	009b      	lsls	r3, r3, #2
 8011622:	4413      	add	r3, r2
 8011624:	009a      	lsls	r2, r3, #2
 8011626:	441a      	add	r2, r3
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	685b      	ldr	r3, [r3, #4]
 801162c:	005b      	lsls	r3, r3, #1
 801162e:	fbb2 f5f3 	udiv	r5, r2, r3
 8011632:	f7fe f97d 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 8011636:	4602      	mov	r2, r0
 8011638:	4613      	mov	r3, r2
 801163a:	009b      	lsls	r3, r3, #2
 801163c:	4413      	add	r3, r2
 801163e:	009a      	lsls	r2, r3, #2
 8011640:	441a      	add	r2, r3
 8011642:	687b      	ldr	r3, [r7, #4]
 8011644:	685b      	ldr	r3, [r3, #4]
 8011646:	005b      	lsls	r3, r3, #1
 8011648:	fbb2 f3f3 	udiv	r3, r2, r3
 801164c:	4a93      	ldr	r2, [pc, #588]	; (801189c <UART_SetConfig+0x350>)
 801164e:	fba2 2303 	umull	r2, r3, r2, r3
 8011652:	095b      	lsrs	r3, r3, #5
 8011654:	2264      	movs	r2, #100	; 0x64
 8011656:	fb02 f303 	mul.w	r3, r2, r3
 801165a:	1aeb      	subs	r3, r5, r3
 801165c:	00db      	lsls	r3, r3, #3
 801165e:	3332      	adds	r3, #50	; 0x32
 8011660:	4a8e      	ldr	r2, [pc, #568]	; (801189c <UART_SetConfig+0x350>)
 8011662:	fba2 2303 	umull	r2, r3, r2, r3
 8011666:	095b      	lsrs	r3, r3, #5
 8011668:	005b      	lsls	r3, r3, #1
 801166a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 801166e:	441c      	add	r4, r3
 8011670:	f7fe f95e 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 8011674:	4602      	mov	r2, r0
 8011676:	4613      	mov	r3, r2
 8011678:	009b      	lsls	r3, r3, #2
 801167a:	4413      	add	r3, r2
 801167c:	009a      	lsls	r2, r3, #2
 801167e:	441a      	add	r2, r3
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	685b      	ldr	r3, [r3, #4]
 8011684:	005b      	lsls	r3, r3, #1
 8011686:	fbb2 f5f3 	udiv	r5, r2, r3
 801168a:	f7fe f951 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 801168e:	4602      	mov	r2, r0
 8011690:	4613      	mov	r3, r2
 8011692:	009b      	lsls	r3, r3, #2
 8011694:	4413      	add	r3, r2
 8011696:	009a      	lsls	r2, r3, #2
 8011698:	441a      	add	r2, r3
 801169a:	687b      	ldr	r3, [r7, #4]
 801169c:	685b      	ldr	r3, [r3, #4]
 801169e:	005b      	lsls	r3, r3, #1
 80116a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80116a4:	4a7d      	ldr	r2, [pc, #500]	; (801189c <UART_SetConfig+0x350>)
 80116a6:	fba2 2303 	umull	r2, r3, r2, r3
 80116aa:	095b      	lsrs	r3, r3, #5
 80116ac:	2264      	movs	r2, #100	; 0x64
 80116ae:	fb02 f303 	mul.w	r3, r2, r3
 80116b2:	1aeb      	subs	r3, r5, r3
 80116b4:	00db      	lsls	r3, r3, #3
 80116b6:	3332      	adds	r3, #50	; 0x32
 80116b8:	4a78      	ldr	r2, [pc, #480]	; (801189c <UART_SetConfig+0x350>)
 80116ba:	fba2 2303 	umull	r2, r3, r2, r3
 80116be:	095b      	lsrs	r3, r3, #5
 80116c0:	f003 0207 	and.w	r2, r3, #7
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	4422      	add	r2, r4
 80116ca:	609a      	str	r2, [r3, #8]
 80116cc:	e154      	b.n	8011978 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80116ce:	f7fe f90d 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 80116d2:	4602      	mov	r2, r0
 80116d4:	4613      	mov	r3, r2
 80116d6:	009b      	lsls	r3, r3, #2
 80116d8:	4413      	add	r3, r2
 80116da:	009a      	lsls	r2, r3, #2
 80116dc:	441a      	add	r2, r3
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	685b      	ldr	r3, [r3, #4]
 80116e2:	005b      	lsls	r3, r3, #1
 80116e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80116e8:	4a6c      	ldr	r2, [pc, #432]	; (801189c <UART_SetConfig+0x350>)
 80116ea:	fba2 2303 	umull	r2, r3, r2, r3
 80116ee:	095b      	lsrs	r3, r3, #5
 80116f0:	011c      	lsls	r4, r3, #4
 80116f2:	f7fe f8fb 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 80116f6:	4602      	mov	r2, r0
 80116f8:	4613      	mov	r3, r2
 80116fa:	009b      	lsls	r3, r3, #2
 80116fc:	4413      	add	r3, r2
 80116fe:	009a      	lsls	r2, r3, #2
 8011700:	441a      	add	r2, r3
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	685b      	ldr	r3, [r3, #4]
 8011706:	005b      	lsls	r3, r3, #1
 8011708:	fbb2 f5f3 	udiv	r5, r2, r3
 801170c:	f7fe f8ee 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 8011710:	4602      	mov	r2, r0
 8011712:	4613      	mov	r3, r2
 8011714:	009b      	lsls	r3, r3, #2
 8011716:	4413      	add	r3, r2
 8011718:	009a      	lsls	r2, r3, #2
 801171a:	441a      	add	r2, r3
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	685b      	ldr	r3, [r3, #4]
 8011720:	005b      	lsls	r3, r3, #1
 8011722:	fbb2 f3f3 	udiv	r3, r2, r3
 8011726:	4a5d      	ldr	r2, [pc, #372]	; (801189c <UART_SetConfig+0x350>)
 8011728:	fba2 2303 	umull	r2, r3, r2, r3
 801172c:	095b      	lsrs	r3, r3, #5
 801172e:	2264      	movs	r2, #100	; 0x64
 8011730:	fb02 f303 	mul.w	r3, r2, r3
 8011734:	1aeb      	subs	r3, r5, r3
 8011736:	00db      	lsls	r3, r3, #3
 8011738:	3332      	adds	r3, #50	; 0x32
 801173a:	4a58      	ldr	r2, [pc, #352]	; (801189c <UART_SetConfig+0x350>)
 801173c:	fba2 2303 	umull	r2, r3, r2, r3
 8011740:	095b      	lsrs	r3, r3, #5
 8011742:	005b      	lsls	r3, r3, #1
 8011744:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8011748:	441c      	add	r4, r3
 801174a:	f7fe f8cf 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 801174e:	4602      	mov	r2, r0
 8011750:	4613      	mov	r3, r2
 8011752:	009b      	lsls	r3, r3, #2
 8011754:	4413      	add	r3, r2
 8011756:	009a      	lsls	r2, r3, #2
 8011758:	441a      	add	r2, r3
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	685b      	ldr	r3, [r3, #4]
 801175e:	005b      	lsls	r3, r3, #1
 8011760:	fbb2 f5f3 	udiv	r5, r2, r3
 8011764:	f7fe f8c2 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 8011768:	4602      	mov	r2, r0
 801176a:	4613      	mov	r3, r2
 801176c:	009b      	lsls	r3, r3, #2
 801176e:	4413      	add	r3, r2
 8011770:	009a      	lsls	r2, r3, #2
 8011772:	441a      	add	r2, r3
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	685b      	ldr	r3, [r3, #4]
 8011778:	005b      	lsls	r3, r3, #1
 801177a:	fbb2 f3f3 	udiv	r3, r2, r3
 801177e:	4a47      	ldr	r2, [pc, #284]	; (801189c <UART_SetConfig+0x350>)
 8011780:	fba2 2303 	umull	r2, r3, r2, r3
 8011784:	095b      	lsrs	r3, r3, #5
 8011786:	2264      	movs	r2, #100	; 0x64
 8011788:	fb02 f303 	mul.w	r3, r2, r3
 801178c:	1aeb      	subs	r3, r5, r3
 801178e:	00db      	lsls	r3, r3, #3
 8011790:	3332      	adds	r3, #50	; 0x32
 8011792:	4a42      	ldr	r2, [pc, #264]	; (801189c <UART_SetConfig+0x350>)
 8011794:	fba2 2303 	umull	r2, r3, r2, r3
 8011798:	095b      	lsrs	r3, r3, #5
 801179a:	f003 0207 	and.w	r2, r3, #7
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	681b      	ldr	r3, [r3, #0]
 80117a2:	4422      	add	r2, r4
 80117a4:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 80117a6:	e0e7      	b.n	8011978 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	4a39      	ldr	r2, [pc, #228]	; (8011894 <UART_SetConfig+0x348>)
 80117ae:	4293      	cmp	r3, r2
 80117b0:	d004      	beq.n	80117bc <UART_SetConfig+0x270>
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	681b      	ldr	r3, [r3, #0]
 80117b6:	4a38      	ldr	r2, [pc, #224]	; (8011898 <UART_SetConfig+0x34c>)
 80117b8:	4293      	cmp	r3, r2
 80117ba:	d171      	bne.n	80118a0 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80117bc:	f7fe f8b8 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 80117c0:	4602      	mov	r2, r0
 80117c2:	4613      	mov	r3, r2
 80117c4:	009b      	lsls	r3, r3, #2
 80117c6:	4413      	add	r3, r2
 80117c8:	009a      	lsls	r2, r3, #2
 80117ca:	441a      	add	r2, r3
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	685b      	ldr	r3, [r3, #4]
 80117d0:	009b      	lsls	r3, r3, #2
 80117d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80117d6:	4a31      	ldr	r2, [pc, #196]	; (801189c <UART_SetConfig+0x350>)
 80117d8:	fba2 2303 	umull	r2, r3, r2, r3
 80117dc:	095b      	lsrs	r3, r3, #5
 80117de:	011c      	lsls	r4, r3, #4
 80117e0:	f7fe f8a6 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 80117e4:	4602      	mov	r2, r0
 80117e6:	4613      	mov	r3, r2
 80117e8:	009b      	lsls	r3, r3, #2
 80117ea:	4413      	add	r3, r2
 80117ec:	009a      	lsls	r2, r3, #2
 80117ee:	441a      	add	r2, r3
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	685b      	ldr	r3, [r3, #4]
 80117f4:	009b      	lsls	r3, r3, #2
 80117f6:	fbb2 f5f3 	udiv	r5, r2, r3
 80117fa:	f7fe f899 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 80117fe:	4602      	mov	r2, r0
 8011800:	4613      	mov	r3, r2
 8011802:	009b      	lsls	r3, r3, #2
 8011804:	4413      	add	r3, r2
 8011806:	009a      	lsls	r2, r3, #2
 8011808:	441a      	add	r2, r3
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	685b      	ldr	r3, [r3, #4]
 801180e:	009b      	lsls	r3, r3, #2
 8011810:	fbb2 f3f3 	udiv	r3, r2, r3
 8011814:	4a21      	ldr	r2, [pc, #132]	; (801189c <UART_SetConfig+0x350>)
 8011816:	fba2 2303 	umull	r2, r3, r2, r3
 801181a:	095b      	lsrs	r3, r3, #5
 801181c:	2264      	movs	r2, #100	; 0x64
 801181e:	fb02 f303 	mul.w	r3, r2, r3
 8011822:	1aeb      	subs	r3, r5, r3
 8011824:	011b      	lsls	r3, r3, #4
 8011826:	3332      	adds	r3, #50	; 0x32
 8011828:	4a1c      	ldr	r2, [pc, #112]	; (801189c <UART_SetConfig+0x350>)
 801182a:	fba2 2303 	umull	r2, r3, r2, r3
 801182e:	095b      	lsrs	r3, r3, #5
 8011830:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011834:	441c      	add	r4, r3
 8011836:	f7fe f87b 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 801183a:	4602      	mov	r2, r0
 801183c:	4613      	mov	r3, r2
 801183e:	009b      	lsls	r3, r3, #2
 8011840:	4413      	add	r3, r2
 8011842:	009a      	lsls	r2, r3, #2
 8011844:	441a      	add	r2, r3
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	685b      	ldr	r3, [r3, #4]
 801184a:	009b      	lsls	r3, r3, #2
 801184c:	fbb2 f5f3 	udiv	r5, r2, r3
 8011850:	f7fe f86e 	bl	800f930 <HAL_RCC_GetPCLK2Freq>
 8011854:	4602      	mov	r2, r0
 8011856:	4613      	mov	r3, r2
 8011858:	009b      	lsls	r3, r3, #2
 801185a:	4413      	add	r3, r2
 801185c:	009a      	lsls	r2, r3, #2
 801185e:	441a      	add	r2, r3
 8011860:	687b      	ldr	r3, [r7, #4]
 8011862:	685b      	ldr	r3, [r3, #4]
 8011864:	009b      	lsls	r3, r3, #2
 8011866:	fbb2 f3f3 	udiv	r3, r2, r3
 801186a:	4a0c      	ldr	r2, [pc, #48]	; (801189c <UART_SetConfig+0x350>)
 801186c:	fba2 2303 	umull	r2, r3, r2, r3
 8011870:	095b      	lsrs	r3, r3, #5
 8011872:	2264      	movs	r2, #100	; 0x64
 8011874:	fb02 f303 	mul.w	r3, r2, r3
 8011878:	1aeb      	subs	r3, r5, r3
 801187a:	011b      	lsls	r3, r3, #4
 801187c:	3332      	adds	r3, #50	; 0x32
 801187e:	4a07      	ldr	r2, [pc, #28]	; (801189c <UART_SetConfig+0x350>)
 8011880:	fba2 2303 	umull	r2, r3, r2, r3
 8011884:	095b      	lsrs	r3, r3, #5
 8011886:	f003 020f 	and.w	r2, r3, #15
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	4422      	add	r2, r4
 8011890:	609a      	str	r2, [r3, #8]
 8011892:	e071      	b.n	8011978 <UART_SetConfig+0x42c>
 8011894:	40011000 	.word	0x40011000
 8011898:	40011400 	.word	0x40011400
 801189c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80118a0:	f7fe f824 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 80118a4:	4602      	mov	r2, r0
 80118a6:	4613      	mov	r3, r2
 80118a8:	009b      	lsls	r3, r3, #2
 80118aa:	4413      	add	r3, r2
 80118ac:	009a      	lsls	r2, r3, #2
 80118ae:	441a      	add	r2, r3
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	685b      	ldr	r3, [r3, #4]
 80118b4:	009b      	lsls	r3, r3, #2
 80118b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80118ba:	4a31      	ldr	r2, [pc, #196]	; (8011980 <UART_SetConfig+0x434>)
 80118bc:	fba2 2303 	umull	r2, r3, r2, r3
 80118c0:	095b      	lsrs	r3, r3, #5
 80118c2:	011c      	lsls	r4, r3, #4
 80118c4:	f7fe f812 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 80118c8:	4602      	mov	r2, r0
 80118ca:	4613      	mov	r3, r2
 80118cc:	009b      	lsls	r3, r3, #2
 80118ce:	4413      	add	r3, r2
 80118d0:	009a      	lsls	r2, r3, #2
 80118d2:	441a      	add	r2, r3
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	685b      	ldr	r3, [r3, #4]
 80118d8:	009b      	lsls	r3, r3, #2
 80118da:	fbb2 f5f3 	udiv	r5, r2, r3
 80118de:	f7fe f805 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 80118e2:	4602      	mov	r2, r0
 80118e4:	4613      	mov	r3, r2
 80118e6:	009b      	lsls	r3, r3, #2
 80118e8:	4413      	add	r3, r2
 80118ea:	009a      	lsls	r2, r3, #2
 80118ec:	441a      	add	r2, r3
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	685b      	ldr	r3, [r3, #4]
 80118f2:	009b      	lsls	r3, r3, #2
 80118f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80118f8:	4a21      	ldr	r2, [pc, #132]	; (8011980 <UART_SetConfig+0x434>)
 80118fa:	fba2 2303 	umull	r2, r3, r2, r3
 80118fe:	095b      	lsrs	r3, r3, #5
 8011900:	2264      	movs	r2, #100	; 0x64
 8011902:	fb02 f303 	mul.w	r3, r2, r3
 8011906:	1aeb      	subs	r3, r5, r3
 8011908:	011b      	lsls	r3, r3, #4
 801190a:	3332      	adds	r3, #50	; 0x32
 801190c:	4a1c      	ldr	r2, [pc, #112]	; (8011980 <UART_SetConfig+0x434>)
 801190e:	fba2 2303 	umull	r2, r3, r2, r3
 8011912:	095b      	lsrs	r3, r3, #5
 8011914:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011918:	441c      	add	r4, r3
 801191a:	f7fd ffe7 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 801191e:	4602      	mov	r2, r0
 8011920:	4613      	mov	r3, r2
 8011922:	009b      	lsls	r3, r3, #2
 8011924:	4413      	add	r3, r2
 8011926:	009a      	lsls	r2, r3, #2
 8011928:	441a      	add	r2, r3
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	685b      	ldr	r3, [r3, #4]
 801192e:	009b      	lsls	r3, r3, #2
 8011930:	fbb2 f5f3 	udiv	r5, r2, r3
 8011934:	f7fd ffda 	bl	800f8ec <HAL_RCC_GetPCLK1Freq>
 8011938:	4602      	mov	r2, r0
 801193a:	4613      	mov	r3, r2
 801193c:	009b      	lsls	r3, r3, #2
 801193e:	4413      	add	r3, r2
 8011940:	009a      	lsls	r2, r3, #2
 8011942:	441a      	add	r2, r3
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	685b      	ldr	r3, [r3, #4]
 8011948:	009b      	lsls	r3, r3, #2
 801194a:	fbb2 f3f3 	udiv	r3, r2, r3
 801194e:	4a0c      	ldr	r2, [pc, #48]	; (8011980 <UART_SetConfig+0x434>)
 8011950:	fba2 2303 	umull	r2, r3, r2, r3
 8011954:	095b      	lsrs	r3, r3, #5
 8011956:	2264      	movs	r2, #100	; 0x64
 8011958:	fb02 f303 	mul.w	r3, r2, r3
 801195c:	1aeb      	subs	r3, r5, r3
 801195e:	011b      	lsls	r3, r3, #4
 8011960:	3332      	adds	r3, #50	; 0x32
 8011962:	4a07      	ldr	r2, [pc, #28]	; (8011980 <UART_SetConfig+0x434>)
 8011964:	fba2 2303 	umull	r2, r3, r2, r3
 8011968:	095b      	lsrs	r3, r3, #5
 801196a:	f003 020f 	and.w	r2, r3, #15
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	4422      	add	r2, r4
 8011974:	609a      	str	r2, [r3, #8]
}
 8011976:	e7ff      	b.n	8011978 <UART_SetConfig+0x42c>
 8011978:	bf00      	nop
 801197a:	3710      	adds	r7, #16
 801197c:	46bd      	mov	sp, r7
 801197e:	bdb0      	pop	{r4, r5, r7, pc}
 8011980:	51eb851f 	.word	0x51eb851f

08011984 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 8011984:	b480      	push	{r7}
 8011986:	b085      	sub	sp, #20
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
 801198c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 801198e:	2300      	movs	r3, #0
 8011990:	60fb      	str	r3, [r7, #12]
 
  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6)); 
 8011992:	683b      	ldr	r3, [r7, #0]
 8011994:	019b      	lsls	r3, r3, #6
 8011996:	f043 0220 	orr.w	r2, r3, #32
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	611a      	str	r2, [r3, #16]
 
  do
  {
    if (++count > 200000U)
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	3301      	adds	r3, #1
 80119a2:	60fb      	str	r3, [r7, #12]
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	4a09      	ldr	r2, [pc, #36]	; (80119cc <USB_FlushTxFifo+0x48>)
 80119a8:	4293      	cmp	r3, r2
 80119aa:	d901      	bls.n	80119b0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80119ac:	2303      	movs	r3, #3
 80119ae:	e006      	b.n	80119be <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	691b      	ldr	r3, [r3, #16]
 80119b4:	f003 0320 	and.w	r3, r3, #32
 80119b8:	2b20      	cmp	r3, #32
 80119ba:	d0f0      	beq.n	801199e <USB_FlushTxFifo+0x1a>
  
  return HAL_OK;
 80119bc:	2300      	movs	r3, #0
}
 80119be:	4618      	mov	r0, r3
 80119c0:	3714      	adds	r7, #20
 80119c2:	46bd      	mov	sp, r7
 80119c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119c8:	4770      	bx	lr
 80119ca:	bf00      	nop
 80119cc:	00030d40 	.word	0x00030d40

080119d0 <USB_GetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80119d0:	b480      	push	{r7}
 80119d2:	b085      	sub	sp, #20
 80119d4:	af00      	add	r7, sp, #0
 80119d6:	6078      	str	r0, [r7, #4]
  uint8_t speed = 0U;
 80119d8:	2300      	movs	r3, #0
 80119da:	73fb      	strb	r3, [r7, #15]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80119e2:	689b      	ldr	r3, [r3, #8]
 80119e4:	f003 0306 	and.w	r3, r3, #6
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	d102      	bne.n	80119f2 <USB_GetDevSpeed+0x22>
  {
    speed = USB_OTG_SPEED_HIGH;
 80119ec:	2300      	movs	r3, #0
 80119ee:	73fb      	strb	r3, [r7, #15]
 80119f0:	e01c      	b.n	8011a2c <USB_GetDevSpeed+0x5c>
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80119f8:	689b      	ldr	r3, [r3, #8]
 80119fa:	f003 0306 	and.w	r3, r3, #6
 80119fe:	2b02      	cmp	r3, #2
 8011a00:	d007      	beq.n	8011a12 <USB_GetDevSpeed+0x42>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8011a02:	687b      	ldr	r3, [r7, #4]
 8011a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011a08:	689b      	ldr	r3, [r3, #8]
 8011a0a:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8011a0e:	2b06      	cmp	r3, #6
 8011a10:	d102      	bne.n	8011a18 <USB_GetDevSpeed+0x48>
  {
    speed = USB_OTG_SPEED_FULL;
 8011a12:	2303      	movs	r3, #3
 8011a14:	73fb      	strb	r3, [r7, #15]
 8011a16:	e009      	b.n	8011a2c <USB_GetDevSpeed+0x5c>
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011a1e:	689b      	ldr	r3, [r3, #8]
 8011a20:	f003 0306 	and.w	r3, r3, #6
 8011a24:	2b04      	cmp	r3, #4
 8011a26:	d101      	bne.n	8011a2c <USB_GetDevSpeed+0x5c>
  {
    speed = USB_OTG_SPEED_LOW;
 8011a28:	2302      	movs	r3, #2
 8011a2a:	73fb      	strb	r3, [r7, #15]
  }
  
  return speed;
 8011a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a2e:	4618      	mov	r0, r3
 8011a30:	3714      	adds	r7, #20
 8011a32:	46bd      	mov	sp, r7
 8011a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a38:	4770      	bx	lr

08011a3a <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8011a3a:	b480      	push	{r7}
 8011a3c:	b083      	sub	sp, #12
 8011a3e:	af00      	add	r7, sp, #0
 8011a40:	6078      	str	r0, [r7, #4]
 8011a42:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 8011a44:	683b      	ldr	r3, [r7, #0]
 8011a46:	785b      	ldrb	r3, [r3, #1]
 8011a48:	2b01      	cmp	r3, #1
 8011a4a:	d13c      	bne.n	8011ac6 <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1U << (ep->num)));
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011a52:	69da      	ldr	r2, [r3, #28]
 8011a54:	683b      	ldr	r3, [r7, #0]
 8011a56:	781b      	ldrb	r3, [r3, #0]
 8011a58:	4619      	mov	r1, r3
 8011a5a:	2301      	movs	r3, #1
 8011a5c:	408b      	lsls	r3, r1
 8011a5e:	b29b      	uxth	r3, r3
 8011a60:	6879      	ldr	r1, [r7, #4]
 8011a62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011a66:	4313      	orrs	r3, r2
 8011a68:	61cb      	str	r3, [r1, #28]
   
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8011a6a:	683b      	ldr	r3, [r7, #0]
 8011a6c:	781b      	ldrb	r3, [r3, #0]
 8011a6e:	015a      	lsls	r2, r3, #5
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	4413      	add	r3, r2
 8011a74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d159      	bne.n	8011b36 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8011a82:	683b      	ldr	r3, [r7, #0]
 8011a84:	781b      	ldrb	r3, [r3, #0]
 8011a86:	015a      	lsls	r2, r3, #5
 8011a88:	687b      	ldr	r3, [r7, #4]
 8011a8a:	4413      	add	r3, r2
 8011a8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a90:	681a      	ldr	r2, [r3, #0]
 8011a92:	683b      	ldr	r3, [r7, #0]
 8011a94:	689b      	ldr	r3, [r3, #8]
 8011a96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011a9a:	6839      	ldr	r1, [r7, #0]
 8011a9c:	78c9      	ldrb	r1, [r1, #3]
 8011a9e:	0489      	lsls	r1, r1, #18
 8011aa0:	430b      	orrs	r3, r1
        ((ep->num) << 22U) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP)); 
 8011aa2:	6839      	ldr	r1, [r7, #0]
 8011aa4:	7809      	ldrb	r1, [r1, #0]
 8011aa6:	0589      	lsls	r1, r1, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8011aa8:	430b      	orrs	r3, r1
 8011aaa:	4313      	orrs	r3, r2
 8011aac:	683a      	ldr	r2, [r7, #0]
 8011aae:	7812      	ldrb	r2, [r2, #0]
 8011ab0:	0151      	lsls	r1, r2, #5
 8011ab2:	687a      	ldr	r2, [r7, #4]
 8011ab4:	440a      	add	r2, r1
 8011ab6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011abe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011ac2:	6013      	str	r3, [r2, #0]
 8011ac4:	e037      	b.n	8011b36 <USB_ActivateEndpoint+0xfc>
    } 
  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1U << (ep->num)) << 16U);
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011acc:	69da      	ldr	r2, [r3, #28]
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	781b      	ldrb	r3, [r3, #0]
 8011ad2:	4619      	mov	r1, r3
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	408b      	lsls	r3, r1
 8011ad8:	041b      	lsls	r3, r3, #16
 8011ada:	6879      	ldr	r1, [r7, #4]
 8011adc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011ae0:	4313      	orrs	r3, r2
 8011ae2:	61cb      	str	r3, [r1, #28]
     
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8011ae4:	683b      	ldr	r3, [r7, #0]
 8011ae6:	781b      	ldrb	r3, [r3, #0]
 8011ae8:	015a      	lsls	r2, r3, #5
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	4413      	add	r3, r2
 8011aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d11c      	bne.n	8011b36 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18U) |\
 8011afc:	683b      	ldr	r3, [r7, #0]
 8011afe:	781b      	ldrb	r3, [r3, #0]
 8011b00:	015a      	lsls	r2, r3, #5
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	4413      	add	r3, r2
 8011b06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011b0a:	681a      	ldr	r2, [r3, #0]
 8011b0c:	683b      	ldr	r3, [r7, #0]
 8011b0e:	689b      	ldr	r3, [r3, #8]
 8011b10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8011b14:	6839      	ldr	r1, [r7, #0]
 8011b16:	78c9      	ldrb	r1, [r1, #3]
 8011b18:	0489      	lsls	r1, r1, #18
 8011b1a:	430b      	orrs	r3, r1
 8011b1c:	4313      	orrs	r3, r2
 8011b1e:	683a      	ldr	r2, [r7, #0]
 8011b20:	7812      	ldrb	r2, [r2, #0]
 8011b22:	0151      	lsls	r1, r2, #5
 8011b24:	687a      	ldr	r2, [r7, #4]
 8011b26:	440a      	add	r2, r1
 8011b28:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011b30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011b34:	6013      	str	r3, [r2, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    } 
  }
  return HAL_OK;
 8011b36:	2300      	movs	r3, #0
}
 8011b38:	4618      	mov	r0, r3
 8011b3a:	370c      	adds	r7, #12
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b42:	4770      	bx	lr

08011b44 <USB_EPStartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b088      	sub	sp, #32
 8011b48:	af02      	add	r7, sp, #8
 8011b4a:	60f8      	str	r0, [r7, #12]
 8011b4c:	60b9      	str	r1, [r7, #8]
 8011b4e:	4613      	mov	r3, r2
 8011b50:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0U;
 8011b52:	2300      	movs	r3, #0
 8011b54:	82fb      	strh	r3, [r7, #22]
  
  /* IN endpoint */
  if (ep->is_in == 1U)
 8011b56:	68bb      	ldr	r3, [r7, #8]
 8011b58:	785b      	ldrb	r3, [r3, #1]
 8011b5a:	2b01      	cmp	r3, #1
 8011b5c:	f040 8139 	bne.w	8011dd2 <USB_EPStartXfer+0x28e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8011b60:	68bb      	ldr	r3, [r7, #8]
 8011b62:	695b      	ldr	r3, [r3, #20]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d138      	bne.n	8011bda <USB_EPStartXfer+0x96>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8011b68:	68bb      	ldr	r3, [r7, #8]
 8011b6a:	781b      	ldrb	r3, [r3, #0]
 8011b6c:	015a      	lsls	r2, r3, #5
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	4413      	add	r3, r2
 8011b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b76:	691b      	ldr	r3, [r3, #16]
 8011b78:	68ba      	ldr	r2, [r7, #8]
 8011b7a:	7812      	ldrb	r2, [r2, #0]
 8011b7c:	0151      	lsls	r1, r2, #5
 8011b7e:	68fa      	ldr	r2, [r7, #12]
 8011b80:	440a      	add	r2, r1
 8011b82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011b86:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011b8a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011b8e:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8011b90:	68bb      	ldr	r3, [r7, #8]
 8011b92:	781b      	ldrb	r3, [r3, #0]
 8011b94:	015a      	lsls	r2, r3, #5
 8011b96:	68fb      	ldr	r3, [r7, #12]
 8011b98:	4413      	add	r3, r2
 8011b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b9e:	691b      	ldr	r3, [r3, #16]
 8011ba0:	68ba      	ldr	r2, [r7, #8]
 8011ba2:	7812      	ldrb	r2, [r2, #0]
 8011ba4:	0151      	lsls	r1, r2, #5
 8011ba6:	68fa      	ldr	r2, [r7, #12]
 8011ba8:	440a      	add	r2, r1
 8011baa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011bae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011bb2:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 8011bb4:	68bb      	ldr	r3, [r7, #8]
 8011bb6:	781b      	ldrb	r3, [r3, #0]
 8011bb8:	015a      	lsls	r2, r3, #5
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	4413      	add	r3, r2
 8011bbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011bc2:	691b      	ldr	r3, [r3, #16]
 8011bc4:	68ba      	ldr	r2, [r7, #8]
 8011bc6:	7812      	ldrb	r2, [r2, #0]
 8011bc8:	0151      	lsls	r1, r2, #5
 8011bca:	68fa      	ldr	r2, [r7, #12]
 8011bcc:	440a      	add	r2, r1
 8011bce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011bd2:	0cdb      	lsrs	r3, r3, #19
 8011bd4:	04db      	lsls	r3, r3, #19
 8011bd6:	6113      	str	r3, [r2, #16]
 8011bd8:	e080      	b.n	8011cdc <USB_EPStartXfer+0x198>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011bda:	68bb      	ldr	r3, [r7, #8]
 8011bdc:	781b      	ldrb	r3, [r3, #0]
 8011bde:	015a      	lsls	r2, r3, #5
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	4413      	add	r3, r2
 8011be4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011be8:	691b      	ldr	r3, [r3, #16]
 8011bea:	68ba      	ldr	r2, [r7, #8]
 8011bec:	7812      	ldrb	r2, [r2, #0]
 8011bee:	0151      	lsls	r1, r2, #5
 8011bf0:	68fa      	ldr	r2, [r7, #12]
 8011bf2:	440a      	add	r2, r1
 8011bf4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011bf8:	0cdb      	lsrs	r3, r3, #19
 8011bfa:	04db      	lsls	r3, r3, #19
 8011bfc:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8011bfe:	68bb      	ldr	r3, [r7, #8]
 8011c00:	781b      	ldrb	r3, [r3, #0]
 8011c02:	015a      	lsls	r2, r3, #5
 8011c04:	68fb      	ldr	r3, [r7, #12]
 8011c06:	4413      	add	r3, r2
 8011c08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c0c:	691b      	ldr	r3, [r3, #16]
 8011c0e:	68ba      	ldr	r2, [r7, #8]
 8011c10:	7812      	ldrb	r2, [r2, #0]
 8011c12:	0151      	lsls	r1, r2, #5
 8011c14:	68fa      	ldr	r2, [r7, #12]
 8011c16:	440a      	add	r2, r1
 8011c18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011c1c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011c20:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011c24:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket) << 19U)) ;
 8011c26:	68bb      	ldr	r3, [r7, #8]
 8011c28:	781b      	ldrb	r3, [r3, #0]
 8011c2a:	015a      	lsls	r2, r3, #5
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	4413      	add	r3, r2
 8011c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c34:	691a      	ldr	r2, [r3, #16]
 8011c36:	68bb      	ldr	r3, [r7, #8]
 8011c38:	6959      	ldr	r1, [r3, #20]
 8011c3a:	68bb      	ldr	r3, [r7, #8]
 8011c3c:	689b      	ldr	r3, [r3, #8]
 8011c3e:	440b      	add	r3, r1
 8011c40:	1e59      	subs	r1, r3, #1
 8011c42:	68bb      	ldr	r3, [r7, #8]
 8011c44:	689b      	ldr	r3, [r3, #8]
 8011c46:	fbb1 f3f3 	udiv	r3, r1, r3
 8011c4a:	04d9      	lsls	r1, r3, #19
 8011c4c:	4b8a      	ldr	r3, [pc, #552]	; (8011e78 <USB_EPStartXfer+0x334>)
 8011c4e:	400b      	ands	r3, r1
 8011c50:	68b9      	ldr	r1, [r7, #8]
 8011c52:	7809      	ldrb	r1, [r1, #0]
 8011c54:	0148      	lsls	r0, r1, #5
 8011c56:	68f9      	ldr	r1, [r7, #12]
 8011c58:	4401      	add	r1, r0
 8011c5a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8011c5e:	4313      	orrs	r3, r2
 8011c60:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 8011c62:	68bb      	ldr	r3, [r7, #8]
 8011c64:	781b      	ldrb	r3, [r3, #0]
 8011c66:	015a      	lsls	r2, r3, #5
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	4413      	add	r3, r2
 8011c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c70:	691a      	ldr	r2, [r3, #16]
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	695b      	ldr	r3, [r3, #20]
 8011c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011c7a:	68b9      	ldr	r1, [r7, #8]
 8011c7c:	7809      	ldrb	r1, [r1, #0]
 8011c7e:	0148      	lsls	r0, r1, #5
 8011c80:	68f9      	ldr	r1, [r7, #12]
 8011c82:	4401      	add	r1, r0
 8011c84:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8011c88:	4313      	orrs	r3, r2
 8011c8a:	610b      	str	r3, [r1, #16]
      
      if (ep->type == EP_TYPE_ISOC)
 8011c8c:	68bb      	ldr	r3, [r7, #8]
 8011c8e:	78db      	ldrb	r3, [r3, #3]
 8011c90:	2b01      	cmp	r3, #1
 8011c92:	d123      	bne.n	8011cdc <USB_EPStartXfer+0x198>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT); 
 8011c94:	68bb      	ldr	r3, [r7, #8]
 8011c96:	781b      	ldrb	r3, [r3, #0]
 8011c98:	015a      	lsls	r2, r3, #5
 8011c9a:	68fb      	ldr	r3, [r7, #12]
 8011c9c:	4413      	add	r3, r2
 8011c9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ca2:	691b      	ldr	r3, [r3, #16]
 8011ca4:	68ba      	ldr	r2, [r7, #8]
 8011ca6:	7812      	ldrb	r2, [r2, #0]
 8011ca8:	0151      	lsls	r1, r2, #5
 8011caa:	68fa      	ldr	r2, [r7, #12]
 8011cac:	440a      	add	r2, r1
 8011cae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011cb2:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8011cb6:	6113      	str	r3, [r2, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29U)); 
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	781b      	ldrb	r3, [r3, #0]
 8011cbc:	015a      	lsls	r2, r3, #5
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	4413      	add	r3, r2
 8011cc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011cc6:	691b      	ldr	r3, [r3, #16]
 8011cc8:	68ba      	ldr	r2, [r7, #8]
 8011cca:	7812      	ldrb	r2, [r2, #0]
 8011ccc:	0151      	lsls	r1, r2, #5
 8011cce:	68fa      	ldr	r2, [r7, #12]
 8011cd0:	440a      	add	r2, r1
 8011cd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011cd6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011cda:	6113      	str	r3, [r2, #16]
      }       
    }

    if (dma == 1U)
 8011cdc:	79fb      	ldrb	r3, [r7, #7]
 8011cde:	2b01      	cmp	r3, #1
 8011ce0:	d10b      	bne.n	8011cfa <USB_EPStartXfer+0x1b6>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8011ce2:	68bb      	ldr	r3, [r7, #8]
 8011ce4:	781b      	ldrb	r3, [r3, #0]
 8011ce6:	015a      	lsls	r2, r3, #5
 8011ce8:	68fb      	ldr	r3, [r7, #12]
 8011cea:	4413      	add	r3, r2
 8011cec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011cf0:	461a      	mov	r2, r3
 8011cf2:	68bb      	ldr	r3, [r7, #8]
 8011cf4:	691b      	ldr	r3, [r3, #16]
 8011cf6:	6153      	str	r3, [r2, #20]
 8011cf8:	e015      	b.n	8011d26 <USB_EPStartXfer+0x1e2>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	78db      	ldrb	r3, [r3, #3]
 8011cfe:	2b01      	cmp	r3, #1
 8011d00:	d011      	beq.n	8011d26 <USB_EPStartXfer+0x1e2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8011d02:	68bb      	ldr	r3, [r7, #8]
 8011d04:	695b      	ldr	r3, [r3, #20]
 8011d06:	2b00      	cmp	r3, #0
 8011d08:	d00d      	beq.n	8011d26 <USB_EPStartXfer+0x1e2>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1U << ep->num;
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011d10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011d12:	68bb      	ldr	r3, [r7, #8]
 8011d14:	781b      	ldrb	r3, [r3, #0]
 8011d16:	4619      	mov	r1, r3
 8011d18:	2301      	movs	r3, #1
 8011d1a:	408b      	lsls	r3, r1
 8011d1c:	68f9      	ldr	r1, [r7, #12]
 8011d1e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011d22:	4313      	orrs	r3, r2
 8011d24:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8011d26:	68bb      	ldr	r3, [r7, #8]
 8011d28:	78db      	ldrb	r3, [r3, #3]
 8011d2a:	2b01      	cmp	r3, #1
 8011d2c:	d12c      	bne.n	8011d88 <USB_EPStartXfer+0x244>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011d34:	689b      	ldr	r3, [r3, #8]
 8011d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d112      	bne.n	8011d64 <USB_EPStartXfer+0x220>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011d3e:	68bb      	ldr	r3, [r7, #8]
 8011d40:	781b      	ldrb	r3, [r3, #0]
 8011d42:	015a      	lsls	r2, r3, #5
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	4413      	add	r3, r2
 8011d48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	68ba      	ldr	r2, [r7, #8]
 8011d50:	7812      	ldrb	r2, [r2, #0]
 8011d52:	0151      	lsls	r1, r2, #5
 8011d54:	68fa      	ldr	r2, [r7, #12]
 8011d56:	440a      	add	r2, r1
 8011d58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011d5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011d60:	6013      	str	r3, [r2, #0]
 8011d62:	e011      	b.n	8011d88 <USB_EPStartXfer+0x244>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011d64:	68bb      	ldr	r3, [r7, #8]
 8011d66:	781b      	ldrb	r3, [r3, #0]
 8011d68:	015a      	lsls	r2, r3, #5
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	4413      	add	r3, r2
 8011d6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	68ba      	ldr	r2, [r7, #8]
 8011d76:	7812      	ldrb	r2, [r2, #0]
 8011d78:	0151      	lsls	r1, r2, #5
 8011d7a:	68fa      	ldr	r2, [r7, #12]
 8011d7c:	440a      	add	r2, r1
 8011d7e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011d82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011d86:	6013      	str	r3, [r2, #0]
      }
    } 
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011d88:	68bb      	ldr	r3, [r7, #8]
 8011d8a:	781b      	ldrb	r3, [r3, #0]
 8011d8c:	015a      	lsls	r2, r3, #5
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	4413      	add	r3, r2
 8011d92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	68ba      	ldr	r2, [r7, #8]
 8011d9a:	7812      	ldrb	r2, [r2, #0]
 8011d9c:	0151      	lsls	r1, r2, #5
 8011d9e:	68fa      	ldr	r2, [r7, #12]
 8011da0:	440a      	add	r2, r1
 8011da2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011da6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011daa:	6013      	str	r3, [r2, #0]
    
    if (ep->type == EP_TYPE_ISOC)
 8011dac:	68bb      	ldr	r3, [r7, #8]
 8011dae:	78db      	ldrb	r3, [r3, #3]
 8011db0:	2b01      	cmp	r3, #1
 8011db2:	f040 80ed 	bne.w	8011f90 <USB_EPStartXfer+0x44c>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);   
 8011db6:	68bb      	ldr	r3, [r7, #8]
 8011db8:	68d9      	ldr	r1, [r3, #12]
 8011dba:	68bb      	ldr	r3, [r7, #8]
 8011dbc:	781a      	ldrb	r2, [r3, #0]
 8011dbe:	68bb      	ldr	r3, [r7, #8]
 8011dc0:	695b      	ldr	r3, [r3, #20]
 8011dc2:	b298      	uxth	r0, r3
 8011dc4:	79fb      	ldrb	r3, [r7, #7]
 8011dc6:	9300      	str	r3, [sp, #0]
 8011dc8:	4603      	mov	r3, r0
 8011dca:	68f8      	ldr	r0, [r7, #12]
 8011dcc:	f000 fa38 	bl	8012240 <USB_WritePacket>
 8011dd0:	e0de      	b.n	8011f90 <USB_EPStartXfer+0x44c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */  
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8011dd2:	68bb      	ldr	r3, [r7, #8]
 8011dd4:	781b      	ldrb	r3, [r3, #0]
 8011dd6:	015a      	lsls	r2, r3, #5
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	4413      	add	r3, r2
 8011ddc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011de0:	691b      	ldr	r3, [r3, #16]
 8011de2:	68ba      	ldr	r2, [r7, #8]
 8011de4:	7812      	ldrb	r2, [r2, #0]
 8011de6:	0151      	lsls	r1, r2, #5
 8011de8:	68fa      	ldr	r2, [r7, #12]
 8011dea:	440a      	add	r2, r1
 8011dec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011df0:	0cdb      	lsrs	r3, r3, #19
 8011df2:	04db      	lsls	r3, r3, #19
 8011df4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 8011df6:	68bb      	ldr	r3, [r7, #8]
 8011df8:	781b      	ldrb	r3, [r3, #0]
 8011dfa:	015a      	lsls	r2, r3, #5
 8011dfc:	68fb      	ldr	r3, [r7, #12]
 8011dfe:	4413      	add	r3, r2
 8011e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011e04:	691b      	ldr	r3, [r3, #16]
 8011e06:	68ba      	ldr	r2, [r7, #8]
 8011e08:	7812      	ldrb	r2, [r2, #0]
 8011e0a:	0151      	lsls	r1, r2, #5
 8011e0c:	68fa      	ldr	r2, [r7, #12]
 8011e0e:	440a      	add	r2, r1
 8011e10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011e14:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011e18:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011e1c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8011e1e:	68bb      	ldr	r3, [r7, #8]
 8011e20:	695b      	ldr	r3, [r3, #20]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d12a      	bne.n	8011e7c <USB_EPStartXfer+0x338>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8011e26:	68bb      	ldr	r3, [r7, #8]
 8011e28:	781b      	ldrb	r3, [r3, #0]
 8011e2a:	015a      	lsls	r2, r3, #5
 8011e2c:	68fb      	ldr	r3, [r7, #12]
 8011e2e:	4413      	add	r3, r2
 8011e30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011e34:	691a      	ldr	r2, [r3, #16]
 8011e36:	68bb      	ldr	r3, [r7, #8]
 8011e38:	689b      	ldr	r3, [r3, #8]
 8011e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011e3e:	68b9      	ldr	r1, [r7, #8]
 8011e40:	7809      	ldrb	r1, [r1, #0]
 8011e42:	0148      	lsls	r0, r1, #5
 8011e44:	68f9      	ldr	r1, [r7, #12]
 8011e46:	4401      	add	r1, r0
 8011e48:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011e4c:	4313      	orrs	r3, r2
 8011e4e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 8011e50:	68bb      	ldr	r3, [r7, #8]
 8011e52:	781b      	ldrb	r3, [r3, #0]
 8011e54:	015a      	lsls	r2, r3, #5
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	4413      	add	r3, r2
 8011e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011e5e:	691b      	ldr	r3, [r3, #16]
 8011e60:	68ba      	ldr	r2, [r7, #8]
 8011e62:	7812      	ldrb	r2, [r2, #0]
 8011e64:	0151      	lsls	r1, r2, #5
 8011e66:	68fa      	ldr	r2, [r7, #12]
 8011e68:	440a      	add	r2, r1
 8011e6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011e6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011e72:	6113      	str	r3, [r2, #16]
 8011e74:	e03b      	b.n	8011eee <USB_EPStartXfer+0x3aa>
 8011e76:	bf00      	nop
 8011e78:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1U)/ ep->maxpacket; 
 8011e7c:	68bb      	ldr	r3, [r7, #8]
 8011e7e:	695a      	ldr	r2, [r3, #20]
 8011e80:	68bb      	ldr	r3, [r7, #8]
 8011e82:	689b      	ldr	r3, [r3, #8]
 8011e84:	4413      	add	r3, r2
 8011e86:	1e5a      	subs	r2, r3, #1
 8011e88:	68bb      	ldr	r3, [r7, #8]
 8011e8a:	689b      	ldr	r3, [r3, #8]
 8011e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8011e90:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19U));
 8011e92:	68bb      	ldr	r3, [r7, #8]
 8011e94:	781b      	ldrb	r3, [r3, #0]
 8011e96:	015a      	lsls	r2, r3, #5
 8011e98:	68fb      	ldr	r3, [r7, #12]
 8011e9a:	4413      	add	r3, r2
 8011e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011ea0:	691a      	ldr	r2, [r3, #16]
 8011ea2:	8afb      	ldrh	r3, [r7, #22]
 8011ea4:	04db      	lsls	r3, r3, #19
 8011ea6:	4619      	mov	r1, r3
 8011ea8:	4b3c      	ldr	r3, [pc, #240]	; (8011f9c <USB_EPStartXfer+0x458>)
 8011eaa:	400b      	ands	r3, r1
 8011eac:	68b9      	ldr	r1, [r7, #8]
 8011eae:	7809      	ldrb	r1, [r1, #0]
 8011eb0:	0148      	lsls	r0, r1, #5
 8011eb2:	68f9      	ldr	r1, [r7, #12]
 8011eb4:	4401      	add	r1, r0
 8011eb6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011eba:	4313      	orrs	r3, r2
 8011ebc:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	781b      	ldrb	r3, [r3, #0]
 8011ec2:	015a      	lsls	r2, r3, #5
 8011ec4:	68fb      	ldr	r3, [r7, #12]
 8011ec6:	4413      	add	r3, r2
 8011ec8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011ecc:	691a      	ldr	r2, [r3, #16]
 8011ece:	68bb      	ldr	r3, [r7, #8]
 8011ed0:	689b      	ldr	r3, [r3, #8]
 8011ed2:	8af9      	ldrh	r1, [r7, #22]
 8011ed4:	fb01 f303 	mul.w	r3, r1, r3
 8011ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011edc:	68b9      	ldr	r1, [r7, #8]
 8011ede:	7809      	ldrb	r1, [r1, #0]
 8011ee0:	0148      	lsls	r0, r1, #5
 8011ee2:	68f9      	ldr	r1, [r7, #12]
 8011ee4:	4401      	add	r1, r0
 8011ee6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011eea:	4313      	orrs	r3, r2
 8011eec:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8011eee:	79fb      	ldrb	r3, [r7, #7]
 8011ef0:	2b01      	cmp	r3, #1
 8011ef2:	d10a      	bne.n	8011f0a <USB_EPStartXfer+0x3c6>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 8011ef4:	68bb      	ldr	r3, [r7, #8]
 8011ef6:	68d9      	ldr	r1, [r3, #12]
 8011ef8:	68bb      	ldr	r3, [r7, #8]
 8011efa:	781b      	ldrb	r3, [r3, #0]
 8011efc:	015a      	lsls	r2, r3, #5
 8011efe:	68fb      	ldr	r3, [r7, #12]
 8011f00:	4413      	add	r3, r2
 8011f02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011f06:	460a      	mov	r2, r1
 8011f08:	615a      	str	r2, [r3, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 8011f0a:	68bb      	ldr	r3, [r7, #8]
 8011f0c:	78db      	ldrb	r3, [r3, #3]
 8011f0e:	2b01      	cmp	r3, #1
 8011f10:	d12c      	bne.n	8011f6c <USB_EPStartXfer+0x428>
    {
      if ((USBx_DEVICE->DSTS & ( 1U << 8U )) == 0U)
 8011f12:	68fb      	ldr	r3, [r7, #12]
 8011f14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011f18:	689b      	ldr	r3, [r3, #8]
 8011f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011f1e:	2b00      	cmp	r3, #0
 8011f20:	d112      	bne.n	8011f48 <USB_EPStartXfer+0x404>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8011f22:	68bb      	ldr	r3, [r7, #8]
 8011f24:	781b      	ldrb	r3, [r3, #0]
 8011f26:	015a      	lsls	r2, r3, #5
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	4413      	add	r3, r2
 8011f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011f30:	681b      	ldr	r3, [r3, #0]
 8011f32:	68ba      	ldr	r2, [r7, #8]
 8011f34:	7812      	ldrb	r2, [r2, #0]
 8011f36:	0151      	lsls	r1, r2, #5
 8011f38:	68fa      	ldr	r2, [r7, #12]
 8011f3a:	440a      	add	r2, r1
 8011f3c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011f40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011f44:	6013      	str	r3, [r2, #0]
 8011f46:	e011      	b.n	8011f6c <USB_EPStartXfer+0x428>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011f48:	68bb      	ldr	r3, [r7, #8]
 8011f4a:	781b      	ldrb	r3, [r3, #0]
 8011f4c:	015a      	lsls	r2, r3, #5
 8011f4e:	68fb      	ldr	r3, [r7, #12]
 8011f50:	4413      	add	r3, r2
 8011f52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	68ba      	ldr	r2, [r7, #8]
 8011f5a:	7812      	ldrb	r2, [r2, #0]
 8011f5c:	0151      	lsls	r1, r2, #5
 8011f5e:	68fa      	ldr	r2, [r7, #12]
 8011f60:	440a      	add	r2, r1
 8011f62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011f66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011f6a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8011f6c:	68bb      	ldr	r3, [r7, #8]
 8011f6e:	781b      	ldrb	r3, [r3, #0]
 8011f70:	015a      	lsls	r2, r3, #5
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	4413      	add	r3, r2
 8011f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011f7a:	681b      	ldr	r3, [r3, #0]
 8011f7c:	68ba      	ldr	r2, [r7, #8]
 8011f7e:	7812      	ldrb	r2, [r2, #0]
 8011f80:	0151      	lsls	r1, r2, #5
 8011f82:	68fa      	ldr	r2, [r7, #12]
 8011f84:	440a      	add	r2, r1
 8011f86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011f8a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011f8e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8011f90:	2300      	movs	r3, #0
}
 8011f92:	4618      	mov	r0, r3
 8011f94:	3718      	adds	r7, #24
 8011f96:	46bd      	mov	sp, r7
 8011f98:	bd80      	pop	{r7, pc}
 8011f9a:	bf00      	nop
 8011f9c:	1ff80000 	.word	0x1ff80000

08011fa0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011fa0:	b480      	push	{r7}
 8011fa2:	b085      	sub	sp, #20
 8011fa4:	af00      	add	r7, sp, #0
 8011fa6:	60f8      	str	r0, [r7, #12]
 8011fa8:	60b9      	str	r1, [r7, #8]
 8011faa:	4613      	mov	r3, r2
 8011fac:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1U)
 8011fae:	68bb      	ldr	r3, [r7, #8]
 8011fb0:	785b      	ldrb	r3, [r3, #1]
 8011fb2:	2b01      	cmp	r3, #1
 8011fb4:	f040 80c8 	bne.w	8012148 <USB_EP0StartXfer+0x1a8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8011fb8:	68bb      	ldr	r3, [r7, #8]
 8011fba:	695b      	ldr	r3, [r3, #20]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d138      	bne.n	8012032 <USB_EP0StartXfer+0x92>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8011fc0:	68bb      	ldr	r3, [r7, #8]
 8011fc2:	781b      	ldrb	r3, [r3, #0]
 8011fc4:	015a      	lsls	r2, r3, #5
 8011fc6:	68fb      	ldr	r3, [r7, #12]
 8011fc8:	4413      	add	r3, r2
 8011fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011fce:	691b      	ldr	r3, [r3, #16]
 8011fd0:	68ba      	ldr	r2, [r7, #8]
 8011fd2:	7812      	ldrb	r2, [r2, #0]
 8011fd4:	0151      	lsls	r1, r2, #5
 8011fd6:	68fa      	ldr	r2, [r7, #12]
 8011fd8:	440a      	add	r2, r1
 8011fda:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011fde:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8011fe2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8011fe6:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8011fe8:	68bb      	ldr	r3, [r7, #8]
 8011fea:	781b      	ldrb	r3, [r3, #0]
 8011fec:	015a      	lsls	r2, r3, #5
 8011fee:	68fb      	ldr	r3, [r7, #12]
 8011ff0:	4413      	add	r3, r2
 8011ff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ff6:	691b      	ldr	r3, [r3, #16]
 8011ff8:	68ba      	ldr	r2, [r7, #8]
 8011ffa:	7812      	ldrb	r2, [r2, #0]
 8011ffc:	0151      	lsls	r1, r2, #5
 8011ffe:	68fa      	ldr	r2, [r7, #12]
 8012000:	440a      	add	r2, r1
 8012002:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012006:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801200a:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ); 
 801200c:	68bb      	ldr	r3, [r7, #8]
 801200e:	781b      	ldrb	r3, [r3, #0]
 8012010:	015a      	lsls	r2, r3, #5
 8012012:	68fb      	ldr	r3, [r7, #12]
 8012014:	4413      	add	r3, r2
 8012016:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801201a:	691b      	ldr	r3, [r3, #16]
 801201c:	68ba      	ldr	r2, [r7, #8]
 801201e:	7812      	ldrb	r2, [r2, #0]
 8012020:	0151      	lsls	r1, r2, #5
 8012022:	68fa      	ldr	r2, [r7, #12]
 8012024:	440a      	add	r2, r1
 8012026:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801202a:	0cdb      	lsrs	r3, r3, #19
 801202c:	04db      	lsls	r3, r3, #19
 801202e:	6113      	str	r3, [r2, #16]
 8012030:	e056      	b.n	80120e0 <USB_EP0StartXfer+0x140>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8012032:	68bb      	ldr	r3, [r7, #8]
 8012034:	781b      	ldrb	r3, [r3, #0]
 8012036:	015a      	lsls	r2, r3, #5
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	4413      	add	r3, r2
 801203c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012040:	691b      	ldr	r3, [r3, #16]
 8012042:	68ba      	ldr	r2, [r7, #8]
 8012044:	7812      	ldrb	r2, [r2, #0]
 8012046:	0151      	lsls	r1, r2, #5
 8012048:	68fa      	ldr	r2, [r7, #12]
 801204a:	440a      	add	r2, r1
 801204c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012050:	0cdb      	lsrs	r3, r3, #19
 8012052:	04db      	lsls	r3, r3, #19
 8012054:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT); 
 8012056:	68bb      	ldr	r3, [r7, #8]
 8012058:	781b      	ldrb	r3, [r3, #0]
 801205a:	015a      	lsls	r2, r3, #5
 801205c:	68fb      	ldr	r3, [r7, #12]
 801205e:	4413      	add	r3, r2
 8012060:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012064:	691b      	ldr	r3, [r3, #16]
 8012066:	68ba      	ldr	r2, [r7, #8]
 8012068:	7812      	ldrb	r2, [r2, #0]
 801206a:	0151      	lsls	r1, r2, #5
 801206c:	68fa      	ldr	r2, [r7, #12]
 801206e:	440a      	add	r2, r1
 8012070:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012074:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8012078:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 801207c:	6113      	str	r3, [r2, #16]
      
      if(ep->xfer_len > ep->maxpacket)
 801207e:	68bb      	ldr	r3, [r7, #8]
 8012080:	695a      	ldr	r2, [r3, #20]
 8012082:	68bb      	ldr	r3, [r7, #8]
 8012084:	689b      	ldr	r3, [r3, #8]
 8012086:	429a      	cmp	r2, r3
 8012088:	d903      	bls.n	8012092 <USB_EP0StartXfer+0xf2>
      {
        ep->xfer_len = ep->maxpacket;
 801208a:	68bb      	ldr	r3, [r7, #8]
 801208c:	689a      	ldr	r2, [r3, #8]
 801208e:	68bb      	ldr	r3, [r7, #8]
 8012090:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19U)) ;
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	781b      	ldrb	r3, [r3, #0]
 8012096:	015a      	lsls	r2, r3, #5
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	4413      	add	r3, r2
 801209c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80120a0:	691b      	ldr	r3, [r3, #16]
 80120a2:	68ba      	ldr	r2, [r7, #8]
 80120a4:	7812      	ldrb	r2, [r2, #0]
 80120a6:	0151      	lsls	r1, r2, #5
 80120a8:	68fa      	ldr	r2, [r7, #12]
 80120aa:	440a      	add	r2, r1
 80120ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80120b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80120b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len); 
 80120b6:	68bb      	ldr	r3, [r7, #8]
 80120b8:	781b      	ldrb	r3, [r3, #0]
 80120ba:	015a      	lsls	r2, r3, #5
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	4413      	add	r3, r2
 80120c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80120c4:	691a      	ldr	r2, [r3, #16]
 80120c6:	68bb      	ldr	r3, [r7, #8]
 80120c8:	695b      	ldr	r3, [r3, #20]
 80120ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80120ce:	68b9      	ldr	r1, [r7, #8]
 80120d0:	7809      	ldrb	r1, [r1, #0]
 80120d2:	0148      	lsls	r0, r1, #5
 80120d4:	68f9      	ldr	r1, [r7, #12]
 80120d6:	4401      	add	r1, r0
 80120d8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80120dc:	4313      	orrs	r3, r2
 80120de:	610b      	str	r3, [r1, #16]
    
    }
    
    if (dma == 1)
 80120e0:	79fb      	ldrb	r3, [r7, #7]
 80120e2:	2b01      	cmp	r3, #1
 80120e4:	d10b      	bne.n	80120fe <USB_EP0StartXfer+0x15e>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80120e6:	68bb      	ldr	r3, [r7, #8]
 80120e8:	781b      	ldrb	r3, [r3, #0]
 80120ea:	015a      	lsls	r2, r3, #5
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	4413      	add	r3, r2
 80120f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80120f4:	461a      	mov	r2, r3
 80120f6:	68bb      	ldr	r3, [r7, #8]
 80120f8:	691b      	ldr	r3, [r3, #16]
 80120fa:	6153      	str	r3, [r2, #20]
 80120fc:	e011      	b.n	8012122 <USB_EP0StartXfer+0x182>
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80120fe:	68bb      	ldr	r3, [r7, #8]
 8012100:	695b      	ldr	r3, [r3, #20]
 8012102:	2b00      	cmp	r3, #0
 8012104:	d00d      	beq.n	8012122 <USB_EP0StartXfer+0x182>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8012106:	68fb      	ldr	r3, [r7, #12]
 8012108:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801210c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801210e:	68bb      	ldr	r3, [r7, #8]
 8012110:	781b      	ldrb	r3, [r3, #0]
 8012112:	4619      	mov	r1, r3
 8012114:	2301      	movs	r3, #1
 8012116:	408b      	lsls	r3, r1
 8012118:	68f9      	ldr	r1, [r7, #12]
 801211a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801211e:	4313      	orrs	r3, r2
 8012120:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }
    
    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);   
 8012122:	68bb      	ldr	r3, [r7, #8]
 8012124:	781b      	ldrb	r3, [r3, #0]
 8012126:	015a      	lsls	r2, r3, #5
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	4413      	add	r3, r2
 801212c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	68ba      	ldr	r2, [r7, #8]
 8012134:	7812      	ldrb	r2, [r2, #0]
 8012136:	0151      	lsls	r1, r2, #5
 8012138:	68fa      	ldr	r2, [r7, #12]
 801213a:	440a      	add	r2, r1
 801213c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012140:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012144:	6013      	str	r3, [r2, #0]
 8012146:	e074      	b.n	8012232 <USB_EP0StartXfer+0x292>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ); 
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	781b      	ldrb	r3, [r3, #0]
 801214c:	015a      	lsls	r2, r3, #5
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	4413      	add	r3, r2
 8012152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012156:	691b      	ldr	r3, [r3, #16]
 8012158:	68ba      	ldr	r2, [r7, #8]
 801215a:	7812      	ldrb	r2, [r2, #0]
 801215c:	0151      	lsls	r1, r2, #5
 801215e:	68fa      	ldr	r2, [r7, #12]
 8012160:	440a      	add	r2, r1
 8012162:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012166:	0cdb      	lsrs	r3, r3, #19
 8012168:	04db      	lsls	r3, r3, #19
 801216a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT); 
 801216c:	68bb      	ldr	r3, [r7, #8]
 801216e:	781b      	ldrb	r3, [r3, #0]
 8012170:	015a      	lsls	r2, r3, #5
 8012172:	68fb      	ldr	r3, [r7, #12]
 8012174:	4413      	add	r3, r2
 8012176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801217a:	691b      	ldr	r3, [r3, #16]
 801217c:	68ba      	ldr	r2, [r7, #8]
 801217e:	7812      	ldrb	r2, [r2, #0]
 8012180:	0151      	lsls	r1, r2, #5
 8012182:	68fa      	ldr	r2, [r7, #12]
 8012184:	440a      	add	r2, r1
 8012186:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801218a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801218e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8012192:	6113      	str	r3, [r2, #16]
      
    if (ep->xfer_len > 0U)
 8012194:	68bb      	ldr	r3, [r7, #8]
 8012196:	695b      	ldr	r3, [r3, #20]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d003      	beq.n	80121a4 <USB_EP0StartXfer+0x204>
    {
      ep->xfer_len = ep->maxpacket;
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	689a      	ldr	r2, [r3, #8]
 80121a0:	68bb      	ldr	r3, [r7, #8]
 80121a2:	615a      	str	r2, [r3, #20]
    }
    
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U));
 80121a4:	68bb      	ldr	r3, [r7, #8]
 80121a6:	781b      	ldrb	r3, [r3, #0]
 80121a8:	015a      	lsls	r2, r3, #5
 80121aa:	68fb      	ldr	r3, [r7, #12]
 80121ac:	4413      	add	r3, r2
 80121ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80121b2:	691b      	ldr	r3, [r3, #16]
 80121b4:	68ba      	ldr	r2, [r7, #8]
 80121b6:	7812      	ldrb	r2, [r2, #0]
 80121b8:	0151      	lsls	r1, r2, #5
 80121ba:	68fa      	ldr	r2, [r7, #12]
 80121bc:	440a      	add	r2, r1
 80121be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80121c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80121c6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket)); 
 80121c8:	68bb      	ldr	r3, [r7, #8]
 80121ca:	781b      	ldrb	r3, [r3, #0]
 80121cc:	015a      	lsls	r2, r3, #5
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	4413      	add	r3, r2
 80121d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80121d6:	691a      	ldr	r2, [r3, #16]
 80121d8:	68bb      	ldr	r3, [r7, #8]
 80121da:	689b      	ldr	r3, [r3, #8]
 80121dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80121e0:	68b9      	ldr	r1, [r7, #8]
 80121e2:	7809      	ldrb	r1, [r1, #0]
 80121e4:	0148      	lsls	r0, r1, #5
 80121e6:	68f9      	ldr	r1, [r7, #12]
 80121e8:	4401      	add	r1, r0
 80121ea:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80121ee:	4313      	orrs	r3, r2
 80121f0:	610b      	str	r3, [r1, #16]
    

    if (dma == 1U)
 80121f2:	79fb      	ldrb	r3, [r7, #7]
 80121f4:	2b01      	cmp	r3, #1
 80121f6:	d10a      	bne.n	801220e <USB_EP0StartXfer+0x26e>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	68d9      	ldr	r1, [r3, #12]
 80121fc:	68bb      	ldr	r3, [r7, #8]
 80121fe:	781b      	ldrb	r3, [r3, #0]
 8012200:	015a      	lsls	r2, r3, #5
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	4413      	add	r3, r2
 8012206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801220a:	460a      	mov	r2, r1
 801220c:	615a      	str	r2, [r3, #20]
    }
    
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);    
 801220e:	68bb      	ldr	r3, [r7, #8]
 8012210:	781b      	ldrb	r3, [r3, #0]
 8012212:	015a      	lsls	r2, r3, #5
 8012214:	68fb      	ldr	r3, [r7, #12]
 8012216:	4413      	add	r3, r2
 8012218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	68ba      	ldr	r2, [r7, #8]
 8012220:	7812      	ldrb	r2, [r2, #0]
 8012222:	0151      	lsls	r1, r2, #5
 8012224:	68fa      	ldr	r2, [r7, #12]
 8012226:	440a      	add	r2, r1
 8012228:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801222c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8012230:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8012232:	2300      	movs	r3, #0
}
 8012234:	4618      	mov	r0, r3
 8012236:	3714      	adds	r7, #20
 8012238:	46bd      	mov	sp, r7
 801223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801223e:	4770      	bx	lr

08012240 <USB_WritePacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8012240:	b480      	push	{r7}
 8012242:	b087      	sub	sp, #28
 8012244:	af00      	add	r7, sp, #0
 8012246:	60f8      	str	r0, [r7, #12]
 8012248:	60b9      	str	r1, [r7, #8]
 801224a:	4611      	mov	r1, r2
 801224c:	461a      	mov	r2, r3
 801224e:	460b      	mov	r3, r1
 8012250:	71fb      	strb	r3, [r7, #7]
 8012252:	4613      	mov	r3, r2
 8012254:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b = 0U , i = 0U;
 8012256:	2300      	movs	r3, #0
 8012258:	613b      	str	r3, [r7, #16]
 801225a:	2300      	movs	r3, #0
 801225c:	617b      	str	r3, [r7, #20]
  
  if (dma == 0U)
 801225e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012262:	2b00      	cmp	r3, #0
 8012264:	d11a      	bne.n	801229c <USB_WritePacket+0x5c>
  {
    count32b =  (len + 3U) / 4U;
 8012266:	88bb      	ldrh	r3, [r7, #4]
 8012268:	3303      	adds	r3, #3
 801226a:	089b      	lsrs	r3, r3, #2
 801226c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++, src += 4U)
 801226e:	2300      	movs	r3, #0
 8012270:	617b      	str	r3, [r7, #20]
 8012272:	e00f      	b.n	8012294 <USB_WritePacket+0x54>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8012274:	79fb      	ldrb	r3, [r7, #7]
 8012276:	031a      	lsls	r2, r3, #12
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	4413      	add	r3, r2
 801227c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8012280:	461a      	mov	r2, r3
 8012282:	68bb      	ldr	r3, [r7, #8]
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	6013      	str	r3, [r2, #0]
    for (i = 0U; i < count32b; i++, src += 4U)
 8012288:	697b      	ldr	r3, [r7, #20]
 801228a:	3301      	adds	r3, #1
 801228c:	617b      	str	r3, [r7, #20]
 801228e:	68bb      	ldr	r3, [r7, #8]
 8012290:	3304      	adds	r3, #4
 8012292:	60bb      	str	r3, [r7, #8]
 8012294:	697a      	ldr	r2, [r7, #20]
 8012296:	693b      	ldr	r3, [r7, #16]
 8012298:	429a      	cmp	r2, r3
 801229a:	d3eb      	bcc.n	8012274 <USB_WritePacket+0x34>
    }
  }
  return HAL_OK;
 801229c:	2300      	movs	r3, #0
}
 801229e:	4618      	mov	r0, r3
 80122a0:	371c      	adds	r7, #28
 80122a2:	46bd      	mov	sp, r7
 80122a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122a8:	4770      	bx	lr

080122aa <USB_ReadPacket>:
  *           0 : DMA feature not used 
  *           1 : DMA feature used  
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80122aa:	b480      	push	{r7}
 80122ac:	b087      	sub	sp, #28
 80122ae:	af00      	add	r7, sp, #0
 80122b0:	60f8      	str	r0, [r7, #12]
 80122b2:	60b9      	str	r1, [r7, #8]
 80122b4:	4613      	mov	r3, r2
 80122b6:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0U;
 80122b8:	2300      	movs	r3, #0
 80122ba:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3U) / 4U;
 80122bc:	88fb      	ldrh	r3, [r7, #6]
 80122be:	3303      	adds	r3, #3
 80122c0:	089b      	lsrs	r3, r3, #2
 80122c2:	613b      	str	r3, [r7, #16]
  
  for ( i = 0U; i < count32b; i++, dest += 4U )
 80122c4:	2300      	movs	r3, #0
 80122c6:	617b      	str	r3, [r7, #20]
 80122c8:	e00b      	b.n	80122e2 <USB_ReadPacket+0x38>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0U);
 80122ca:	68fb      	ldr	r3, [r7, #12]
 80122cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80122d0:	681a      	ldr	r2, [r3, #0]
 80122d2:	68bb      	ldr	r3, [r7, #8]
 80122d4:	601a      	str	r2, [r3, #0]
  for ( i = 0U; i < count32b; i++, dest += 4U )
 80122d6:	697b      	ldr	r3, [r7, #20]
 80122d8:	3301      	adds	r3, #1
 80122da:	617b      	str	r3, [r7, #20]
 80122dc:	68bb      	ldr	r3, [r7, #8]
 80122de:	3304      	adds	r3, #4
 80122e0:	60bb      	str	r3, [r7, #8]
 80122e2:	697a      	ldr	r2, [r7, #20]
 80122e4:	693b      	ldr	r3, [r7, #16]
 80122e6:	429a      	cmp	r2, r3
 80122e8:	d3ef      	bcc.n	80122ca <USB_ReadPacket+0x20>
    
  }
  return ((void *)dest);
 80122ea:	68bb      	ldr	r3, [r7, #8]
}
 80122ec:	4618      	mov	r0, r3
 80122ee:	371c      	adds	r7, #28
 80122f0:	46bd      	mov	sp, r7
 80122f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122f6:	4770      	bx	lr

080122f8 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 80122f8:	b480      	push	{r7}
 80122fa:	b083      	sub	sp, #12
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]
 8012300:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	785b      	ldrb	r3, [r3, #1]
 8012306:	2b01      	cmp	r3, #1
 8012308:	d12e      	bne.n	8012368 <USB_EPSetStall+0x70>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0U)
 801230a:	683b      	ldr	r3, [r7, #0]
 801230c:	781b      	ldrb	r3, [r3, #0]
 801230e:	015a      	lsls	r2, r3, #5
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	4413      	add	r3, r2
 8012314:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012318:	681b      	ldr	r3, [r3, #0]
 801231a:	2b00      	cmp	r3, #0
 801231c:	db11      	blt.n	8012342 <USB_EPSetStall+0x4a>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS); 
 801231e:	683b      	ldr	r3, [r7, #0]
 8012320:	781b      	ldrb	r3, [r3, #0]
 8012322:	015a      	lsls	r2, r3, #5
 8012324:	687b      	ldr	r3, [r7, #4]
 8012326:	4413      	add	r3, r2
 8012328:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	683a      	ldr	r2, [r7, #0]
 8012330:	7812      	ldrb	r2, [r2, #0]
 8012332:	0151      	lsls	r1, r2, #5
 8012334:	687a      	ldr	r2, [r7, #4]
 8012336:	440a      	add	r2, r1
 8012338:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801233c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8012340:	6013      	str	r3, [r2, #0]
    } 
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8012342:	683b      	ldr	r3, [r7, #0]
 8012344:	781b      	ldrb	r3, [r3, #0]
 8012346:	015a      	lsls	r2, r3, #5
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	4413      	add	r3, r2
 801234c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012350:	681b      	ldr	r3, [r3, #0]
 8012352:	683a      	ldr	r2, [r7, #0]
 8012354:	7812      	ldrb	r2, [r2, #0]
 8012356:	0151      	lsls	r1, r2, #5
 8012358:	687a      	ldr	r2, [r7, #4]
 801235a:	440a      	add	r2, r1
 801235c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012360:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8012364:	6013      	str	r3, [r2, #0]
 8012366:	e02d      	b.n	80123c4 <USB_EPSetStall+0xcc>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0U)
 8012368:	683b      	ldr	r3, [r7, #0]
 801236a:	781b      	ldrb	r3, [r3, #0]
 801236c:	015a      	lsls	r2, r3, #5
 801236e:	687b      	ldr	r3, [r7, #4]
 8012370:	4413      	add	r3, r2
 8012372:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012376:	681b      	ldr	r3, [r3, #0]
 8012378:	2b00      	cmp	r3, #0
 801237a:	db11      	blt.n	80123a0 <USB_EPSetStall+0xa8>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS); 
 801237c:	683b      	ldr	r3, [r7, #0]
 801237e:	781b      	ldrb	r3, [r3, #0]
 8012380:	015a      	lsls	r2, r3, #5
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	4413      	add	r3, r2
 8012386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	683a      	ldr	r2, [r7, #0]
 801238e:	7812      	ldrb	r2, [r2, #0]
 8012390:	0151      	lsls	r1, r2, #5
 8012392:	687a      	ldr	r2, [r7, #4]
 8012394:	440a      	add	r2, r1
 8012396:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801239a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801239e:	6013      	str	r3, [r2, #0]
    } 
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80123a0:	683b      	ldr	r3, [r7, #0]
 80123a2:	781b      	ldrb	r3, [r3, #0]
 80123a4:	015a      	lsls	r2, r3, #5
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	4413      	add	r3, r2
 80123aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80123ae:	681b      	ldr	r3, [r3, #0]
 80123b0:	683a      	ldr	r2, [r7, #0]
 80123b2:	7812      	ldrb	r2, [r2, #0]
 80123b4:	0151      	lsls	r1, r2, #5
 80123b6:	687a      	ldr	r2, [r7, #4]
 80123b8:	440a      	add	r2, r1
 80123ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80123be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80123c2:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80123c4:	2300      	movs	r3, #0
}
 80123c6:	4618      	mov	r0, r3
 80123c8:	370c      	adds	r7, #12
 80123ca:	46bd      	mov	sp, r7
 80123cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123d0:	4770      	bx	lr

080123d2 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80123d2:	b480      	push	{r7}
 80123d4:	b083      	sub	sp, #12
 80123d6:	af00      	add	r7, sp, #0
 80123d8:	6078      	str	r0, [r7, #4]
 80123da:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1U)
 80123dc:	683b      	ldr	r3, [r7, #0]
 80123de:	785b      	ldrb	r3, [r3, #1]
 80123e0:	2b01      	cmp	r3, #1
 80123e2:	d12c      	bne.n	801243e <USB_EPClearStall+0x6c>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80123e4:	683b      	ldr	r3, [r7, #0]
 80123e6:	781b      	ldrb	r3, [r3, #0]
 80123e8:	015a      	lsls	r2, r3, #5
 80123ea:	687b      	ldr	r3, [r7, #4]
 80123ec:	4413      	add	r3, r2
 80123ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80123f2:	681b      	ldr	r3, [r3, #0]
 80123f4:	683a      	ldr	r2, [r7, #0]
 80123f6:	7812      	ldrb	r2, [r2, #0]
 80123f8:	0151      	lsls	r1, r2, #5
 80123fa:	687a      	ldr	r2, [r7, #4]
 80123fc:	440a      	add	r2, r1
 80123fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012402:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8012406:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8012408:	683b      	ldr	r3, [r7, #0]
 801240a:	78db      	ldrb	r3, [r3, #3]
 801240c:	2b03      	cmp	r3, #3
 801240e:	d003      	beq.n	8012418 <USB_EPClearStall+0x46>
 8012410:	683b      	ldr	r3, [r7, #0]
 8012412:	78db      	ldrb	r3, [r3, #3]
 8012414:	2b02      	cmp	r3, #2
 8012416:	d13e      	bne.n	8012496 <USB_EPClearStall+0xc4>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8012418:	683b      	ldr	r3, [r7, #0]
 801241a:	781b      	ldrb	r3, [r3, #0]
 801241c:	015a      	lsls	r2, r3, #5
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	4413      	add	r3, r2
 8012422:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	683a      	ldr	r2, [r7, #0]
 801242a:	7812      	ldrb	r2, [r2, #0]
 801242c:	0151      	lsls	r1, r2, #5
 801242e:	687a      	ldr	r2, [r7, #4]
 8012430:	440a      	add	r2, r1
 8012432:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012436:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801243a:	6013      	str	r3, [r2, #0]
 801243c:	e02b      	b.n	8012496 <USB_EPClearStall+0xc4>
    }    
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801243e:	683b      	ldr	r3, [r7, #0]
 8012440:	781b      	ldrb	r3, [r3, #0]
 8012442:	015a      	lsls	r2, r3, #5
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	4413      	add	r3, r2
 8012448:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	683a      	ldr	r2, [r7, #0]
 8012450:	7812      	ldrb	r2, [r2, #0]
 8012452:	0151      	lsls	r1, r2, #5
 8012454:	687a      	ldr	r2, [r7, #4]
 8012456:	440a      	add	r2, r1
 8012458:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801245c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8012460:	6013      	str	r3, [r2, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8012462:	683b      	ldr	r3, [r7, #0]
 8012464:	78db      	ldrb	r3, [r3, #3]
 8012466:	2b03      	cmp	r3, #3
 8012468:	d003      	beq.n	8012472 <USB_EPClearStall+0xa0>
 801246a:	683b      	ldr	r3, [r7, #0]
 801246c:	78db      	ldrb	r3, [r3, #3]
 801246e:	2b02      	cmp	r3, #2
 8012470:	d111      	bne.n	8012496 <USB_EPClearStall+0xc4>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8012472:	683b      	ldr	r3, [r7, #0]
 8012474:	781b      	ldrb	r3, [r3, #0]
 8012476:	015a      	lsls	r2, r3, #5
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	4413      	add	r3, r2
 801247c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	683a      	ldr	r2, [r7, #0]
 8012484:	7812      	ldrb	r2, [r2, #0]
 8012486:	0151      	lsls	r1, r2, #5
 8012488:	687a      	ldr	r2, [r7, #4]
 801248a:	440a      	add	r2, r1
 801248c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012494:	6013      	str	r3, [r2, #0]
    }    
  }
  return HAL_OK;
 8012496:	2300      	movs	r3, #0
}
 8012498:	4618      	mov	r0, r3
 801249a:	370c      	adds	r7, #12
 801249c:	46bd      	mov	sp, r7
 801249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a2:	4770      	bx	lr

080124a4 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80124a4:	b480      	push	{r7}
 80124a6:	b083      	sub	sp, #12
 80124a8:	af00      	add	r7, sp, #0
 80124aa:	6078      	str	r0, [r7, #4]
 80124ac:	460b      	mov	r3, r1
 80124ae:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 80124b0:	687b      	ldr	r3, [r7, #4]
 80124b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124b6:	681b      	ldr	r3, [r3, #0]
 80124b8:	687a      	ldr	r2, [r7, #4]
 80124ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80124be:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80124c2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4U) & USB_OTG_DCFG_DAD ;
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124ca:	681a      	ldr	r2, [r3, #0]
 80124cc:	78fb      	ldrb	r3, [r7, #3]
 80124ce:	011b      	lsls	r3, r3, #4
 80124d0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80124d4:	6879      	ldr	r1, [r7, #4]
 80124d6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80124da:	4313      	orrs	r3, r2
 80124dc:	600b      	str	r3, [r1, #0]
  
  return HAL_OK;  
 80124de:	2300      	movs	r3, #0
}
 80124e0:	4618      	mov	r0, r3
 80124e2:	370c      	adds	r7, #12
 80124e4:	46bd      	mov	sp, r7
 80124e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ea:	4770      	bx	lr

080124ec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 80124ec:	b480      	push	{r7}
 80124ee:	b085      	sub	sp, #20
 80124f0:	af00      	add	r7, sp, #0
 80124f2:	6078      	str	r0, [r7, #4]
  uint32_t v = 0U;
 80124f4:	2300      	movs	r3, #0
 80124f6:	60fb      	str	r3, [r7, #12]
  
  v = USBx->GINTSTS;
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	695b      	ldr	r3, [r3, #20]
 80124fc:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	699b      	ldr	r3, [r3, #24]
 8012502:	68fa      	ldr	r2, [r7, #12]
 8012504:	4013      	ands	r3, r2
 8012506:	60fb      	str	r3, [r7, #12]
  return v;  
 8012508:	68fb      	ldr	r3, [r7, #12]
}
 801250a:	4618      	mov	r0, r3
 801250c:	3714      	adds	r7, #20
 801250e:	46bd      	mov	sp, r7
 8012510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012514:	4770      	bx	lr

08012516 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8012516:	b480      	push	{r7}
 8012518:	b085      	sub	sp, #20
 801251a:	af00      	add	r7, sp, #0
 801251c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 801251e:	687b      	ldr	r3, [r7, #4]
 8012520:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012524:	699b      	ldr	r3, [r3, #24]
 8012526:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801252e:	69db      	ldr	r3, [r3, #28]
 8012530:	68fa      	ldr	r2, [r7, #12]
 8012532:	4013      	ands	r3, r2
 8012534:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000U) >> 16U);
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	0c1b      	lsrs	r3, r3, #16
}
 801253a:	4618      	mov	r0, r3
 801253c:	3714      	adds	r7, #20
 801253e:	46bd      	mov	sp, r7
 8012540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012544:	4770      	bx	lr

08012546 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8012546:	b480      	push	{r7}
 8012548:	b085      	sub	sp, #20
 801254a:	af00      	add	r7, sp, #0
 801254c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012554:	699b      	ldr	r3, [r3, #24]
 8012556:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801255e:	69db      	ldr	r3, [r3, #28]
 8012560:	68fa      	ldr	r2, [r7, #12]
 8012562:	4013      	ands	r3, r2
 8012564:	60fb      	str	r3, [r7, #12]
  return ((v & 0xFFFFU));
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	b29b      	uxth	r3, r3
}
 801256a:	4618      	mov	r0, r3
 801256c:	3714      	adds	r7, #20
 801256e:	46bd      	mov	sp, r7
 8012570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012574:	4770      	bx	lr

08012576 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8012576:	b480      	push	{r7}
 8012578:	b085      	sub	sp, #20
 801257a:	af00      	add	r7, sp, #0
 801257c:	6078      	str	r0, [r7, #4]
 801257e:	460b      	mov	r3, r1
 8012580:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8012582:	78fb      	ldrb	r3, [r7, #3]
 8012584:	015a      	lsls	r2, r3, #5
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	4413      	add	r3, r2
 801258a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801258e:	689b      	ldr	r3, [r3, #8]
 8012590:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DOEPMSK;
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012598:	695b      	ldr	r3, [r3, #20]
 801259a:	68fa      	ldr	r2, [r7, #12]
 801259c:	4013      	ands	r3, r2
 801259e:	60fb      	str	r3, [r7, #12]
  return v;
 80125a0:	68fb      	ldr	r3, [r7, #12]
}
 80125a2:	4618      	mov	r0, r3
 80125a4:	3714      	adds	r7, #20
 80125a6:	46bd      	mov	sp, r7
 80125a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ac:	4770      	bx	lr

080125ae <USB_ReadDevInEPInterrupt>:
  * @param  epnum : endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 80125ae:	b480      	push	{r7}
 80125b0:	b087      	sub	sp, #28
 80125b2:	af00      	add	r7, sp, #0
 80125b4:	6078      	str	r0, [r7, #4]
 80125b6:	460b      	mov	r3, r1
 80125b8:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;
  
  msk = USBx_DEVICE->DIEPMSK;
 80125ba:	687b      	ldr	r3, [r7, #4]
 80125bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80125c0:	691b      	ldr	r3, [r3, #16]
 80125c2:	617b      	str	r3, [r7, #20]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80125c4:	687b      	ldr	r3, [r7, #4]
 80125c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80125ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80125cc:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1U) << 7U;
 80125ce:	78fb      	ldrb	r3, [r7, #3]
 80125d0:	693a      	ldr	r2, [r7, #16]
 80125d2:	fa22 f303 	lsr.w	r3, r2, r3
 80125d6:	01db      	lsls	r3, r3, #7
 80125d8:	b2db      	uxtb	r3, r3
 80125da:	697a      	ldr	r2, [r7, #20]
 80125dc:	4313      	orrs	r3, r2
 80125de:	617b      	str	r3, [r7, #20]
  v = USBx_INEP(epnum)->DIEPINT & msk;
 80125e0:	78fb      	ldrb	r3, [r7, #3]
 80125e2:	015a      	lsls	r2, r3, #5
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	4413      	add	r3, r2
 80125e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125ec:	689b      	ldr	r3, [r3, #8]
 80125ee:	697a      	ldr	r2, [r7, #20]
 80125f0:	4013      	ands	r3, r2
 80125f2:	60fb      	str	r3, [r7, #12]
  return v;
 80125f4:	68fb      	ldr	r3, [r7, #12]
}
 80125f6:	4618      	mov	r0, r3
 80125f8:	371c      	adds	r7, #28
 80125fa:	46bd      	mov	sp, r7
 80125fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012600:	4770      	bx	lr

08012602 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host 
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8012602:	b480      	push	{r7}
 8012604:	b083      	sub	sp, #12
 8012606:	af00      	add	r7, sp, #0
 8012608:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	695b      	ldr	r3, [r3, #20]
 801260e:	f003 0301 	and.w	r3, r3, #1
}
 8012612:	4618      	mov	r0, r3
 8012614:	370c      	adds	r7, #12
 8012616:	46bd      	mov	sp, r7
 8012618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261c:	4770      	bx	lr

0801261e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 801261e:	b480      	push	{r7}
 8012620:	b083      	sub	sp, #12
 8012622:	af00      	add	r7, sp, #0
 8012624:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8012626:	687b      	ldr	r3, [r7, #4]
 8012628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	687a      	ldr	r2, [r7, #4]
 8012630:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012634:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8012638:	f023 0307 	bic.w	r3, r3, #7
 801263c:	6013      	str	r3, [r2, #0]
  
  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012644:	689b      	ldr	r3, [r3, #8]
 8012646:	f003 0306 	and.w	r3, r3, #6
 801264a:	2b04      	cmp	r3, #4
 801264c:	d109      	bne.n	8012662 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 801264e:	687b      	ldr	r3, [r7, #4]
 8012650:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	687a      	ldr	r2, [r7, #4]
 8012658:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801265c:	f043 0303 	orr.w	r3, r3, #3
 8012660:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012668:	685b      	ldr	r3, [r3, #4]
 801266a:	687a      	ldr	r2, [r7, #4]
 801266c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012674:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8012676:	2300      	movs	r3, #0
}
 8012678:	4618      	mov	r0, r3
 801267a:	370c      	adds	r7, #12
 801267c:	46bd      	mov	sp, r7
 801267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012682:	4770      	bx	lr

08012684 <USB_EP0_OutStart>:
  *           1 : DMA feature used  
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8012684:	b480      	push	{r7}
 8012686:	b085      	sub	sp, #20
 8012688:	af00      	add	r7, sp, #0
 801268a:	60f8      	str	r0, [r7, #12]
 801268c:	460b      	mov	r3, r1
 801268e:	607a      	str	r2, [r7, #4]
 8012690:	72fb      	strb	r3, [r7, #11]
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8012692:	68fb      	ldr	r3, [r7, #12]
 8012694:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012698:	461a      	mov	r2, r3
 801269a:	2300      	movs	r3, #0
 801269c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19U)) ;
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126a4:	691b      	ldr	r3, [r3, #16]
 80126a6:	68fa      	ldr	r2, [r7, #12]
 80126a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80126ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80126b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126b8:	691b      	ldr	r3, [r3, #16]
 80126ba:	68fa      	ldr	r2, [r7, #12]
 80126bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80126c0:	f043 0318 	orr.w	r3, r3, #24
 80126c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;  
 80126c6:	68fb      	ldr	r3, [r7, #12]
 80126c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126cc:	691b      	ldr	r3, [r3, #16]
 80126ce:	68fa      	ldr	r2, [r7, #12]
 80126d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80126d4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80126d8:	6113      	str	r3, [r2, #16]
  
  if (dma == 1U)
 80126da:	7afb      	ldrb	r3, [r7, #11]
 80126dc:	2b01      	cmp	r3, #1
 80126de:	d10c      	bne.n	80126fa <USB_EP0_OutStart+0x76>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80126e0:	68fb      	ldr	r3, [r7, #12]
 80126e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126e6:	461a      	mov	r2, r3
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL = 0x80008000U;
 80126ec:	68fb      	ldr	r3, [r7, #12]
 80126ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126f2:	461a      	mov	r2, r3
 80126f4:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 80126f8:	6013      	str	r3, [r2, #0]
  }
  
  return HAL_OK;  
 80126fa:	2300      	movs	r3, #0
}
 80126fc:	4618      	mov	r0, r3
 80126fe:	3714      	adds	r7, #20
 8012700:	46bd      	mov	sp, r7
 8012702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012706:	4770      	bx	lr

08012708 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8012708:	b480      	push	{r7}
 801270a:	b083      	sub	sp, #12
 801270c:	af00      	add	r7, sp, #0
 801270e:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8012710:	2300      	movs	r3, #0
}
 8012712:	4618      	mov	r0, r3
 8012714:	370c      	adds	r7, #12
 8012716:	46bd      	mov	sp, r7
 8012718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801271c:	4770      	bx	lr

0801271e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 801271e:	b580      	push	{r7, lr}
 8012720:	b084      	sub	sp, #16
 8012722:	af00      	add	r7, sp, #0
 8012724:	6078      	str	r0, [r7, #4]
 8012726:	460b      	mov	r3, r1
 8012728:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 801272a:	2302      	movs	r3, #2
 801272c:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012734:	2b00      	cmp	r3, #0
 8012736:	d00c      	beq.n	8012752 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	78fa      	ldrb	r2, [r7, #3]
 8012742:	4611      	mov	r1, r2
 8012744:	6878      	ldr	r0, [r7, #4]
 8012746:	4798      	blx	r3
 8012748:	4603      	mov	r3, r0
 801274a:	2b00      	cmp	r3, #0
 801274c:	d101      	bne.n	8012752 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 801274e:	2300      	movs	r3, #0
 8012750:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8012752:	7bfb      	ldrb	r3, [r7, #15]
}
 8012754:	4618      	mov	r0, r3
 8012756:	3710      	adds	r7, #16
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}

0801275c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b082      	sub	sp, #8
 8012760:	af00      	add	r7, sp, #0
 8012762:	6078      	str	r0, [r7, #4]
 8012764:	460b      	mov	r3, r1
 8012766:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801276e:	685b      	ldr	r3, [r3, #4]
 8012770:	78fa      	ldrb	r2, [r7, #3]
 8012772:	4611      	mov	r1, r2
 8012774:	6878      	ldr	r0, [r7, #4]
 8012776:	4798      	blx	r3
  return USBD_OK;
 8012778:	2300      	movs	r3, #0
}
 801277a:	4618      	mov	r0, r3
 801277c:	3708      	adds	r7, #8
 801277e:	46bd      	mov	sp, r7
 8012780:	bd80      	pop	{r7, pc}

08012782 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012782:	b580      	push	{r7, lr}
 8012784:	b082      	sub	sp, #8
 8012786:	af00      	add	r7, sp, #0
 8012788:	6078      	str	r0, [r7, #4]
 801278a:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8012792:	6839      	ldr	r1, [r7, #0]
 8012794:	4618      	mov	r0, r3
 8012796:	f000 fda2 	bl	80132de <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	2201      	movs	r2, #1
 801279e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80127a2:	687b      	ldr	r3, [r7, #4]
 80127a4:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 80127a8:	461a      	mov	r2, r3
 80127aa:	687b      	ldr	r3, [r7, #4]
 80127ac:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80127b6:	f003 031f 	and.w	r3, r3, #31
 80127ba:	2b02      	cmp	r3, #2
 80127bc:	d016      	beq.n	80127ec <USBD_LL_SetupStage+0x6a>
 80127be:	2b02      	cmp	r3, #2
 80127c0:	dc1c      	bgt.n	80127fc <USBD_LL_SetupStage+0x7a>
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	d002      	beq.n	80127cc <USBD_LL_SetupStage+0x4a>
 80127c6:	2b01      	cmp	r3, #1
 80127c8:	d008      	beq.n	80127dc <USBD_LL_SetupStage+0x5a>
 80127ca:	e017      	b.n	80127fc <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80127d2:	4619      	mov	r1, r3
 80127d4:	6878      	ldr	r0, [r7, #4]
 80127d6:	f000 f9c7 	bl	8012b68 <USBD_StdDevReq>
    break;
 80127da:	e01a      	b.n	8012812 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80127e2:	4619      	mov	r1, r3
 80127e4:	6878      	ldr	r0, [r7, #4]
 80127e6:	f000 fa0f 	bl	8012c08 <USBD_StdItfReq>
    break;
 80127ea:	e012      	b.n	8012812 <USBD_LL_SetupStage+0x90>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80127f2:	4619      	mov	r1, r3
 80127f4:	6878      	ldr	r0, [r7, #4]
 80127f6:	f000 fa3a 	bl	8012c6e <USBD_StdEPReq>
    break;
 80127fa:	e00a      	b.n	8012812 <USBD_LL_SetupStage+0x90>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8012802:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8012806:	b2db      	uxtb	r3, r3
 8012808:	4619      	mov	r1, r3
 801280a:	6878      	ldr	r0, [r7, #4]
 801280c:	f7f1 fff0 	bl	80047f0 <USBD_LL_StallEP>
    break;
 8012810:	bf00      	nop
  }  
  return USBD_OK;  
 8012812:	2300      	movs	r3, #0
}
 8012814:	4618      	mov	r0, r3
 8012816:	3708      	adds	r7, #8
 8012818:	46bd      	mov	sp, r7
 801281a:	bd80      	pop	{r7, pc}

0801281c <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 801281c:	b580      	push	{r7, lr}
 801281e:	b086      	sub	sp, #24
 8012820:	af00      	add	r7, sp, #0
 8012822:	60f8      	str	r0, [r7, #12]
 8012824:	460b      	mov	r3, r1
 8012826:	607a      	str	r2, [r7, #4]
 8012828:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 801282a:	7afb      	ldrb	r3, [r7, #11]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d138      	bne.n	80128a2 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8012830:	68fb      	ldr	r3, [r7, #12]
 8012832:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8012836:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 801283e:	2b03      	cmp	r3, #3
 8012840:	d142      	bne.n	80128c8 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8012842:	697b      	ldr	r3, [r7, #20]
 8012844:	689a      	ldr	r2, [r3, #8]
 8012846:	697b      	ldr	r3, [r7, #20]
 8012848:	68db      	ldr	r3, [r3, #12]
 801284a:	429a      	cmp	r2, r3
 801284c:	d914      	bls.n	8012878 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 801284e:	697b      	ldr	r3, [r7, #20]
 8012850:	689a      	ldr	r2, [r3, #8]
 8012852:	697b      	ldr	r3, [r7, #20]
 8012854:	68db      	ldr	r3, [r3, #12]
 8012856:	1ad2      	subs	r2, r2, r3
 8012858:	697b      	ldr	r3, [r7, #20]
 801285a:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 801285c:	697b      	ldr	r3, [r7, #20]
 801285e:	68da      	ldr	r2, [r3, #12]
 8012860:	697b      	ldr	r3, [r7, #20]
 8012862:	689b      	ldr	r3, [r3, #8]
 8012864:	4293      	cmp	r3, r2
 8012866:	bf28      	it	cs
 8012868:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 801286a:	b29b      	uxth	r3, r3
 801286c:	461a      	mov	r2, r3
 801286e:	6879      	ldr	r1, [r7, #4]
 8012870:	68f8      	ldr	r0, [r7, #12]
 8012872:	f000 fdb0 	bl	80133d6 <USBD_CtlContinueRx>
 8012876:	e027      	b.n	80128c8 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8012878:	68fb      	ldr	r3, [r7, #12]
 801287a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801287e:	691b      	ldr	r3, [r3, #16]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d00a      	beq.n	801289a <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8012884:	68fb      	ldr	r3, [r7, #12]
 8012886:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 801288a:	2b03      	cmp	r3, #3
 801288c:	d105      	bne.n	801289a <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012894:	691b      	ldr	r3, [r3, #16]
 8012896:	68f8      	ldr	r0, [r7, #12]
 8012898:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 801289a:	68f8      	ldr	r0, [r7, #12]
 801289c:	f000 fdad 	bl	80133fa <USBD_CtlSendStatus>
 80128a0:	e012      	b.n	80128c8 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80128a8:	699b      	ldr	r3, [r3, #24]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d00c      	beq.n	80128c8 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 80128b4:	2b03      	cmp	r3, #3
 80128b6:	d107      	bne.n	80128c8 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80128be:	699b      	ldr	r3, [r3, #24]
 80128c0:	7afa      	ldrb	r2, [r7, #11]
 80128c2:	4611      	mov	r1, r2
 80128c4:	68f8      	ldr	r0, [r7, #12]
 80128c6:	4798      	blx	r3
  }  
  return USBD_OK;
 80128c8:	2300      	movs	r3, #0
}
 80128ca:	4618      	mov	r0, r3
 80128cc:	3718      	adds	r7, #24
 80128ce:	46bd      	mov	sp, r7
 80128d0:	bd80      	pop	{r7, pc}

080128d2 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80128d2:	b580      	push	{r7, lr}
 80128d4:	b086      	sub	sp, #24
 80128d6:	af00      	add	r7, sp, #0
 80128d8:	60f8      	str	r0, [r7, #12]
 80128da:	460b      	mov	r3, r1
 80128dc:	607a      	str	r2, [r7, #4]
 80128de:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80128e0:	7afb      	ldrb	r3, [r7, #11]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d16c      	bne.n	80129c0 <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	3314      	adds	r3, #20
 80128ea:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80128ec:	68fb      	ldr	r3, [r7, #12]
 80128ee:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80128f2:	2b02      	cmp	r3, #2
 80128f4:	d157      	bne.n	80129a6 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 80128f6:	697b      	ldr	r3, [r7, #20]
 80128f8:	689a      	ldr	r2, [r3, #8]
 80128fa:	697b      	ldr	r3, [r7, #20]
 80128fc:	68db      	ldr	r3, [r3, #12]
 80128fe:	429a      	cmp	r2, r3
 8012900:	d915      	bls.n	801292e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8012902:	697b      	ldr	r3, [r7, #20]
 8012904:	689a      	ldr	r2, [r3, #8]
 8012906:	697b      	ldr	r3, [r7, #20]
 8012908:	68db      	ldr	r3, [r3, #12]
 801290a:	1ad2      	subs	r2, r2, r3
 801290c:	697b      	ldr	r3, [r7, #20]
 801290e:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8012910:	697b      	ldr	r3, [r7, #20]
 8012912:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8012914:	b29b      	uxth	r3, r3
 8012916:	461a      	mov	r2, r3
 8012918:	6879      	ldr	r1, [r7, #4]
 801291a:	68f8      	ldr	r0, [r7, #12]
 801291c:	f000 fd49 	bl	80133b2 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8012920:	2300      	movs	r3, #0
 8012922:	2200      	movs	r2, #0
 8012924:	2100      	movs	r1, #0
 8012926:	68f8      	ldr	r0, [r7, #12]
 8012928:	f7f1 ffde 	bl	80048e8 <USBD_LL_PrepareReceive>
 801292c:	e03b      	b.n	80129a6 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 801292e:	697b      	ldr	r3, [r7, #20]
 8012930:	685b      	ldr	r3, [r3, #4]
 8012932:	697a      	ldr	r2, [r7, #20]
 8012934:	68d2      	ldr	r2, [r2, #12]
 8012936:	fbb3 f1f2 	udiv	r1, r3, r2
 801293a:	fb01 f202 	mul.w	r2, r1, r2
 801293e:	1a9b      	subs	r3, r3, r2
 8012940:	2b00      	cmp	r3, #0
 8012942:	d11c      	bne.n	801297e <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8012944:	697b      	ldr	r3, [r7, #20]
 8012946:	685a      	ldr	r2, [r3, #4]
 8012948:	697b      	ldr	r3, [r7, #20]
 801294a:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 801294c:	429a      	cmp	r2, r3
 801294e:	d316      	bcc.n	801297e <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8012950:	697b      	ldr	r3, [r7, #20]
 8012952:	685a      	ldr	r2, [r3, #4]
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 801295a:	429a      	cmp	r2, r3
 801295c:	d20f      	bcs.n	801297e <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 801295e:	2200      	movs	r2, #0
 8012960:	2100      	movs	r1, #0
 8012962:	68f8      	ldr	r0, [r7, #12]
 8012964:	f000 fd25 	bl	80133b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	2200      	movs	r2, #0
 801296c:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8012970:	2300      	movs	r3, #0
 8012972:	2200      	movs	r2, #0
 8012974:	2100      	movs	r1, #0
 8012976:	68f8      	ldr	r0, [r7, #12]
 8012978:	f7f1 ffb6 	bl	80048e8 <USBD_LL_PrepareReceive>
 801297c:	e013      	b.n	80129a6 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012984:	68db      	ldr	r3, [r3, #12]
 8012986:	2b00      	cmp	r3, #0
 8012988:	d00a      	beq.n	80129a0 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 801298a:	68fb      	ldr	r3, [r7, #12]
 801298c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8012990:	2b03      	cmp	r3, #3
 8012992:	d105      	bne.n	80129a0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801299a:	68db      	ldr	r3, [r3, #12]
 801299c:	68f8      	ldr	r0, [r7, #12]
 801299e:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 80129a0:	68f8      	ldr	r0, [r7, #12]
 80129a2:	f000 fd3d 	bl	8013420 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80129a6:	68fb      	ldr	r3, [r7, #12]
 80129a8:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80129ac:	2b01      	cmp	r3, #1
 80129ae:	d11a      	bne.n	80129e6 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 80129b0:	68f8      	ldr	r0, [r7, #12]
 80129b2:	f7ff fea9 	bl	8012708 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	2200      	movs	r2, #0
 80129ba:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 80129be:	e012      	b.n	80129e6 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 80129c0:	68fb      	ldr	r3, [r7, #12]
 80129c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80129c6:	695b      	ldr	r3, [r3, #20]
 80129c8:	2b00      	cmp	r3, #0
 80129ca:	d00c      	beq.n	80129e6 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 80129d2:	2b03      	cmp	r3, #3
 80129d4:	d107      	bne.n	80129e6 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80129dc:	695b      	ldr	r3, [r3, #20]
 80129de:	7afa      	ldrb	r2, [r7, #11]
 80129e0:	4611      	mov	r1, r2
 80129e2:	68f8      	ldr	r0, [r7, #12]
 80129e4:	4798      	blx	r3
  }  
  return USBD_OK;
 80129e6:	2300      	movs	r3, #0
}
 80129e8:	4618      	mov	r0, r3
 80129ea:	3718      	adds	r7, #24
 80129ec:	46bd      	mov	sp, r7
 80129ee:	bd80      	pop	{r7, pc}

080129f0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80129f0:	b580      	push	{r7, lr}
 80129f2:	b082      	sub	sp, #8
 80129f4:	af00      	add	r7, sp, #0
 80129f6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80129f8:	2340      	movs	r3, #64	; 0x40
 80129fa:	2200      	movs	r2, #0
 80129fc:	2100      	movs	r1, #0
 80129fe:	6878      	ldr	r0, [r7, #4]
 8012a00:	f7f1 fedc 	bl	80047bc <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	2240      	movs	r2, #64	; 0x40
 8012a08:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8012a0c:	2340      	movs	r3, #64	; 0x40
 8012a0e:	2200      	movs	r2, #0
 8012a10:	2180      	movs	r1, #128	; 0x80
 8012a12:	6878      	ldr	r0, [r7, #4]
 8012a14:	f7f1 fed2 	bl	80047bc <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	2240      	movs	r2, #64	; 0x40
 8012a1c:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	2201      	movs	r2, #1
 8012a22:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8012a2c:	2b00      	cmp	r3, #0
 8012a2e:	d009      	beq.n	8012a44 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8012a30:	687b      	ldr	r3, [r7, #4]
 8012a32:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012a36:	685b      	ldr	r3, [r3, #4]
 8012a38:	687a      	ldr	r2, [r7, #4]
 8012a3a:	6852      	ldr	r2, [r2, #4]
 8012a3c:	b2d2      	uxtb	r2, r2
 8012a3e:	4611      	mov	r1, r2
 8012a40:	6878      	ldr	r0, [r7, #4]
 8012a42:	4798      	blx	r3
 
  
  return USBD_OK;
 8012a44:	2300      	movs	r3, #0
}
 8012a46:	4618      	mov	r0, r3
 8012a48:	3708      	adds	r7, #8
 8012a4a:	46bd      	mov	sp, r7
 8012a4c:	bd80      	pop	{r7, pc}

08012a4e <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8012a4e:	b480      	push	{r7}
 8012a50:	b083      	sub	sp, #12
 8012a52:	af00      	add	r7, sp, #0
 8012a54:	6078      	str	r0, [r7, #4]
 8012a56:	460b      	mov	r3, r1
 8012a58:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012a5a:	687b      	ldr	r3, [r7, #4]
 8012a5c:	78fa      	ldrb	r2, [r7, #3]
 8012a5e:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8012a60:	2300      	movs	r3, #0
}
 8012a62:	4618      	mov	r0, r3
 8012a64:	370c      	adds	r7, #12
 8012a66:	46bd      	mov	sp, r7
 8012a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6c:	4770      	bx	lr

08012a6e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8012a6e:	b480      	push	{r7}
 8012a70:	b083      	sub	sp, #12
 8012a72:	af00      	add	r7, sp, #0
 8012a74:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8012a82:	687b      	ldr	r3, [r7, #4]
 8012a84:	2204      	movs	r2, #4
 8012a86:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8012a8a:	2300      	movs	r3, #0
}
 8012a8c:	4618      	mov	r0, r3
 8012a8e:	370c      	adds	r7, #12
 8012a90:	46bd      	mov	sp, r7
 8012a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a96:	4770      	bx	lr

08012a98 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8012a98:	b480      	push	{r7}
 8012a9a:	b083      	sub	sp, #12
 8012a9c:	af00      	add	r7, sp, #0
 8012a9e:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8012aac:	2300      	movs	r3, #0
}
 8012aae:	4618      	mov	r0, r3
 8012ab0:	370c      	adds	r7, #12
 8012ab2:	46bd      	mov	sp, r7
 8012ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ab8:	4770      	bx	lr

08012aba <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8012aba:	b580      	push	{r7, lr}
 8012abc:	b082      	sub	sp, #8
 8012abe:	af00      	add	r7, sp, #0
 8012ac0:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8012ac8:	2b03      	cmp	r3, #3
 8012aca:	d10b      	bne.n	8012ae4 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012ad2:	69db      	ldr	r3, [r3, #28]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d005      	beq.n	8012ae4 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012ade:	69db      	ldr	r3, [r3, #28]
 8012ae0:	6878      	ldr	r0, [r7, #4]
 8012ae2:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8012ae4:	2300      	movs	r3, #0
}
 8012ae6:	4618      	mov	r0, r3
 8012ae8:	3708      	adds	r7, #8
 8012aea:	46bd      	mov	sp, r7
 8012aec:	bd80      	pop	{r7, pc}

08012aee <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8012aee:	b480      	push	{r7}
 8012af0:	b083      	sub	sp, #12
 8012af2:	af00      	add	r7, sp, #0
 8012af4:	6078      	str	r0, [r7, #4]
 8012af6:	460b      	mov	r3, r1
 8012af8:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8012afa:	2300      	movs	r3, #0
}
 8012afc:	4618      	mov	r0, r3
 8012afe:	370c      	adds	r7, #12
 8012b00:	46bd      	mov	sp, r7
 8012b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b06:	4770      	bx	lr

08012b08 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8012b08:	b480      	push	{r7}
 8012b0a:	b083      	sub	sp, #12
 8012b0c:	af00      	add	r7, sp, #0
 8012b0e:	6078      	str	r0, [r7, #4]
 8012b10:	460b      	mov	r3, r1
 8012b12:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8012b14:	2300      	movs	r3, #0
}
 8012b16:	4618      	mov	r0, r3
 8012b18:	370c      	adds	r7, #12
 8012b1a:	46bd      	mov	sp, r7
 8012b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b20:	4770      	bx	lr

08012b22 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 8012b22:	b480      	push	{r7}
 8012b24:	b083      	sub	sp, #12
 8012b26:	af00      	add	r7, sp, #0
 8012b28:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8012b2a:	2300      	movs	r3, #0
}
 8012b2c:	4618      	mov	r0, r3
 8012b2e:	370c      	adds	r7, #12
 8012b30:	46bd      	mov	sp, r7
 8012b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b36:	4770      	bx	lr

08012b38 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8012b38:	b580      	push	{r7, lr}
 8012b3a:	b082      	sub	sp, #8
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012b40:	687b      	ldr	r3, [r7, #4]
 8012b42:	2201      	movs	r2, #1
 8012b44:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012b4e:	685b      	ldr	r3, [r3, #4]
 8012b50:	687a      	ldr	r2, [r7, #4]
 8012b52:	6852      	ldr	r2, [r2, #4]
 8012b54:	b2d2      	uxtb	r2, r2
 8012b56:	4611      	mov	r1, r2
 8012b58:	6878      	ldr	r0, [r7, #4]
 8012b5a:	4798      	blx	r3
   
  return USBD_OK;
 8012b5c:	2300      	movs	r3, #0
}
 8012b5e:	4618      	mov	r0, r3
 8012b60:	3708      	adds	r7, #8
 8012b62:	46bd      	mov	sp, r7
 8012b64:	bd80      	pop	{r7, pc}
	...

08012b68 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8012b68:	b580      	push	{r7, lr}
 8012b6a:	b084      	sub	sp, #16
 8012b6c:	af00      	add	r7, sp, #0
 8012b6e:	6078      	str	r0, [r7, #4]
 8012b70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 8012b72:	2300      	movs	r3, #0
 8012b74:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8012b76:	683b      	ldr	r3, [r7, #0]
 8012b78:	785b      	ldrb	r3, [r3, #1]
 8012b7a:	2b09      	cmp	r3, #9
 8012b7c:	d839      	bhi.n	8012bf2 <USBD_StdDevReq+0x8a>
 8012b7e:	a201      	add	r2, pc, #4	; (adr r2, 8012b84 <USBD_StdDevReq+0x1c>)
 8012b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b84:	08012bd5 	.word	0x08012bd5
 8012b88:	08012be9 	.word	0x08012be9
 8012b8c:	08012bf3 	.word	0x08012bf3
 8012b90:	08012bdf 	.word	0x08012bdf
 8012b94:	08012bf3 	.word	0x08012bf3
 8012b98:	08012bb7 	.word	0x08012bb7
 8012b9c:	08012bad 	.word	0x08012bad
 8012ba0:	08012bf3 	.word	0x08012bf3
 8012ba4:	08012bcb 	.word	0x08012bcb
 8012ba8:	08012bc1 	.word	0x08012bc1
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8012bac:	6839      	ldr	r1, [r7, #0]
 8012bae:	6878      	ldr	r0, [r7, #4]
 8012bb0:	f000 f93a 	bl	8012e28 <USBD_GetDescriptor>
    break;
 8012bb4:	e022      	b.n	8012bfc <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8012bb6:	6839      	ldr	r1, [r7, #0]
 8012bb8:	6878      	ldr	r0, [r7, #4]
 8012bba:	f000 fa29 	bl	8013010 <USBD_SetAddress>
    break;
 8012bbe:	e01d      	b.n	8012bfc <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8012bc0:	6839      	ldr	r1, [r7, #0]
 8012bc2:	6878      	ldr	r0, [r7, #4]
 8012bc4:	f000 fa64 	bl	8013090 <USBD_SetConfig>
    break;
 8012bc8:	e018      	b.n	8012bfc <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8012bca:	6839      	ldr	r1, [r7, #0]
 8012bcc:	6878      	ldr	r0, [r7, #4]
 8012bce:	f000 fae7 	bl	80131a0 <USBD_GetConfig>
    break;
 8012bd2:	e013      	b.n	8012bfc <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8012bd4:	6839      	ldr	r1, [r7, #0]
 8012bd6:	6878      	ldr	r0, [r7, #4]
 8012bd8:	f000 fb14 	bl	8013204 <USBD_GetStatus>
    break;
 8012bdc:	e00e      	b.n	8012bfc <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8012bde:	6839      	ldr	r1, [r7, #0]
 8012be0:	6878      	ldr	r0, [r7, #4]
 8012be2:	f000 fb39 	bl	8013258 <USBD_SetFeature>
    break;
 8012be6:	e009      	b.n	8012bfc <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8012be8:	6839      	ldr	r1, [r7, #0]
 8012bea:	6878      	ldr	r0, [r7, #4]
 8012bec:	f000 fb4f 	bl	801328e <USBD_ClrFeature>
    break;
 8012bf0:	e004      	b.n	8012bfc <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8012bf2:	6839      	ldr	r1, [r7, #0]
 8012bf4:	6878      	ldr	r0, [r7, #4]
 8012bf6:	f000 fbaf 	bl	8013358 <USBD_CtlError>
    break;
 8012bfa:	bf00      	nop
  }
  
  return ret;
 8012bfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8012bfe:	4618      	mov	r0, r3
 8012c00:	3710      	adds	r7, #16
 8012c02:	46bd      	mov	sp, r7
 8012c04:	bd80      	pop	{r7, pc}
 8012c06:	bf00      	nop

08012c08 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8012c08:	b580      	push	{r7, lr}
 8012c0a:	b084      	sub	sp, #16
 8012c0c:	af00      	add	r7, sp, #0
 8012c0e:	6078      	str	r0, [r7, #4]
 8012c10:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8012c12:	2300      	movs	r3, #0
 8012c14:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8012c1c:	2b03      	cmp	r3, #3
 8012c1e:	d11b      	bne.n	8012c58 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8012c20:	683b      	ldr	r3, [r7, #0]
 8012c22:	889b      	ldrh	r3, [r3, #4]
 8012c24:	b2db      	uxtb	r3, r3
 8012c26:	2b01      	cmp	r3, #1
 8012c28:	d811      	bhi.n	8012c4e <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8012c2a:	687b      	ldr	r3, [r7, #4]
 8012c2c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012c30:	689b      	ldr	r3, [r3, #8]
 8012c32:	6839      	ldr	r1, [r7, #0]
 8012c34:	6878      	ldr	r0, [r7, #4]
 8012c36:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8012c38:	683b      	ldr	r3, [r7, #0]
 8012c3a:	88db      	ldrh	r3, [r3, #6]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d110      	bne.n	8012c62 <USBD_StdItfReq+0x5a>
 8012c40:	7bfb      	ldrb	r3, [r7, #15]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d10d      	bne.n	8012c62 <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8012c46:	6878      	ldr	r0, [r7, #4]
 8012c48:	f000 fbd7 	bl	80133fa <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8012c4c:	e009      	b.n	8012c62 <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8012c4e:	6839      	ldr	r1, [r7, #0]
 8012c50:	6878      	ldr	r0, [r7, #4]
 8012c52:	f000 fb81 	bl	8013358 <USBD_CtlError>
    break;
 8012c56:	e004      	b.n	8012c62 <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8012c58:	6839      	ldr	r1, [r7, #0]
 8012c5a:	6878      	ldr	r0, [r7, #4]
 8012c5c:	f000 fb7c 	bl	8013358 <USBD_CtlError>
    break;
 8012c60:	e000      	b.n	8012c64 <USBD_StdItfReq+0x5c>
    break;
 8012c62:	bf00      	nop
  }
  return USBD_OK;
 8012c64:	2300      	movs	r3, #0
}
 8012c66:	4618      	mov	r0, r3
 8012c68:	3710      	adds	r7, #16
 8012c6a:	46bd      	mov	sp, r7
 8012c6c:	bd80      	pop	{r7, pc}

08012c6e <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8012c6e:	b580      	push	{r7, lr}
 8012c70:	b084      	sub	sp, #16
 8012c72:	af00      	add	r7, sp, #0
 8012c74:	6078      	str	r0, [r7, #4]
 8012c76:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8012c78:	2300      	movs	r3, #0
 8012c7a:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8012c7c:	683b      	ldr	r3, [r7, #0]
 8012c7e:	889b      	ldrh	r3, [r3, #4]
 8012c80:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8012c82:	683b      	ldr	r3, [r7, #0]
 8012c84:	781b      	ldrb	r3, [r3, #0]
 8012c86:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012c8a:	2b20      	cmp	r3, #32
 8012c8c:	d108      	bne.n	8012ca0 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012c94:	689b      	ldr	r3, [r3, #8]
 8012c96:	6839      	ldr	r1, [r7, #0]
 8012c98:	6878      	ldr	r0, [r7, #4]
 8012c9a:	4798      	blx	r3
    
    return USBD_OK;
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	e0be      	b.n	8012e1e <USBD_StdEPReq+0x1b0>
  }
  
  switch (req->bRequest) 
 8012ca0:	683b      	ldr	r3, [r7, #0]
 8012ca2:	785b      	ldrb	r3, [r3, #1]
 8012ca4:	2b03      	cmp	r3, #3
 8012ca6:	d007      	beq.n	8012cb8 <USBD_StdEPReq+0x4a>
 8012ca8:	2b03      	cmp	r3, #3
 8012caa:	f300 80b6 	bgt.w	8012e1a <USBD_StdEPReq+0x1ac>
 8012cae:	2b00      	cmp	r3, #0
 8012cb0:	d06d      	beq.n	8012d8e <USBD_StdEPReq+0x120>
 8012cb2:	2b01      	cmp	r3, #1
 8012cb4:	d035      	beq.n	8012d22 <USBD_StdEPReq+0xb4>
      break;
    }
    break;
    
  default:
    break;
 8012cb6:	e0b0      	b.n	8012e1a <USBD_StdEPReq+0x1ac>
    switch (pdev->dev_state) 
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8012cbe:	2b02      	cmp	r3, #2
 8012cc0:	d002      	beq.n	8012cc8 <USBD_StdEPReq+0x5a>
 8012cc2:	2b03      	cmp	r3, #3
 8012cc4:	d00c      	beq.n	8012ce0 <USBD_StdEPReq+0x72>
 8012cc6:	e025      	b.n	8012d14 <USBD_StdEPReq+0xa6>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8012cc8:	7bbb      	ldrb	r3, [r7, #14]
 8012cca:	2b00      	cmp	r3, #0
 8012ccc:	d027      	beq.n	8012d1e <USBD_StdEPReq+0xb0>
 8012cce:	7bbb      	ldrb	r3, [r7, #14]
 8012cd0:	2b80      	cmp	r3, #128	; 0x80
 8012cd2:	d024      	beq.n	8012d1e <USBD_StdEPReq+0xb0>
        USBD_LL_StallEP(pdev , ep_addr);
 8012cd4:	7bbb      	ldrb	r3, [r7, #14]
 8012cd6:	4619      	mov	r1, r3
 8012cd8:	6878      	ldr	r0, [r7, #4]
 8012cda:	f7f1 fd89 	bl	80047f0 <USBD_LL_StallEP>
      break;	
 8012cde:	e01e      	b.n	8012d1e <USBD_StdEPReq+0xb0>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8012ce0:	683b      	ldr	r3, [r7, #0]
 8012ce2:	885b      	ldrh	r3, [r3, #2]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d10a      	bne.n	8012cfe <USBD_StdEPReq+0x90>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8012ce8:	7bbb      	ldrb	r3, [r7, #14]
 8012cea:	2b00      	cmp	r3, #0
 8012cec:	d007      	beq.n	8012cfe <USBD_StdEPReq+0x90>
 8012cee:	7bbb      	ldrb	r3, [r7, #14]
 8012cf0:	2b80      	cmp	r3, #128	; 0x80
 8012cf2:	d004      	beq.n	8012cfe <USBD_StdEPReq+0x90>
          USBD_LL_StallEP(pdev , ep_addr);
 8012cf4:	7bbb      	ldrb	r3, [r7, #14]
 8012cf6:	4619      	mov	r1, r3
 8012cf8:	6878      	ldr	r0, [r7, #4]
 8012cfa:	f7f1 fd79 	bl	80047f0 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012d04:	689b      	ldr	r3, [r3, #8]
 8012d06:	6839      	ldr	r1, [r7, #0]
 8012d08:	6878      	ldr	r0, [r7, #4]
 8012d0a:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8012d0c:	6878      	ldr	r0, [r7, #4]
 8012d0e:	f000 fb74 	bl	80133fa <USBD_CtlSendStatus>
      break;
 8012d12:	e005      	b.n	8012d20 <USBD_StdEPReq+0xb2>
      USBD_CtlError(pdev , req);
 8012d14:	6839      	ldr	r1, [r7, #0]
 8012d16:	6878      	ldr	r0, [r7, #4]
 8012d18:	f000 fb1e 	bl	8013358 <USBD_CtlError>
      break;    
 8012d1c:	e000      	b.n	8012d20 <USBD_StdEPReq+0xb2>
      break;	
 8012d1e:	bf00      	nop
    break;
 8012d20:	e07c      	b.n	8012e1c <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8012d28:	2b02      	cmp	r3, #2
 8012d2a:	d002      	beq.n	8012d32 <USBD_StdEPReq+0xc4>
 8012d2c:	2b03      	cmp	r3, #3
 8012d2e:	d00c      	beq.n	8012d4a <USBD_StdEPReq+0xdc>
 8012d30:	e024      	b.n	8012d7c <USBD_StdEPReq+0x10e>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8012d32:	7bbb      	ldrb	r3, [r7, #14]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d026      	beq.n	8012d86 <USBD_StdEPReq+0x118>
 8012d38:	7bbb      	ldrb	r3, [r7, #14]
 8012d3a:	2b80      	cmp	r3, #128	; 0x80
 8012d3c:	d023      	beq.n	8012d86 <USBD_StdEPReq+0x118>
        USBD_LL_StallEP(pdev , ep_addr);
 8012d3e:	7bbb      	ldrb	r3, [r7, #14]
 8012d40:	4619      	mov	r1, r3
 8012d42:	6878      	ldr	r0, [r7, #4]
 8012d44:	f7f1 fd54 	bl	80047f0 <USBD_LL_StallEP>
      break;	
 8012d48:	e01d      	b.n	8012d86 <USBD_StdEPReq+0x118>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8012d4a:	683b      	ldr	r3, [r7, #0]
 8012d4c:	885b      	ldrh	r3, [r3, #2]
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d11b      	bne.n	8012d8a <USBD_StdEPReq+0x11c>
        if ((ep_addr & 0x7F) != 0x00) 
 8012d52:	7bbb      	ldrb	r3, [r7, #14]
 8012d54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d00b      	beq.n	8012d74 <USBD_StdEPReq+0x106>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8012d5c:	7bbb      	ldrb	r3, [r7, #14]
 8012d5e:	4619      	mov	r1, r3
 8012d60:	6878      	ldr	r0, [r7, #4]
 8012d62:	f7f1 fd58 	bl	8004816 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8012d66:	687b      	ldr	r3, [r7, #4]
 8012d68:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012d6c:	689b      	ldr	r3, [r3, #8]
 8012d6e:	6839      	ldr	r1, [r7, #0]
 8012d70:	6878      	ldr	r0, [r7, #4]
 8012d72:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8012d74:	6878      	ldr	r0, [r7, #4]
 8012d76:	f000 fb40 	bl	80133fa <USBD_CtlSendStatus>
      break;
 8012d7a:	e006      	b.n	8012d8a <USBD_StdEPReq+0x11c>
      USBD_CtlError(pdev , req);
 8012d7c:	6839      	ldr	r1, [r7, #0]
 8012d7e:	6878      	ldr	r0, [r7, #4]
 8012d80:	f000 faea 	bl	8013358 <USBD_CtlError>
      break;    
 8012d84:	e002      	b.n	8012d8c <USBD_StdEPReq+0x11e>
      break;	
 8012d86:	bf00      	nop
 8012d88:	e048      	b.n	8012e1c <USBD_StdEPReq+0x1ae>
      break;
 8012d8a:	bf00      	nop
    break;
 8012d8c:	e046      	b.n	8012e1c <USBD_StdEPReq+0x1ae>
    switch (pdev->dev_state) 
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8012d94:	2b02      	cmp	r3, #2
 8012d96:	d002      	beq.n	8012d9e <USBD_StdEPReq+0x130>
 8012d98:	2b03      	cmp	r3, #3
 8012d9a:	d00b      	beq.n	8012db4 <USBD_StdEPReq+0x146>
 8012d9c:	e036      	b.n	8012e0c <USBD_StdEPReq+0x19e>
      if ((ep_addr & 0x7F) != 0x00) 
 8012d9e:	7bbb      	ldrb	r3, [r7, #14]
 8012da0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d036      	beq.n	8012e16 <USBD_StdEPReq+0x1a8>
        USBD_LL_StallEP(pdev , ep_addr);
 8012da8:	7bbb      	ldrb	r3, [r7, #14]
 8012daa:	4619      	mov	r1, r3
 8012dac:	6878      	ldr	r0, [r7, #4]
 8012dae:	f7f1 fd1f 	bl	80047f0 <USBD_LL_StallEP>
      break;	
 8012db2:	e030      	b.n	8012e16 <USBD_StdEPReq+0x1a8>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8012db4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	da08      	bge.n	8012dce <USBD_StdEPReq+0x160>
 8012dbc:	7bbb      	ldrb	r3, [r7, #14]
 8012dbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012dc2:	3301      	adds	r3, #1
 8012dc4:	011b      	lsls	r3, r3, #4
 8012dc6:	687a      	ldr	r2, [r7, #4]
 8012dc8:	4413      	add	r3, r2
 8012dca:	3304      	adds	r3, #4
 8012dcc:	e007      	b.n	8012dde <USBD_StdEPReq+0x170>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8012dce:	7bbb      	ldrb	r3, [r7, #14]
 8012dd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8012dd4:	3310      	adds	r3, #16
 8012dd6:	011b      	lsls	r3, r3, #4
 8012dd8:	687a      	ldr	r2, [r7, #4]
 8012dda:	4413      	add	r3, r2
 8012ddc:	3304      	adds	r3, #4
 8012dde:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8012de0:	7bbb      	ldrb	r3, [r7, #14]
 8012de2:	4619      	mov	r1, r3
 8012de4:	6878      	ldr	r0, [r7, #4]
 8012de6:	f7f1 fd29 	bl	800483c <USBD_LL_IsStallEP>
 8012dea:	4603      	mov	r3, r0
 8012dec:	2b00      	cmp	r3, #0
 8012dee:	d003      	beq.n	8012df8 <USBD_StdEPReq+0x18a>
        pep->status = 0x0001;     
 8012df0:	68bb      	ldr	r3, [r7, #8]
 8012df2:	2201      	movs	r2, #1
 8012df4:	601a      	str	r2, [r3, #0]
 8012df6:	e002      	b.n	8012dfe <USBD_StdEPReq+0x190>
        pep->status = 0x0000;  
 8012df8:	68bb      	ldr	r3, [r7, #8]
 8012dfa:	2200      	movs	r2, #0
 8012dfc:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8012dfe:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8012e00:	2202      	movs	r2, #2
 8012e02:	4619      	mov	r1, r3
 8012e04:	6878      	ldr	r0, [r7, #4]
 8012e06:	f000 fab8 	bl	801337a <USBD_CtlSendData>
      break;
 8012e0a:	e005      	b.n	8012e18 <USBD_StdEPReq+0x1aa>
      USBD_CtlError(pdev , req);
 8012e0c:	6839      	ldr	r1, [r7, #0]
 8012e0e:	6878      	ldr	r0, [r7, #4]
 8012e10:	f000 faa2 	bl	8013358 <USBD_CtlError>
      break;
 8012e14:	e000      	b.n	8012e18 <USBD_StdEPReq+0x1aa>
      break;	
 8012e16:	bf00      	nop
    break;
 8012e18:	e000      	b.n	8012e1c <USBD_StdEPReq+0x1ae>
    break;
 8012e1a:	bf00      	nop
  }
  return ret;
 8012e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e1e:	4618      	mov	r0, r3
 8012e20:	3710      	adds	r7, #16
 8012e22:	46bd      	mov	sp, r7
 8012e24:	bd80      	pop	{r7, pc}
	...

08012e28 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b084      	sub	sp, #16
 8012e2c:	af00      	add	r7, sp, #0
 8012e2e:	6078      	str	r0, [r7, #4]
 8012e30:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8012e32:	683b      	ldr	r3, [r7, #0]
 8012e34:	885b      	ldrh	r3, [r3, #2]
 8012e36:	0a1b      	lsrs	r3, r3, #8
 8012e38:	b29b      	uxth	r3, r3
 8012e3a:	3b01      	subs	r3, #1
 8012e3c:	2b06      	cmp	r3, #6
 8012e3e:	f200 80c9 	bhi.w	8012fd4 <USBD_GetDescriptor+0x1ac>
 8012e42:	a201      	add	r2, pc, #4	; (adr r2, 8012e48 <USBD_GetDescriptor+0x20>)
 8012e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e48:	08012e65 	.word	0x08012e65
 8012e4c:	08012e7d 	.word	0x08012e7d
 8012e50:	08012ebd 	.word	0x08012ebd
 8012e54:	08012fd5 	.word	0x08012fd5
 8012e58:	08012fd5 	.word	0x08012fd5
 8012e5c:	08012f81 	.word	0x08012f81
 8012e60:	08012fa7 	.word	0x08012fa7
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	687a      	ldr	r2, [r7, #4]
 8012e6e:	7c12      	ldrb	r2, [r2, #16]
 8012e70:	f107 010a 	add.w	r1, r7, #10
 8012e74:	4610      	mov	r0, r2
 8012e76:	4798      	blx	r3
 8012e78:	60f8      	str	r0, [r7, #12]
    break;
 8012e7a:	e0b0      	b.n	8012fde <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	7c1b      	ldrb	r3, [r3, #16]
 8012e80:	2b00      	cmp	r3, #0
 8012e82:	d10d      	bne.n	8012ea0 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012e8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012e8c:	f107 020a 	add.w	r2, r7, #10
 8012e90:	4610      	mov	r0, r2
 8012e92:	4798      	blx	r3
 8012e94:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012e96:	68fb      	ldr	r3, [r7, #12]
 8012e98:	3301      	adds	r3, #1
 8012e9a:	2202      	movs	r2, #2
 8012e9c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8012e9e:	e09e      	b.n	8012fde <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ea8:	f107 020a 	add.w	r2, r7, #10
 8012eac:	4610      	mov	r0, r2
 8012eae:	4798      	blx	r3
 8012eb0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	3301      	adds	r3, #1
 8012eb6:	2202      	movs	r2, #2
 8012eb8:	701a      	strb	r2, [r3, #0]
    break;
 8012eba:	e090      	b.n	8012fde <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	885b      	ldrh	r3, [r3, #2]
 8012ec0:	b2db      	uxtb	r3, r3
 8012ec2:	2b05      	cmp	r3, #5
 8012ec4:	d856      	bhi.n	8012f74 <USBD_GetDescriptor+0x14c>
 8012ec6:	a201      	add	r2, pc, #4	; (adr r2, 8012ecc <USBD_GetDescriptor+0xa4>)
 8012ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ecc:	08012ee5 	.word	0x08012ee5
 8012ed0:	08012efd 	.word	0x08012efd
 8012ed4:	08012f15 	.word	0x08012f15
 8012ed8:	08012f2d 	.word	0x08012f2d
 8012edc:	08012f45 	.word	0x08012f45
 8012ee0:	08012f5d 	.word	0x08012f5d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012eea:	685b      	ldr	r3, [r3, #4]
 8012eec:	687a      	ldr	r2, [r7, #4]
 8012eee:	7c12      	ldrb	r2, [r2, #16]
 8012ef0:	f107 010a 	add.w	r1, r7, #10
 8012ef4:	4610      	mov	r0, r2
 8012ef6:	4798      	blx	r3
 8012ef8:	60f8      	str	r0, [r7, #12]
      break;
 8012efa:	e040      	b.n	8012f7e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012f02:	689b      	ldr	r3, [r3, #8]
 8012f04:	687a      	ldr	r2, [r7, #4]
 8012f06:	7c12      	ldrb	r2, [r2, #16]
 8012f08:	f107 010a 	add.w	r1, r7, #10
 8012f0c:	4610      	mov	r0, r2
 8012f0e:	4798      	blx	r3
 8012f10:	60f8      	str	r0, [r7, #12]
      break;
 8012f12:	e034      	b.n	8012f7e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012f1a:	68db      	ldr	r3, [r3, #12]
 8012f1c:	687a      	ldr	r2, [r7, #4]
 8012f1e:	7c12      	ldrb	r2, [r2, #16]
 8012f20:	f107 010a 	add.w	r1, r7, #10
 8012f24:	4610      	mov	r0, r2
 8012f26:	4798      	blx	r3
 8012f28:	60f8      	str	r0, [r7, #12]
      break;
 8012f2a:	e028      	b.n	8012f7e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012f2c:	687b      	ldr	r3, [r7, #4]
 8012f2e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012f32:	691b      	ldr	r3, [r3, #16]
 8012f34:	687a      	ldr	r2, [r7, #4]
 8012f36:	7c12      	ldrb	r2, [r2, #16]
 8012f38:	f107 010a 	add.w	r1, r7, #10
 8012f3c:	4610      	mov	r0, r2
 8012f3e:	4798      	blx	r3
 8012f40:	60f8      	str	r0, [r7, #12]
      break;
 8012f42:	e01c      	b.n	8012f7e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012f44:	687b      	ldr	r3, [r7, #4]
 8012f46:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012f4a:	695b      	ldr	r3, [r3, #20]
 8012f4c:	687a      	ldr	r2, [r7, #4]
 8012f4e:	7c12      	ldrb	r2, [r2, #16]
 8012f50:	f107 010a 	add.w	r1, r7, #10
 8012f54:	4610      	mov	r0, r2
 8012f56:	4798      	blx	r3
 8012f58:	60f8      	str	r0, [r7, #12]
      break;
 8012f5a:	e010      	b.n	8012f7e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8012f62:	699b      	ldr	r3, [r3, #24]
 8012f64:	687a      	ldr	r2, [r7, #4]
 8012f66:	7c12      	ldrb	r2, [r2, #16]
 8012f68:	f107 010a 	add.w	r1, r7, #10
 8012f6c:	4610      	mov	r0, r2
 8012f6e:	4798      	blx	r3
 8012f70:	60f8      	str	r0, [r7, #12]
      break;
 8012f72:	e004      	b.n	8012f7e <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8012f74:	6839      	ldr	r1, [r7, #0]
 8012f76:	6878      	ldr	r0, [r7, #4]
 8012f78:	f000 f9ee 	bl	8013358 <USBD_CtlError>
      return;
 8012f7c:	e044      	b.n	8013008 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 8012f7e:	e02e      	b.n	8012fde <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	7c1b      	ldrb	r3, [r3, #16]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d109      	bne.n	8012f9c <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012f90:	f107 020a 	add.w	r2, r7, #10
 8012f94:	4610      	mov	r0, r2
 8012f96:	4798      	blx	r3
 8012f98:	60f8      	str	r0, [r7, #12]
      break;
 8012f9a:	e020      	b.n	8012fde <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8012f9c:	6839      	ldr	r1, [r7, #0]
 8012f9e:	6878      	ldr	r0, [r7, #4]
 8012fa0:	f000 f9da 	bl	8013358 <USBD_CtlError>
      return;
 8012fa4:	e030      	b.n	8013008 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8012fa6:	687b      	ldr	r3, [r7, #4]
 8012fa8:	7c1b      	ldrb	r3, [r3, #16]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d10d      	bne.n	8012fca <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012fb6:	f107 020a 	add.w	r2, r7, #10
 8012fba:	4610      	mov	r0, r2
 8012fbc:	4798      	blx	r3
 8012fbe:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012fc0:	68fb      	ldr	r3, [r7, #12]
 8012fc2:	3301      	adds	r3, #1
 8012fc4:	2207      	movs	r2, #7
 8012fc6:	701a      	strb	r2, [r3, #0]
      break; 
 8012fc8:	e009      	b.n	8012fde <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8012fca:	6839      	ldr	r1, [r7, #0]
 8012fcc:	6878      	ldr	r0, [r7, #4]
 8012fce:	f000 f9c3 	bl	8013358 <USBD_CtlError>
      return;
 8012fd2:	e019      	b.n	8013008 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8012fd4:	6839      	ldr	r1, [r7, #0]
 8012fd6:	6878      	ldr	r0, [r7, #4]
 8012fd8:	f000 f9be 	bl	8013358 <USBD_CtlError>
    return;
 8012fdc:	e014      	b.n	8013008 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 8012fde:	897b      	ldrh	r3, [r7, #10]
 8012fe0:	2b00      	cmp	r3, #0
 8012fe2:	d011      	beq.n	8013008 <USBD_GetDescriptor+0x1e0>
 8012fe4:	683b      	ldr	r3, [r7, #0]
 8012fe6:	88db      	ldrh	r3, [r3, #6]
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d00d      	beq.n	8013008 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 8012fec:	683b      	ldr	r3, [r7, #0]
 8012fee:	88da      	ldrh	r2, [r3, #6]
 8012ff0:	897b      	ldrh	r3, [r7, #10]
 8012ff2:	4293      	cmp	r3, r2
 8012ff4:	bf28      	it	cs
 8012ff6:	4613      	movcs	r3, r2
 8012ff8:	b29b      	uxth	r3, r3
 8012ffa:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8012ffc:	897b      	ldrh	r3, [r7, #10]
 8012ffe:	461a      	mov	r2, r3
 8013000:	68f9      	ldr	r1, [r7, #12]
 8013002:	6878      	ldr	r0, [r7, #4]
 8013004:	f000 f9b9 	bl	801337a <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8013008:	3710      	adds	r7, #16
 801300a:	46bd      	mov	sp, r7
 801300c:	bd80      	pop	{r7, pc}
 801300e:	bf00      	nop

08013010 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8013010:	b580      	push	{r7, lr}
 8013012:	b084      	sub	sp, #16
 8013014:	af00      	add	r7, sp, #0
 8013016:	6078      	str	r0, [r7, #4]
 8013018:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 801301a:	683b      	ldr	r3, [r7, #0]
 801301c:	889b      	ldrh	r3, [r3, #4]
 801301e:	2b00      	cmp	r3, #0
 8013020:	d12c      	bne.n	801307c <USBD_SetAddress+0x6c>
 8013022:	683b      	ldr	r3, [r7, #0]
 8013024:	88db      	ldrh	r3, [r3, #6]
 8013026:	2b00      	cmp	r3, #0
 8013028:	d128      	bne.n	801307c <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 801302a:	683b      	ldr	r3, [r7, #0]
 801302c:	885b      	ldrh	r3, [r3, #2]
 801302e:	b2db      	uxtb	r3, r3
 8013030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013034:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8013036:	687b      	ldr	r3, [r7, #4]
 8013038:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801303c:	2b03      	cmp	r3, #3
 801303e:	d104      	bne.n	801304a <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8013040:	6839      	ldr	r1, [r7, #0]
 8013042:	6878      	ldr	r0, [r7, #4]
 8013044:	f000 f988 	bl	8013358 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8013048:	e01d      	b.n	8013086 <USBD_SetAddress+0x76>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	7bfa      	ldrb	r2, [r7, #15]
 801304e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8013052:	7bfb      	ldrb	r3, [r7, #15]
 8013054:	4619      	mov	r1, r3
 8013056:	6878      	ldr	r0, [r7, #4]
 8013058:	f7f1 fc1c 	bl	8004894 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 801305c:	6878      	ldr	r0, [r7, #4]
 801305e:	f000 f9cc 	bl	80133fa <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8013062:	7bfb      	ldrb	r3, [r7, #15]
 8013064:	2b00      	cmp	r3, #0
 8013066:	d004      	beq.n	8013072 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8013068:	687b      	ldr	r3, [r7, #4]
 801306a:	2202      	movs	r2, #2
 801306c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8013070:	e009      	b.n	8013086 <USBD_SetAddress+0x76>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	2201      	movs	r2, #1
 8013076:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 801307a:	e004      	b.n	8013086 <USBD_SetAddress+0x76>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 801307c:	6839      	ldr	r1, [r7, #0]
 801307e:	6878      	ldr	r0, [r7, #4]
 8013080:	f000 f96a 	bl	8013358 <USBD_CtlError>
  } 
}
 8013084:	bf00      	nop
 8013086:	bf00      	nop
 8013088:	3710      	adds	r7, #16
 801308a:	46bd      	mov	sp, r7
 801308c:	bd80      	pop	{r7, pc}
	...

08013090 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8013090:	b580      	push	{r7, lr}
 8013092:	b082      	sub	sp, #8
 8013094:	af00      	add	r7, sp, #0
 8013096:	6078      	str	r0, [r7, #4]
 8013098:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 801309a:	683b      	ldr	r3, [r7, #0]
 801309c:	885b      	ldrh	r3, [r3, #2]
 801309e:	b2da      	uxtb	r2, r3
 80130a0:	4b3e      	ldr	r3, [pc, #248]	; (801319c <USBD_SetConfig+0x10c>)
 80130a2:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80130a4:	4b3d      	ldr	r3, [pc, #244]	; (801319c <USBD_SetConfig+0x10c>)
 80130a6:	781b      	ldrb	r3, [r3, #0]
 80130a8:	2b01      	cmp	r3, #1
 80130aa:	d904      	bls.n	80130b6 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 80130ac:	6839      	ldr	r1, [r7, #0]
 80130ae:	6878      	ldr	r0, [r7, #4]
 80130b0:	f000 f952 	bl	8013358 <USBD_CtlError>
 80130b4:	e06f      	b.n	8013196 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80130bc:	2b02      	cmp	r3, #2
 80130be:	d002      	beq.n	80130c6 <USBD_SetConfig+0x36>
 80130c0:	2b03      	cmp	r3, #3
 80130c2:	d023      	beq.n	801310c <USBD_SetConfig+0x7c>
 80130c4:	e062      	b.n	801318c <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 80130c6:	4b35      	ldr	r3, [pc, #212]	; (801319c <USBD_SetConfig+0x10c>)
 80130c8:	781b      	ldrb	r3, [r3, #0]
 80130ca:	2b00      	cmp	r3, #0
 80130cc:	d01a      	beq.n	8013104 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 80130ce:	4b33      	ldr	r3, [pc, #204]	; (801319c <USBD_SetConfig+0x10c>)
 80130d0:	781b      	ldrb	r3, [r3, #0]
 80130d2:	461a      	mov	r2, r3
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	2203      	movs	r2, #3
 80130dc:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80130e0:	4b2e      	ldr	r3, [pc, #184]	; (801319c <USBD_SetConfig+0x10c>)
 80130e2:	781b      	ldrb	r3, [r3, #0]
 80130e4:	4619      	mov	r1, r3
 80130e6:	6878      	ldr	r0, [r7, #4]
 80130e8:	f7ff fb19 	bl	801271e <USBD_SetClassConfig>
 80130ec:	4603      	mov	r3, r0
 80130ee:	2b02      	cmp	r3, #2
 80130f0:	d104      	bne.n	80130fc <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 80130f2:	6839      	ldr	r1, [r7, #0]
 80130f4:	6878      	ldr	r0, [r7, #4]
 80130f6:	f000 f92f 	bl	8013358 <USBD_CtlError>
          return;
 80130fa:	e04c      	b.n	8013196 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 80130fc:	6878      	ldr	r0, [r7, #4]
 80130fe:	f000 f97c 	bl	80133fa <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8013102:	e048      	b.n	8013196 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8013104:	6878      	ldr	r0, [r7, #4]
 8013106:	f000 f978 	bl	80133fa <USBD_CtlSendStatus>
      break;
 801310a:	e044      	b.n	8013196 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 801310c:	4b23      	ldr	r3, [pc, #140]	; (801319c <USBD_SetConfig+0x10c>)
 801310e:	781b      	ldrb	r3, [r3, #0]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d112      	bne.n	801313a <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	2202      	movs	r2, #2
 8013118:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 801311c:	4b1f      	ldr	r3, [pc, #124]	; (801319c <USBD_SetConfig+0x10c>)
 801311e:	781b      	ldrb	r3, [r3, #0]
 8013120:	461a      	mov	r2, r3
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8013126:	4b1d      	ldr	r3, [pc, #116]	; (801319c <USBD_SetConfig+0x10c>)
 8013128:	781b      	ldrb	r3, [r3, #0]
 801312a:	4619      	mov	r1, r3
 801312c:	6878      	ldr	r0, [r7, #4]
 801312e:	f7ff fb15 	bl	801275c <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8013132:	6878      	ldr	r0, [r7, #4]
 8013134:	f000 f961 	bl	80133fa <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8013138:	e02d      	b.n	8013196 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 801313a:	4b18      	ldr	r3, [pc, #96]	; (801319c <USBD_SetConfig+0x10c>)
 801313c:	781b      	ldrb	r3, [r3, #0]
 801313e:	461a      	mov	r2, r3
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	685b      	ldr	r3, [r3, #4]
 8013144:	429a      	cmp	r2, r3
 8013146:	d01d      	beq.n	8013184 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	685b      	ldr	r3, [r3, #4]
 801314c:	b2db      	uxtb	r3, r3
 801314e:	4619      	mov	r1, r3
 8013150:	6878      	ldr	r0, [r7, #4]
 8013152:	f7ff fb03 	bl	801275c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013156:	4b11      	ldr	r3, [pc, #68]	; (801319c <USBD_SetConfig+0x10c>)
 8013158:	781b      	ldrb	r3, [r3, #0]
 801315a:	461a      	mov	r2, r3
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8013160:	4b0e      	ldr	r3, [pc, #56]	; (801319c <USBD_SetConfig+0x10c>)
 8013162:	781b      	ldrb	r3, [r3, #0]
 8013164:	4619      	mov	r1, r3
 8013166:	6878      	ldr	r0, [r7, #4]
 8013168:	f7ff fad9 	bl	801271e <USBD_SetClassConfig>
 801316c:	4603      	mov	r3, r0
 801316e:	2b02      	cmp	r3, #2
 8013170:	d104      	bne.n	801317c <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 8013172:	6839      	ldr	r1, [r7, #0]
 8013174:	6878      	ldr	r0, [r7, #4]
 8013176:	f000 f8ef 	bl	8013358 <USBD_CtlError>
          return;
 801317a:	e00c      	b.n	8013196 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 801317c:	6878      	ldr	r0, [r7, #4]
 801317e:	f000 f93c 	bl	80133fa <USBD_CtlSendStatus>
      break;
 8013182:	e008      	b.n	8013196 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8013184:	6878      	ldr	r0, [r7, #4]
 8013186:	f000 f938 	bl	80133fa <USBD_CtlSendStatus>
      break;
 801318a:	e004      	b.n	8013196 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 801318c:	6839      	ldr	r1, [r7, #0]
 801318e:	6878      	ldr	r0, [r7, #4]
 8013190:	f000 f8e2 	bl	8013358 <USBD_CtlError>
      break;
 8013194:	bf00      	nop
    }
  }
}
 8013196:	3708      	adds	r7, #8
 8013198:	46bd      	mov	sp, r7
 801319a:	bd80      	pop	{r7, pc}
 801319c:	200010dc 	.word	0x200010dc

080131a0 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80131a0:	b580      	push	{r7, lr}
 80131a2:	b082      	sub	sp, #8
 80131a4:	af00      	add	r7, sp, #0
 80131a6:	6078      	str	r0, [r7, #4]
 80131a8:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 80131aa:	683b      	ldr	r3, [r7, #0]
 80131ac:	88db      	ldrh	r3, [r3, #6]
 80131ae:	2b01      	cmp	r3, #1
 80131b0:	d004      	beq.n	80131bc <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 80131b2:	6839      	ldr	r1, [r7, #0]
 80131b4:	6878      	ldr	r0, [r7, #4]
 80131b6:	f000 f8cf 	bl	8013358 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80131ba:	e01f      	b.n	80131fc <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80131c2:	2b02      	cmp	r3, #2
 80131c4:	d002      	beq.n	80131cc <USBD_GetConfig+0x2c>
 80131c6:	2b03      	cmp	r3, #3
 80131c8:	d00b      	beq.n	80131e2 <USBD_GetConfig+0x42>
 80131ca:	e012      	b.n	80131f2 <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	2200      	movs	r2, #0
 80131d0:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 80131d6:	2201      	movs	r2, #1
 80131d8:	4619      	mov	r1, r3
 80131da:	6878      	ldr	r0, [r7, #4]
 80131dc:	f000 f8cd 	bl	801337a <USBD_CtlSendData>
      break;
 80131e0:	e00c      	b.n	80131fc <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 80131e6:	2201      	movs	r2, #1
 80131e8:	4619      	mov	r1, r3
 80131ea:	6878      	ldr	r0, [r7, #4]
 80131ec:	f000 f8c5 	bl	801337a <USBD_CtlSendData>
      break;
 80131f0:	e004      	b.n	80131fc <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 80131f2:	6839      	ldr	r1, [r7, #0]
 80131f4:	6878      	ldr	r0, [r7, #4]
 80131f6:	f000 f8af 	bl	8013358 <USBD_CtlError>
      break;
 80131fa:	bf00      	nop
}
 80131fc:	bf00      	nop
 80131fe:	3708      	adds	r7, #8
 8013200:	46bd      	mov	sp, r7
 8013202:	bd80      	pop	{r7, pc}

08013204 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8013204:	b580      	push	{r7, lr}
 8013206:	b082      	sub	sp, #8
 8013208:	af00      	add	r7, sp, #0
 801320a:	6078      	str	r0, [r7, #4]
 801320c:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8013214:	3b02      	subs	r3, #2
 8013216:	2b01      	cmp	r3, #1
 8013218:	d815      	bhi.n	8013246 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	2201      	movs	r2, #1
 801321e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8013220:	687b      	ldr	r3, [r7, #4]
 8013222:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8013226:	2b00      	cmp	r3, #0
 8013228:	d005      	beq.n	8013236 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	68db      	ldr	r3, [r3, #12]
 801322e:	f043 0202 	orr.w	r2, r3, #2
 8013232:	687b      	ldr	r3, [r7, #4]
 8013234:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 801323a:	2202      	movs	r2, #2
 801323c:	4619      	mov	r1, r3
 801323e:	6878      	ldr	r0, [r7, #4]
 8013240:	f000 f89b 	bl	801337a <USBD_CtlSendData>
                      2);
    break;
 8013244:	e004      	b.n	8013250 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8013246:	6839      	ldr	r1, [r7, #0]
 8013248:	6878      	ldr	r0, [r7, #4]
 801324a:	f000 f885 	bl	8013358 <USBD_CtlError>
    break;
 801324e:	bf00      	nop
  }
}
 8013250:	bf00      	nop
 8013252:	3708      	adds	r7, #8
 8013254:	46bd      	mov	sp, r7
 8013256:	bd80      	pop	{r7, pc}

08013258 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8013258:	b580      	push	{r7, lr}
 801325a:	b082      	sub	sp, #8
 801325c:	af00      	add	r7, sp, #0
 801325e:	6078      	str	r0, [r7, #4]
 8013260:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013262:	683b      	ldr	r3, [r7, #0]
 8013264:	885b      	ldrh	r3, [r3, #2]
 8013266:	2b01      	cmp	r3, #1
 8013268:	d10d      	bne.n	8013286 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	2201      	movs	r2, #1
 801326e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8013278:	689b      	ldr	r3, [r3, #8]
 801327a:	6839      	ldr	r1, [r7, #0]
 801327c:	6878      	ldr	r0, [r7, #4]
 801327e:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8013280:	6878      	ldr	r0, [r7, #4]
 8013282:	f000 f8ba 	bl	80133fa <USBD_CtlSendStatus>
  }

}
 8013286:	bf00      	nop
 8013288:	3708      	adds	r7, #8
 801328a:	46bd      	mov	sp, r7
 801328c:	bd80      	pop	{r7, pc}

0801328e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 801328e:	b580      	push	{r7, lr}
 8013290:	b082      	sub	sp, #8
 8013292:	af00      	add	r7, sp, #0
 8013294:	6078      	str	r0, [r7, #4]
 8013296:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 801329e:	3b02      	subs	r3, #2
 80132a0:	2b01      	cmp	r3, #1
 80132a2:	d812      	bhi.n	80132ca <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80132a4:	683b      	ldr	r3, [r7, #0]
 80132a6:	885b      	ldrh	r3, [r3, #2]
 80132a8:	2b01      	cmp	r3, #1
 80132aa:	d113      	bne.n	80132d4 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	2200      	movs	r2, #0
 80132b0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80132ba:	689b      	ldr	r3, [r3, #8]
 80132bc:	6839      	ldr	r1, [r7, #0]
 80132be:	6878      	ldr	r0, [r7, #4]
 80132c0:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80132c2:	6878      	ldr	r0, [r7, #4]
 80132c4:	f000 f899 	bl	80133fa <USBD_CtlSendStatus>
    }
    break;
 80132c8:	e004      	b.n	80132d4 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 80132ca:	6839      	ldr	r1, [r7, #0]
 80132cc:	6878      	ldr	r0, [r7, #4]
 80132ce:	f000 f843 	bl	8013358 <USBD_CtlError>
    break;
 80132d2:	e000      	b.n	80132d6 <USBD_ClrFeature+0x48>
    break;
 80132d4:	bf00      	nop
  }
}
 80132d6:	bf00      	nop
 80132d8:	3708      	adds	r7, #8
 80132da:	46bd      	mov	sp, r7
 80132dc:	bd80      	pop	{r7, pc}

080132de <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80132de:	b480      	push	{r7}
 80132e0:	b083      	sub	sp, #12
 80132e2:	af00      	add	r7, sp, #0
 80132e4:	6078      	str	r0, [r7, #4]
 80132e6:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 80132e8:	683b      	ldr	r3, [r7, #0]
 80132ea:	781a      	ldrb	r2, [r3, #0]
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80132f0:	683b      	ldr	r3, [r7, #0]
 80132f2:	785a      	ldrb	r2, [r3, #1]
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80132f8:	683b      	ldr	r3, [r7, #0]
 80132fa:	3302      	adds	r3, #2
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	b29a      	uxth	r2, r3
 8013300:	683b      	ldr	r3, [r7, #0]
 8013302:	3303      	adds	r3, #3
 8013304:	781b      	ldrb	r3, [r3, #0]
 8013306:	b29b      	uxth	r3, r3
 8013308:	021b      	lsls	r3, r3, #8
 801330a:	b29b      	uxth	r3, r3
 801330c:	4413      	add	r3, r2
 801330e:	b29a      	uxth	r2, r3
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8013314:	683b      	ldr	r3, [r7, #0]
 8013316:	3304      	adds	r3, #4
 8013318:	781b      	ldrb	r3, [r3, #0]
 801331a:	b29a      	uxth	r2, r3
 801331c:	683b      	ldr	r3, [r7, #0]
 801331e:	3305      	adds	r3, #5
 8013320:	781b      	ldrb	r3, [r3, #0]
 8013322:	b29b      	uxth	r3, r3
 8013324:	021b      	lsls	r3, r3, #8
 8013326:	b29b      	uxth	r3, r3
 8013328:	4413      	add	r3, r2
 801332a:	b29a      	uxth	r2, r3
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8013330:	683b      	ldr	r3, [r7, #0]
 8013332:	3306      	adds	r3, #6
 8013334:	781b      	ldrb	r3, [r3, #0]
 8013336:	b29a      	uxth	r2, r3
 8013338:	683b      	ldr	r3, [r7, #0]
 801333a:	3307      	adds	r3, #7
 801333c:	781b      	ldrb	r3, [r3, #0]
 801333e:	b29b      	uxth	r3, r3
 8013340:	021b      	lsls	r3, r3, #8
 8013342:	b29b      	uxth	r3, r3
 8013344:	4413      	add	r3, r2
 8013346:	b29a      	uxth	r2, r3
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	80da      	strh	r2, [r3, #6]

}
 801334c:	bf00      	nop
 801334e:	370c      	adds	r7, #12
 8013350:	46bd      	mov	sp, r7
 8013352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013356:	4770      	bx	lr

08013358 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8013358:	b580      	push	{r7, lr}
 801335a:	b082      	sub	sp, #8
 801335c:	af00      	add	r7, sp, #0
 801335e:	6078      	str	r0, [r7, #4]
 8013360:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8013362:	2180      	movs	r1, #128	; 0x80
 8013364:	6878      	ldr	r0, [r7, #4]
 8013366:	f7f1 fa43 	bl	80047f0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 801336a:	2100      	movs	r1, #0
 801336c:	6878      	ldr	r0, [r7, #4]
 801336e:	f7f1 fa3f 	bl	80047f0 <USBD_LL_StallEP>
}
 8013372:	bf00      	nop
 8013374:	3708      	adds	r7, #8
 8013376:	46bd      	mov	sp, r7
 8013378:	bd80      	pop	{r7, pc}

0801337a <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 801337a:	b580      	push	{r7, lr}
 801337c:	b084      	sub	sp, #16
 801337e:	af00      	add	r7, sp, #0
 8013380:	60f8      	str	r0, [r7, #12]
 8013382:	60b9      	str	r1, [r7, #8]
 8013384:	4613      	mov	r3, r2
 8013386:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8013388:	68fb      	ldr	r3, [r7, #12]
 801338a:	2202      	movs	r2, #2
 801338c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8013390:	88fa      	ldrh	r2, [r7, #6]
 8013392:	68fb      	ldr	r3, [r7, #12]
 8013394:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8013396:	88fa      	ldrh	r2, [r7, #6]
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 801339c:	88fb      	ldrh	r3, [r7, #6]
 801339e:	68ba      	ldr	r2, [r7, #8]
 80133a0:	2100      	movs	r1, #0
 80133a2:	68f8      	ldr	r0, [r7, #12]
 80133a4:	f7f1 fa89 	bl	80048ba <USBD_LL_Transmit>
  
  return USBD_OK;
 80133a8:	2300      	movs	r3, #0
}
 80133aa:	4618      	mov	r0, r3
 80133ac:	3710      	adds	r7, #16
 80133ae:	46bd      	mov	sp, r7
 80133b0:	bd80      	pop	{r7, pc}

080133b2 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 80133b2:	b580      	push	{r7, lr}
 80133b4:	b084      	sub	sp, #16
 80133b6:	af00      	add	r7, sp, #0
 80133b8:	60f8      	str	r0, [r7, #12]
 80133ba:	60b9      	str	r1, [r7, #8]
 80133bc:	4613      	mov	r3, r2
 80133be:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 80133c0:	88fb      	ldrh	r3, [r7, #6]
 80133c2:	68ba      	ldr	r2, [r7, #8]
 80133c4:	2100      	movs	r1, #0
 80133c6:	68f8      	ldr	r0, [r7, #12]
 80133c8:	f7f1 fa77 	bl	80048ba <USBD_LL_Transmit>
  
  return USBD_OK;
 80133cc:	2300      	movs	r3, #0
}
 80133ce:	4618      	mov	r0, r3
 80133d0:	3710      	adds	r7, #16
 80133d2:	46bd      	mov	sp, r7
 80133d4:	bd80      	pop	{r7, pc}

080133d6 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80133d6:	b580      	push	{r7, lr}
 80133d8:	b084      	sub	sp, #16
 80133da:	af00      	add	r7, sp, #0
 80133dc:	60f8      	str	r0, [r7, #12]
 80133de:	60b9      	str	r1, [r7, #8]
 80133e0:	4613      	mov	r3, r2
 80133e2:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 80133e4:	88fb      	ldrh	r3, [r7, #6]
 80133e6:	68ba      	ldr	r2, [r7, #8]
 80133e8:	2100      	movs	r1, #0
 80133ea:	68f8      	ldr	r0, [r7, #12]
 80133ec:	f7f1 fa7c 	bl	80048e8 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 80133f0:	2300      	movs	r3, #0
}
 80133f2:	4618      	mov	r0, r3
 80133f4:	3710      	adds	r7, #16
 80133f6:	46bd      	mov	sp, r7
 80133f8:	bd80      	pop	{r7, pc}

080133fa <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 80133fa:	b580      	push	{r7, lr}
 80133fc:	b082      	sub	sp, #8
 80133fe:	af00      	add	r7, sp, #0
 8013400:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	2204      	movs	r2, #4
 8013406:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 801340a:	2300      	movs	r3, #0
 801340c:	2200      	movs	r2, #0
 801340e:	2100      	movs	r1, #0
 8013410:	6878      	ldr	r0, [r7, #4]
 8013412:	f7f1 fa52 	bl	80048ba <USBD_LL_Transmit>
  
  return USBD_OK;
 8013416:	2300      	movs	r3, #0
}
 8013418:	4618      	mov	r0, r3
 801341a:	3708      	adds	r7, #8
 801341c:	46bd      	mov	sp, r7
 801341e:	bd80      	pop	{r7, pc}

08013420 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8013420:	b580      	push	{r7, lr}
 8013422:	b082      	sub	sp, #8
 8013424:	af00      	add	r7, sp, #0
 8013426:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8013428:	687b      	ldr	r3, [r7, #4]
 801342a:	2205      	movs	r2, #5
 801342c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8013430:	2300      	movs	r3, #0
 8013432:	2200      	movs	r2, #0
 8013434:	2100      	movs	r1, #0
 8013436:	6878      	ldr	r0, [r7, #4]
 8013438:	f7f1 fa56 	bl	80048e8 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 801343c:	2300      	movs	r3, #0
}
 801343e:	4618      	mov	r0, r3
 8013440:	3708      	adds	r7, #8
 8013442:	46bd      	mov	sp, r7
 8013444:	bd80      	pop	{r7, pc}
	...

08013448 <__libc_init_array>:
 8013448:	b570      	push	{r4, r5, r6, lr}
 801344a:	4d0d      	ldr	r5, [pc, #52]	; (8013480 <__libc_init_array+0x38>)
 801344c:	4c0d      	ldr	r4, [pc, #52]	; (8013484 <__libc_init_array+0x3c>)
 801344e:	1b64      	subs	r4, r4, r5
 8013450:	10a4      	asrs	r4, r4, #2
 8013452:	2600      	movs	r6, #0
 8013454:	42a6      	cmp	r6, r4
 8013456:	d109      	bne.n	801346c <__libc_init_array+0x24>
 8013458:	4d0b      	ldr	r5, [pc, #44]	; (8013488 <__libc_init_array+0x40>)
 801345a:	4c0c      	ldr	r4, [pc, #48]	; (801348c <__libc_init_array+0x44>)
 801345c:	f001 fa38 	bl	80148d0 <_init>
 8013460:	1b64      	subs	r4, r4, r5
 8013462:	10a4      	asrs	r4, r4, #2
 8013464:	2600      	movs	r6, #0
 8013466:	42a6      	cmp	r6, r4
 8013468:	d105      	bne.n	8013476 <__libc_init_array+0x2e>
 801346a:	bd70      	pop	{r4, r5, r6, pc}
 801346c:	f855 3b04 	ldr.w	r3, [r5], #4
 8013470:	4798      	blx	r3
 8013472:	3601      	adds	r6, #1
 8013474:	e7ee      	b.n	8013454 <__libc_init_array+0xc>
 8013476:	f855 3b04 	ldr.w	r3, [r5], #4
 801347a:	4798      	blx	r3
 801347c:	3601      	adds	r6, #1
 801347e:	e7f2      	b.n	8013466 <__libc_init_array+0x1e>
 8013480:	08014b30 	.word	0x08014b30
 8013484:	08014b30 	.word	0x08014b30
 8013488:	08014b30 	.word	0x08014b30
 801348c:	08014b34 	.word	0x08014b34

08013490 <memset>:
 8013490:	4402      	add	r2, r0
 8013492:	4603      	mov	r3, r0
 8013494:	4293      	cmp	r3, r2
 8013496:	d100      	bne.n	801349a <memset+0xa>
 8013498:	4770      	bx	lr
 801349a:	f803 1b01 	strb.w	r1, [r3], #1
 801349e:	e7f9      	b.n	8013494 <memset+0x4>

080134a0 <_free_r>:
 80134a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80134a2:	2900      	cmp	r1, #0
 80134a4:	d044      	beq.n	8013530 <_free_r+0x90>
 80134a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134aa:	9001      	str	r0, [sp, #4]
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	f1a1 0404 	sub.w	r4, r1, #4
 80134b2:	bfb8      	it	lt
 80134b4:	18e4      	addlt	r4, r4, r3
 80134b6:	f000 f91d 	bl	80136f4 <__malloc_lock>
 80134ba:	4a1e      	ldr	r2, [pc, #120]	; (8013534 <_free_r+0x94>)
 80134bc:	9801      	ldr	r0, [sp, #4]
 80134be:	6813      	ldr	r3, [r2, #0]
 80134c0:	b933      	cbnz	r3, 80134d0 <_free_r+0x30>
 80134c2:	6063      	str	r3, [r4, #4]
 80134c4:	6014      	str	r4, [r2, #0]
 80134c6:	b003      	add	sp, #12
 80134c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80134cc:	f000 b918 	b.w	8013700 <__malloc_unlock>
 80134d0:	42a3      	cmp	r3, r4
 80134d2:	d908      	bls.n	80134e6 <_free_r+0x46>
 80134d4:	6825      	ldr	r5, [r4, #0]
 80134d6:	1961      	adds	r1, r4, r5
 80134d8:	428b      	cmp	r3, r1
 80134da:	bf01      	itttt	eq
 80134dc:	6819      	ldreq	r1, [r3, #0]
 80134de:	685b      	ldreq	r3, [r3, #4]
 80134e0:	1949      	addeq	r1, r1, r5
 80134e2:	6021      	streq	r1, [r4, #0]
 80134e4:	e7ed      	b.n	80134c2 <_free_r+0x22>
 80134e6:	461a      	mov	r2, r3
 80134e8:	685b      	ldr	r3, [r3, #4]
 80134ea:	b10b      	cbz	r3, 80134f0 <_free_r+0x50>
 80134ec:	42a3      	cmp	r3, r4
 80134ee:	d9fa      	bls.n	80134e6 <_free_r+0x46>
 80134f0:	6811      	ldr	r1, [r2, #0]
 80134f2:	1855      	adds	r5, r2, r1
 80134f4:	42a5      	cmp	r5, r4
 80134f6:	d10b      	bne.n	8013510 <_free_r+0x70>
 80134f8:	6824      	ldr	r4, [r4, #0]
 80134fa:	4421      	add	r1, r4
 80134fc:	1854      	adds	r4, r2, r1
 80134fe:	42a3      	cmp	r3, r4
 8013500:	6011      	str	r1, [r2, #0]
 8013502:	d1e0      	bne.n	80134c6 <_free_r+0x26>
 8013504:	681c      	ldr	r4, [r3, #0]
 8013506:	685b      	ldr	r3, [r3, #4]
 8013508:	6053      	str	r3, [r2, #4]
 801350a:	4421      	add	r1, r4
 801350c:	6011      	str	r1, [r2, #0]
 801350e:	e7da      	b.n	80134c6 <_free_r+0x26>
 8013510:	d902      	bls.n	8013518 <_free_r+0x78>
 8013512:	230c      	movs	r3, #12
 8013514:	6003      	str	r3, [r0, #0]
 8013516:	e7d6      	b.n	80134c6 <_free_r+0x26>
 8013518:	6825      	ldr	r5, [r4, #0]
 801351a:	1961      	adds	r1, r4, r5
 801351c:	428b      	cmp	r3, r1
 801351e:	bf04      	itt	eq
 8013520:	6819      	ldreq	r1, [r3, #0]
 8013522:	685b      	ldreq	r3, [r3, #4]
 8013524:	6063      	str	r3, [r4, #4]
 8013526:	bf04      	itt	eq
 8013528:	1949      	addeq	r1, r1, r5
 801352a:	6021      	streq	r1, [r4, #0]
 801352c:	6054      	str	r4, [r2, #4]
 801352e:	e7ca      	b.n	80134c6 <_free_r+0x26>
 8013530:	b003      	add	sp, #12
 8013532:	bd30      	pop	{r4, r5, pc}
 8013534:	200010e0 	.word	0x200010e0

08013538 <sbrk_aligned>:
 8013538:	b570      	push	{r4, r5, r6, lr}
 801353a:	4e0e      	ldr	r6, [pc, #56]	; (8013574 <sbrk_aligned+0x3c>)
 801353c:	460c      	mov	r4, r1
 801353e:	6831      	ldr	r1, [r6, #0]
 8013540:	4605      	mov	r5, r0
 8013542:	b911      	cbnz	r1, 801354a <sbrk_aligned+0x12>
 8013544:	f000 f88c 	bl	8013660 <_sbrk_r>
 8013548:	6030      	str	r0, [r6, #0]
 801354a:	4621      	mov	r1, r4
 801354c:	4628      	mov	r0, r5
 801354e:	f000 f887 	bl	8013660 <_sbrk_r>
 8013552:	1c43      	adds	r3, r0, #1
 8013554:	d00a      	beq.n	801356c <sbrk_aligned+0x34>
 8013556:	1cc4      	adds	r4, r0, #3
 8013558:	f024 0403 	bic.w	r4, r4, #3
 801355c:	42a0      	cmp	r0, r4
 801355e:	d007      	beq.n	8013570 <sbrk_aligned+0x38>
 8013560:	1a21      	subs	r1, r4, r0
 8013562:	4628      	mov	r0, r5
 8013564:	f000 f87c 	bl	8013660 <_sbrk_r>
 8013568:	3001      	adds	r0, #1
 801356a:	d101      	bne.n	8013570 <sbrk_aligned+0x38>
 801356c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8013570:	4620      	mov	r0, r4
 8013572:	bd70      	pop	{r4, r5, r6, pc}
 8013574:	200010e4 	.word	0x200010e4

08013578 <_malloc_r>:
 8013578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801357c:	1ccd      	adds	r5, r1, #3
 801357e:	f025 0503 	bic.w	r5, r5, #3
 8013582:	3508      	adds	r5, #8
 8013584:	2d0c      	cmp	r5, #12
 8013586:	bf38      	it	cc
 8013588:	250c      	movcc	r5, #12
 801358a:	2d00      	cmp	r5, #0
 801358c:	4607      	mov	r7, r0
 801358e:	db01      	blt.n	8013594 <_malloc_r+0x1c>
 8013590:	42a9      	cmp	r1, r5
 8013592:	d905      	bls.n	80135a0 <_malloc_r+0x28>
 8013594:	230c      	movs	r3, #12
 8013596:	603b      	str	r3, [r7, #0]
 8013598:	2600      	movs	r6, #0
 801359a:	4630      	mov	r0, r6
 801359c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135a0:	4e2e      	ldr	r6, [pc, #184]	; (801365c <_malloc_r+0xe4>)
 80135a2:	f000 f8a7 	bl	80136f4 <__malloc_lock>
 80135a6:	6833      	ldr	r3, [r6, #0]
 80135a8:	461c      	mov	r4, r3
 80135aa:	bb34      	cbnz	r4, 80135fa <_malloc_r+0x82>
 80135ac:	4629      	mov	r1, r5
 80135ae:	4638      	mov	r0, r7
 80135b0:	f7ff ffc2 	bl	8013538 <sbrk_aligned>
 80135b4:	1c43      	adds	r3, r0, #1
 80135b6:	4604      	mov	r4, r0
 80135b8:	d14d      	bne.n	8013656 <_malloc_r+0xde>
 80135ba:	6834      	ldr	r4, [r6, #0]
 80135bc:	4626      	mov	r6, r4
 80135be:	2e00      	cmp	r6, #0
 80135c0:	d140      	bne.n	8013644 <_malloc_r+0xcc>
 80135c2:	6823      	ldr	r3, [r4, #0]
 80135c4:	4631      	mov	r1, r6
 80135c6:	4638      	mov	r0, r7
 80135c8:	eb04 0803 	add.w	r8, r4, r3
 80135cc:	f000 f848 	bl	8013660 <_sbrk_r>
 80135d0:	4580      	cmp	r8, r0
 80135d2:	d13a      	bne.n	801364a <_malloc_r+0xd2>
 80135d4:	6821      	ldr	r1, [r4, #0]
 80135d6:	3503      	adds	r5, #3
 80135d8:	1a6d      	subs	r5, r5, r1
 80135da:	f025 0503 	bic.w	r5, r5, #3
 80135de:	3508      	adds	r5, #8
 80135e0:	2d0c      	cmp	r5, #12
 80135e2:	bf38      	it	cc
 80135e4:	250c      	movcc	r5, #12
 80135e6:	4629      	mov	r1, r5
 80135e8:	4638      	mov	r0, r7
 80135ea:	f7ff ffa5 	bl	8013538 <sbrk_aligned>
 80135ee:	3001      	adds	r0, #1
 80135f0:	d02b      	beq.n	801364a <_malloc_r+0xd2>
 80135f2:	6823      	ldr	r3, [r4, #0]
 80135f4:	442b      	add	r3, r5
 80135f6:	6023      	str	r3, [r4, #0]
 80135f8:	e00e      	b.n	8013618 <_malloc_r+0xa0>
 80135fa:	6822      	ldr	r2, [r4, #0]
 80135fc:	1b52      	subs	r2, r2, r5
 80135fe:	d41e      	bmi.n	801363e <_malloc_r+0xc6>
 8013600:	2a0b      	cmp	r2, #11
 8013602:	d916      	bls.n	8013632 <_malloc_r+0xba>
 8013604:	1961      	adds	r1, r4, r5
 8013606:	42a3      	cmp	r3, r4
 8013608:	6025      	str	r5, [r4, #0]
 801360a:	bf18      	it	ne
 801360c:	6059      	strne	r1, [r3, #4]
 801360e:	6863      	ldr	r3, [r4, #4]
 8013610:	bf08      	it	eq
 8013612:	6031      	streq	r1, [r6, #0]
 8013614:	5162      	str	r2, [r4, r5]
 8013616:	604b      	str	r3, [r1, #4]
 8013618:	4638      	mov	r0, r7
 801361a:	f104 060b 	add.w	r6, r4, #11
 801361e:	f000 f86f 	bl	8013700 <__malloc_unlock>
 8013622:	f026 0607 	bic.w	r6, r6, #7
 8013626:	1d23      	adds	r3, r4, #4
 8013628:	1af2      	subs	r2, r6, r3
 801362a:	d0b6      	beq.n	801359a <_malloc_r+0x22>
 801362c:	1b9b      	subs	r3, r3, r6
 801362e:	50a3      	str	r3, [r4, r2]
 8013630:	e7b3      	b.n	801359a <_malloc_r+0x22>
 8013632:	6862      	ldr	r2, [r4, #4]
 8013634:	42a3      	cmp	r3, r4
 8013636:	bf0c      	ite	eq
 8013638:	6032      	streq	r2, [r6, #0]
 801363a:	605a      	strne	r2, [r3, #4]
 801363c:	e7ec      	b.n	8013618 <_malloc_r+0xa0>
 801363e:	4623      	mov	r3, r4
 8013640:	6864      	ldr	r4, [r4, #4]
 8013642:	e7b2      	b.n	80135aa <_malloc_r+0x32>
 8013644:	4634      	mov	r4, r6
 8013646:	6876      	ldr	r6, [r6, #4]
 8013648:	e7b9      	b.n	80135be <_malloc_r+0x46>
 801364a:	230c      	movs	r3, #12
 801364c:	603b      	str	r3, [r7, #0]
 801364e:	4638      	mov	r0, r7
 8013650:	f000 f856 	bl	8013700 <__malloc_unlock>
 8013654:	e7a1      	b.n	801359a <_malloc_r+0x22>
 8013656:	6025      	str	r5, [r4, #0]
 8013658:	e7de      	b.n	8013618 <_malloc_r+0xa0>
 801365a:	bf00      	nop
 801365c:	200010e0 	.word	0x200010e0

08013660 <_sbrk_r>:
 8013660:	b538      	push	{r3, r4, r5, lr}
 8013662:	4d06      	ldr	r5, [pc, #24]	; (801367c <_sbrk_r+0x1c>)
 8013664:	2300      	movs	r3, #0
 8013666:	4604      	mov	r4, r0
 8013668:	4608      	mov	r0, r1
 801366a:	602b      	str	r3, [r5, #0]
 801366c:	f001 f922 	bl	80148b4 <_sbrk>
 8013670:	1c43      	adds	r3, r0, #1
 8013672:	d102      	bne.n	801367a <_sbrk_r+0x1a>
 8013674:	682b      	ldr	r3, [r5, #0]
 8013676:	b103      	cbz	r3, 801367a <_sbrk_r+0x1a>
 8013678:	6023      	str	r3, [r4, #0]
 801367a:	bd38      	pop	{r3, r4, r5, pc}
 801367c:	200010e8 	.word	0x200010e8

08013680 <_vsniprintf_r>:
 8013680:	b530      	push	{r4, r5, lr}
 8013682:	4614      	mov	r4, r2
 8013684:	2c00      	cmp	r4, #0
 8013686:	b09b      	sub	sp, #108	; 0x6c
 8013688:	4605      	mov	r5, r0
 801368a:	461a      	mov	r2, r3
 801368c:	da05      	bge.n	801369a <_vsniprintf_r+0x1a>
 801368e:	238b      	movs	r3, #139	; 0x8b
 8013690:	6003      	str	r3, [r0, #0]
 8013692:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013696:	b01b      	add	sp, #108	; 0x6c
 8013698:	bd30      	pop	{r4, r5, pc}
 801369a:	f44f 7302 	mov.w	r3, #520	; 0x208
 801369e:	f8ad 300c 	strh.w	r3, [sp, #12]
 80136a2:	bf14      	ite	ne
 80136a4:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80136a8:	4623      	moveq	r3, r4
 80136aa:	9302      	str	r3, [sp, #8]
 80136ac:	9305      	str	r3, [sp, #20]
 80136ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80136b2:	9100      	str	r1, [sp, #0]
 80136b4:	9104      	str	r1, [sp, #16]
 80136b6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80136ba:	4669      	mov	r1, sp
 80136bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80136be:	f000 f881 	bl	80137c4 <_svfiprintf_r>
 80136c2:	1c43      	adds	r3, r0, #1
 80136c4:	bfbc      	itt	lt
 80136c6:	238b      	movlt	r3, #139	; 0x8b
 80136c8:	602b      	strlt	r3, [r5, #0]
 80136ca:	2c00      	cmp	r4, #0
 80136cc:	d0e3      	beq.n	8013696 <_vsniprintf_r+0x16>
 80136ce:	9b00      	ldr	r3, [sp, #0]
 80136d0:	2200      	movs	r2, #0
 80136d2:	701a      	strb	r2, [r3, #0]
 80136d4:	e7df      	b.n	8013696 <_vsniprintf_r+0x16>
	...

080136d8 <vsniprintf>:
 80136d8:	b507      	push	{r0, r1, r2, lr}
 80136da:	9300      	str	r3, [sp, #0]
 80136dc:	4613      	mov	r3, r2
 80136de:	460a      	mov	r2, r1
 80136e0:	4601      	mov	r1, r0
 80136e2:	4803      	ldr	r0, [pc, #12]	; (80136f0 <vsniprintf+0x18>)
 80136e4:	6800      	ldr	r0, [r0, #0]
 80136e6:	f7ff ffcb 	bl	8013680 <_vsniprintf_r>
 80136ea:	b003      	add	sp, #12
 80136ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80136f0:	20000374 	.word	0x20000374

080136f4 <__malloc_lock>:
 80136f4:	4801      	ldr	r0, [pc, #4]	; (80136fc <__malloc_lock+0x8>)
 80136f6:	f000 baf9 	b.w	8013cec <__retarget_lock_acquire_recursive>
 80136fa:	bf00      	nop
 80136fc:	200010ec 	.word	0x200010ec

08013700 <__malloc_unlock>:
 8013700:	4801      	ldr	r0, [pc, #4]	; (8013708 <__malloc_unlock+0x8>)
 8013702:	f000 baf4 	b.w	8013cee <__retarget_lock_release_recursive>
 8013706:	bf00      	nop
 8013708:	200010ec 	.word	0x200010ec

0801370c <__ssputs_r>:
 801370c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013710:	688e      	ldr	r6, [r1, #8]
 8013712:	429e      	cmp	r6, r3
 8013714:	4682      	mov	sl, r0
 8013716:	460c      	mov	r4, r1
 8013718:	4690      	mov	r8, r2
 801371a:	461f      	mov	r7, r3
 801371c:	d838      	bhi.n	8013790 <__ssputs_r+0x84>
 801371e:	898a      	ldrh	r2, [r1, #12]
 8013720:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013724:	d032      	beq.n	801378c <__ssputs_r+0x80>
 8013726:	6825      	ldr	r5, [r4, #0]
 8013728:	6909      	ldr	r1, [r1, #16]
 801372a:	eba5 0901 	sub.w	r9, r5, r1
 801372e:	6965      	ldr	r5, [r4, #20]
 8013730:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013734:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013738:	3301      	adds	r3, #1
 801373a:	444b      	add	r3, r9
 801373c:	106d      	asrs	r5, r5, #1
 801373e:	429d      	cmp	r5, r3
 8013740:	bf38      	it	cc
 8013742:	461d      	movcc	r5, r3
 8013744:	0553      	lsls	r3, r2, #21
 8013746:	d531      	bpl.n	80137ac <__ssputs_r+0xa0>
 8013748:	4629      	mov	r1, r5
 801374a:	f7ff ff15 	bl	8013578 <_malloc_r>
 801374e:	4606      	mov	r6, r0
 8013750:	b950      	cbnz	r0, 8013768 <__ssputs_r+0x5c>
 8013752:	230c      	movs	r3, #12
 8013754:	f8ca 3000 	str.w	r3, [sl]
 8013758:	89a3      	ldrh	r3, [r4, #12]
 801375a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801375e:	81a3      	strh	r3, [r4, #12]
 8013760:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013768:	6921      	ldr	r1, [r4, #16]
 801376a:	464a      	mov	r2, r9
 801376c:	f000 fac0 	bl	8013cf0 <memcpy>
 8013770:	89a3      	ldrh	r3, [r4, #12]
 8013772:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013776:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801377a:	81a3      	strh	r3, [r4, #12]
 801377c:	6126      	str	r6, [r4, #16]
 801377e:	6165      	str	r5, [r4, #20]
 8013780:	444e      	add	r6, r9
 8013782:	eba5 0509 	sub.w	r5, r5, r9
 8013786:	6026      	str	r6, [r4, #0]
 8013788:	60a5      	str	r5, [r4, #8]
 801378a:	463e      	mov	r6, r7
 801378c:	42be      	cmp	r6, r7
 801378e:	d900      	bls.n	8013792 <__ssputs_r+0x86>
 8013790:	463e      	mov	r6, r7
 8013792:	6820      	ldr	r0, [r4, #0]
 8013794:	4632      	mov	r2, r6
 8013796:	4641      	mov	r1, r8
 8013798:	f000 fab8 	bl	8013d0c <memmove>
 801379c:	68a3      	ldr	r3, [r4, #8]
 801379e:	1b9b      	subs	r3, r3, r6
 80137a0:	60a3      	str	r3, [r4, #8]
 80137a2:	6823      	ldr	r3, [r4, #0]
 80137a4:	4433      	add	r3, r6
 80137a6:	6023      	str	r3, [r4, #0]
 80137a8:	2000      	movs	r0, #0
 80137aa:	e7db      	b.n	8013764 <__ssputs_r+0x58>
 80137ac:	462a      	mov	r2, r5
 80137ae:	f000 fac7 	bl	8013d40 <_realloc_r>
 80137b2:	4606      	mov	r6, r0
 80137b4:	2800      	cmp	r0, #0
 80137b6:	d1e1      	bne.n	801377c <__ssputs_r+0x70>
 80137b8:	6921      	ldr	r1, [r4, #16]
 80137ba:	4650      	mov	r0, sl
 80137bc:	f7ff fe70 	bl	80134a0 <_free_r>
 80137c0:	e7c7      	b.n	8013752 <__ssputs_r+0x46>
	...

080137c4 <_svfiprintf_r>:
 80137c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137c8:	4698      	mov	r8, r3
 80137ca:	898b      	ldrh	r3, [r1, #12]
 80137cc:	061b      	lsls	r3, r3, #24
 80137ce:	b09d      	sub	sp, #116	; 0x74
 80137d0:	4607      	mov	r7, r0
 80137d2:	460d      	mov	r5, r1
 80137d4:	4614      	mov	r4, r2
 80137d6:	d50e      	bpl.n	80137f6 <_svfiprintf_r+0x32>
 80137d8:	690b      	ldr	r3, [r1, #16]
 80137da:	b963      	cbnz	r3, 80137f6 <_svfiprintf_r+0x32>
 80137dc:	2140      	movs	r1, #64	; 0x40
 80137de:	f7ff fecb 	bl	8013578 <_malloc_r>
 80137e2:	6028      	str	r0, [r5, #0]
 80137e4:	6128      	str	r0, [r5, #16]
 80137e6:	b920      	cbnz	r0, 80137f2 <_svfiprintf_r+0x2e>
 80137e8:	230c      	movs	r3, #12
 80137ea:	603b      	str	r3, [r7, #0]
 80137ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80137f0:	e0d1      	b.n	8013996 <_svfiprintf_r+0x1d2>
 80137f2:	2340      	movs	r3, #64	; 0x40
 80137f4:	616b      	str	r3, [r5, #20]
 80137f6:	2300      	movs	r3, #0
 80137f8:	9309      	str	r3, [sp, #36]	; 0x24
 80137fa:	2320      	movs	r3, #32
 80137fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013800:	f8cd 800c 	str.w	r8, [sp, #12]
 8013804:	2330      	movs	r3, #48	; 0x30
 8013806:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80139b0 <_svfiprintf_r+0x1ec>
 801380a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801380e:	f04f 0901 	mov.w	r9, #1
 8013812:	4623      	mov	r3, r4
 8013814:	469a      	mov	sl, r3
 8013816:	f813 2b01 	ldrb.w	r2, [r3], #1
 801381a:	b10a      	cbz	r2, 8013820 <_svfiprintf_r+0x5c>
 801381c:	2a25      	cmp	r2, #37	; 0x25
 801381e:	d1f9      	bne.n	8013814 <_svfiprintf_r+0x50>
 8013820:	ebba 0b04 	subs.w	fp, sl, r4
 8013824:	d00b      	beq.n	801383e <_svfiprintf_r+0x7a>
 8013826:	465b      	mov	r3, fp
 8013828:	4622      	mov	r2, r4
 801382a:	4629      	mov	r1, r5
 801382c:	4638      	mov	r0, r7
 801382e:	f7ff ff6d 	bl	801370c <__ssputs_r>
 8013832:	3001      	adds	r0, #1
 8013834:	f000 80aa 	beq.w	801398c <_svfiprintf_r+0x1c8>
 8013838:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801383a:	445a      	add	r2, fp
 801383c:	9209      	str	r2, [sp, #36]	; 0x24
 801383e:	f89a 3000 	ldrb.w	r3, [sl]
 8013842:	2b00      	cmp	r3, #0
 8013844:	f000 80a2 	beq.w	801398c <_svfiprintf_r+0x1c8>
 8013848:	2300      	movs	r3, #0
 801384a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801384e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013852:	f10a 0a01 	add.w	sl, sl, #1
 8013856:	9304      	str	r3, [sp, #16]
 8013858:	9307      	str	r3, [sp, #28]
 801385a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801385e:	931a      	str	r3, [sp, #104]	; 0x68
 8013860:	4654      	mov	r4, sl
 8013862:	2205      	movs	r2, #5
 8013864:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013868:	4851      	ldr	r0, [pc, #324]	; (80139b0 <_svfiprintf_r+0x1ec>)
 801386a:	f7ec fcb9 	bl	80001e0 <memchr>
 801386e:	9a04      	ldr	r2, [sp, #16]
 8013870:	b9d8      	cbnz	r0, 80138aa <_svfiprintf_r+0xe6>
 8013872:	06d0      	lsls	r0, r2, #27
 8013874:	bf44      	itt	mi
 8013876:	2320      	movmi	r3, #32
 8013878:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801387c:	0711      	lsls	r1, r2, #28
 801387e:	bf44      	itt	mi
 8013880:	232b      	movmi	r3, #43	; 0x2b
 8013882:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013886:	f89a 3000 	ldrb.w	r3, [sl]
 801388a:	2b2a      	cmp	r3, #42	; 0x2a
 801388c:	d015      	beq.n	80138ba <_svfiprintf_r+0xf6>
 801388e:	9a07      	ldr	r2, [sp, #28]
 8013890:	4654      	mov	r4, sl
 8013892:	2000      	movs	r0, #0
 8013894:	f04f 0c0a 	mov.w	ip, #10
 8013898:	4621      	mov	r1, r4
 801389a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801389e:	3b30      	subs	r3, #48	; 0x30
 80138a0:	2b09      	cmp	r3, #9
 80138a2:	d94e      	bls.n	8013942 <_svfiprintf_r+0x17e>
 80138a4:	b1b0      	cbz	r0, 80138d4 <_svfiprintf_r+0x110>
 80138a6:	9207      	str	r2, [sp, #28]
 80138a8:	e014      	b.n	80138d4 <_svfiprintf_r+0x110>
 80138aa:	eba0 0308 	sub.w	r3, r0, r8
 80138ae:	fa09 f303 	lsl.w	r3, r9, r3
 80138b2:	4313      	orrs	r3, r2
 80138b4:	9304      	str	r3, [sp, #16]
 80138b6:	46a2      	mov	sl, r4
 80138b8:	e7d2      	b.n	8013860 <_svfiprintf_r+0x9c>
 80138ba:	9b03      	ldr	r3, [sp, #12]
 80138bc:	1d19      	adds	r1, r3, #4
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	9103      	str	r1, [sp, #12]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	bfbb      	ittet	lt
 80138c6:	425b      	neglt	r3, r3
 80138c8:	f042 0202 	orrlt.w	r2, r2, #2
 80138cc:	9307      	strge	r3, [sp, #28]
 80138ce:	9307      	strlt	r3, [sp, #28]
 80138d0:	bfb8      	it	lt
 80138d2:	9204      	strlt	r2, [sp, #16]
 80138d4:	7823      	ldrb	r3, [r4, #0]
 80138d6:	2b2e      	cmp	r3, #46	; 0x2e
 80138d8:	d10c      	bne.n	80138f4 <_svfiprintf_r+0x130>
 80138da:	7863      	ldrb	r3, [r4, #1]
 80138dc:	2b2a      	cmp	r3, #42	; 0x2a
 80138de:	d135      	bne.n	801394c <_svfiprintf_r+0x188>
 80138e0:	9b03      	ldr	r3, [sp, #12]
 80138e2:	1d1a      	adds	r2, r3, #4
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	9203      	str	r2, [sp, #12]
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	bfb8      	it	lt
 80138ec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80138f0:	3402      	adds	r4, #2
 80138f2:	9305      	str	r3, [sp, #20]
 80138f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80139c0 <_svfiprintf_r+0x1fc>
 80138f8:	7821      	ldrb	r1, [r4, #0]
 80138fa:	2203      	movs	r2, #3
 80138fc:	4650      	mov	r0, sl
 80138fe:	f7ec fc6f 	bl	80001e0 <memchr>
 8013902:	b140      	cbz	r0, 8013916 <_svfiprintf_r+0x152>
 8013904:	2340      	movs	r3, #64	; 0x40
 8013906:	eba0 000a 	sub.w	r0, r0, sl
 801390a:	fa03 f000 	lsl.w	r0, r3, r0
 801390e:	9b04      	ldr	r3, [sp, #16]
 8013910:	4303      	orrs	r3, r0
 8013912:	3401      	adds	r4, #1
 8013914:	9304      	str	r3, [sp, #16]
 8013916:	f814 1b01 	ldrb.w	r1, [r4], #1
 801391a:	4826      	ldr	r0, [pc, #152]	; (80139b4 <_svfiprintf_r+0x1f0>)
 801391c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013920:	2206      	movs	r2, #6
 8013922:	f7ec fc5d 	bl	80001e0 <memchr>
 8013926:	2800      	cmp	r0, #0
 8013928:	d038      	beq.n	801399c <_svfiprintf_r+0x1d8>
 801392a:	4b23      	ldr	r3, [pc, #140]	; (80139b8 <_svfiprintf_r+0x1f4>)
 801392c:	bb1b      	cbnz	r3, 8013976 <_svfiprintf_r+0x1b2>
 801392e:	9b03      	ldr	r3, [sp, #12]
 8013930:	3307      	adds	r3, #7
 8013932:	f023 0307 	bic.w	r3, r3, #7
 8013936:	3308      	adds	r3, #8
 8013938:	9303      	str	r3, [sp, #12]
 801393a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801393c:	4433      	add	r3, r6
 801393e:	9309      	str	r3, [sp, #36]	; 0x24
 8013940:	e767      	b.n	8013812 <_svfiprintf_r+0x4e>
 8013942:	fb0c 3202 	mla	r2, ip, r2, r3
 8013946:	460c      	mov	r4, r1
 8013948:	2001      	movs	r0, #1
 801394a:	e7a5      	b.n	8013898 <_svfiprintf_r+0xd4>
 801394c:	2300      	movs	r3, #0
 801394e:	3401      	adds	r4, #1
 8013950:	9305      	str	r3, [sp, #20]
 8013952:	4619      	mov	r1, r3
 8013954:	f04f 0c0a 	mov.w	ip, #10
 8013958:	4620      	mov	r0, r4
 801395a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801395e:	3a30      	subs	r2, #48	; 0x30
 8013960:	2a09      	cmp	r2, #9
 8013962:	d903      	bls.n	801396c <_svfiprintf_r+0x1a8>
 8013964:	2b00      	cmp	r3, #0
 8013966:	d0c5      	beq.n	80138f4 <_svfiprintf_r+0x130>
 8013968:	9105      	str	r1, [sp, #20]
 801396a:	e7c3      	b.n	80138f4 <_svfiprintf_r+0x130>
 801396c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013970:	4604      	mov	r4, r0
 8013972:	2301      	movs	r3, #1
 8013974:	e7f0      	b.n	8013958 <_svfiprintf_r+0x194>
 8013976:	ab03      	add	r3, sp, #12
 8013978:	9300      	str	r3, [sp, #0]
 801397a:	462a      	mov	r2, r5
 801397c:	4b0f      	ldr	r3, [pc, #60]	; (80139bc <_svfiprintf_r+0x1f8>)
 801397e:	a904      	add	r1, sp, #16
 8013980:	4638      	mov	r0, r7
 8013982:	f3af 8000 	nop.w
 8013986:	1c42      	adds	r2, r0, #1
 8013988:	4606      	mov	r6, r0
 801398a:	d1d6      	bne.n	801393a <_svfiprintf_r+0x176>
 801398c:	89ab      	ldrh	r3, [r5, #12]
 801398e:	065b      	lsls	r3, r3, #25
 8013990:	f53f af2c 	bmi.w	80137ec <_svfiprintf_r+0x28>
 8013994:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013996:	b01d      	add	sp, #116	; 0x74
 8013998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801399c:	ab03      	add	r3, sp, #12
 801399e:	9300      	str	r3, [sp, #0]
 80139a0:	462a      	mov	r2, r5
 80139a2:	4b06      	ldr	r3, [pc, #24]	; (80139bc <_svfiprintf_r+0x1f8>)
 80139a4:	a904      	add	r1, sp, #16
 80139a6:	4638      	mov	r0, r7
 80139a8:	f000 f87a 	bl	8013aa0 <_printf_i>
 80139ac:	e7eb      	b.n	8013986 <_svfiprintf_r+0x1c2>
 80139ae:	bf00      	nop
 80139b0:	08014a84 	.word	0x08014a84
 80139b4:	08014a8e 	.word	0x08014a8e
 80139b8:	00000000 	.word	0x00000000
 80139bc:	0801370d 	.word	0x0801370d
 80139c0:	08014a8a 	.word	0x08014a8a

080139c4 <_printf_common>:
 80139c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80139c8:	4616      	mov	r6, r2
 80139ca:	4699      	mov	r9, r3
 80139cc:	688a      	ldr	r2, [r1, #8]
 80139ce:	690b      	ldr	r3, [r1, #16]
 80139d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80139d4:	4293      	cmp	r3, r2
 80139d6:	bfb8      	it	lt
 80139d8:	4613      	movlt	r3, r2
 80139da:	6033      	str	r3, [r6, #0]
 80139dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80139e0:	4607      	mov	r7, r0
 80139e2:	460c      	mov	r4, r1
 80139e4:	b10a      	cbz	r2, 80139ea <_printf_common+0x26>
 80139e6:	3301      	adds	r3, #1
 80139e8:	6033      	str	r3, [r6, #0]
 80139ea:	6823      	ldr	r3, [r4, #0]
 80139ec:	0699      	lsls	r1, r3, #26
 80139ee:	bf42      	ittt	mi
 80139f0:	6833      	ldrmi	r3, [r6, #0]
 80139f2:	3302      	addmi	r3, #2
 80139f4:	6033      	strmi	r3, [r6, #0]
 80139f6:	6825      	ldr	r5, [r4, #0]
 80139f8:	f015 0506 	ands.w	r5, r5, #6
 80139fc:	d106      	bne.n	8013a0c <_printf_common+0x48>
 80139fe:	f104 0a19 	add.w	sl, r4, #25
 8013a02:	68e3      	ldr	r3, [r4, #12]
 8013a04:	6832      	ldr	r2, [r6, #0]
 8013a06:	1a9b      	subs	r3, r3, r2
 8013a08:	42ab      	cmp	r3, r5
 8013a0a:	dc26      	bgt.n	8013a5a <_printf_common+0x96>
 8013a0c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8013a10:	1e13      	subs	r3, r2, #0
 8013a12:	6822      	ldr	r2, [r4, #0]
 8013a14:	bf18      	it	ne
 8013a16:	2301      	movne	r3, #1
 8013a18:	0692      	lsls	r2, r2, #26
 8013a1a:	d42b      	bmi.n	8013a74 <_printf_common+0xb0>
 8013a1c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013a20:	4649      	mov	r1, r9
 8013a22:	4638      	mov	r0, r7
 8013a24:	47c0      	blx	r8
 8013a26:	3001      	adds	r0, #1
 8013a28:	d01e      	beq.n	8013a68 <_printf_common+0xa4>
 8013a2a:	6823      	ldr	r3, [r4, #0]
 8013a2c:	68e5      	ldr	r5, [r4, #12]
 8013a2e:	6832      	ldr	r2, [r6, #0]
 8013a30:	f003 0306 	and.w	r3, r3, #6
 8013a34:	2b04      	cmp	r3, #4
 8013a36:	bf08      	it	eq
 8013a38:	1aad      	subeq	r5, r5, r2
 8013a3a:	68a3      	ldr	r3, [r4, #8]
 8013a3c:	6922      	ldr	r2, [r4, #16]
 8013a3e:	bf0c      	ite	eq
 8013a40:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013a44:	2500      	movne	r5, #0
 8013a46:	4293      	cmp	r3, r2
 8013a48:	bfc4      	itt	gt
 8013a4a:	1a9b      	subgt	r3, r3, r2
 8013a4c:	18ed      	addgt	r5, r5, r3
 8013a4e:	2600      	movs	r6, #0
 8013a50:	341a      	adds	r4, #26
 8013a52:	42b5      	cmp	r5, r6
 8013a54:	d11a      	bne.n	8013a8c <_printf_common+0xc8>
 8013a56:	2000      	movs	r0, #0
 8013a58:	e008      	b.n	8013a6c <_printf_common+0xa8>
 8013a5a:	2301      	movs	r3, #1
 8013a5c:	4652      	mov	r2, sl
 8013a5e:	4649      	mov	r1, r9
 8013a60:	4638      	mov	r0, r7
 8013a62:	47c0      	blx	r8
 8013a64:	3001      	adds	r0, #1
 8013a66:	d103      	bne.n	8013a70 <_printf_common+0xac>
 8013a68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013a6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a70:	3501      	adds	r5, #1
 8013a72:	e7c6      	b.n	8013a02 <_printf_common+0x3e>
 8013a74:	18e1      	adds	r1, r4, r3
 8013a76:	1c5a      	adds	r2, r3, #1
 8013a78:	2030      	movs	r0, #48	; 0x30
 8013a7a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8013a7e:	4422      	add	r2, r4
 8013a80:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013a84:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013a88:	3302      	adds	r3, #2
 8013a8a:	e7c7      	b.n	8013a1c <_printf_common+0x58>
 8013a8c:	2301      	movs	r3, #1
 8013a8e:	4622      	mov	r2, r4
 8013a90:	4649      	mov	r1, r9
 8013a92:	4638      	mov	r0, r7
 8013a94:	47c0      	blx	r8
 8013a96:	3001      	adds	r0, #1
 8013a98:	d0e6      	beq.n	8013a68 <_printf_common+0xa4>
 8013a9a:	3601      	adds	r6, #1
 8013a9c:	e7d9      	b.n	8013a52 <_printf_common+0x8e>
	...

08013aa0 <_printf_i>:
 8013aa0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013aa4:	7e0f      	ldrb	r7, [r1, #24]
 8013aa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8013aa8:	2f78      	cmp	r7, #120	; 0x78
 8013aaa:	4691      	mov	r9, r2
 8013aac:	4680      	mov	r8, r0
 8013aae:	460c      	mov	r4, r1
 8013ab0:	469a      	mov	sl, r3
 8013ab2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8013ab6:	d807      	bhi.n	8013ac8 <_printf_i+0x28>
 8013ab8:	2f62      	cmp	r7, #98	; 0x62
 8013aba:	d80a      	bhi.n	8013ad2 <_printf_i+0x32>
 8013abc:	2f00      	cmp	r7, #0
 8013abe:	f000 80d8 	beq.w	8013c72 <_printf_i+0x1d2>
 8013ac2:	2f58      	cmp	r7, #88	; 0x58
 8013ac4:	f000 80a3 	beq.w	8013c0e <_printf_i+0x16e>
 8013ac8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013acc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013ad0:	e03a      	b.n	8013b48 <_printf_i+0xa8>
 8013ad2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013ad6:	2b15      	cmp	r3, #21
 8013ad8:	d8f6      	bhi.n	8013ac8 <_printf_i+0x28>
 8013ada:	a101      	add	r1, pc, #4	; (adr r1, 8013ae0 <_printf_i+0x40>)
 8013adc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013ae0:	08013b39 	.word	0x08013b39
 8013ae4:	08013b4d 	.word	0x08013b4d
 8013ae8:	08013ac9 	.word	0x08013ac9
 8013aec:	08013ac9 	.word	0x08013ac9
 8013af0:	08013ac9 	.word	0x08013ac9
 8013af4:	08013ac9 	.word	0x08013ac9
 8013af8:	08013b4d 	.word	0x08013b4d
 8013afc:	08013ac9 	.word	0x08013ac9
 8013b00:	08013ac9 	.word	0x08013ac9
 8013b04:	08013ac9 	.word	0x08013ac9
 8013b08:	08013ac9 	.word	0x08013ac9
 8013b0c:	08013c59 	.word	0x08013c59
 8013b10:	08013b7d 	.word	0x08013b7d
 8013b14:	08013c3b 	.word	0x08013c3b
 8013b18:	08013ac9 	.word	0x08013ac9
 8013b1c:	08013ac9 	.word	0x08013ac9
 8013b20:	08013c7b 	.word	0x08013c7b
 8013b24:	08013ac9 	.word	0x08013ac9
 8013b28:	08013b7d 	.word	0x08013b7d
 8013b2c:	08013ac9 	.word	0x08013ac9
 8013b30:	08013ac9 	.word	0x08013ac9
 8013b34:	08013c43 	.word	0x08013c43
 8013b38:	682b      	ldr	r3, [r5, #0]
 8013b3a:	1d1a      	adds	r2, r3, #4
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	602a      	str	r2, [r5, #0]
 8013b40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013b44:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013b48:	2301      	movs	r3, #1
 8013b4a:	e0a3      	b.n	8013c94 <_printf_i+0x1f4>
 8013b4c:	6820      	ldr	r0, [r4, #0]
 8013b4e:	6829      	ldr	r1, [r5, #0]
 8013b50:	0606      	lsls	r6, r0, #24
 8013b52:	f101 0304 	add.w	r3, r1, #4
 8013b56:	d50a      	bpl.n	8013b6e <_printf_i+0xce>
 8013b58:	680e      	ldr	r6, [r1, #0]
 8013b5a:	602b      	str	r3, [r5, #0]
 8013b5c:	2e00      	cmp	r6, #0
 8013b5e:	da03      	bge.n	8013b68 <_printf_i+0xc8>
 8013b60:	232d      	movs	r3, #45	; 0x2d
 8013b62:	4276      	negs	r6, r6
 8013b64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013b68:	485e      	ldr	r0, [pc, #376]	; (8013ce4 <_printf_i+0x244>)
 8013b6a:	230a      	movs	r3, #10
 8013b6c:	e019      	b.n	8013ba2 <_printf_i+0x102>
 8013b6e:	680e      	ldr	r6, [r1, #0]
 8013b70:	602b      	str	r3, [r5, #0]
 8013b72:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013b76:	bf18      	it	ne
 8013b78:	b236      	sxthne	r6, r6
 8013b7a:	e7ef      	b.n	8013b5c <_printf_i+0xbc>
 8013b7c:	682b      	ldr	r3, [r5, #0]
 8013b7e:	6820      	ldr	r0, [r4, #0]
 8013b80:	1d19      	adds	r1, r3, #4
 8013b82:	6029      	str	r1, [r5, #0]
 8013b84:	0601      	lsls	r1, r0, #24
 8013b86:	d501      	bpl.n	8013b8c <_printf_i+0xec>
 8013b88:	681e      	ldr	r6, [r3, #0]
 8013b8a:	e002      	b.n	8013b92 <_printf_i+0xf2>
 8013b8c:	0646      	lsls	r6, r0, #25
 8013b8e:	d5fb      	bpl.n	8013b88 <_printf_i+0xe8>
 8013b90:	881e      	ldrh	r6, [r3, #0]
 8013b92:	4854      	ldr	r0, [pc, #336]	; (8013ce4 <_printf_i+0x244>)
 8013b94:	2f6f      	cmp	r7, #111	; 0x6f
 8013b96:	bf0c      	ite	eq
 8013b98:	2308      	moveq	r3, #8
 8013b9a:	230a      	movne	r3, #10
 8013b9c:	2100      	movs	r1, #0
 8013b9e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013ba2:	6865      	ldr	r5, [r4, #4]
 8013ba4:	60a5      	str	r5, [r4, #8]
 8013ba6:	2d00      	cmp	r5, #0
 8013ba8:	bfa2      	ittt	ge
 8013baa:	6821      	ldrge	r1, [r4, #0]
 8013bac:	f021 0104 	bicge.w	r1, r1, #4
 8013bb0:	6021      	strge	r1, [r4, #0]
 8013bb2:	b90e      	cbnz	r6, 8013bb8 <_printf_i+0x118>
 8013bb4:	2d00      	cmp	r5, #0
 8013bb6:	d04d      	beq.n	8013c54 <_printf_i+0x1b4>
 8013bb8:	4615      	mov	r5, r2
 8013bba:	fbb6 f1f3 	udiv	r1, r6, r3
 8013bbe:	fb03 6711 	mls	r7, r3, r1, r6
 8013bc2:	5dc7      	ldrb	r7, [r0, r7]
 8013bc4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8013bc8:	4637      	mov	r7, r6
 8013bca:	42bb      	cmp	r3, r7
 8013bcc:	460e      	mov	r6, r1
 8013bce:	d9f4      	bls.n	8013bba <_printf_i+0x11a>
 8013bd0:	2b08      	cmp	r3, #8
 8013bd2:	d10b      	bne.n	8013bec <_printf_i+0x14c>
 8013bd4:	6823      	ldr	r3, [r4, #0]
 8013bd6:	07de      	lsls	r6, r3, #31
 8013bd8:	d508      	bpl.n	8013bec <_printf_i+0x14c>
 8013bda:	6923      	ldr	r3, [r4, #16]
 8013bdc:	6861      	ldr	r1, [r4, #4]
 8013bde:	4299      	cmp	r1, r3
 8013be0:	bfde      	ittt	le
 8013be2:	2330      	movle	r3, #48	; 0x30
 8013be4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013be8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8013bec:	1b52      	subs	r2, r2, r5
 8013bee:	6122      	str	r2, [r4, #16]
 8013bf0:	f8cd a000 	str.w	sl, [sp]
 8013bf4:	464b      	mov	r3, r9
 8013bf6:	aa03      	add	r2, sp, #12
 8013bf8:	4621      	mov	r1, r4
 8013bfa:	4640      	mov	r0, r8
 8013bfc:	f7ff fee2 	bl	80139c4 <_printf_common>
 8013c00:	3001      	adds	r0, #1
 8013c02:	d14c      	bne.n	8013c9e <_printf_i+0x1fe>
 8013c04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013c08:	b004      	add	sp, #16
 8013c0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c0e:	4835      	ldr	r0, [pc, #212]	; (8013ce4 <_printf_i+0x244>)
 8013c10:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8013c14:	6829      	ldr	r1, [r5, #0]
 8013c16:	6823      	ldr	r3, [r4, #0]
 8013c18:	f851 6b04 	ldr.w	r6, [r1], #4
 8013c1c:	6029      	str	r1, [r5, #0]
 8013c1e:	061d      	lsls	r5, r3, #24
 8013c20:	d514      	bpl.n	8013c4c <_printf_i+0x1ac>
 8013c22:	07df      	lsls	r7, r3, #31
 8013c24:	bf44      	itt	mi
 8013c26:	f043 0320 	orrmi.w	r3, r3, #32
 8013c2a:	6023      	strmi	r3, [r4, #0]
 8013c2c:	b91e      	cbnz	r6, 8013c36 <_printf_i+0x196>
 8013c2e:	6823      	ldr	r3, [r4, #0]
 8013c30:	f023 0320 	bic.w	r3, r3, #32
 8013c34:	6023      	str	r3, [r4, #0]
 8013c36:	2310      	movs	r3, #16
 8013c38:	e7b0      	b.n	8013b9c <_printf_i+0xfc>
 8013c3a:	6823      	ldr	r3, [r4, #0]
 8013c3c:	f043 0320 	orr.w	r3, r3, #32
 8013c40:	6023      	str	r3, [r4, #0]
 8013c42:	2378      	movs	r3, #120	; 0x78
 8013c44:	4828      	ldr	r0, [pc, #160]	; (8013ce8 <_printf_i+0x248>)
 8013c46:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013c4a:	e7e3      	b.n	8013c14 <_printf_i+0x174>
 8013c4c:	0659      	lsls	r1, r3, #25
 8013c4e:	bf48      	it	mi
 8013c50:	b2b6      	uxthmi	r6, r6
 8013c52:	e7e6      	b.n	8013c22 <_printf_i+0x182>
 8013c54:	4615      	mov	r5, r2
 8013c56:	e7bb      	b.n	8013bd0 <_printf_i+0x130>
 8013c58:	682b      	ldr	r3, [r5, #0]
 8013c5a:	6826      	ldr	r6, [r4, #0]
 8013c5c:	6961      	ldr	r1, [r4, #20]
 8013c5e:	1d18      	adds	r0, r3, #4
 8013c60:	6028      	str	r0, [r5, #0]
 8013c62:	0635      	lsls	r5, r6, #24
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	d501      	bpl.n	8013c6c <_printf_i+0x1cc>
 8013c68:	6019      	str	r1, [r3, #0]
 8013c6a:	e002      	b.n	8013c72 <_printf_i+0x1d2>
 8013c6c:	0670      	lsls	r0, r6, #25
 8013c6e:	d5fb      	bpl.n	8013c68 <_printf_i+0x1c8>
 8013c70:	8019      	strh	r1, [r3, #0]
 8013c72:	2300      	movs	r3, #0
 8013c74:	6123      	str	r3, [r4, #16]
 8013c76:	4615      	mov	r5, r2
 8013c78:	e7ba      	b.n	8013bf0 <_printf_i+0x150>
 8013c7a:	682b      	ldr	r3, [r5, #0]
 8013c7c:	1d1a      	adds	r2, r3, #4
 8013c7e:	602a      	str	r2, [r5, #0]
 8013c80:	681d      	ldr	r5, [r3, #0]
 8013c82:	6862      	ldr	r2, [r4, #4]
 8013c84:	2100      	movs	r1, #0
 8013c86:	4628      	mov	r0, r5
 8013c88:	f7ec faaa 	bl	80001e0 <memchr>
 8013c8c:	b108      	cbz	r0, 8013c92 <_printf_i+0x1f2>
 8013c8e:	1b40      	subs	r0, r0, r5
 8013c90:	6060      	str	r0, [r4, #4]
 8013c92:	6863      	ldr	r3, [r4, #4]
 8013c94:	6123      	str	r3, [r4, #16]
 8013c96:	2300      	movs	r3, #0
 8013c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013c9c:	e7a8      	b.n	8013bf0 <_printf_i+0x150>
 8013c9e:	6923      	ldr	r3, [r4, #16]
 8013ca0:	462a      	mov	r2, r5
 8013ca2:	4649      	mov	r1, r9
 8013ca4:	4640      	mov	r0, r8
 8013ca6:	47d0      	blx	sl
 8013ca8:	3001      	adds	r0, #1
 8013caa:	d0ab      	beq.n	8013c04 <_printf_i+0x164>
 8013cac:	6823      	ldr	r3, [r4, #0]
 8013cae:	079b      	lsls	r3, r3, #30
 8013cb0:	d413      	bmi.n	8013cda <_printf_i+0x23a>
 8013cb2:	68e0      	ldr	r0, [r4, #12]
 8013cb4:	9b03      	ldr	r3, [sp, #12]
 8013cb6:	4298      	cmp	r0, r3
 8013cb8:	bfb8      	it	lt
 8013cba:	4618      	movlt	r0, r3
 8013cbc:	e7a4      	b.n	8013c08 <_printf_i+0x168>
 8013cbe:	2301      	movs	r3, #1
 8013cc0:	4632      	mov	r2, r6
 8013cc2:	4649      	mov	r1, r9
 8013cc4:	4640      	mov	r0, r8
 8013cc6:	47d0      	blx	sl
 8013cc8:	3001      	adds	r0, #1
 8013cca:	d09b      	beq.n	8013c04 <_printf_i+0x164>
 8013ccc:	3501      	adds	r5, #1
 8013cce:	68e3      	ldr	r3, [r4, #12]
 8013cd0:	9903      	ldr	r1, [sp, #12]
 8013cd2:	1a5b      	subs	r3, r3, r1
 8013cd4:	42ab      	cmp	r3, r5
 8013cd6:	dcf2      	bgt.n	8013cbe <_printf_i+0x21e>
 8013cd8:	e7eb      	b.n	8013cb2 <_printf_i+0x212>
 8013cda:	2500      	movs	r5, #0
 8013cdc:	f104 0619 	add.w	r6, r4, #25
 8013ce0:	e7f5      	b.n	8013cce <_printf_i+0x22e>
 8013ce2:	bf00      	nop
 8013ce4:	08014a95 	.word	0x08014a95
 8013ce8:	08014aa6 	.word	0x08014aa6

08013cec <__retarget_lock_acquire_recursive>:
 8013cec:	4770      	bx	lr

08013cee <__retarget_lock_release_recursive>:
 8013cee:	4770      	bx	lr

08013cf0 <memcpy>:
 8013cf0:	440a      	add	r2, r1
 8013cf2:	4291      	cmp	r1, r2
 8013cf4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8013cf8:	d100      	bne.n	8013cfc <memcpy+0xc>
 8013cfa:	4770      	bx	lr
 8013cfc:	b510      	push	{r4, lr}
 8013cfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013d02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013d06:	4291      	cmp	r1, r2
 8013d08:	d1f9      	bne.n	8013cfe <memcpy+0xe>
 8013d0a:	bd10      	pop	{r4, pc}

08013d0c <memmove>:
 8013d0c:	4288      	cmp	r0, r1
 8013d0e:	b510      	push	{r4, lr}
 8013d10:	eb01 0402 	add.w	r4, r1, r2
 8013d14:	d902      	bls.n	8013d1c <memmove+0x10>
 8013d16:	4284      	cmp	r4, r0
 8013d18:	4623      	mov	r3, r4
 8013d1a:	d807      	bhi.n	8013d2c <memmove+0x20>
 8013d1c:	1e43      	subs	r3, r0, #1
 8013d1e:	42a1      	cmp	r1, r4
 8013d20:	d008      	beq.n	8013d34 <memmove+0x28>
 8013d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013d26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013d2a:	e7f8      	b.n	8013d1e <memmove+0x12>
 8013d2c:	4402      	add	r2, r0
 8013d2e:	4601      	mov	r1, r0
 8013d30:	428a      	cmp	r2, r1
 8013d32:	d100      	bne.n	8013d36 <memmove+0x2a>
 8013d34:	bd10      	pop	{r4, pc}
 8013d36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013d3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013d3e:	e7f7      	b.n	8013d30 <memmove+0x24>

08013d40 <_realloc_r>:
 8013d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d44:	4680      	mov	r8, r0
 8013d46:	4614      	mov	r4, r2
 8013d48:	460e      	mov	r6, r1
 8013d4a:	b921      	cbnz	r1, 8013d56 <_realloc_r+0x16>
 8013d4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013d50:	4611      	mov	r1, r2
 8013d52:	f7ff bc11 	b.w	8013578 <_malloc_r>
 8013d56:	b92a      	cbnz	r2, 8013d64 <_realloc_r+0x24>
 8013d58:	f7ff fba2 	bl	80134a0 <_free_r>
 8013d5c:	4625      	mov	r5, r4
 8013d5e:	4628      	mov	r0, r5
 8013d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d64:	f000 f81b 	bl	8013d9e <_malloc_usable_size_r>
 8013d68:	4284      	cmp	r4, r0
 8013d6a:	4607      	mov	r7, r0
 8013d6c:	d802      	bhi.n	8013d74 <_realloc_r+0x34>
 8013d6e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013d72:	d812      	bhi.n	8013d9a <_realloc_r+0x5a>
 8013d74:	4621      	mov	r1, r4
 8013d76:	4640      	mov	r0, r8
 8013d78:	f7ff fbfe 	bl	8013578 <_malloc_r>
 8013d7c:	4605      	mov	r5, r0
 8013d7e:	2800      	cmp	r0, #0
 8013d80:	d0ed      	beq.n	8013d5e <_realloc_r+0x1e>
 8013d82:	42bc      	cmp	r4, r7
 8013d84:	4622      	mov	r2, r4
 8013d86:	4631      	mov	r1, r6
 8013d88:	bf28      	it	cs
 8013d8a:	463a      	movcs	r2, r7
 8013d8c:	f7ff ffb0 	bl	8013cf0 <memcpy>
 8013d90:	4631      	mov	r1, r6
 8013d92:	4640      	mov	r0, r8
 8013d94:	f7ff fb84 	bl	80134a0 <_free_r>
 8013d98:	e7e1      	b.n	8013d5e <_realloc_r+0x1e>
 8013d9a:	4635      	mov	r5, r6
 8013d9c:	e7df      	b.n	8013d5e <_realloc_r+0x1e>

08013d9e <_malloc_usable_size_r>:
 8013d9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013da2:	1f18      	subs	r0, r3, #4
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	bfbc      	itt	lt
 8013da8:	580b      	ldrlt	r3, [r1, r0]
 8013daa:	18c0      	addlt	r0, r0, r3
 8013dac:	4770      	bx	lr
	...

08013db0 <asin>:
 8013db0:	b538      	push	{r3, r4, r5, lr}
 8013db2:	ed2d 8b02 	vpush	{d8}
 8013db6:	ec55 4b10 	vmov	r4, r5, d0
 8013dba:	f000 f831 	bl	8013e20 <__ieee754_asin>
 8013dbe:	4622      	mov	r2, r4
 8013dc0:	462b      	mov	r3, r5
 8013dc2:	4620      	mov	r0, r4
 8013dc4:	4629      	mov	r1, r5
 8013dc6:	eeb0 8a40 	vmov.f32	s16, s0
 8013dca:	eef0 8a60 	vmov.f32	s17, s1
 8013dce:	f7ec fead 	bl	8000b2c <__aeabi_dcmpun>
 8013dd2:	b9a8      	cbnz	r0, 8013e00 <asin+0x50>
 8013dd4:	ec45 4b10 	vmov	d0, r4, r5
 8013dd8:	f000 fd52 	bl	8014880 <fabs>
 8013ddc:	4b0c      	ldr	r3, [pc, #48]	; (8013e10 <asin+0x60>)
 8013dde:	ec51 0b10 	vmov	r0, r1, d0
 8013de2:	2200      	movs	r2, #0
 8013de4:	f7ec fe98 	bl	8000b18 <__aeabi_dcmpgt>
 8013de8:	b150      	cbz	r0, 8013e00 <asin+0x50>
 8013dea:	f000 fd5d 	bl	80148a8 <__errno>
 8013dee:	ecbd 8b02 	vpop	{d8}
 8013df2:	2321      	movs	r3, #33	; 0x21
 8013df4:	6003      	str	r3, [r0, #0]
 8013df6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013dfa:	4806      	ldr	r0, [pc, #24]	; (8013e14 <asin+0x64>)
 8013dfc:	f000 bd4c 	b.w	8014898 <nan>
 8013e00:	eeb0 0a48 	vmov.f32	s0, s16
 8013e04:	eef0 0a68 	vmov.f32	s1, s17
 8013e08:	ecbd 8b02 	vpop	{d8}
 8013e0c:	bd38      	pop	{r3, r4, r5, pc}
 8013e0e:	bf00      	nop
 8013e10:	3ff00000 	.word	0x3ff00000
 8013e14:	08014a89 	.word	0x08014a89

08013e18 <atan2>:
 8013e18:	f000 ba16 	b.w	8014248 <__ieee754_atan2>
 8013e1c:	0000      	movs	r0, r0
	...

08013e20 <__ieee754_asin>:
 8013e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e24:	ed2d 8b04 	vpush	{d8-d9}
 8013e28:	ec55 4b10 	vmov	r4, r5, d0
 8013e2c:	4bcc      	ldr	r3, [pc, #816]	; (8014160 <__ieee754_asin+0x340>)
 8013e2e:	b083      	sub	sp, #12
 8013e30:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8013e34:	4598      	cmp	r8, r3
 8013e36:	9501      	str	r5, [sp, #4]
 8013e38:	dd35      	ble.n	8013ea6 <__ieee754_asin+0x86>
 8013e3a:	ee10 3a10 	vmov	r3, s0
 8013e3e:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 8013e42:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 8013e46:	ea58 0303 	orrs.w	r3, r8, r3
 8013e4a:	d117      	bne.n	8013e7c <__ieee754_asin+0x5c>
 8013e4c:	a3aa      	add	r3, pc, #680	; (adr r3, 80140f8 <__ieee754_asin+0x2d8>)
 8013e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e52:	ee10 0a10 	vmov	r0, s0
 8013e56:	4629      	mov	r1, r5
 8013e58:	f7ec fbce 	bl	80005f8 <__aeabi_dmul>
 8013e5c:	a3a8      	add	r3, pc, #672	; (adr r3, 8014100 <__ieee754_asin+0x2e0>)
 8013e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e62:	4606      	mov	r6, r0
 8013e64:	460f      	mov	r7, r1
 8013e66:	4620      	mov	r0, r4
 8013e68:	4629      	mov	r1, r5
 8013e6a:	f7ec fbc5 	bl	80005f8 <__aeabi_dmul>
 8013e6e:	4602      	mov	r2, r0
 8013e70:	460b      	mov	r3, r1
 8013e72:	4630      	mov	r0, r6
 8013e74:	4639      	mov	r1, r7
 8013e76:	f7ec fa09 	bl	800028c <__adddf3>
 8013e7a:	e00b      	b.n	8013e94 <__ieee754_asin+0x74>
 8013e7c:	ee10 2a10 	vmov	r2, s0
 8013e80:	462b      	mov	r3, r5
 8013e82:	ee10 0a10 	vmov	r0, s0
 8013e86:	4629      	mov	r1, r5
 8013e88:	f7ec f9fe 	bl	8000288 <__aeabi_dsub>
 8013e8c:	4602      	mov	r2, r0
 8013e8e:	460b      	mov	r3, r1
 8013e90:	f7ec fcdc 	bl	800084c <__aeabi_ddiv>
 8013e94:	4604      	mov	r4, r0
 8013e96:	460d      	mov	r5, r1
 8013e98:	ec45 4b10 	vmov	d0, r4, r5
 8013e9c:	b003      	add	sp, #12
 8013e9e:	ecbd 8b04 	vpop	{d8-d9}
 8013ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ea6:	4baf      	ldr	r3, [pc, #700]	; (8014164 <__ieee754_asin+0x344>)
 8013ea8:	4598      	cmp	r8, r3
 8013eaa:	dc11      	bgt.n	8013ed0 <__ieee754_asin+0xb0>
 8013eac:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8013eb0:	f280 80ae 	bge.w	8014010 <__ieee754_asin+0x1f0>
 8013eb4:	a394      	add	r3, pc, #592	; (adr r3, 8014108 <__ieee754_asin+0x2e8>)
 8013eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013eba:	ee10 0a10 	vmov	r0, s0
 8013ebe:	4629      	mov	r1, r5
 8013ec0:	f7ec f9e4 	bl	800028c <__adddf3>
 8013ec4:	4ba8      	ldr	r3, [pc, #672]	; (8014168 <__ieee754_asin+0x348>)
 8013ec6:	2200      	movs	r2, #0
 8013ec8:	f7ec fe26 	bl	8000b18 <__aeabi_dcmpgt>
 8013ecc:	2800      	cmp	r0, #0
 8013ece:	d1e3      	bne.n	8013e98 <__ieee754_asin+0x78>
 8013ed0:	ec45 4b10 	vmov	d0, r4, r5
 8013ed4:	f000 fcd4 	bl	8014880 <fabs>
 8013ed8:	49a3      	ldr	r1, [pc, #652]	; (8014168 <__ieee754_asin+0x348>)
 8013eda:	ec53 2b10 	vmov	r2, r3, d0
 8013ede:	2000      	movs	r0, #0
 8013ee0:	f7ec f9d2 	bl	8000288 <__aeabi_dsub>
 8013ee4:	4ba1      	ldr	r3, [pc, #644]	; (801416c <__ieee754_asin+0x34c>)
 8013ee6:	2200      	movs	r2, #0
 8013ee8:	f7ec fb86 	bl	80005f8 <__aeabi_dmul>
 8013eec:	a388      	add	r3, pc, #544	; (adr r3, 8014110 <__ieee754_asin+0x2f0>)
 8013eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013ef2:	4604      	mov	r4, r0
 8013ef4:	460d      	mov	r5, r1
 8013ef6:	f7ec fb7f 	bl	80005f8 <__aeabi_dmul>
 8013efa:	a387      	add	r3, pc, #540	; (adr r3, 8014118 <__ieee754_asin+0x2f8>)
 8013efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f00:	f7ec f9c4 	bl	800028c <__adddf3>
 8013f04:	4622      	mov	r2, r4
 8013f06:	462b      	mov	r3, r5
 8013f08:	f7ec fb76 	bl	80005f8 <__aeabi_dmul>
 8013f0c:	a384      	add	r3, pc, #528	; (adr r3, 8014120 <__ieee754_asin+0x300>)
 8013f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f12:	f7ec f9b9 	bl	8000288 <__aeabi_dsub>
 8013f16:	4622      	mov	r2, r4
 8013f18:	462b      	mov	r3, r5
 8013f1a:	f7ec fb6d 	bl	80005f8 <__aeabi_dmul>
 8013f1e:	a382      	add	r3, pc, #520	; (adr r3, 8014128 <__ieee754_asin+0x308>)
 8013f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f24:	f7ec f9b2 	bl	800028c <__adddf3>
 8013f28:	4622      	mov	r2, r4
 8013f2a:	462b      	mov	r3, r5
 8013f2c:	f7ec fb64 	bl	80005f8 <__aeabi_dmul>
 8013f30:	a37f      	add	r3, pc, #508	; (adr r3, 8014130 <__ieee754_asin+0x310>)
 8013f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f36:	f7ec f9a7 	bl	8000288 <__aeabi_dsub>
 8013f3a:	4622      	mov	r2, r4
 8013f3c:	462b      	mov	r3, r5
 8013f3e:	f7ec fb5b 	bl	80005f8 <__aeabi_dmul>
 8013f42:	a37d      	add	r3, pc, #500	; (adr r3, 8014138 <__ieee754_asin+0x318>)
 8013f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f48:	f7ec f9a0 	bl	800028c <__adddf3>
 8013f4c:	4622      	mov	r2, r4
 8013f4e:	462b      	mov	r3, r5
 8013f50:	f7ec fb52 	bl	80005f8 <__aeabi_dmul>
 8013f54:	a37a      	add	r3, pc, #488	; (adr r3, 8014140 <__ieee754_asin+0x320>)
 8013f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f5a:	ec41 0b18 	vmov	d8, r0, r1
 8013f5e:	4620      	mov	r0, r4
 8013f60:	4629      	mov	r1, r5
 8013f62:	f7ec fb49 	bl	80005f8 <__aeabi_dmul>
 8013f66:	a378      	add	r3, pc, #480	; (adr r3, 8014148 <__ieee754_asin+0x328>)
 8013f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f6c:	f7ec f98c 	bl	8000288 <__aeabi_dsub>
 8013f70:	4622      	mov	r2, r4
 8013f72:	462b      	mov	r3, r5
 8013f74:	f7ec fb40 	bl	80005f8 <__aeabi_dmul>
 8013f78:	a375      	add	r3, pc, #468	; (adr r3, 8014150 <__ieee754_asin+0x330>)
 8013f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f7e:	f7ec f985 	bl	800028c <__adddf3>
 8013f82:	4622      	mov	r2, r4
 8013f84:	462b      	mov	r3, r5
 8013f86:	f7ec fb37 	bl	80005f8 <__aeabi_dmul>
 8013f8a:	a373      	add	r3, pc, #460	; (adr r3, 8014158 <__ieee754_asin+0x338>)
 8013f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f90:	f7ec f97a 	bl	8000288 <__aeabi_dsub>
 8013f94:	4622      	mov	r2, r4
 8013f96:	462b      	mov	r3, r5
 8013f98:	f7ec fb2e 	bl	80005f8 <__aeabi_dmul>
 8013f9c:	4b72      	ldr	r3, [pc, #456]	; (8014168 <__ieee754_asin+0x348>)
 8013f9e:	2200      	movs	r2, #0
 8013fa0:	f7ec f974 	bl	800028c <__adddf3>
 8013fa4:	ec45 4b10 	vmov	d0, r4, r5
 8013fa8:	4606      	mov	r6, r0
 8013faa:	460f      	mov	r7, r1
 8013fac:	f000 fa16 	bl	80143dc <__ieee754_sqrt>
 8013fb0:	4b6f      	ldr	r3, [pc, #444]	; (8014170 <__ieee754_asin+0x350>)
 8013fb2:	4598      	cmp	r8, r3
 8013fb4:	ec5b ab10 	vmov	sl, fp, d0
 8013fb8:	f340 80dc 	ble.w	8014174 <__ieee754_asin+0x354>
 8013fbc:	4632      	mov	r2, r6
 8013fbe:	463b      	mov	r3, r7
 8013fc0:	ec51 0b18 	vmov	r0, r1, d8
 8013fc4:	f7ec fc42 	bl	800084c <__aeabi_ddiv>
 8013fc8:	4652      	mov	r2, sl
 8013fca:	465b      	mov	r3, fp
 8013fcc:	f7ec fb14 	bl	80005f8 <__aeabi_dmul>
 8013fd0:	4652      	mov	r2, sl
 8013fd2:	465b      	mov	r3, fp
 8013fd4:	f7ec f95a 	bl	800028c <__adddf3>
 8013fd8:	4602      	mov	r2, r0
 8013fda:	460b      	mov	r3, r1
 8013fdc:	f7ec f956 	bl	800028c <__adddf3>
 8013fe0:	a347      	add	r3, pc, #284	; (adr r3, 8014100 <__ieee754_asin+0x2e0>)
 8013fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013fe6:	f7ec f94f 	bl	8000288 <__aeabi_dsub>
 8013fea:	4602      	mov	r2, r0
 8013fec:	460b      	mov	r3, r1
 8013fee:	a142      	add	r1, pc, #264	; (adr r1, 80140f8 <__ieee754_asin+0x2d8>)
 8013ff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013ff4:	f7ec f948 	bl	8000288 <__aeabi_dsub>
 8013ff8:	9b01      	ldr	r3, [sp, #4]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	bfdc      	itt	le
 8013ffe:	4602      	movle	r2, r0
 8014000:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8014004:	4604      	mov	r4, r0
 8014006:	460d      	mov	r5, r1
 8014008:	bfdc      	itt	le
 801400a:	4614      	movle	r4, r2
 801400c:	461d      	movle	r5, r3
 801400e:	e743      	b.n	8013e98 <__ieee754_asin+0x78>
 8014010:	ee10 2a10 	vmov	r2, s0
 8014014:	ee10 0a10 	vmov	r0, s0
 8014018:	462b      	mov	r3, r5
 801401a:	4629      	mov	r1, r5
 801401c:	f7ec faec 	bl	80005f8 <__aeabi_dmul>
 8014020:	a33b      	add	r3, pc, #236	; (adr r3, 8014110 <__ieee754_asin+0x2f0>)
 8014022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014026:	4606      	mov	r6, r0
 8014028:	460f      	mov	r7, r1
 801402a:	f7ec fae5 	bl	80005f8 <__aeabi_dmul>
 801402e:	a33a      	add	r3, pc, #232	; (adr r3, 8014118 <__ieee754_asin+0x2f8>)
 8014030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014034:	f7ec f92a 	bl	800028c <__adddf3>
 8014038:	4632      	mov	r2, r6
 801403a:	463b      	mov	r3, r7
 801403c:	f7ec fadc 	bl	80005f8 <__aeabi_dmul>
 8014040:	a337      	add	r3, pc, #220	; (adr r3, 8014120 <__ieee754_asin+0x300>)
 8014042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014046:	f7ec f91f 	bl	8000288 <__aeabi_dsub>
 801404a:	4632      	mov	r2, r6
 801404c:	463b      	mov	r3, r7
 801404e:	f7ec fad3 	bl	80005f8 <__aeabi_dmul>
 8014052:	a335      	add	r3, pc, #212	; (adr r3, 8014128 <__ieee754_asin+0x308>)
 8014054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014058:	f7ec f918 	bl	800028c <__adddf3>
 801405c:	4632      	mov	r2, r6
 801405e:	463b      	mov	r3, r7
 8014060:	f7ec faca 	bl	80005f8 <__aeabi_dmul>
 8014064:	a332      	add	r3, pc, #200	; (adr r3, 8014130 <__ieee754_asin+0x310>)
 8014066:	e9d3 2300 	ldrd	r2, r3, [r3]
 801406a:	f7ec f90d 	bl	8000288 <__aeabi_dsub>
 801406e:	4632      	mov	r2, r6
 8014070:	463b      	mov	r3, r7
 8014072:	f7ec fac1 	bl	80005f8 <__aeabi_dmul>
 8014076:	a330      	add	r3, pc, #192	; (adr r3, 8014138 <__ieee754_asin+0x318>)
 8014078:	e9d3 2300 	ldrd	r2, r3, [r3]
 801407c:	f7ec f906 	bl	800028c <__adddf3>
 8014080:	4632      	mov	r2, r6
 8014082:	463b      	mov	r3, r7
 8014084:	f7ec fab8 	bl	80005f8 <__aeabi_dmul>
 8014088:	a32d      	add	r3, pc, #180	; (adr r3, 8014140 <__ieee754_asin+0x320>)
 801408a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801408e:	4680      	mov	r8, r0
 8014090:	4689      	mov	r9, r1
 8014092:	4630      	mov	r0, r6
 8014094:	4639      	mov	r1, r7
 8014096:	f7ec faaf 	bl	80005f8 <__aeabi_dmul>
 801409a:	a32b      	add	r3, pc, #172	; (adr r3, 8014148 <__ieee754_asin+0x328>)
 801409c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140a0:	f7ec f8f2 	bl	8000288 <__aeabi_dsub>
 80140a4:	4632      	mov	r2, r6
 80140a6:	463b      	mov	r3, r7
 80140a8:	f7ec faa6 	bl	80005f8 <__aeabi_dmul>
 80140ac:	a328      	add	r3, pc, #160	; (adr r3, 8014150 <__ieee754_asin+0x330>)
 80140ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140b2:	f7ec f8eb 	bl	800028c <__adddf3>
 80140b6:	4632      	mov	r2, r6
 80140b8:	463b      	mov	r3, r7
 80140ba:	f7ec fa9d 	bl	80005f8 <__aeabi_dmul>
 80140be:	a326      	add	r3, pc, #152	; (adr r3, 8014158 <__ieee754_asin+0x338>)
 80140c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80140c4:	f7ec f8e0 	bl	8000288 <__aeabi_dsub>
 80140c8:	4632      	mov	r2, r6
 80140ca:	463b      	mov	r3, r7
 80140cc:	f7ec fa94 	bl	80005f8 <__aeabi_dmul>
 80140d0:	4b25      	ldr	r3, [pc, #148]	; (8014168 <__ieee754_asin+0x348>)
 80140d2:	2200      	movs	r2, #0
 80140d4:	f7ec f8da 	bl	800028c <__adddf3>
 80140d8:	4602      	mov	r2, r0
 80140da:	460b      	mov	r3, r1
 80140dc:	4640      	mov	r0, r8
 80140de:	4649      	mov	r1, r9
 80140e0:	f7ec fbb4 	bl	800084c <__aeabi_ddiv>
 80140e4:	4622      	mov	r2, r4
 80140e6:	462b      	mov	r3, r5
 80140e8:	f7ec fa86 	bl	80005f8 <__aeabi_dmul>
 80140ec:	4602      	mov	r2, r0
 80140ee:	460b      	mov	r3, r1
 80140f0:	4620      	mov	r0, r4
 80140f2:	4629      	mov	r1, r5
 80140f4:	e6bf      	b.n	8013e76 <__ieee754_asin+0x56>
 80140f6:	bf00      	nop
 80140f8:	54442d18 	.word	0x54442d18
 80140fc:	3ff921fb 	.word	0x3ff921fb
 8014100:	33145c07 	.word	0x33145c07
 8014104:	3c91a626 	.word	0x3c91a626
 8014108:	8800759c 	.word	0x8800759c
 801410c:	7e37e43c 	.word	0x7e37e43c
 8014110:	0dfdf709 	.word	0x0dfdf709
 8014114:	3f023de1 	.word	0x3f023de1
 8014118:	7501b288 	.word	0x7501b288
 801411c:	3f49efe0 	.word	0x3f49efe0
 8014120:	b5688f3b 	.word	0xb5688f3b
 8014124:	3fa48228 	.word	0x3fa48228
 8014128:	0e884455 	.word	0x0e884455
 801412c:	3fc9c155 	.word	0x3fc9c155
 8014130:	03eb6f7d 	.word	0x03eb6f7d
 8014134:	3fd4d612 	.word	0x3fd4d612
 8014138:	55555555 	.word	0x55555555
 801413c:	3fc55555 	.word	0x3fc55555
 8014140:	b12e9282 	.word	0xb12e9282
 8014144:	3fb3b8c5 	.word	0x3fb3b8c5
 8014148:	1b8d0159 	.word	0x1b8d0159
 801414c:	3fe6066c 	.word	0x3fe6066c
 8014150:	9c598ac8 	.word	0x9c598ac8
 8014154:	40002ae5 	.word	0x40002ae5
 8014158:	1c8a2d4b 	.word	0x1c8a2d4b
 801415c:	40033a27 	.word	0x40033a27
 8014160:	3fefffff 	.word	0x3fefffff
 8014164:	3fdfffff 	.word	0x3fdfffff
 8014168:	3ff00000 	.word	0x3ff00000
 801416c:	3fe00000 	.word	0x3fe00000
 8014170:	3fef3332 	.word	0x3fef3332
 8014174:	ee10 2a10 	vmov	r2, s0
 8014178:	ee10 0a10 	vmov	r0, s0
 801417c:	465b      	mov	r3, fp
 801417e:	4659      	mov	r1, fp
 8014180:	f7ec f884 	bl	800028c <__adddf3>
 8014184:	4632      	mov	r2, r6
 8014186:	463b      	mov	r3, r7
 8014188:	ec41 0b19 	vmov	d9, r0, r1
 801418c:	ec51 0b18 	vmov	r0, r1, d8
 8014190:	f7ec fb5c 	bl	800084c <__aeabi_ddiv>
 8014194:	4602      	mov	r2, r0
 8014196:	460b      	mov	r3, r1
 8014198:	ec51 0b19 	vmov	r0, r1, d9
 801419c:	f7ec fa2c 	bl	80005f8 <__aeabi_dmul>
 80141a0:	f04f 0800 	mov.w	r8, #0
 80141a4:	4606      	mov	r6, r0
 80141a6:	460f      	mov	r7, r1
 80141a8:	4642      	mov	r2, r8
 80141aa:	465b      	mov	r3, fp
 80141ac:	4640      	mov	r0, r8
 80141ae:	4659      	mov	r1, fp
 80141b0:	f7ec fa22 	bl	80005f8 <__aeabi_dmul>
 80141b4:	4602      	mov	r2, r0
 80141b6:	460b      	mov	r3, r1
 80141b8:	4620      	mov	r0, r4
 80141ba:	4629      	mov	r1, r5
 80141bc:	f7ec f864 	bl	8000288 <__aeabi_dsub>
 80141c0:	4642      	mov	r2, r8
 80141c2:	4604      	mov	r4, r0
 80141c4:	460d      	mov	r5, r1
 80141c6:	465b      	mov	r3, fp
 80141c8:	4650      	mov	r0, sl
 80141ca:	4659      	mov	r1, fp
 80141cc:	f7ec f85e 	bl	800028c <__adddf3>
 80141d0:	4602      	mov	r2, r0
 80141d2:	460b      	mov	r3, r1
 80141d4:	4620      	mov	r0, r4
 80141d6:	4629      	mov	r1, r5
 80141d8:	f7ec fb38 	bl	800084c <__aeabi_ddiv>
 80141dc:	4602      	mov	r2, r0
 80141de:	460b      	mov	r3, r1
 80141e0:	f7ec f854 	bl	800028c <__adddf3>
 80141e4:	4602      	mov	r2, r0
 80141e6:	460b      	mov	r3, r1
 80141e8:	a113      	add	r1, pc, #76	; (adr r1, 8014238 <__ieee754_asin+0x418>)
 80141ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80141ee:	f7ec f84b 	bl	8000288 <__aeabi_dsub>
 80141f2:	4602      	mov	r2, r0
 80141f4:	460b      	mov	r3, r1
 80141f6:	4630      	mov	r0, r6
 80141f8:	4639      	mov	r1, r7
 80141fa:	f7ec f845 	bl	8000288 <__aeabi_dsub>
 80141fe:	4642      	mov	r2, r8
 8014200:	4604      	mov	r4, r0
 8014202:	460d      	mov	r5, r1
 8014204:	465b      	mov	r3, fp
 8014206:	4640      	mov	r0, r8
 8014208:	4659      	mov	r1, fp
 801420a:	f7ec f83f 	bl	800028c <__adddf3>
 801420e:	4602      	mov	r2, r0
 8014210:	460b      	mov	r3, r1
 8014212:	a10b      	add	r1, pc, #44	; (adr r1, 8014240 <__ieee754_asin+0x420>)
 8014214:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014218:	f7ec f836 	bl	8000288 <__aeabi_dsub>
 801421c:	4602      	mov	r2, r0
 801421e:	460b      	mov	r3, r1
 8014220:	4620      	mov	r0, r4
 8014222:	4629      	mov	r1, r5
 8014224:	f7ec f830 	bl	8000288 <__aeabi_dsub>
 8014228:	4602      	mov	r2, r0
 801422a:	460b      	mov	r3, r1
 801422c:	a104      	add	r1, pc, #16	; (adr r1, 8014240 <__ieee754_asin+0x420>)
 801422e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014232:	e6df      	b.n	8013ff4 <__ieee754_asin+0x1d4>
 8014234:	f3af 8000 	nop.w
 8014238:	33145c07 	.word	0x33145c07
 801423c:	3c91a626 	.word	0x3c91a626
 8014240:	54442d18 	.word	0x54442d18
 8014244:	3fe921fb 	.word	0x3fe921fb

08014248 <__ieee754_atan2>:
 8014248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801424c:	ec57 6b11 	vmov	r6, r7, d1
 8014250:	4273      	negs	r3, r6
 8014252:	f8df e184 	ldr.w	lr, [pc, #388]	; 80143d8 <__ieee754_atan2+0x190>
 8014256:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801425a:	4333      	orrs	r3, r6
 801425c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8014260:	4573      	cmp	r3, lr
 8014262:	ec51 0b10 	vmov	r0, r1, d0
 8014266:	ee11 8a10 	vmov	r8, s2
 801426a:	d80a      	bhi.n	8014282 <__ieee754_atan2+0x3a>
 801426c:	4244      	negs	r4, r0
 801426e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014272:	4304      	orrs	r4, r0
 8014274:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8014278:	4574      	cmp	r4, lr
 801427a:	ee10 9a10 	vmov	r9, s0
 801427e:	468c      	mov	ip, r1
 8014280:	d907      	bls.n	8014292 <__ieee754_atan2+0x4a>
 8014282:	4632      	mov	r2, r6
 8014284:	463b      	mov	r3, r7
 8014286:	f7ec f801 	bl	800028c <__adddf3>
 801428a:	ec41 0b10 	vmov	d0, r0, r1
 801428e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014292:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8014296:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801429a:	4334      	orrs	r4, r6
 801429c:	d103      	bne.n	80142a6 <__ieee754_atan2+0x5e>
 801429e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80142a2:	f000 b94d 	b.w	8014540 <atan>
 80142a6:	17bc      	asrs	r4, r7, #30
 80142a8:	f004 0402 	and.w	r4, r4, #2
 80142ac:	ea53 0909 	orrs.w	r9, r3, r9
 80142b0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80142b4:	d107      	bne.n	80142c6 <__ieee754_atan2+0x7e>
 80142b6:	2c02      	cmp	r4, #2
 80142b8:	d060      	beq.n	801437c <__ieee754_atan2+0x134>
 80142ba:	2c03      	cmp	r4, #3
 80142bc:	d1e5      	bne.n	801428a <__ieee754_atan2+0x42>
 80142be:	a142      	add	r1, pc, #264	; (adr r1, 80143c8 <__ieee754_atan2+0x180>)
 80142c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80142c4:	e7e1      	b.n	801428a <__ieee754_atan2+0x42>
 80142c6:	ea52 0808 	orrs.w	r8, r2, r8
 80142ca:	d106      	bne.n	80142da <__ieee754_atan2+0x92>
 80142cc:	f1bc 0f00 	cmp.w	ip, #0
 80142d0:	da5f      	bge.n	8014392 <__ieee754_atan2+0x14a>
 80142d2:	a13f      	add	r1, pc, #252	; (adr r1, 80143d0 <__ieee754_atan2+0x188>)
 80142d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80142d8:	e7d7      	b.n	801428a <__ieee754_atan2+0x42>
 80142da:	4572      	cmp	r2, lr
 80142dc:	d10f      	bne.n	80142fe <__ieee754_atan2+0xb6>
 80142de:	4293      	cmp	r3, r2
 80142e0:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80142e4:	d107      	bne.n	80142f6 <__ieee754_atan2+0xae>
 80142e6:	2c02      	cmp	r4, #2
 80142e8:	d84c      	bhi.n	8014384 <__ieee754_atan2+0x13c>
 80142ea:	4b35      	ldr	r3, [pc, #212]	; (80143c0 <__ieee754_atan2+0x178>)
 80142ec:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 80142f0:	e9d4 0100 	ldrd	r0, r1, [r4]
 80142f4:	e7c9      	b.n	801428a <__ieee754_atan2+0x42>
 80142f6:	2c02      	cmp	r4, #2
 80142f8:	d848      	bhi.n	801438c <__ieee754_atan2+0x144>
 80142fa:	4b32      	ldr	r3, [pc, #200]	; (80143c4 <__ieee754_atan2+0x17c>)
 80142fc:	e7f6      	b.n	80142ec <__ieee754_atan2+0xa4>
 80142fe:	4573      	cmp	r3, lr
 8014300:	d0e4      	beq.n	80142cc <__ieee754_atan2+0x84>
 8014302:	1a9b      	subs	r3, r3, r2
 8014304:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8014308:	ea4f 5223 	mov.w	r2, r3, asr #20
 801430c:	da1e      	bge.n	801434c <__ieee754_atan2+0x104>
 801430e:	2f00      	cmp	r7, #0
 8014310:	da01      	bge.n	8014316 <__ieee754_atan2+0xce>
 8014312:	323c      	adds	r2, #60	; 0x3c
 8014314:	db1e      	blt.n	8014354 <__ieee754_atan2+0x10c>
 8014316:	4632      	mov	r2, r6
 8014318:	463b      	mov	r3, r7
 801431a:	f7ec fa97 	bl	800084c <__aeabi_ddiv>
 801431e:	ec41 0b10 	vmov	d0, r0, r1
 8014322:	f000 faad 	bl	8014880 <fabs>
 8014326:	f000 f90b 	bl	8014540 <atan>
 801432a:	ec51 0b10 	vmov	r0, r1, d0
 801432e:	2c01      	cmp	r4, #1
 8014330:	d013      	beq.n	801435a <__ieee754_atan2+0x112>
 8014332:	2c02      	cmp	r4, #2
 8014334:	d015      	beq.n	8014362 <__ieee754_atan2+0x11a>
 8014336:	2c00      	cmp	r4, #0
 8014338:	d0a7      	beq.n	801428a <__ieee754_atan2+0x42>
 801433a:	a319      	add	r3, pc, #100	; (adr r3, 80143a0 <__ieee754_atan2+0x158>)
 801433c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014340:	f7eb ffa2 	bl	8000288 <__aeabi_dsub>
 8014344:	a318      	add	r3, pc, #96	; (adr r3, 80143a8 <__ieee754_atan2+0x160>)
 8014346:	e9d3 2300 	ldrd	r2, r3, [r3]
 801434a:	e014      	b.n	8014376 <__ieee754_atan2+0x12e>
 801434c:	a118      	add	r1, pc, #96	; (adr r1, 80143b0 <__ieee754_atan2+0x168>)
 801434e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014352:	e7ec      	b.n	801432e <__ieee754_atan2+0xe6>
 8014354:	2000      	movs	r0, #0
 8014356:	2100      	movs	r1, #0
 8014358:	e7e9      	b.n	801432e <__ieee754_atan2+0xe6>
 801435a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801435e:	4619      	mov	r1, r3
 8014360:	e793      	b.n	801428a <__ieee754_atan2+0x42>
 8014362:	a30f      	add	r3, pc, #60	; (adr r3, 80143a0 <__ieee754_atan2+0x158>)
 8014364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014368:	f7eb ff8e 	bl	8000288 <__aeabi_dsub>
 801436c:	4602      	mov	r2, r0
 801436e:	460b      	mov	r3, r1
 8014370:	a10d      	add	r1, pc, #52	; (adr r1, 80143a8 <__ieee754_atan2+0x160>)
 8014372:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014376:	f7eb ff87 	bl	8000288 <__aeabi_dsub>
 801437a:	e786      	b.n	801428a <__ieee754_atan2+0x42>
 801437c:	a10a      	add	r1, pc, #40	; (adr r1, 80143a8 <__ieee754_atan2+0x160>)
 801437e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014382:	e782      	b.n	801428a <__ieee754_atan2+0x42>
 8014384:	a10c      	add	r1, pc, #48	; (adr r1, 80143b8 <__ieee754_atan2+0x170>)
 8014386:	e9d1 0100 	ldrd	r0, r1, [r1]
 801438a:	e77e      	b.n	801428a <__ieee754_atan2+0x42>
 801438c:	2000      	movs	r0, #0
 801438e:	2100      	movs	r1, #0
 8014390:	e77b      	b.n	801428a <__ieee754_atan2+0x42>
 8014392:	a107      	add	r1, pc, #28	; (adr r1, 80143b0 <__ieee754_atan2+0x168>)
 8014394:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014398:	e777      	b.n	801428a <__ieee754_atan2+0x42>
 801439a:	bf00      	nop
 801439c:	f3af 8000 	nop.w
 80143a0:	33145c07 	.word	0x33145c07
 80143a4:	3ca1a626 	.word	0x3ca1a626
 80143a8:	54442d18 	.word	0x54442d18
 80143ac:	400921fb 	.word	0x400921fb
 80143b0:	54442d18 	.word	0x54442d18
 80143b4:	3ff921fb 	.word	0x3ff921fb
 80143b8:	54442d18 	.word	0x54442d18
 80143bc:	3fe921fb 	.word	0x3fe921fb
 80143c0:	08014ab8 	.word	0x08014ab8
 80143c4:	08014ad0 	.word	0x08014ad0
 80143c8:	54442d18 	.word	0x54442d18
 80143cc:	c00921fb 	.word	0xc00921fb
 80143d0:	54442d18 	.word	0x54442d18
 80143d4:	bff921fb 	.word	0xbff921fb
 80143d8:	7ff00000 	.word	0x7ff00000

080143dc <__ieee754_sqrt>:
 80143dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143e0:	ec55 4b10 	vmov	r4, r5, d0
 80143e4:	4e55      	ldr	r6, [pc, #340]	; (801453c <__ieee754_sqrt+0x160>)
 80143e6:	43ae      	bics	r6, r5
 80143e8:	ee10 0a10 	vmov	r0, s0
 80143ec:	ee10 3a10 	vmov	r3, s0
 80143f0:	462a      	mov	r2, r5
 80143f2:	4629      	mov	r1, r5
 80143f4:	d110      	bne.n	8014418 <__ieee754_sqrt+0x3c>
 80143f6:	ee10 2a10 	vmov	r2, s0
 80143fa:	462b      	mov	r3, r5
 80143fc:	f7ec f8fc 	bl	80005f8 <__aeabi_dmul>
 8014400:	4602      	mov	r2, r0
 8014402:	460b      	mov	r3, r1
 8014404:	4620      	mov	r0, r4
 8014406:	4629      	mov	r1, r5
 8014408:	f7eb ff40 	bl	800028c <__adddf3>
 801440c:	4604      	mov	r4, r0
 801440e:	460d      	mov	r5, r1
 8014410:	ec45 4b10 	vmov	d0, r4, r5
 8014414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014418:	2d00      	cmp	r5, #0
 801441a:	dc10      	bgt.n	801443e <__ieee754_sqrt+0x62>
 801441c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8014420:	4330      	orrs	r0, r6
 8014422:	d0f5      	beq.n	8014410 <__ieee754_sqrt+0x34>
 8014424:	b15d      	cbz	r5, 801443e <__ieee754_sqrt+0x62>
 8014426:	ee10 2a10 	vmov	r2, s0
 801442a:	462b      	mov	r3, r5
 801442c:	ee10 0a10 	vmov	r0, s0
 8014430:	f7eb ff2a 	bl	8000288 <__aeabi_dsub>
 8014434:	4602      	mov	r2, r0
 8014436:	460b      	mov	r3, r1
 8014438:	f7ec fa08 	bl	800084c <__aeabi_ddiv>
 801443c:	e7e6      	b.n	801440c <__ieee754_sqrt+0x30>
 801443e:	1512      	asrs	r2, r2, #20
 8014440:	d074      	beq.n	801452c <__ieee754_sqrt+0x150>
 8014442:	07d4      	lsls	r4, r2, #31
 8014444:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014448:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801444c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8014450:	bf5e      	ittt	pl
 8014452:	0fda      	lsrpl	r2, r3, #31
 8014454:	005b      	lslpl	r3, r3, #1
 8014456:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801445a:	2400      	movs	r4, #0
 801445c:	0fda      	lsrs	r2, r3, #31
 801445e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8014462:	107f      	asrs	r7, r7, #1
 8014464:	005b      	lsls	r3, r3, #1
 8014466:	2516      	movs	r5, #22
 8014468:	4620      	mov	r0, r4
 801446a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801446e:	1886      	adds	r6, r0, r2
 8014470:	428e      	cmp	r6, r1
 8014472:	bfde      	ittt	le
 8014474:	1b89      	suble	r1, r1, r6
 8014476:	18b0      	addle	r0, r6, r2
 8014478:	18a4      	addle	r4, r4, r2
 801447a:	0049      	lsls	r1, r1, #1
 801447c:	3d01      	subs	r5, #1
 801447e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8014482:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8014486:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801448a:	d1f0      	bne.n	801446e <__ieee754_sqrt+0x92>
 801448c:	462a      	mov	r2, r5
 801448e:	f04f 0e20 	mov.w	lr, #32
 8014492:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014496:	4281      	cmp	r1, r0
 8014498:	eb06 0c05 	add.w	ip, r6, r5
 801449c:	dc02      	bgt.n	80144a4 <__ieee754_sqrt+0xc8>
 801449e:	d113      	bne.n	80144c8 <__ieee754_sqrt+0xec>
 80144a0:	459c      	cmp	ip, r3
 80144a2:	d811      	bhi.n	80144c8 <__ieee754_sqrt+0xec>
 80144a4:	f1bc 0f00 	cmp.w	ip, #0
 80144a8:	eb0c 0506 	add.w	r5, ip, r6
 80144ac:	da43      	bge.n	8014536 <__ieee754_sqrt+0x15a>
 80144ae:	2d00      	cmp	r5, #0
 80144b0:	db41      	blt.n	8014536 <__ieee754_sqrt+0x15a>
 80144b2:	f100 0801 	add.w	r8, r0, #1
 80144b6:	1a09      	subs	r1, r1, r0
 80144b8:	459c      	cmp	ip, r3
 80144ba:	bf88      	it	hi
 80144bc:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 80144c0:	eba3 030c 	sub.w	r3, r3, ip
 80144c4:	4432      	add	r2, r6
 80144c6:	4640      	mov	r0, r8
 80144c8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80144cc:	f1be 0e01 	subs.w	lr, lr, #1
 80144d0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80144d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80144d8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80144dc:	d1db      	bne.n	8014496 <__ieee754_sqrt+0xba>
 80144de:	430b      	orrs	r3, r1
 80144e0:	d006      	beq.n	80144f0 <__ieee754_sqrt+0x114>
 80144e2:	1c50      	adds	r0, r2, #1
 80144e4:	bf13      	iteet	ne
 80144e6:	3201      	addne	r2, #1
 80144e8:	3401      	addeq	r4, #1
 80144ea:	4672      	moveq	r2, lr
 80144ec:	f022 0201 	bicne.w	r2, r2, #1
 80144f0:	1063      	asrs	r3, r4, #1
 80144f2:	0852      	lsrs	r2, r2, #1
 80144f4:	07e1      	lsls	r1, r4, #31
 80144f6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 80144fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 80144fe:	bf48      	it	mi
 8014500:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8014504:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8014508:	4614      	mov	r4, r2
 801450a:	e781      	b.n	8014410 <__ieee754_sqrt+0x34>
 801450c:	0ad9      	lsrs	r1, r3, #11
 801450e:	3815      	subs	r0, #21
 8014510:	055b      	lsls	r3, r3, #21
 8014512:	2900      	cmp	r1, #0
 8014514:	d0fa      	beq.n	801450c <__ieee754_sqrt+0x130>
 8014516:	02cd      	lsls	r5, r1, #11
 8014518:	d50a      	bpl.n	8014530 <__ieee754_sqrt+0x154>
 801451a:	f1c2 0420 	rsb	r4, r2, #32
 801451e:	fa23 f404 	lsr.w	r4, r3, r4
 8014522:	1e55      	subs	r5, r2, #1
 8014524:	4093      	lsls	r3, r2
 8014526:	4321      	orrs	r1, r4
 8014528:	1b42      	subs	r2, r0, r5
 801452a:	e78a      	b.n	8014442 <__ieee754_sqrt+0x66>
 801452c:	4610      	mov	r0, r2
 801452e:	e7f0      	b.n	8014512 <__ieee754_sqrt+0x136>
 8014530:	0049      	lsls	r1, r1, #1
 8014532:	3201      	adds	r2, #1
 8014534:	e7ef      	b.n	8014516 <__ieee754_sqrt+0x13a>
 8014536:	4680      	mov	r8, r0
 8014538:	e7bd      	b.n	80144b6 <__ieee754_sqrt+0xda>
 801453a:	bf00      	nop
 801453c:	7ff00000 	.word	0x7ff00000

08014540 <atan>:
 8014540:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014544:	ec55 4b10 	vmov	r4, r5, d0
 8014548:	4bc3      	ldr	r3, [pc, #780]	; (8014858 <atan+0x318>)
 801454a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801454e:	429e      	cmp	r6, r3
 8014550:	46ab      	mov	fp, r5
 8014552:	dd18      	ble.n	8014586 <atan+0x46>
 8014554:	4bc1      	ldr	r3, [pc, #772]	; (801485c <atan+0x31c>)
 8014556:	429e      	cmp	r6, r3
 8014558:	dc01      	bgt.n	801455e <atan+0x1e>
 801455a:	d109      	bne.n	8014570 <atan+0x30>
 801455c:	b144      	cbz	r4, 8014570 <atan+0x30>
 801455e:	4622      	mov	r2, r4
 8014560:	462b      	mov	r3, r5
 8014562:	4620      	mov	r0, r4
 8014564:	4629      	mov	r1, r5
 8014566:	f7eb fe91 	bl	800028c <__adddf3>
 801456a:	4604      	mov	r4, r0
 801456c:	460d      	mov	r5, r1
 801456e:	e006      	b.n	801457e <atan+0x3e>
 8014570:	f1bb 0f00 	cmp.w	fp, #0
 8014574:	f300 8131 	bgt.w	80147da <atan+0x29a>
 8014578:	a59b      	add	r5, pc, #620	; (adr r5, 80147e8 <atan+0x2a8>)
 801457a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801457e:	ec45 4b10 	vmov	d0, r4, r5
 8014582:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014586:	4bb6      	ldr	r3, [pc, #728]	; (8014860 <atan+0x320>)
 8014588:	429e      	cmp	r6, r3
 801458a:	dc14      	bgt.n	80145b6 <atan+0x76>
 801458c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8014590:	429e      	cmp	r6, r3
 8014592:	dc0d      	bgt.n	80145b0 <atan+0x70>
 8014594:	a396      	add	r3, pc, #600	; (adr r3, 80147f0 <atan+0x2b0>)
 8014596:	e9d3 2300 	ldrd	r2, r3, [r3]
 801459a:	ee10 0a10 	vmov	r0, s0
 801459e:	4629      	mov	r1, r5
 80145a0:	f7eb fe74 	bl	800028c <__adddf3>
 80145a4:	4baf      	ldr	r3, [pc, #700]	; (8014864 <atan+0x324>)
 80145a6:	2200      	movs	r2, #0
 80145a8:	f7ec fab6 	bl	8000b18 <__aeabi_dcmpgt>
 80145ac:	2800      	cmp	r0, #0
 80145ae:	d1e6      	bne.n	801457e <atan+0x3e>
 80145b0:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80145b4:	e02b      	b.n	801460e <atan+0xce>
 80145b6:	f000 f963 	bl	8014880 <fabs>
 80145ba:	4bab      	ldr	r3, [pc, #684]	; (8014868 <atan+0x328>)
 80145bc:	429e      	cmp	r6, r3
 80145be:	ec55 4b10 	vmov	r4, r5, d0
 80145c2:	f300 80bf 	bgt.w	8014744 <atan+0x204>
 80145c6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 80145ca:	429e      	cmp	r6, r3
 80145cc:	f300 80a0 	bgt.w	8014710 <atan+0x1d0>
 80145d0:	ee10 2a10 	vmov	r2, s0
 80145d4:	ee10 0a10 	vmov	r0, s0
 80145d8:	462b      	mov	r3, r5
 80145da:	4629      	mov	r1, r5
 80145dc:	f7eb fe56 	bl	800028c <__adddf3>
 80145e0:	4ba0      	ldr	r3, [pc, #640]	; (8014864 <atan+0x324>)
 80145e2:	2200      	movs	r2, #0
 80145e4:	f7eb fe50 	bl	8000288 <__aeabi_dsub>
 80145e8:	2200      	movs	r2, #0
 80145ea:	4606      	mov	r6, r0
 80145ec:	460f      	mov	r7, r1
 80145ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80145f2:	4620      	mov	r0, r4
 80145f4:	4629      	mov	r1, r5
 80145f6:	f7eb fe49 	bl	800028c <__adddf3>
 80145fa:	4602      	mov	r2, r0
 80145fc:	460b      	mov	r3, r1
 80145fe:	4630      	mov	r0, r6
 8014600:	4639      	mov	r1, r7
 8014602:	f7ec f923 	bl	800084c <__aeabi_ddiv>
 8014606:	f04f 0a00 	mov.w	sl, #0
 801460a:	4604      	mov	r4, r0
 801460c:	460d      	mov	r5, r1
 801460e:	4622      	mov	r2, r4
 8014610:	462b      	mov	r3, r5
 8014612:	4620      	mov	r0, r4
 8014614:	4629      	mov	r1, r5
 8014616:	f7eb ffef 	bl	80005f8 <__aeabi_dmul>
 801461a:	4602      	mov	r2, r0
 801461c:	460b      	mov	r3, r1
 801461e:	4680      	mov	r8, r0
 8014620:	4689      	mov	r9, r1
 8014622:	f7eb ffe9 	bl	80005f8 <__aeabi_dmul>
 8014626:	a374      	add	r3, pc, #464	; (adr r3, 80147f8 <atan+0x2b8>)
 8014628:	e9d3 2300 	ldrd	r2, r3, [r3]
 801462c:	4606      	mov	r6, r0
 801462e:	460f      	mov	r7, r1
 8014630:	f7eb ffe2 	bl	80005f8 <__aeabi_dmul>
 8014634:	a372      	add	r3, pc, #456	; (adr r3, 8014800 <atan+0x2c0>)
 8014636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801463a:	f7eb fe27 	bl	800028c <__adddf3>
 801463e:	4632      	mov	r2, r6
 8014640:	463b      	mov	r3, r7
 8014642:	f7eb ffd9 	bl	80005f8 <__aeabi_dmul>
 8014646:	a370      	add	r3, pc, #448	; (adr r3, 8014808 <atan+0x2c8>)
 8014648:	e9d3 2300 	ldrd	r2, r3, [r3]
 801464c:	f7eb fe1e 	bl	800028c <__adddf3>
 8014650:	4632      	mov	r2, r6
 8014652:	463b      	mov	r3, r7
 8014654:	f7eb ffd0 	bl	80005f8 <__aeabi_dmul>
 8014658:	a36d      	add	r3, pc, #436	; (adr r3, 8014810 <atan+0x2d0>)
 801465a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801465e:	f7eb fe15 	bl	800028c <__adddf3>
 8014662:	4632      	mov	r2, r6
 8014664:	463b      	mov	r3, r7
 8014666:	f7eb ffc7 	bl	80005f8 <__aeabi_dmul>
 801466a:	a36b      	add	r3, pc, #428	; (adr r3, 8014818 <atan+0x2d8>)
 801466c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014670:	f7eb fe0c 	bl	800028c <__adddf3>
 8014674:	4632      	mov	r2, r6
 8014676:	463b      	mov	r3, r7
 8014678:	f7eb ffbe 	bl	80005f8 <__aeabi_dmul>
 801467c:	a368      	add	r3, pc, #416	; (adr r3, 8014820 <atan+0x2e0>)
 801467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014682:	f7eb fe03 	bl	800028c <__adddf3>
 8014686:	4642      	mov	r2, r8
 8014688:	464b      	mov	r3, r9
 801468a:	f7eb ffb5 	bl	80005f8 <__aeabi_dmul>
 801468e:	a366      	add	r3, pc, #408	; (adr r3, 8014828 <atan+0x2e8>)
 8014690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014694:	4680      	mov	r8, r0
 8014696:	4689      	mov	r9, r1
 8014698:	4630      	mov	r0, r6
 801469a:	4639      	mov	r1, r7
 801469c:	f7eb ffac 	bl	80005f8 <__aeabi_dmul>
 80146a0:	a363      	add	r3, pc, #396	; (adr r3, 8014830 <atan+0x2f0>)
 80146a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146a6:	f7eb fdef 	bl	8000288 <__aeabi_dsub>
 80146aa:	4632      	mov	r2, r6
 80146ac:	463b      	mov	r3, r7
 80146ae:	f7eb ffa3 	bl	80005f8 <__aeabi_dmul>
 80146b2:	a361      	add	r3, pc, #388	; (adr r3, 8014838 <atan+0x2f8>)
 80146b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146b8:	f7eb fde6 	bl	8000288 <__aeabi_dsub>
 80146bc:	4632      	mov	r2, r6
 80146be:	463b      	mov	r3, r7
 80146c0:	f7eb ff9a 	bl	80005f8 <__aeabi_dmul>
 80146c4:	a35e      	add	r3, pc, #376	; (adr r3, 8014840 <atan+0x300>)
 80146c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146ca:	f7eb fddd 	bl	8000288 <__aeabi_dsub>
 80146ce:	4632      	mov	r2, r6
 80146d0:	463b      	mov	r3, r7
 80146d2:	f7eb ff91 	bl	80005f8 <__aeabi_dmul>
 80146d6:	a35c      	add	r3, pc, #368	; (adr r3, 8014848 <atan+0x308>)
 80146d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146dc:	f7eb fdd4 	bl	8000288 <__aeabi_dsub>
 80146e0:	4632      	mov	r2, r6
 80146e2:	463b      	mov	r3, r7
 80146e4:	f7eb ff88 	bl	80005f8 <__aeabi_dmul>
 80146e8:	4602      	mov	r2, r0
 80146ea:	460b      	mov	r3, r1
 80146ec:	4640      	mov	r0, r8
 80146ee:	4649      	mov	r1, r9
 80146f0:	f7eb fdcc 	bl	800028c <__adddf3>
 80146f4:	4622      	mov	r2, r4
 80146f6:	462b      	mov	r3, r5
 80146f8:	f7eb ff7e 	bl	80005f8 <__aeabi_dmul>
 80146fc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8014700:	4602      	mov	r2, r0
 8014702:	460b      	mov	r3, r1
 8014704:	d14b      	bne.n	801479e <atan+0x25e>
 8014706:	4620      	mov	r0, r4
 8014708:	4629      	mov	r1, r5
 801470a:	f7eb fdbd 	bl	8000288 <__aeabi_dsub>
 801470e:	e72c      	b.n	801456a <atan+0x2a>
 8014710:	ee10 0a10 	vmov	r0, s0
 8014714:	4b53      	ldr	r3, [pc, #332]	; (8014864 <atan+0x324>)
 8014716:	2200      	movs	r2, #0
 8014718:	4629      	mov	r1, r5
 801471a:	f7eb fdb5 	bl	8000288 <__aeabi_dsub>
 801471e:	4b51      	ldr	r3, [pc, #324]	; (8014864 <atan+0x324>)
 8014720:	4606      	mov	r6, r0
 8014722:	460f      	mov	r7, r1
 8014724:	2200      	movs	r2, #0
 8014726:	4620      	mov	r0, r4
 8014728:	4629      	mov	r1, r5
 801472a:	f7eb fdaf 	bl	800028c <__adddf3>
 801472e:	4602      	mov	r2, r0
 8014730:	460b      	mov	r3, r1
 8014732:	4630      	mov	r0, r6
 8014734:	4639      	mov	r1, r7
 8014736:	f7ec f889 	bl	800084c <__aeabi_ddiv>
 801473a:	f04f 0a01 	mov.w	sl, #1
 801473e:	4604      	mov	r4, r0
 8014740:	460d      	mov	r5, r1
 8014742:	e764      	b.n	801460e <atan+0xce>
 8014744:	4b49      	ldr	r3, [pc, #292]	; (801486c <atan+0x32c>)
 8014746:	429e      	cmp	r6, r3
 8014748:	da1d      	bge.n	8014786 <atan+0x246>
 801474a:	ee10 0a10 	vmov	r0, s0
 801474e:	4b48      	ldr	r3, [pc, #288]	; (8014870 <atan+0x330>)
 8014750:	2200      	movs	r2, #0
 8014752:	4629      	mov	r1, r5
 8014754:	f7eb fd98 	bl	8000288 <__aeabi_dsub>
 8014758:	4b45      	ldr	r3, [pc, #276]	; (8014870 <atan+0x330>)
 801475a:	4606      	mov	r6, r0
 801475c:	460f      	mov	r7, r1
 801475e:	2200      	movs	r2, #0
 8014760:	4620      	mov	r0, r4
 8014762:	4629      	mov	r1, r5
 8014764:	f7eb ff48 	bl	80005f8 <__aeabi_dmul>
 8014768:	4b3e      	ldr	r3, [pc, #248]	; (8014864 <atan+0x324>)
 801476a:	2200      	movs	r2, #0
 801476c:	f7eb fd8e 	bl	800028c <__adddf3>
 8014770:	4602      	mov	r2, r0
 8014772:	460b      	mov	r3, r1
 8014774:	4630      	mov	r0, r6
 8014776:	4639      	mov	r1, r7
 8014778:	f7ec f868 	bl	800084c <__aeabi_ddiv>
 801477c:	f04f 0a02 	mov.w	sl, #2
 8014780:	4604      	mov	r4, r0
 8014782:	460d      	mov	r5, r1
 8014784:	e743      	b.n	801460e <atan+0xce>
 8014786:	462b      	mov	r3, r5
 8014788:	ee10 2a10 	vmov	r2, s0
 801478c:	4939      	ldr	r1, [pc, #228]	; (8014874 <atan+0x334>)
 801478e:	2000      	movs	r0, #0
 8014790:	f7ec f85c 	bl	800084c <__aeabi_ddiv>
 8014794:	f04f 0a03 	mov.w	sl, #3
 8014798:	4604      	mov	r4, r0
 801479a:	460d      	mov	r5, r1
 801479c:	e737      	b.n	801460e <atan+0xce>
 801479e:	4b36      	ldr	r3, [pc, #216]	; (8014878 <atan+0x338>)
 80147a0:	4e36      	ldr	r6, [pc, #216]	; (801487c <atan+0x33c>)
 80147a2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 80147a6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 80147aa:	e9da 2300 	ldrd	r2, r3, [sl]
 80147ae:	f7eb fd6b 	bl	8000288 <__aeabi_dsub>
 80147b2:	4622      	mov	r2, r4
 80147b4:	462b      	mov	r3, r5
 80147b6:	f7eb fd67 	bl	8000288 <__aeabi_dsub>
 80147ba:	4602      	mov	r2, r0
 80147bc:	460b      	mov	r3, r1
 80147be:	e9d6 0100 	ldrd	r0, r1, [r6]
 80147c2:	f7eb fd61 	bl	8000288 <__aeabi_dsub>
 80147c6:	f1bb 0f00 	cmp.w	fp, #0
 80147ca:	4604      	mov	r4, r0
 80147cc:	460d      	mov	r5, r1
 80147ce:	f6bf aed6 	bge.w	801457e <atan+0x3e>
 80147d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80147d6:	461d      	mov	r5, r3
 80147d8:	e6d1      	b.n	801457e <atan+0x3e>
 80147da:	a51d      	add	r5, pc, #116	; (adr r5, 8014850 <atan+0x310>)
 80147dc:	e9d5 4500 	ldrd	r4, r5, [r5]
 80147e0:	e6cd      	b.n	801457e <atan+0x3e>
 80147e2:	bf00      	nop
 80147e4:	f3af 8000 	nop.w
 80147e8:	54442d18 	.word	0x54442d18
 80147ec:	bff921fb 	.word	0xbff921fb
 80147f0:	8800759c 	.word	0x8800759c
 80147f4:	7e37e43c 	.word	0x7e37e43c
 80147f8:	e322da11 	.word	0xe322da11
 80147fc:	3f90ad3a 	.word	0x3f90ad3a
 8014800:	24760deb 	.word	0x24760deb
 8014804:	3fa97b4b 	.word	0x3fa97b4b
 8014808:	a0d03d51 	.word	0xa0d03d51
 801480c:	3fb10d66 	.word	0x3fb10d66
 8014810:	c54c206e 	.word	0xc54c206e
 8014814:	3fb745cd 	.word	0x3fb745cd
 8014818:	920083ff 	.word	0x920083ff
 801481c:	3fc24924 	.word	0x3fc24924
 8014820:	5555550d 	.word	0x5555550d
 8014824:	3fd55555 	.word	0x3fd55555
 8014828:	2c6a6c2f 	.word	0x2c6a6c2f
 801482c:	bfa2b444 	.word	0xbfa2b444
 8014830:	52defd9a 	.word	0x52defd9a
 8014834:	3fadde2d 	.word	0x3fadde2d
 8014838:	af749a6d 	.word	0xaf749a6d
 801483c:	3fb3b0f2 	.word	0x3fb3b0f2
 8014840:	fe231671 	.word	0xfe231671
 8014844:	3fbc71c6 	.word	0x3fbc71c6
 8014848:	9998ebc4 	.word	0x9998ebc4
 801484c:	3fc99999 	.word	0x3fc99999
 8014850:	54442d18 	.word	0x54442d18
 8014854:	3ff921fb 	.word	0x3ff921fb
 8014858:	440fffff 	.word	0x440fffff
 801485c:	7ff00000 	.word	0x7ff00000
 8014860:	3fdbffff 	.word	0x3fdbffff
 8014864:	3ff00000 	.word	0x3ff00000
 8014868:	3ff2ffff 	.word	0x3ff2ffff
 801486c:	40038000 	.word	0x40038000
 8014870:	3ff80000 	.word	0x3ff80000
 8014874:	bff00000 	.word	0xbff00000
 8014878:	08014b08 	.word	0x08014b08
 801487c:	08014ae8 	.word	0x08014ae8

08014880 <fabs>:
 8014880:	ec51 0b10 	vmov	r0, r1, d0
 8014884:	ee10 2a10 	vmov	r2, s0
 8014888:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801488c:	ec43 2b10 	vmov	d0, r2, r3
 8014890:	4770      	bx	lr
 8014892:	0000      	movs	r0, r0
 8014894:	0000      	movs	r0, r0
	...

08014898 <nan>:
 8014898:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80148a0 <nan+0x8>
 801489c:	4770      	bx	lr
 801489e:	bf00      	nop
 80148a0:	00000000 	.word	0x00000000
 80148a4:	7ff80000 	.word	0x7ff80000

080148a8 <__errno>:
 80148a8:	4b01      	ldr	r3, [pc, #4]	; (80148b0 <__errno+0x8>)
 80148aa:	6818      	ldr	r0, [r3, #0]
 80148ac:	4770      	bx	lr
 80148ae:	bf00      	nop
 80148b0:	20000374 	.word	0x20000374

080148b4 <_sbrk>:
 80148b4:	4a04      	ldr	r2, [pc, #16]	; (80148c8 <_sbrk+0x14>)
 80148b6:	6811      	ldr	r1, [r2, #0]
 80148b8:	4603      	mov	r3, r0
 80148ba:	b909      	cbnz	r1, 80148c0 <_sbrk+0xc>
 80148bc:	4903      	ldr	r1, [pc, #12]	; (80148cc <_sbrk+0x18>)
 80148be:	6011      	str	r1, [r2, #0]
 80148c0:	6810      	ldr	r0, [r2, #0]
 80148c2:	4403      	add	r3, r0
 80148c4:	6013      	str	r3, [r2, #0]
 80148c6:	4770      	bx	lr
 80148c8:	200010f0 	.word	0x200010f0
 80148cc:	200010f8 	.word	0x200010f8

080148d0 <_init>:
 80148d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148d2:	bf00      	nop
 80148d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80148d6:	bc08      	pop	{r3}
 80148d8:	469e      	mov	lr, r3
 80148da:	4770      	bx	lr

080148dc <_fini>:
 80148dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80148de:	bf00      	nop
 80148e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80148e2:	bc08      	pop	{r3}
 80148e4:	469e      	mov	lr, r3
 80148e6:	4770      	bx	lr
