#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 12 13:36:29 2020
# Process ID: 1152
# Current directory: C:/Users/Adam/Downloads/INF1500/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4340 C:\Users\Adam\Downloads\INF1500\lab2\lab2.xpr
# Log file: C:/Users/Adam/Downloads/INF1500/lab2/vivado.log
# Journal file: C:/Users/Adam/Downloads/INF1500/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Adam/Downloads/INF1500/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/DIV_4_4B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/MUX_4B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/CMP_4B'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/ATAD_LIB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Adam/Downloads/INF1500/ip_repo/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.648 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Adam/Downloads/INF1500/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Adam/Downloads/INF1500/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_4_4B_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Adam/Downloads/INF1500/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_4_4B_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_inv_0_0/sim/MUX_4B_xup_inv_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_inv_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_0_0/sim/MUX_4B_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_1_0/sim/MUX_4B_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_2_0/sim/MUX_4B_xup_and2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_3_0/sim/MUX_4B_xup_and2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_4_0/sim/MUX_4B_xup_and2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_5_0/sim/MUX_4B_xup_and2_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_6_0/sim/MUX_4B_xup_and2_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_7_0/sim/MUX_4B_xup_and2_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_and2_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_0_0/sim/MUX_4B_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_1_0/sim/MUX_4B_xup_or2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_2_0/sim/MUX_4B_xup_or2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_3_0/sim/MUX_4B_xup_or2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xup_or2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xlconcat_0_1/sim/MUX_4B_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4B_xlconcat_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xlconcat_0_0/sim/CMP_4B_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ipshared/fb55/xup_xnor2.srcs/sources_1/new/xup_xnor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xnor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_0_0/sim/CMP_4B_xup_xnor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_1_0/sim/CMP_4B_xup_xnor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_2_0/sim/CMP_4B_xup_xnor2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_xup_xnor2_3_0/sim/CMP_4B_xup_xnor2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP_4B_xup_xnor2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ip/DIV_4_4B_xup_xor2_0_0/sim/DIV_4_4B_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_4B_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ip/DIV_4_4B_xlconcat_0_1/sim/DIV_4_4B_xlconcat_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_4_4B_xlconcat_0_1
"xvhdl --incr --relax -prj DIV_4_4B_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_ATAD_SPLIT_4_0_0/sim/MUX_4B_ATAD_SPLIT_4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_4B_ATAD_SPLIT_4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_ATAD_SPLIT_4_1_0/sim/MUX_4B_ATAD_SPLIT_4_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_4B_ATAD_SPLIT_4_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/MUX_4B/sim/MUX_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX_4B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_ATAD_SPLIT_4_0_0/sim/CMP_4B_ATAD_SPLIT_4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMP_4B_ATAD_SPLIT_4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/ip/CMP_4B_ATAD_SPLIT_4_1_0/sim/CMP_4B_ATAD_SPLIT_4_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMP_4B_ATAD_SPLIT_4_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/CMP_4B/sim/CMP_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CMP_4B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ipshared/0273/sim/ATAD_SPLIT_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ATAD_SPLIT_4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/ip/DIV_4_4B_ATAD_SPLIT_4_0_0/sim/DIV_4_4B_ATAD_SPLIT_4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DIV_4_4B_ATAD_SPLIT_4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Adam/Downloads/INF1500/lab2/lab2.ip_user_files/bd/DIV_4_4B/sim/DIV_4_4B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DIV_4_4B'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.648 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Adam/Downloads/INF1500/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto d3506bb532bb49bb8d37b4236dcc8d15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DIV_4_4B_wrapper_behav xil_defaultlib.DIV_4_4B_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d3506bb532bb49bb8d37b4236dcc8d15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DIV_4_4B_wrapper_behav xil_defaultlib.DIV_4_4B_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Adam/Downloads/INF1500/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_4_4B_wrapper_behav -key {Behavioral:sim_1:Functional:DIV_4_4B_wrapper} -tclbatch {DIV_4_4B_wrapper.tcl} -protoinst "protoinst_files/MUX_4B.protoinst" -protoinst "protoinst_files/CMP_4B.protoinst" -protoinst "protoinst_files/DIV_4_4B.protoinst" -protoinst "protoinst_files/UAL.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MUX_4B.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/MUX_4B.protoinst for the following reason(s):
There are no instances of module "MUX_4B" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/CMP_4B.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/CMP_4B.protoinst for the following reason(s):
There are no instances of module "CMP_4B" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/DIV_4_4B.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/UAL.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/UAL.protoinst for the following reason(s):
There are no instances of module "UAL" in the design.

Time resolution is 1 ps
source DIV_4_4B_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_4_4B_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.648 ; gain = 0.000
add_force {/DIV_4_4B_wrapper/a[0]} -radix hex {0 0ns} {1 500ps} -repeat_every 1000ps
add_force {/DIV_4_4B_wrapper/a[1]} -radix hex {0 0ns} {1 1000ps} -repeat_every 2000ps
add_force {/DIV_4_4B_wrapper/a[2]} -radix hex {0 0ns} {1 2000ps} -repeat_every 4000ps
add_force {/DIV_4_4B_wrapper/a[3]} -radix hex {0 0ns} {1 4000ps} -repeat_every 8000ps
run 8 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.648 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 12 14:16:33 2020...
