#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000094e6a0 .scope module, "ram_tb" "ram_tb" 2 4;
 .timescale -9 -9;
P_0000000000857b40 .param/l "period" 1 2 10, +C4<00000000000000000000000000010100>;
v00000000008b0f00_0 .var "addr", 15 0;
v00000000008b0fa0_0 .var "addr2", 13 0;
v00000000008b1040_0 .var "clk", 0 0;
v00000000008b18f0_0 .var "dataIn", 31 0;
v00000000008b1990_0 .net "dataOut", 31 0, v00000000008afd10_0;  1 drivers
v00000000008b1a30_0 .var "wrEnable", 0 0;
S_000000000094e820 .scope module, "UUT" "ram" 2 20, 3 1 0, S_000000000094e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 14 "addr"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "wrEnable"
    .port_info 4 /OUTPUT 32 "dataOut"
P_0000000000857a00 .param/l "BUS_WIDTH" 0 3 2, +C4<00000000000000000000000000001110>;
v000000000085ef50_0 .net "addr", 13 0, v00000000008b0fa0_0;  1 drivers
v000000000094e9a0_0 .net "clk", 0 0, v00000000008b1040_0;  1 drivers
v00000000008afc70_0 .net "dataIn", 31 0, v00000000008b18f0_0;  1 drivers
v00000000008afd10_0 .var "dataOut", 31 0;
v00000000008afdb0 .array "memory", 16383 0, 31 0;
v00000000008b0e60_0 .net "wrEnable", 0 0, v00000000008b1a30_0;  1 drivers
E_0000000000857480 .event negedge, v000000000094e9a0_0;
    .scope S_000000000094e820;
T_0 ;
    %vpi_call 3 13 "$readmemh", "memory.hex", v00000000008afdb0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000000000094e820;
T_1 ;
    %wait E_0000000000857480;
    %load/vec4 v00000000008b0e60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v00000000008afc70_0;
    %load/vec4 v000000000085ef50_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008afdb0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008b0e60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000000000085ef50_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v00000000008afdb0, 4;
    %assign/vec4 v00000000008afd10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000008afd10_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000094e6a0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008b1040_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b1040_0, 0, 1;
    %delay 20, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000094e6a0;
T_3 ;
    %vpi_call 2 29 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, S_000000000094e6a0 {0 0 0};
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008b1a30_0, 0, 1;
    %pushi/vec4 3237998080, 0, 32;
    %store/vec4 v00000000008b18f0_0, 0, 32;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v00000000008b0f00_0, 0, 16;
    %load/vec4 v00000000008b0f00_0;
    %pad/u 14;
    %store/vec4 v00000000008b0fa0_0, 0, 14;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008b1a30_0, 0, 1;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v00000000008b0f00_0, 0, 16;
    %load/vec4 v00000000008b0f00_0;
    %pad/u 14;
    %store/vec4 v00000000008b0fa0_0, 0, 14;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v00000000008b0f00_0, 0, 16;
    %load/vec4 v00000000008b0f00_0;
    %pad/u 14;
    %store/vec4 v00000000008b0fa0_0, 0, 14;
    %delay 20, 0;
    %delay 20, 0;
    %delay 20, 0;
    %vpi_call 2 44 "$stop" {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test.v";
    "./ram.v";
