# coreRISCV01

#lan: TL Verilog

instructions implemented
R     add, and, xor, or, sub, sll, slt, sltu, sra, srl
I     addi, andi, xori, ori, jalr, slli, slti, sltiu, srai, srli
S     sb, sh, sw
SB    beq, bge, bgeu, blt, bltu, bne
JU    jal
U     lui, auipc
