:orphan:

.. title:: CLOCK_STM32_PLL_P_DIVISOR

.. option:: CONFIG_CLOCK_STM32_PLL_P_DIVISOR
.. _CONFIG_CLOCK_STM32_PLL_P_DIVISOR:

PLL P Output divisor, allowed values: 0, 7, 17.



:Symbol:           CLOCK_STM32_PLL_P_DIVISOR
:Type:             int
:Value:            "2"
:User value:       (no user value)
:Visibility:       "n"
:Is choice item:   false
:Is defined:       true
:Is from env.:     false
:Is special:       false
:Ranges:

 *  [2, 8]
 *  [0, 17]
:Prompts:

 *  "PLL division factor for main system clock" if CLOCK_STM32_SYSCLK_SRC_PLL (value: "n")
 *  "PLL P Divisor" if CLOCK_STM32_SYSCLK_SRC_PLL (value: "n")
:Default values:

 *  4 (value: "n")
 *   Condition: CLOCK_STM32_SYSCLK_SRC_PLL (value: "n")
 *  7 (value: "n")
 *   Condition: CLOCK_STM32_SYSCLK_SRC_PLL (value: "n")
:Selects:
 (no selects)
:Reverse (select-related) dependencies:
 (no reverse dependencies)
:Additional dependencies from enclosing menus and ifs:
 SOC_FAMILY_STM32 && CLOCK_CONTROL && CLOCK_CONTROL_STM32_CUBE && SOC_SERIES_STM32L4X (value: "n")
:Locations:
 * ../drivers/clock_control/Kconfig.stm32:224
 * ../drivers/clock_control/Kconfig.stm32:265
