diff -drupN a/arch/arm64/boot/dts/sunxi/sun50iw11p1.dtsi b/arch/arm64/boot/dts/sunxi/sun50iw11p1.dtsi
--- a/arch/arm64/boot/dts/sunxi/sun50iw11p1.dtsi	1970-01-01 03:00:00.000000000 +0300
+++ b/arch/arm64/boot/dts/sunxi/sun50iw11p1.dtsi	2022-06-12 05:28:14.000000000 +0300
@@ -0,0 +1,1607 @@
+/*
+ * Allwinner Technology CO., Ltd. sun50iw11p1 platform
+ *
+ * modify base on juno.dts
+ */
+
+/memreserve/ 0x48000000 0x01000000; /* atf */
+
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/gpio/gpio.h>
+#include "sun50iw11p1-clk.dtsi"
+#include "sun50iw11p1-pinctrl.dtsi"
+/ {
+	model = "sun50iw11";
+	compatible = "arm,sun50iw11p1";
+	interrupt-parent = <&gic>;
+	#address-cells = <2>;
+	#size-cells = <2>;
+
+	aliases {
+		serial0 = &uart0;
+		serial1 = &uart1;
+		serial2 = &uart2;
+		serial3 = &uart3;
+		serial4 = &uart4;
+		ir0 = &s_cir0;
+		ir1 = &ir1;
+		twi0 = &twi0;
+		twi1 = &twi1;
+		twi2 = &twi2;
+		spi0 = &spi0;
+		spi1 = &spi1;
+		ledc = &ledc;
+		gmac0 = &gmac0;
+
+		global_timer0  = &soc_timer0;
+		mmc0 = &sdc0;
+		mmc2 = &sdc2;
+		nand0 =&nand0;
+		pwm = &pwm;
+		pwm0 = &pwm0;
+		pwm1 = &pwm1;
+		pwm2 = &pwm2;
+		pwm3 = &pwm3;
+		pwm4 = &pwm4;
+		pwm5 = &pwm5;
+		pwm6 = &pwm6;
+		pwm7 = &pwm7;
+		pwm8 = &pwm8;
+		pwm9 = &pwm9;
+		pwm10 = &pwm10;
+		pwm11 = &pwm11;
+		pwm12 = &pwm12;
+		pwm13 = &pwm13;
+		pwm14 = &pwm14;
+		pwm15 = &pwm15;
+		charger0 = &charger0;
+		regulator0 = &regulator0;
+	};
+
+	chosen {
+		bootargs = "earlyprintk=sunxi-uart,0x02500000 loglevel=8 initcall_debug=1 console=ttyS0 init=/init";
+		linux,initrd-start = <0x0 0x0>;
+		linux,initrd-end = <0x0 0x0>;
+	};
+
+	firmware {
+		optee {
+			compatible = "linaro,optee-tz";
+			method = "smc";
+		};
+	};
+
+	cpus {
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53","arm,armv8";
+			reg = <0x0 0x0>;
+			enable-method = "psci";
+			clocks = <&clk_pll_cpu>;
+			clock-latency = <2000000>;
+			clock-frequency = <1320000000>;
+			operating-points-v2 = <&cpu_opp_l_table>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+		};
+
+		cpu@1 {
+			device_type = "cpu";
+			compatible = "arm,cortex-a53","arm,armv8";
+			reg = <0x0 0x1>;
+			enable-method = "psci";
+			clocks = <&clk_pll_cpu>;
+			clock-frequency = <1320000000>;
+			operating-points-v2 = <&cpu_opp_l_table>;
+			cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
+		};
+
+
+		idle-states {
+			entry-method = "arm,psci";
+
+			CPU_SLEEP_0: cpu-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x0010000>;
+				entry-latency-us = <45>;
+				exit-latency-us = <90>;
+				min-residency-us = <156000>;
+				local-timer-stop;
+			};
+
+			CLUSTER_SLEEP_0: cluster-sleep-0 {
+				compatible = "arm,idle-state";
+				arm,psci-suspend-param = <0x1010000>;
+				entry-latency-us = <50>;
+				exit-latency-us = <100>;
+				min-residency-us = <160000>;
+				local-timer-stop;
+			};
+		};
+	};
+
+	psci {
+	    compatible		=  "arm,psci-1.0";
+	    method		=  "smc";
+	};
+
+	n_brom {
+		compatible = "allwinner,n-brom";
+		reg = <0x0 0x0 0x0 0xa000>;
+	};
+
+	s_brom {
+		compatible = "allwinner,s-brom";
+		reg = <0x0 0x0 0x0 0x10000>;
+	};
+
+	sram_ctrl {
+		device_type = "sram_ctrl";
+		compatible = "allwinner,sram_ctrl";
+		reg = <0x0 0x03000000 0x0 0x100>;
+	};
+
+	sram_a1 {
+		compatible = "allwinner,sram_a1";
+		reg = <0x0 0x00020000 0x0 0x8000>;
+	};
+
+	sram_a2 {
+		compatible = "allwinner,sram_a2";
+		reg = <0x0 0x00100000 0x0 0x14000>;
+	};
+
+	prcm {
+		compatible = "allwinner,prcm";
+		reg = <0x0 0x01f01400 0x0 0x400>;
+	};
+
+	s_cpuscfg {
+		compatible = "allwinner,s_cpuscfg";
+		reg = <0x0 0x01f01c00 0x0 0x400>;
+	};
+
+	ion {
+		compatible = "allwinner,sunxi-ion";
+		/*types is list here:
+			ION_HEAP_TYPE_SYSTEM = 0,
+			ION_HEAP_TYPE_SYSTEM_CONTIG = 1,
+			ION_HEAP_TYPE_CARVEOUT = 2,
+			ION_HEAP_TYPE_CHUNK = 3,
+			ION_HEAP_TYPE_DMA = 4,
+			ION_HEAP_TYPE_SECURE = 6,
+		**/
+		heap_sys_user@0{
+			compatible = "allwinner,sys_user";
+			heap-name  = "sys_user";
+			heap-id    = <0x0>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_system";
+		};
+		heap_sys_contig@0{
+			compatible = "allwinner,sys_contig";
+			heap-name  = "sys_contig";
+			heap-id    = <0x1>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_contig";
+		};
+		heap_cma@0{
+			compatible = "allwinner,cma";
+			heap-name  = "cma";
+			heap-id    = <0x4>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_cma";
+		};
+		heap_secure@0{
+			compatible = "allwinner,secure";
+			heap-name  = "secure";
+			heap-id    = <0x6>;
+			heap-base  = <0x0>;
+			heap-size  = <0x0>;
+			heap-type  = "ion_secure";
+		};
+	};
+
+	dram: dram {
+		compatible = "allwinner,dram";
+		/* clocks = <&clk_pll_ddr>; */
+		clock-names = "pll_ddr";
+		dram_clk	= <672>;
+		dram_type	= <3>;
+		dram_zq		= <0x003F3FDD>;
+		dram_odt_en	= <1>;
+		dram_para1	= <0x10f41000>;
+		dram_para2	= <0x00001200>;
+		dram_mr0	= <0x1A50>;
+		dram_mr1	= <0x40>;
+		dram_mr2	= <0x10>;
+		dram_mr3	= <0>;
+		dram_tpr0	= <0x04E214EA>;
+		dram_tpr1	= <0x004214AD>;
+		dram_tpr2	= <0x10A75030>;
+		dram_tpr3	= <0>;
+		dram_tpr4	= <0>;
+		dram_tpr5	= <0>;
+		dram_tpr6	= <0>;
+		dram_tpr7	= <0>;
+		dram_tpr8	= <0>;
+		dram_tpr9	= <0>;
+		dram_tpr10	= <0>;
+		dram_tpr11	= <0>;
+		dram_tpr12	= <168>;
+		dram_tpr13	= <0x823>;
+	};
+
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x00000000 0x40000000 0x00000000 0x20000000>;
+	};
+
+	gic: interrupt-controller@03020000 {
+		compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
+		#interrupt-cells = <3>;
+		#address-cells = <0>;
+		device_type = "gic";
+		interrupt-controller;
+		reg = <0x0 0x03021000 0 0x1000>, /* GIC Dist */
+		      <0x0 0x03022000 0 0x2000>, /* GIC CPU */
+		      <0x0 0x03024000 0 0x2000>, /* GIC VCPU Control */
+		      <0x0 0x03026000 0 0x2000>; /* GIC VCPU */
+		interrupts = <GIC_PPI 9 0xf04>; /* GIC Maintenence IRQ */
+	};
+
+	sid: sunxi-sid@03006000 {
+		compatible = "allwinner,sunxi-sid";
+		device_type = "sid";
+		reg = <0x0 0x03006000 0 0x1000>;
+	};
+
+	chipid: sunxi-chipid@03006200 {
+		compatible = "allwinner,sunxi-chipid";
+		device_type = "chipid";
+		reg = <0x0 0x03006200 0 0x0200>;
+	};
+
+	timer_arch {
+		compatible = "arm,armv8-timer";
+		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
+			   <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
+		clock-frequency = <24000000>;
+	};
+
+	pmu {
+		compatible = "arm,armv8-pmuv3";
+		interrupts = <GIC_SPI 140 4>,
+			     <GIC_SPI 141 4>,
+			     <GIC_SPI 142 4>,
+			     <GIC_SPI 143 4>;
+	};
+
+	cpu_opp_l_table: opp_l_table {
+		compatible = "operating-points-v2","sunxi,cpufreq";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <480000000>;
+			opp-microvolt = <880000>;
+			clock-latency-ns = <2000000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <720000000>;
+			opp-microvolt = <880000>;
+			clock-latency-ns = <2000000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <816000000>;
+			opp-microvolt = <880000>;
+			clock-latency-ns = <2000000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <888000000>;
+			opp-microvolt = <940000>;
+			clock-latency-ns = <2000000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1080000000>;
+			opp-microvolt = <1060000>;
+			clock-latency-ns = <2000000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1320000000>;
+			opp-microvolt = <1160000>;
+			clock-latency-ns = <2000000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1488000000>;
+			opp-microvolt = <1160000>;
+			clock-latency-ns = <2000000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <1160000>;
+			clock-latency-ns = <2000000>;
+		};
+	};
+
+	dramfreq {
+		compatible = "allwinner,sunxi-dramfreq";
+		reg = <0x0 0x04002000 0x0 0x1000>,
+		      <0x0 0x04003000 0x0 0x3000>,
+		      <0x0 0x03001000 0x0 0x1000>;
+		interrupts = <GIC_SPI 33 0x4>;
+		/* clocks = <&clk_pll_ddr>; */
+		status = "okay";
+	};
+
+	uboot: uboot {
+	};
+
+	soc: soc@03000000 {
+		compatible = "simple-bus";
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+		device_type = "soc";
+
+		dma0:dma-controller@03002000 {
+			compatible = "allwinner,sun50i-dma";
+			reg = <0x0 0x03002000 0x0 0x1000>;
+			interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,	/* non secure */
+				<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>;	/* secure */
+			clocks = <&clk_dma>;
+			#dma-cells = <1>;
+		};
+
+		mbus0:mbus-controller@047fa000 {
+			compatible = "allwinner,sun50i-mbus";
+			reg = <0x0 0x047fa000 0x0 0x1000>;
+			#mbus-cells = <1>;
+		};
+
+		msgbox: msgbox@03003000 {
+			compatible = "allwinner,msgbox";
+			/*
+			clocks = <&clk_msgbox>;
+			clock-names = "clk_msgbox";
+			*/
+			reg = <0x0 0x03003000 0x0 0x1000>;
+			interrupts = <GIC_SPI 46 IRQ_TYPE_EDGE_RISING>;
+			status = "okay";
+		};
+
+		hwspinlock: hwspinlock@3004000 {
+			compatible = "allwinner,sunxi-hwspinlock";
+			/*
+			clocks = <&clk_hwspinlock_rst>, <&clk_hwspinlock_bus>;
+			clock-names = "clk_hwspinlock_rst", "clk_hwspinlock_bus";
+			*/
+			reg = <0x0 0x03004000 0x0 0x1000>;
+			num-locks = <8>; /* the number hwspinlock we needed, max 32 */
+			status = "okay";
+		};
+		box_start_os: box_start_os0 {
+			compatible = "allwinner,box_start_os";
+			start_type = <0x0>;
+			irkey_used = <0x0>;
+			pmukey_used = <0x0>;
+			pmukey_num = <0x0>;
+			led_power = <0x0>;
+			led_state = <0x0>;
+			status = "disable";
+		};
+
+		soc_timer0: timer@02000000 {
+			compatible = "allwinner,sun4i-a10-timer";
+			device_type = "soc_timer";
+			reg = <0x0 0x02000000 0x0 0x400>;
+			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
+			/* On FPGA, timer can only use the losc.
+			 * On IC, timer should use the hosc.
+			 */
+			/* clocks = <&clk_hosc>; */
+			clocks = <&clk_losc>;
+		};
+
+		rtc: rtc@07090000 {
+			compatible = "allwinner,sunxi-rtc";
+			device_type = "rtc";
+			reg = <0x0 0x07090000 0x0 0x400>;
+			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+			gpr_offset = <0x100>;
+			gpr_len	   = <8>;
+			gpr_cur_pos = <6>;
+		};
+
+		wdt: watchdog@020000a0 {
+			compatible = "allwinner,sun50i-wdt";
+			reg = <0x0 0x020000a0 0x0 0x20>;
+			interrupts = <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
+		};
+
+		uart0: uart@02500000 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart0";
+			reg = <0x0 0x02500000 0x0 0x400>;
+			interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <64>;
+			clocks = <&clk_uart0>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart0_pins_a>;
+			pinctrl-1 = <&uart0_pins_b>;
+			uart0_port = <0>;
+			uart0_type = <2>;
+			status = "okay";
+		};
+
+		uart1: uart@02500400 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart1";
+			reg = <0x0 0x02500400 0x0 0x400>;
+			interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&clk_uart1>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart1_pins_a>;
+			pinctrl-1 = <&uart1_pins_b>;
+			uart1_port = <1>;
+			uart1_type = <4>;
+			status = "disabled";
+		};
+
+		uart2: uart@02500800 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart2";
+			reg = <0x0 0x02500800 0x0 0x400>;
+			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&clk_uart2>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart2_pins_a>;
+			pinctrl-1 = <&uart2_pins_b>;
+			uart2_port = <2>;
+			uart2_type = <4>;
+			status = "disabled";
+		};
+
+		uart3: uart@02500c00 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart3";
+			reg = <0x0 0x02500c00 0x0 0x400>;
+			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <256>;
+			clocks = <&clk_uart3>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&uart3_pins_a>;
+			pinctrl-1 = <&uart3_pins_b>;
+			uart3_port = <3>;
+			uart3_type = <4>;
+			status = "disabled";
+		};
+
+		uart4: uart@07080000 {
+			compatible = "allwinner,sun50i-uart";
+			device_type = "uart4";
+			reg = <0x0 0x07080000 0x0 0x400>;
+			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
+			sunxi,uart-fifosize = <64>;
+			clocks = <&clk_r_uart>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&s_uart0_pins_a>;
+			pinctrl-1 = <&s_uart0_pins_b>;
+			uart3_port = <4>;
+			uart3_type = <2>;
+			status = "disabled";
+		};
+
+		s_cir0: s_cir@07040000 {
+			compatible = "allwinner,s_cir";
+			reg = <0x0 0x07040000 0x0 0x400>;
+			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&s_cir0_pins_a>;
+			clocks = <&clk_hosc>,<&clk_cpurcir>;
+			supply = "";
+			supply_vol = "";
+			status = "okay";
+		};
+
+		ir1: ir@0x02003000 {
+			compatible = "allwinner,ir_tx";
+			reg = <0x0 0x02003000 0x0 0x400>;
+			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_hosc>, <&clk_irtx>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&ir0_pins_a>,<&ir0_pins_b>;
+			status = "okay";
+		};
+
+		twi0: twi@0x02502000{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-twi";
+			device_type = "twi0";
+			reg = <0x0 0x02502000 0x0 0x400>;
+			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi0>;
+			clock-frequency = <400000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi0_pins_a>;
+			pinctrl-1 = <&twi0_pins_b>;
+			status = "okay";
+		};
+
+		twi1: twi@0x02502400{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-twi";
+			device_type = "twi1";
+			reg = <0x0 0x02502400 0x0 0x400>;
+			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_twi1>;
+			clock-frequency = <200000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&twi1_pins_a>;
+			pinctrl-1 = <&twi1_pins_b>;
+			status = "disabled";
+		};
+
+		twi2: twi@0x07081400{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-twi";
+			device_type = "s_twi0";
+			reg = <0x0 0x07081400 0x0 0x400>;
+			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_r_twi0>;
+			clock-frequency = <400000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&s_twi0_pins_a>;
+			pinctrl-1 = <&s_twi0_pins_b>;
+			status = "okay";
+		};
+
+		usbc0:usbc0@0 {
+			device_type = "usbc0";
+			compatible = "allwinner,sunxi-otg-manager";
+			usb_port_type = <2>;
+			usb_detect_type = <1>;
+			usb_id_gpio;
+			usb_det_vbus_gpio;
+			usb_drv_vbus_gpio;
+			usb_host_init_state = <0>;
+			usb_regulator_io = "nocare";
+			usb_wakeup_suspend = <0>;
+			usb_luns = <3>;
+			usb_serial_unique = <0>;
+			usb_serial_number = "20080411";
+			rndis_wceis = <1>;
+			status = "okay";
+		};
+
+		udc:udc-controller@0x05100000 {
+			compatible = "allwinner,sunxi-udc";
+			reg = <0x0 0x05100000 0x0 0x1000>, /*udc base*/
+			      <0x0 0x00000000 0x0 0x100>; /*sram base*/
+			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
+			/* clocks = <&clk_usbphy0>, <&clk_usbotg>; */
+			status = "okay";
+		};
+
+		ehci0:ehci0-controller@0x05101000 {
+			compatible = "allwinner,sunxi-ehci0";
+			reg = <0x0 0x05101000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>, /*sram base*/
+			      <0x0 0x05100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_usbphy0>, <&clk_usbehci0>;
+			hci_ctrl_no = <0>;
+			status = "okay";
+		};
+
+		ohci0:ohci0-controller@0x05101400 {
+			compatible = "allwinner,sunxi-ohci0";
+			reg = <0x0 0x05101000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>, /*sram base*/
+			      <0x0 0x05100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_usbphy0>, <&clk_usbohci0>, <&clk_usbohci0_12m>, <&clk_osc48md4>, <&clk_hosc>, <&clk_losc>;
+			hci_ctrl_no = <0>;
+			status = "okay";
+		};
+
+		usbc1:usbc1@0 {
+			device_type = "usbc1";
+			usb_drv_vbus_gpio;
+			usb_host_init_state = <1>;
+			usb_regulator_io = "nocare";
+			usb_wakeup_suspend = <0>;
+			status = "okay";
+		};
+
+		ehci1:ehci1-controller@0x05200000 {
+			compatible = "allwinner,sunxi-ehci1";
+			reg = <0x0 0x05200000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>, /*sram base*/
+			      <0x0 0x05100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_usbphy1>, <&clk_usbehci1>;
+			hci_ctrl_no = <1>;
+			status = "okay";
+		};
+
+		ohci1:ohci1-controller@0x05200400 {
+			compatible = "allwinner,sunxi-ohci1";
+			reg = <0x0 0x05200000 0x0 0xFFF>, /*hci0 base*/
+			      <0x0 0x00000000 0x0 0x100>, /*sram base*/
+			      <0x0 0x05100000 0x0 0x1000>; /*otg base*/
+			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_usbphy1>, <&clk_usbohci1>, <&clk_usbohci1_12m>, <&clk_osc48md4>, <&clk_hosc>, <&clk_losc>;
+			hci_ctrl_no = <1>;
+			status = "okay";
+		};
+
+		daudio0:daudio@0x02004000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x02004000 0x0 0x74>;
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,<&clk_i2s0>;
+			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "i2s0-irq";
+			pinctrl-names = "default","default","sleep";
+			pinctrl-0 = <&daudio0_pins_a>;
+			pinctrl-1 = <&daudio0_pins_b>;
+			pinctrl-2 = <&daudio0_pins_c>;
+			pinctrl_used = <0x1>;
+			pcm_lrck_period =  <0x80>;
+			slot_width_select =  <0x20>;
+			daudio_master =  <0x04>;
+			audio_format =	<0x01>;
+			signal_inversion =  <0x01>;
+			frametype = <0x00>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x0>;
+			mclk_div = <0x0>;
+			clk_parent = <0x3>;
+			capture_cma = <128>;
+			playback_cma = <128>;
+			tx_num = <4>;
+			tx_chmap1 = <0x76543210>;
+			tx_chmap0 = <0xFEDCBA98>;
+			rx_num = <4>;
+			rx_chmap3 = <0x03020100>;
+			rx_chmap2 = <0x07060504>;
+			rx_chmap1 = <0x0B0A0908>;
+			rx_chmap0 = <0x0F0E0D0C>;
+			device_type = "daudio0";
+			status = "disabled";
+		};
+
+		daudio1:daudio@0x02005000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x02005000 0x0 0x74>;
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,<&clk_i2s1>;
+			pinctrl-names = "default","default","sleep";
+			pinctrl-0 = <&daudio1_pins_a>;
+			pinctrl-1 = <&daudio1_pins_b>;
+			pinctrl-2 = <&daudio1_pins_c>;
+			interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "i2s1-irq";
+			pinctrl_used = <0x1>;
+			pcm_lrck_period =  <0x20>;
+			slot_width_select =  <0x20>;
+			daudio_master =  <0x04>;
+			audio_format =	<0x01>;
+			signal_inversion =  <0x01>;
+			frametype = <0x00>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x1>;
+			mclk_div = <0x0>;
+			clk_parent = <0x3>;
+			capture_cma = <128>;
+			playback_cma = <128>;
+			tx_num = <2>;
+			tx_chmap1 = <0x76543210>;
+			tx_chmap0 = <0xFEDCBA98>;
+			rx_num = <4>;
+			rx_chmap3 = <0x03020100>;
+			rx_chmap2 = <0x07060504>;
+			rx_chmap1 = <0x0B0A0908>;
+			rx_chmap0 = <0x0F0E0D0C>;
+			device_type = "daudio1";
+			status = "disabled";
+		};
+
+		daudio2:daudio@0x02006000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x02006000 0x0 0x74>;
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,<&clk_i2s2>;
+			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "i2s2-irq";
+			pinctrl_used = <0x0>;
+			pcm_lrck_period =  <0x80>;
+			slot_width_select =  <0x20>;
+			daudio_master =  <0x04>;
+			audio_format =	<0x01>;
+			signal_inversion =  <0x01>;
+			frametype = <0x00>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x2>;
+			mclk_div = <0x0>;
+			clk_parent = <0x3>;
+			capture_cma = <256>;
+			playback_cma = <256>;
+			device_type = "daudio2";
+			status = "disabled";
+		};
+
+		r_daudio0:daudio@0x07033000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x07033000 0x0 0xA0>;
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,
+				<&clk_r_i2s0>,<&clk_r_i2s0_asrc>;
+			pinctrl-names = "default","default","sleep";
+			pinctrl-0 = <&s_daudio0_pins_a>;
+			pinctrl-1 = <&s_daudio0_pins_b>;
+			pinctrl-2 = <&s_daudio0_pins_c>;
+			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "r_i2s0-irq";
+			pinctrl_used = <0x1>;
+			pcm_lrck_period =  <0x20>;
+			slot_width_select =  <0x20>;
+			daudio_master =  <0x04>;
+			audio_format =	<0x01>;
+			signal_inversion =  <0x01>;
+			frametype = <0x00>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x3>;
+			mclk_div = <0x0>;
+			clk_parent = <0x3>;
+			capture_cma = <512>;
+			playback_cma = <512>;
+			tx_num = <1>;
+			tx_chmap1 = <0x76543210>;
+			tx_chmap0 = <0xFEDCBA98>;
+			rx_num = <4>;
+			rx_chmap3 = <0x03020100>;
+			rx_chmap2 = <0x07060504>;
+			rx_chmap1 = <0x0B0A0908>;
+			rx_chmap0 = <0x0F0E0D0C>;
+			device_type = "r_daudio0";
+			status = "disabled";
+		};
+
+		r_daudio1:daudio@0x07034000 {
+			compatible = "allwinner,sunxi-daudio";
+			reg = <0x0 0x07033000 0x0 0x74>;
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,<&clk_r_i2s1>;
+			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "r_i2s1-irq";
+			pinctrl_used = <0x0>;
+			pcm_lrck_period =  <0x80>;
+			slot_width_select =  <0x20>;
+			daudio_master =  <0x04>;
+			audio_format =	<0x01>;
+			signal_inversion =  <0x01>;
+			frametype = <0x00>;
+			tdm_config =  <0x01>;
+			tdm_num = <0x4>;
+			mclk_div = <0x0>;
+			clk_parent = <0x3>;
+			capture_cma = <256>;
+			playback_cma = <256>;
+			device_type = "r_daudio1";
+			status = "disabled";
+		};
+
+		spdif:spdif-controller@0x02002c00{
+			compatible = "allwinner,sunxi-spdif";
+			reg = <0x0 0x02002c00 0x0 0x40>;
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,<&clk_spdif>;
+			pinctrl-names = "default","default","sleep";
+			pinctrl-0 = <&spdif_pins_a>;
+			pinctrl-1 = <&spdif_pins_b>;
+			pinctrl-2 = <&spdif_pins_c>;
+			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "spdif-irq";
+			clk_parent = <0x3>;
+			capture_cma = <128>;
+			playback_cma = <128>;
+			device_type = "spdif";
+			status = "disabled";
+		};
+
+		r_dmic:dmic-controller@0x07031000{
+			compatible = "allwinner,sunxi-dmic";
+			reg = <0x0 0x07031000 0x0 0x50>;
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,<&clk_dmic>;
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&s_dmic_pins_a>;
+			pinctrl-1 = <&s_dmic_pins_b>;
+			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "dmic-irq";
+			clk_parent = <0x3>;
+			capture_cma = <256>;
+			rx_chmap = <0x76543210>;
+			data_vol = <0xB0>;
+			device_type = "r_dmic";
+			status = "disabled";
+		};
+
+		codec:codec@0x07032000 {
+			compatible = "allwinner,sunxi-internal-codec";
+			reg = <0x0 0x07032000 0x0 0x2c0>,/*digital baseadress*/
+			      <0x0 0x07032300 0x0 0x4>,/*analog baseadress*/
+			      <0x0 0x07033000 0x0 0xA0>,/* r_i2s0 */
+			      <0x0 0x07034000 0x0 0x30>;/* r_i2s1 */
+			clocks = <&clk_pll_audio1>,<&clk_pll_audio1x4>,
+				<&clk_codec_adc>,<&clk_codec_dac>,
+				<&clk_r_i2s0>,<&clk_r_i2s1>;
+			/*
+			gpio-spk = <&pio PH 9 1 1 1 1>;
+			pa_ctl_level = <0x1>;
+			pa_msleep_time = <0xa0>;
+			digital_vol = <0x0>;
+			lineout_vol = <0x1f>;
+			mic1gain = <0x4>;
+			mic2gain = <0x4>;
+			mic3gain = <0x4>;
+			mic4gain = <0x4>;
+			mic5gain = <0x4>;
+			adcgain = <0x3>;
+			adcdrc_cfg = <0x0>;
+			adchpf_cfg = <0x0>;
+			dacdrc_cfg = <0x0>;
+			dachpf_cfg = <0x0>;*/
+			device_type = "codec";
+			status = "disabled";
+		};
+
+		cpudai:cpudai-controller@0x07032000 {
+			compatible = "allwinner,sunxi-internal-cpudai";
+			reg = <0x0 0x07032000 0x0 0x2c0>;/*digital baseadress*/
+			device_type = "cpudai";
+			status = "disabled";
+		};
+
+		mad:mad@0x07097000{
+			compatible = "allwinner,sunxi-mad";
+			reg = <0x0 0x07097000 0x0 0x3ff>;
+			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
+					<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "lpsd-irq", "mad-irq";
+			wakeup-source;
+			clocks = <&clk_pll_audio1>,<&clk_hosc>,<&clk_lpsd>,
+				<&clk_mad>,<&clk_mad_sram>,<&clk_mad_cfg>;
+			lpsd_clk_src_cfg = <0x0>;
+			/* IO:0x1, MEMORY:0x0 */
+			standby_sram_io_type = <0x1>;
+			device_type = "mad";
+			status = "disabled";
+		};
+
+		sndcodec:sound@0 {
+			compatible = "allwinner,sunxi-codec-machine";
+			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "audiocodec-irq";
+			sunxi,cpudai-controller = <&cpudai>;
+			sunxi,audio-codec = <&codec>;
+			device_type = "sndcodec";
+			status = "disabled";
+		};
+
+		snddaudio0:sound@1{
+			compatible = "allwinner,sunxi-daudio0-machine";
+			sunxi,daudio-controller = <&daudio0>;
+			device_type = "snddaudio0";
+			status = "disabled";
+		};
+
+		snddaudio1:sound@2{
+			compatible = "allwinner,sunxi-daudio1-machine";
+			sunxi,daudio-controller = <&daudio1>;
+			device_type = "snddaudio1";
+			status = "disabled";
+		};
+
+		snddaudio2:sound@3{
+			compatible = "allwinner,sunxi-daudio2-machine";
+			sunxi,daudio-controller = <&daudio2>;
+			device_type = "snddaudio2";
+			status = "disabled";
+		};
+
+		snddaudio3:sound@4{
+			compatible = "allwinner,sunxi-daudio3-machine";
+			sunxi,daudio-controller = <&r_daudio0>;
+			device_type = "snddaudio3";
+			status = "disabled";
+		};
+
+		snddaudio4:sound@5{
+			compatible = "allwinner,sunxi-daudio4-machine";
+			sunxi,daudio-controller = <&r_daudio1>;
+			device_type = "snddaudio4";
+			status = "disabled";
+		};
+
+		sndspdif:sound@6{
+			compatible = "allwinner,sunxi-spdif-machine";
+			sunxi,spdif-controller = <&spdif>;
+			device_type = "sndspdif";
+			status = "disabled";
+		};
+
+		snddmic:sound@7{
+			compatible = "allwinner,sunxi-dmic-machine";
+			sunxi,dmic-controller = <&r_dmic>;
+			device_type = "snddmic";
+			status = "disabled";
+		};
+
+		spi0: spi@05010000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi0";
+			reg = <0x0 0x05010000 0x0 0x1000>;
+			interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi0>;
+			clock-frequency = <100000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi0_pins_a &spi0_pins_b>;
+			pinctrl-1 = <&spi0_pins_c>;
+			spi0_cs_number = <1>;
+			spi0_cs_bitmap = <1>;
+			status = "disabled";
+		};
+
+		spi1: spi@05011000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sun50i-spi";
+			device_type = "spi1";
+			reg = <0x0 0x05011000 0x0 0x1000>;
+			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_pll_periph0>, <&clk_spi1>;
+			clock-frequency = <100000000>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&spi1_pins_a &spi1_pins_b>;
+			pinctrl-1 = <&spi1_pins_c>;
+			spi1_cs_number = <1>;
+			spi1_cs_bitmap = <1>;
+			status = "disabled";
+		};
+
+		ledc: ledc@0x02002800 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-leds";
+			reg = <0x0 0x02002800 0x0 0x100>;
+			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "ledcirq";
+			clocks = <&clk_ledc>, <&clk_cpuapb>;
+			clock-names = "clk_ledc", "clk_cpuapb";
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&ledc_pins_a>;
+			pinctrl-1 = <&ledc_pins_b>;
+			led_count	  = <34>;
+			output_mode	  = "GRB";
+			reset_ns	  = <84>;
+			t1h_ns		  = <800>;
+			t1l_ns		  = <450>;
+			t0h_ns		  = <400>;
+			t0l_ns		  = <850>;
+			wait_time0_ns	  = <84>;
+			wait_time1_ns	  = <84>;
+			wait_data_time_ns = <600000>;
+		};
+
+		sdc2: sdmmc@04022000 {
+			compatible = "allwinner,sunxi-mmc-v5p3x";
+			device_type = "sdc2";
+			reg = <0x0 0x04022000 0x0 0x1000>;
+			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_hosc>,
+				 <&clk_pll_periph0x2>,
+				 <&clk_sdmmc1_mod>,
+				 <&clk_sdmmc1_bus>,
+				 <&clk_sdmmc1_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc2_pins_a &sdc2_pins_c>;
+			pinctrl-1 = <&sdc2_pins_b>;
+			bus-width = <8>;
+			cap-mmc-highspeed;
+			cap-cmd23;
+			mmc-cache-ctrl;
+			mmc-ddr-1_8v;
+			mmc-hs200-1_8v;
+			mmc-hs400-1_8v;
+			non-removable;
+			/*max-frequency = <200000000>;*/
+			max-frequency = <50000000>;
+			cap-erase;
+			mmc-high-capacity-erase-size;
+			no-sdio;
+			no-sd;
+			/*-- speed mode --*/
+			/*sm0: DS26_SDR12*/
+			/*sm1: HSSDR52_SDR25*/
+			/*sm2: HSDDR52_DDR50*/
+			/*sm3: HS200_SDR104*/
+			/*sm4: HS400*/
+			/*-- frequency point --*/
+			/*f0: CLK_400K*/
+			/*f1: CLK_25M*/
+			/*f2: CLK_50M*/
+			/*f3: CLK_100M*/
+			/*f4: CLK_150M*/
+			/*f5: CLK_200M*/
+
+			sdc_tm4_sm0_freq0 = <0>;
+			sdc_tm4_sm0_freq1 = <0>;
+			sdc_tm4_sm1_freq0 = <0x00000000>;
+			sdc_tm4_sm1_freq1 = <0>;
+			sdc_tm4_sm2_freq0 = <0x00000000>;
+			sdc_tm4_sm2_freq1 = <0>;
+			sdc_tm4_sm3_freq0 = <0x05000000>;
+			sdc_tm4_sm3_freq1 = <0x00000005>;
+			sdc_tm4_sm4_freq0 = <0x00050000>;
+			sdc_tm4_sm4_freq1 = <0x00000004>;
+
+			/*vmmc-supply = <&reg_3p3v>;*/
+			/*vqmc-supply = <&reg_3p3v>;*/
+			/*vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			/*sunxi-power-save-mode;*/
+			status = "disabled";
+		};
+
+		sdc0: sdmmc@04020000 {
+			compatible = "allwinner,sunxi-mmc-v5p3x";
+			device_type = "sdc0";
+			reg = <0x0 0x04020000 0x0 0x1000>;
+			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_hosc>,
+				 <&clk_pll_periph0x2>,
+				 <&clk_sdmmc0_mod>,
+				 <&clk_sdmmc0_bus>,
+				 <&clk_sdmmc0_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc0_pins_a>;
+			pinctrl-1 = <&sdc0_pins_b>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*non-removable;*/
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PF 6 0 1 2 0>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			cap-wait-while-busy;
+			no-sdio;
+			no-mmc;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*cap-sdio-irq;*/
+			/*keep-power-in-suspend;*/
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr4  = <1 0 0 0>;*/
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0>;*/
+			/*sunxi-dly-104M  = <1 0 0 0>;*/
+			/*sunxi-dly-208M  = <1 0 0 0>;*/
+			/*sunxi-dly-104M-ddr  = <1 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0>;*/
+
+			status = "okay";
+		};
+
+		sdc1: sdmmc@04021000 {
+			compatible = "allwinner,sunxi-mmc-v5p3x";
+			device_type = "sdc1";
+			reg = <0x0 0x04021000 0x0 0x1000>;
+			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&clk_hosc>,
+				 <&clk_pll_periph0x2>,
+				 <&clk_sdmmc1_mod>,
+				 <&clk_sdmmc1_bus>,
+				 <&clk_sdmmc1_rst>;
+			clock-names = "osc24m","pll_periph","mmc","ahb","rst";
+			pinctrl-names = "default","sleep";
+			pinctrl-0 = <&sdc1_pins_a>;
+			pinctrl-1 = <&sdc1_pins_b>;
+			max-frequency = <50000000>;
+			bus-width = <4>;
+			/*broken-cd;*/
+			/*cd-inverted*/
+			/*cd-gpios = <&pio PG 6 6 1 2 0>;*/
+			/* vmmc-supply = <&reg_3p3v>;*/
+			/* vqmc-supply = <&reg_3p3v>;*/
+			/* vdmc-supply = <&reg_3p3v>;*/
+			/*vmmc = "vcc-card";*/
+			/*vqmc = "";*/
+			/*vdmc = "";*/
+			cap-sd-highspeed;
+			no-mmc;
+			/*sd-uhs-sdr50;*/
+			/*sd-uhs-ddr50;*/
+			/*sd-uhs-sdr104;*/
+			/*cap-sdio-irq;*/
+			keep-power-in-suspend;
+			/*ignore-pm-notify;*/
+			/*sunxi-power-save-mode;*/
+			/*sunxi-dly-400k = <1 0 0 0 0>; */
+			/*sunxi-dly-26M  = <1 0 0 0 0>;*/
+			/*sunxi-dly-52M  = <1 0 0 0 0>;*/
+			sunxi-dly-52M-ddr4  = <1 0 0 0 2>;
+			/*sunxi-dly-52M-ddr8  = <1 0 0 0 0>;*/
+			sunxi-dly-104M	= <1 0 0 0 1>;
+			/*sunxi-dly-208M  = <1 1 0 0 0>;*/
+			sunxi-dly-208M	= <1 0 0 0 1>;
+			/*sunxi-dly-104M-ddr  = <1 0 0 0 0>;*/
+			/*sunxi-dly-208M-ddr  = <1 0 0 0 0>;*/
+
+			/*status = "okay";*/
+			status = "disabled";
+		};
+
+		pwm: pwm@0300a000 {
+			compatible = "allwinner,sunxi-pwm";
+			reg = <0x0 0x0300a000 0x0 0x3ff>;
+			clocks = <&clk_pwm>;
+			pwm-number = <16>;
+			pwm-base = <0x0>;
+			pwms = <&pwm0>, <&pwm1>, <&pwm2>, <&pwm3>, <&pwm4>,
+				<&pwm5>, <&pwm6>, <&pwm7>, <&pwm8>, <&pwm9>,
+				<&pwm10>, <&pwm11>, <&pwm12>, <&pwm13>,
+				<&pwm14>, <&pwm15>;
+		};
+
+		pwm0: pwm0@0300a000 {
+			compatible = "allwinner,sunxi-pwm0";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm1: pwm1@0300a000 {
+			compatible = "allwinner,sunxi-pwm1";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm2: pwm2@0300a000 {
+			compatible = "allwinner,sunxi-pwm2";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm3: pwm3@0300a000 {
+			compatible = "allwinner,sunxi-pwm3";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm4: pwm4@0300a000 {
+			compatible = "allwinner,sunxi-pwm4";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm5: pwm5@0300a000 {
+			compatible = "allwinner,sunxi-pwm5";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm6: pwm6@0300a000 {
+			compatible = "allwinner,sunxi-pwm6";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm7: pwm7@0300a000 {
+			compatible = "allwinner,sunxi-pwm7";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm8: pwm8@0300a000 {
+			compatible = "allwinner,sunxi-pwm8";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm9: pwm9@0300a000 {
+			compatible = "allwinner,sunxi-pwm9";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm10: pwm10@0300a000 {
+			compatible = "allwinner,sunxi-pwm10";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm11: pwm11@0300a000 {
+			compatible = "allwinner,sunxi-pwm11";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm12: pwm12@0300a000 {
+			compatible = "allwinner,sunxi-pwm12";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm13: pwm13@0300a000 {
+			compatible = "allwinner,sunxi-pwm13";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm14: pwm14@0300a000 {
+			compatible = "allwinner,sunxi-pwm14";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		pwm15: pwm15@0300a000 {
+			compatible = "allwinner,sunxi-pwm15";
+			pinctrl-names = "active", "sleep";
+			reg_base = <0x0300a000>;
+		};
+
+		Vdevice: vdevice@0 {
+			compatible = "allwinner,sun50i-vdevice";
+			device_type = "Vdevice";
+			pinctrl-names = "default";
+			interrupt-parent = <&pio>;
+			interrupts = < PG 5 IRQ_TYPE_LEVEL_HIGH>;	/* bank offset type */
+			pinctrl-0 = <&vdevice_pins_a>;
+			test-gpios = <&pio PG 8 1 2 2 1>;  /* PG 8 0=in/1=out drive pull level */
+			status = "disabled";
+		};
+
+		emce: emce@01905000 {
+			compatible = "allwinner,sunxi-emce";
+			device_name = "emce";
+			reg = <0x0 0x01905000 0 0x100>;
+			clock-frequency = <300000000>; /*300MHZ*/
+			/*clocks = <&clk_emce>, <&clk_pll_periph0x2>;*/
+		};
+
+		cryptoengine: ce@03040000 {
+			compatible = "allwinner,sunxi-ce";
+			device_name = "ce";
+			reg = <0x0 0x03040000 0x0 0xa0>, /* non-secure space */
+			      <0x0 0x03048000 0x0 0xa0>; /* secure space */
+			interrupts = <GIC_SPI 52 0xff01>, /* non-secure space */
+						<GIC_SPI 53 0xff01>; /* secure space */
+			clock-frequency = <300000000>; /* 300MHz */
+			clocks = <&clk_ce>, <&clk_pll_periph0x2>;
+		};
+
+		pmu0: pmu@0{
+			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
+			status = "okay";
+
+			powerkey0: powerkey@0{
+				status = "okay";
+			};
+
+			regulator0: regulator@0{
+				status = "okay";
+			};
+
+			axp_gpio0: axp_gpio@0{
+				gpio-controller;
+				#size-cells = <0>;
+				#gpio-cells = <6>;
+				status = "okay";
+				device_type = "axp_pio";
+			};
+
+			charger0: charger@0{
+				status = "disabled";
+			};
+		};
+
+		nmi:nmi@0x01f00c00{
+			#address-cells = <1>;
+			#size-cells = <0>;
+			compatible = "allwinner,sunxi-nmi";
+			reg = <0x0 0x01f00c00 0x0 0x50>;
+			nmi_irq_ctrl = <0x0c>;
+			nmi_irq_en = <0x40>;
+			nmi_irq_status = <0x10>;
+			nmi_irq_mask = <0x50>;
+			status = "okay";
+		};
+
+		nand0:nand0@04011000 {
+			compatible = "allwinner,sun50iw11-nand";
+			device_type = "nand0";
+			reg = <0x0 0x04011000 0x0 0x1000>;/* nand0 */
+			interrupts = <GIC_SPI 38 0x04>;
+			clocks = <&clk_pll_periph0x2>,<&clk_nand0>,<&clk_nand1>;
+			pinctrl-names = "default", "sleep";
+			pinctrl-0 = <&nand0_pins_a &nand0_pins_b>;
+			pinctrl-1 = <&nand0_pins_c>;
+			nand0_regulator1 = "vcc-nand";
+			nand0_regulator2 = "none";
+			nand0_cache_level = <0x55aaaa55>;
+			nand0_flush_cache_num = <0x55aaaa55>;
+			nand0_capacity_level = <0x55aaaa55>;
+			nand0_id_number_ctl = <0x55aaaa55>;
+			nand0_print_level = <0x55aaaa55>;
+			nand0_p0 = <0x55aaaa55>;
+			nand0_p1 = <0x55aaaa55>;
+			nand0_p2 = <0x55aaaa55>;
+			nand0_p3 = <0x55aaaa55>;
+			chip_code = "sun50iw11";
+			status = "disabled";
+		};
+
+		sunxi_thermal_sensor:thermal_sensor{
+			compatible = "allwinner,thermal_sensor";
+			reg = <0x0 0x05070400 0x0 0x400>;
+			interrupts = <GIC_SPI 21 IRQ_TYPE_NONE>;
+			clocks = <&clk_hosc>,<&clk_ths>;
+			sensor_num = <2>;
+			combine_num = <2>;
+			shut_temp= <115000>;
+			status = "okay";
+
+			ths_combine0:ths_comb21e0{
+				compatible = "allwinner,ths_combine0";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <1>;
+				combine_sensor_type = "cpu";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <0>;
+			};
+			ths_combine1:ths_combine1{
+				compatible = "allwinner,ths_combine1";
+				#thermal-sensor-cells = <1>;
+				combine_sensor_num = <1>;
+				combine_sensor_type = "gpu";
+				combine_sensor_temp_type = "max";
+				combine_sensor_id = <1>;
+			};
+		};
+
+		cpu_budget_cooling:cpu_budget_cool{
+			device_type = "cpu_budget_cool";
+			compatible = "allwinner,budget_cooling";
+			#cooling-cells = <2>;
+			status = "okay";
+			state_cnt = <7>;
+			cluster_num = <1>;
+			state0 = <1800000 4>;
+			state1 = <1488000 4>;
+			state2 = <1320000 3>;
+			state3 = <1080000 2>;
+			state4 = <888000 1>;
+			state5 = <720000 1>;
+			state6 = <480000 1>;
+		};
+
+		gpu_cooling:gpu_cooling{
+			compatible = "allwinner,gpu_cooling";
+			reg = <0x0 0x0 0x0 0x0>;
+			#cooling-cells = <2>;
+			status = "okay";
+			state_cnt = <4>;
+			state0 = <0>;
+			state1 = <1>;
+			state2 = <2>;
+			state3 = <3>;
+		};
+
+		thermal-zones{
+			cpu_thermal_zone{
+
+				polling-delay-passive = <1000>;
+				polling-delay = <1000>;
+				thermal-sensors = <&ths_combine0 0>;
+
+				trips{
+					cpu_trip0:t0{
+						temperature = <60000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip1:t1{
+						temperature = <90000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip2:t2{
+						temperature = <95000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip3:t3{
+						temperature = <100000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip4:t4{
+						temperature = <105000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					cpu_trip5:t5{
+						temperature = <110000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					crt_trip0:t6{
+						temperature = <115000>;
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+
+				cooling-maps{
+					bind0{
+						contribution = <0>;
+						trip = <&cpu_trip0>;
+						cooling-device = <&cpu_budget_cooling 1 1>;
+					};
+					bind1{
+						contribution = <0>;
+						trip = <&cpu_trip1>;
+						cooling-device = <&cpu_budget_cooling 2 2>;
+					};
+					bind2{
+						contribution = <0>;
+						trip = <&cpu_trip2>;
+						cooling-device = <&cpu_budget_cooling 3 3>;
+					};
+					bind3{
+						contribution = <0>;
+						trip = <&cpu_trip3>;
+						cooling-device =
+						<&cpu_budget_cooling 4 4>;
+					};
+					bind4{
+						contribution = <0>;
+						trip = <&cpu_trip4>;
+						cooling-device =
+						<&cpu_budget_cooling 5 5>;
+					};
+					bind5{
+						contribution = <0>;
+						trip = <&cpu_trip5>;
+						cooling-device = <&cpu_budget_cooling 6 6>;
+					};
+				};
+			};
+
+			gpu_thermal_zone{
+
+				polling-delay-passive = <1000>;
+				polling-delay = <2000>;
+				thermal-sensors = <&ths_combine1 1>;
+
+				trips{
+					gpu_trip0:t0{
+						temperature = <95000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					gpu_trip1:t1{
+						temperature = <100000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					gpu_trip2:t2{
+						temperature = <105000>;
+						type = "passive";
+						hysteresis = <0>;
+					};
+					crt_trip1:t3{
+						temperature = <115000>;
+						type = "critical";
+						hysteresis = <0>;
+					};
+				};
+
+				cooling-maps{
+					bind0{
+						contribution = <0>;
+						trip = <&gpu_trip0>;
+						cooling-device = <&gpu_cooling 1 1>;
+					};
+					bind1{
+						contribution = <0>;
+						trip = <&gpu_trip1>;
+						cooling-device = <&gpu_cooling 2 2>;
+					};
+					bind2{
+						contribution = <0>;
+						trip = <&gpu_trip2>;
+						cooling-device = <&gpu_cooling 3 3>;
+					};
+				};
+			};
+		};
+
+		gpadc:gpadc{
+			compatible = "allwinner,sunxi-gpadc";
+			reg = <0x0 0x07030000 0x0 0x400>;
+			interrupts = <GIC_SPI 116 IRQ_TYPE_NONE>;
+			clocks = <&clk_gpadc>;
+			status = "disable";
+		};
+
+		keyboard0:keyboard{
+			compatible = "allwinner,keyboard_1200mv";
+			reg = <0x0 0x07030800 0x0 0x400>;
+			interrupts = <GIC_SPI 115 IRQ_TYPE_NONE>;
+			status = "okay";
+			key_cnt = <5>;
+			key0 = <115 115>;
+			key1 = <235 114>;
+			key2 = <330 139>;
+			key3 = <420 28>;
+			key4 = <520 102>;
+		};
+
+		gmac0: eth@04500000 {
+			compatible = "allwinner,sunxi-gmac";
+			reg = <0x0 0x04500000 0x0 0x10000>,
+			      <0x0 0x03000030 0x0 0x4>;
+			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "gmacirq";
+			clocks = <&clk_gmac0>;
+			clock-names = "gmac";
+			pinctrl-0 = <&gmac_pins_a>;
+			pinctrl-1 = <&gmac_pins_b>;
+			pinctrl-names = "default", "sleep";
+			phy-mode;
+			tx-delay = <7>;
+			rx-delay = <31>;
+			phy-rst;
+			gmac-power0;
+			gmac-power1;
+			gmac-power2;
+			status = "disabled";
+		};
+		msgbox0: msgbox0@0x03003000 {
+			compatible = "sunxi,msgbox";
+			reg = <0x0 0x03003000 0x0 0x1000>;
+			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
+			rpmsg_id = "sunxi,dsp0";
+		};
+
+		msgbox1: msgbox1@0x03008000 {
+			compatible = "sunxi,msgbox";
+			reg = <0x0 0x03008000 0x0 0x1000>;
+			interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
+			rpmsg_id = "sunxi,dsp1";
+		};
+	};
+
+};
