0.7
2020.2
Nov 18 2020
09:20:35
/home/aari/Projects/Vivado/fpga-som/fpga_som.sim/sim_1/behav/xsim/glbl.v,1632031339,verilog,,,,glbl,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/csom_tb.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/fpa_tb.v,,csom_tb,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/fpa_tb.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/isom_tb.v,,fpa_tb,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/gsom_tb.v,1633670128,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/csom_tb.v,,gsom_tb,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/isom_tb.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/test_tb.v,,isom_tb,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/test_tb.v,1632031339,verilog,,,,test_tb,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_add_multiple.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_adder.v,,fpa_add_multiple,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_adder.v,1633670177,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_comparator.v,,fpa_adder,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_comparator.v,1632058101,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_distance.v,,fpa_comparator,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_distance.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_divider.v,,fpa_distance,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_divider.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_euclidean_distance.v,,fpa_divider,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_euclidean_distance.v,1632035335,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_multiplier.v,,fpa_euclidean_distance,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_multiplier.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_update_weight.v,,fpa_multiplier,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/fpa_update_weight.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_euclidean_distance.v,,fpa_update_weight,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v,1633674755,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_grow_node_in_middle.v,,gsom,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_euclidean_distance.v,1633669155,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_learning_rate.v,,gsom_euclidean_distance,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_grow_node_in_middle.v,1633173024,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_grow_node_on_one_side.v,,gsom_grow_node_in_middle,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_grow_node_on_one_side.v,1633173024,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sim_1/new/gsom_tb.v,,gsom_grow_node_on_one_side,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_learning_rate.v,1633661146,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_lr.v,,gsom_learning_rate,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_lr.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_neighbour.v,,gsom_lr,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_neighbour.v,1632153519,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_weight.v,,gsom_update_neighbour,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom_update_weight.v,1632153630,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/isom.v,,gsom_update_weight,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/isom.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/lfsr.v,,isom,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/lfsr.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/som.v,,lfsr,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/som.v,1632035584,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/test.v,,som,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/test.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/to_ieee754.v,,test,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/to_ieee754.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/tsom.v,,to_ieee754,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/tsom.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/tsom_hamming_dist.v,,tsom,,,,,,,,
/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/tsom_hamming_dist.v,1632031339,verilog,,/home/aari/Projects/Vivado/fpga-som/fpga_som.srcs/sources_1/new/gsom.v,,tsom_hamming_dist,,,,,,,,
