	component NIOS_SoC is
		port (
			btn_export    : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			clk_clk       : in  std_logic                    := 'X';             -- clk
			hex0_export   : out std_logic_vector(6 downto 0);                    -- export
			hex1_export   : out std_logic_vector(6 downto 0);                    -- export
			hex2_export   : out std_logic_vector(6 downto 0);                    -- export
			hex3_export   : out std_logic_vector(6 downto 0);                    -- export
			hex4_export   : out std_logic_vector(6 downto 0);                    -- export
			hex5_export   : out std_logic_vector(6 downto 0);                    -- export
			reset_reset_n : in  std_logic                    := 'X';             -- reset_n
			timer_export  : out std_logic;                                       -- export
			uartpc_rxd    : in  std_logic                    := 'X';             -- rxd
			uartpc_txd    : out std_logic                                        -- txd
		);
	end component NIOS_SoC;

