//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_52
.address_size 64

	// .globl	calc_dest_min

.visible .entry calc_dest_min(
	.param .u64 calc_dest_min_param_0,
	.param .u64 calc_dest_min_param_1,
	.param .u64 calc_dest_min_param_2,
	.param .u64 calc_dest_min_param_3,
	.param .u64 calc_dest_min_param_4,
	.param .u64 calc_dest_min_param_5,
	.param .u64 calc_dest_min_param_6,
	.param .u64 calc_dest_min_param_7,
	.param .u64 calc_dest_min_param_8,
	.param .align 4 .b8 calc_dest_min_param_9[28],
	.param .u32 calc_dest_min_param_10,
	.param .u32 calc_dest_min_param_11
)
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<123>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd17, [calc_dest_min_param_0];
	ld.param.u64 	%rd18, [calc_dest_min_param_1];
	ld.param.u64 	%rd19, [calc_dest_min_param_2];
	ld.param.u64 	%rd20, [calc_dest_min_param_3];
	ld.param.u64 	%rd21, [calc_dest_min_param_4];
	ld.param.u64 	%rd22, [calc_dest_min_param_5];
	ld.param.u64 	%rd23, [calc_dest_min_param_6];
	ld.param.u64 	%rd24, [calc_dest_min_param_7];
	ld.param.u64 	%rd25, [calc_dest_min_param_8];
	ld.param.u32 	%r56, [calc_dest_min_param_10];
	ld.param.u32 	%r57, [calc_dest_min_param_11];
	ld.param.u32 	%r55, [calc_dest_min_param_9+24];
	ld.param.u32 	%r54, [calc_dest_min_param_9+20];
	ld.param.u32 	%r53, [calc_dest_min_param_9+16];
	ld.param.u32 	%r52, [calc_dest_min_param_9+12];
	ld.param.u32 	%r51, [calc_dest_min_param_9+8];
	ld.param.u32 	%r50, [calc_dest_min_param_9+4];
	ld.param.u32 	%r49, [calc_dest_min_param_9];
	mov.u32 	%r59, %ntid.x;
	mov.u32 	%r60, %ctaid.x;
	mov.u32 	%r61, %tid.x;
	mad.lo.s32 	%r1, %r60, %r59, %r61;
	setp.lt.s32 	%p1, %r56, 1;
	mov.u32 	%r122, -1;
	@%p1 bra 	$L__BB0_41;

	mul.lo.s32 	%r9, %r1, %r56;
	cvta.to.global.u64 	%rd1, %rd18;
	cvta.to.global.u64 	%rd2, %rd19;
	cvta.to.global.u64 	%rd3, %rd20;
	cvta.to.global.u64 	%rd4, %rd21;
	cvta.to.global.u64 	%rd5, %rd22;
	cvta.to.global.u64 	%rd6, %rd23;
	cvta.to.global.u64 	%rd7, %rd24;
	cvta.to.global.u64 	%rd8, %rd25;
	mov.u32 	%r104, 0;

$L__BB0_2:
	add.s32 	%r12, %r104, %r9;
	setp.ge.u32 	%p2, %r12, %r57;
	@%p2 bra 	$L__BB0_42;

	mov.u32 	%r106, 0;
	mov.u32 	%r107, %r106;

$L__BB0_4:
	mov.u32 	%r14, %r107;
	mul.wide.s32 	%rd26, %r106, 4;
	add.s64 	%rd9, %rd1, %rd26;
	ld.global.u32 	%r66, [%rd9+4];
	add.s32 	%r107, %r66, %r14;
	setp.le.u32 	%p3, %r107, %r12;
	add.s32 	%r106, %r106, 2;
	@%p3 bra 	$L__BB0_4;

	setp.lt.s32 	%p4, %r49, 1;
	sub.s32 	%r67, %r12, %r14;
	ld.global.u32 	%r68, [%rd9];
	add.s32 	%r111, %r67, %r68;
	@%p4 bra 	$L__BB0_10;

	mov.u32 	%r108, 0;

$L__BB0_7:
	mul.wide.s32 	%rd27, %r108, 12;
	add.s64 	%rd10, %rd2, %rd27;
	ld.global.u32 	%r70, [%rd10];
	setp.gt.u32 	%p5, %r70, %r111;
	add.s32 	%r108, %r108, 1;
	@%p5 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_8;

$L__BB0_9:
	setp.lt.s32 	%p7, %r108, %r49;
	@%p7 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_10;

$L__BB0_8:
	ld.global.u32 	%r71, [%rd10+4];
	setp.lt.u32 	%p6, %r71, %r111;
	ld.global.u32 	%r72, [%rd10+8];
	selp.b32 	%r73, 0, %r72, %p6;
	add.s32 	%r111, %r73, %r111;

$L__BB0_10:
	setp.lt.s32 	%p8, %r50, 1;
	@%p8 bra 	$L__BB0_15;

	mov.u32 	%r110, 0;

$L__BB0_12:
	mul.wide.s32 	%rd28, %r110, 12;
	add.s64 	%rd11, %rd3, %rd28;
	ld.global.u32 	%r75, [%rd11];
	setp.gt.u32 	%p9, %r75, %r111;
	add.s32 	%r110, %r110, 1;
	@%p9 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_13;

$L__BB0_14:
	setp.lt.s32 	%p11, %r110, %r50;
	@%p11 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_15;

$L__BB0_13:
	ld.global.u32 	%r76, [%rd11+4];
	setp.lt.u32 	%p10, %r76, %r111;
	ld.global.u32 	%r77, [%rd11+8];
	selp.b32 	%r78, 0, %r77, %p10;
	add.s32 	%r111, %r78, %r111;

$L__BB0_15:
	setp.lt.s32 	%p12, %r51, 1;
	@%p12 bra 	$L__BB0_20;

	mov.u32 	%r112, 0;

$L__BB0_17:
	mul.wide.s32 	%rd29, %r112, 12;
	add.s64 	%rd12, %rd4, %rd29;
	ld.global.u32 	%r80, [%rd12];
	setp.gt.u32 	%p13, %r80, %r111;
	add.s32 	%r112, %r112, 1;
	@%p13 bra 	$L__BB0_19;
	bra.uni 	$L__BB0_18;

$L__BB0_19:
	setp.lt.s32 	%p15, %r112, %r51;
	@%p15 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_20;

$L__BB0_18:
	ld.global.u32 	%r81, [%rd12+4];
	setp.lt.u32 	%p14, %r81, %r111;
	ld.global.u32 	%r82, [%rd12+8];
	selp.b32 	%r83, 0, %r82, %p14;
	add.s32 	%r111, %r83, %r111;

$L__BB0_20:
	setp.lt.s32 	%p16, %r52, 1;
	@%p16 bra 	$L__BB0_25;

	mov.u32 	%r114, 0;

$L__BB0_22:
	mul.wide.s32 	%rd30, %r114, 12;
	add.s64 	%rd13, %rd5, %rd30;
	ld.global.u32 	%r85, [%rd13];
	setp.gt.u32 	%p17, %r85, %r111;
	add.s32 	%r114, %r114, 1;
	@%p17 bra 	$L__BB0_24;
	bra.uni 	$L__BB0_23;

$L__BB0_24:
	setp.lt.s32 	%p19, %r114, %r52;
	@%p19 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_25;

$L__BB0_23:
	ld.global.u32 	%r86, [%rd13+4];
	setp.lt.u32 	%p18, %r86, %r111;
	ld.global.u32 	%r87, [%rd13+8];
	selp.b32 	%r88, 0, %r87, %p18;
	add.s32 	%r111, %r88, %r111;

$L__BB0_25:
	setp.lt.s32 	%p20, %r53, 1;
	@%p20 bra 	$L__BB0_30;

	mov.u32 	%r116, 0;

$L__BB0_27:
	mul.wide.s32 	%rd31, %r116, 12;
	add.s64 	%rd14, %rd6, %rd31;
	ld.global.u32 	%r90, [%rd14];
	setp.gt.u32 	%p21, %r90, %r111;
	add.s32 	%r116, %r116, 1;
	@%p21 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	setp.lt.s32 	%p23, %r116, %r53;
	@%p23 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_30;

$L__BB0_28:
	ld.global.u32 	%r91, [%rd14+4];
	setp.lt.u32 	%p22, %r91, %r111;
	ld.global.u32 	%r92, [%rd14+8];
	selp.b32 	%r93, 0, %r92, %p22;
	add.s32 	%r111, %r93, %r111;

$L__BB0_30:
	setp.lt.s32 	%p24, %r54, 1;
	@%p24 bra 	$L__BB0_35;

	mov.u32 	%r118, 0;

$L__BB0_32:
	mul.wide.s32 	%rd32, %r118, 12;
	add.s64 	%rd15, %rd7, %rd32;
	ld.global.u32 	%r95, [%rd15];
	setp.gt.u32 	%p25, %r95, %r111;
	add.s32 	%r118, %r118, 1;
	@%p25 bra 	$L__BB0_34;
	bra.uni 	$L__BB0_33;

$L__BB0_34:
	setp.lt.s32 	%p27, %r118, %r54;
	@%p27 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_35;

$L__BB0_33:
	ld.global.u32 	%r96, [%rd15+4];
	setp.lt.u32 	%p26, %r96, %r111;
	ld.global.u32 	%r97, [%rd15+8];
	selp.b32 	%r98, 0, %r97, %p26;
	add.s32 	%r111, %r98, %r111;

$L__BB0_35:
	setp.lt.s32 	%p28, %r55, 1;
	@%p28 bra 	$L__BB0_40;

	mov.u32 	%r120, 0;

$L__BB0_37:
	mul.wide.s32 	%rd33, %r120, 12;
	add.s64 	%rd16, %rd8, %rd33;
	ld.global.u32 	%r100, [%rd16];
	setp.gt.u32 	%p29, %r100, %r111;
	add.s32 	%r120, %r120, 1;
	@%p29 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	setp.lt.s32 	%p31, %r120, %r55;
	@%p31 bra 	$L__BB0_37;
	bra.uni 	$L__BB0_40;

$L__BB0_38:
	ld.global.u32 	%r101, [%rd16+4];
	setp.lt.u32 	%p30, %r101, %r111;
	ld.global.u32 	%r102, [%rd16+8];
	selp.b32 	%r103, 0, %r102, %p30;
	add.s32 	%r111, %r103, %r111;

$L__BB0_40:
	min.u32 	%r122, %r122, %r111;
	add.s32 	%r104, %r104, 1;
	setp.lt.s32 	%p32, %r104, %r56;
	@%p32 bra 	$L__BB0_2;

$L__BB0_41:
	cvta.to.global.u64 	%rd34, %rd17;
	mul.wide.s32 	%rd35, %r1, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.global.u32 	[%rd36], %r122;

$L__BB0_42:
	ret;

}

