// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_dataflow_in_loop_VITIS_LOOP_158_1 (
        A_0_address0,
        A_0_ce0,
        A_0_d0,
        A_0_q0,
        A_0_we0,
        A_0_address1,
        A_0_ce1,
        A_0_d1,
        A_0_q1,
        A_0_we1,
        A_1_address0,
        A_1_ce0,
        A_1_d0,
        A_1_q0,
        A_1_we0,
        A_1_address1,
        A_1_ce1,
        A_1_d1,
        A_1_q1,
        A_1_we1,
        A_2_address0,
        A_2_ce0,
        A_2_d0,
        A_2_q0,
        A_2_we0,
        A_2_address1,
        A_2_ce1,
        A_2_d1,
        A_2_q1,
        A_2_we1,
        A_3_address0,
        A_3_ce0,
        A_3_d0,
        A_3_q0,
        A_3_we0,
        A_3_address1,
        A_3_ce1,
        A_3_d1,
        A_3_q1,
        A_3_we1,
        A_4_address0,
        A_4_ce0,
        A_4_d0,
        A_4_q0,
        A_4_we0,
        A_4_address1,
        A_4_ce1,
        A_4_d1,
        A_4_q1,
        A_4_we1,
        A_5_address0,
        A_5_ce0,
        A_5_d0,
        A_5_q0,
        A_5_we0,
        A_5_address1,
        A_5_ce1,
        A_5_d1,
        A_5_q1,
        A_5_we1,
        A_6_address0,
        A_6_ce0,
        A_6_d0,
        A_6_q0,
        A_6_we0,
        A_6_address1,
        A_6_ce1,
        A_6_d1,
        A_6_q1,
        A_6_we1,
        A_7_address0,
        A_7_ce0,
        A_7_d0,
        A_7_q0,
        A_7_we0,
        A_7_address1,
        A_7_ce1,
        A_7_d1,
        A_7_q1,
        A_7_we1,
        A_8_address0,
        A_8_ce0,
        A_8_d0,
        A_8_q0,
        A_8_we0,
        A_8_address1,
        A_8_ce1,
        A_8_d1,
        A_8_q1,
        A_8_we1,
        A_9_address0,
        A_9_ce0,
        A_9_d0,
        A_9_q0,
        A_9_we0,
        A_9_address1,
        A_9_ce1,
        A_9_d1,
        A_9_q1,
        A_9_we1,
        A_10_address0,
        A_10_ce0,
        A_10_d0,
        A_10_q0,
        A_10_we0,
        A_10_address1,
        A_10_ce1,
        A_10_d1,
        A_10_q1,
        A_10_we1,
        A_11_address0,
        A_11_ce0,
        A_11_d0,
        A_11_q0,
        A_11_we0,
        A_11_address1,
        A_11_ce1,
        A_11_d1,
        A_11_q1,
        A_11_we1,
        v330_0_address0,
        v330_0_ce0,
        v330_0_d0,
        v330_0_q0,
        v330_0_we0,
        v330_0_address1,
        v330_0_ce1,
        v330_0_d1,
        v330_0_q1,
        v330_0_we1,
        jj,
        v330_1_address0,
        v330_1_ce0,
        v330_1_d0,
        v330_1_q0,
        v330_1_we0,
        v330_1_address1,
        v330_1_ce1,
        v330_1_d1,
        v330_1_q1,
        v330_1_we1,
        v330_2_address0,
        v330_2_ce0,
        v330_2_d0,
        v330_2_q0,
        v330_2_we0,
        v330_2_address1,
        v330_2_ce1,
        v330_2_d1,
        v330_2_q1,
        v330_2_we1,
        v330_3_address0,
        v330_3_ce0,
        v330_3_d0,
        v330_3_q0,
        v330_3_we0,
        v330_3_address1,
        v330_3_ce1,
        v330_3_d1,
        v330_3_q1,
        v330_3_we1,
        v330_4_address0,
        v330_4_ce0,
        v330_4_d0,
        v330_4_q0,
        v330_4_we0,
        v330_4_address1,
        v330_4_ce1,
        v330_4_d1,
        v330_4_q1,
        v330_4_we1,
        v330_5_address0,
        v330_5_ce0,
        v330_5_d0,
        v330_5_q0,
        v330_5_we0,
        v330_5_address1,
        v330_5_ce1,
        v330_5_d1,
        v330_5_q1,
        v330_5_we1,
        v330_6_address0,
        v330_6_ce0,
        v330_6_d0,
        v330_6_q0,
        v330_6_we0,
        v330_6_address1,
        v330_6_ce1,
        v330_6_d1,
        v330_6_q1,
        v330_6_we1,
        v330_7_address0,
        v330_7_ce0,
        v330_7_d0,
        v330_7_q0,
        v330_7_we0,
        v330_7_address1,
        v330_7_ce1,
        v330_7_d1,
        v330_7_q1,
        v330_7_we1,
        v330_8_address0,
        v330_8_ce0,
        v330_8_d0,
        v330_8_q0,
        v330_8_we0,
        v330_8_address1,
        v330_8_ce1,
        v330_8_d1,
        v330_8_q1,
        v330_8_we1,
        v330_9_address0,
        v330_9_ce0,
        v330_9_d0,
        v330_9_q0,
        v330_9_we0,
        v330_9_address1,
        v330_9_ce1,
        v330_9_d1,
        v330_9_q1,
        v330_9_we1,
        v330_10_address0,
        v330_10_ce0,
        v330_10_d0,
        v330_10_q0,
        v330_10_we0,
        v330_10_address1,
        v330_10_ce1,
        v330_10_d1,
        v330_10_q1,
        v330_10_we1,
        v330_11_address0,
        v330_11_ce0,
        v330_11_d0,
        v330_11_q0,
        v330_11_we0,
        v330_11_address1,
        v330_11_ce1,
        v330_11_d1,
        v330_11_q1,
        v330_11_we1,
        C_11_address0,
        C_11_ce0,
        C_11_d0,
        C_11_q0,
        C_11_we0,
        C_11_address1,
        C_11_ce1,
        C_11_d1,
        C_11_q1,
        C_11_we1,
        C_10_address0,
        C_10_ce0,
        C_10_d0,
        C_10_q0,
        C_10_we0,
        C_10_address1,
        C_10_ce1,
        C_10_d1,
        C_10_q1,
        C_10_we1,
        C_9_address0,
        C_9_ce0,
        C_9_d0,
        C_9_q0,
        C_9_we0,
        C_9_address1,
        C_9_ce1,
        C_9_d1,
        C_9_q1,
        C_9_we1,
        C_8_address0,
        C_8_ce0,
        C_8_d0,
        C_8_q0,
        C_8_we0,
        C_8_address1,
        C_8_ce1,
        C_8_d1,
        C_8_q1,
        C_8_we1,
        C_7_address0,
        C_7_ce0,
        C_7_d0,
        C_7_q0,
        C_7_we0,
        C_7_address1,
        C_7_ce1,
        C_7_d1,
        C_7_q1,
        C_7_we1,
        C_6_address0,
        C_6_ce0,
        C_6_d0,
        C_6_q0,
        C_6_we0,
        C_6_address1,
        C_6_ce1,
        C_6_d1,
        C_6_q1,
        C_6_we1,
        C_5_address0,
        C_5_ce0,
        C_5_d0,
        C_5_q0,
        C_5_we0,
        C_5_address1,
        C_5_ce1,
        C_5_d1,
        C_5_q1,
        C_5_we1,
        C_4_address0,
        C_4_ce0,
        C_4_d0,
        C_4_q0,
        C_4_we0,
        C_4_address1,
        C_4_ce1,
        C_4_d1,
        C_4_q1,
        C_4_we1,
        C_3_address0,
        C_3_ce0,
        C_3_d0,
        C_3_q0,
        C_3_we0,
        C_3_address1,
        C_3_ce1,
        C_3_d1,
        C_3_q1,
        C_3_we1,
        C_2_address0,
        C_2_ce0,
        C_2_d0,
        C_2_q0,
        C_2_we0,
        C_2_address1,
        C_2_ce1,
        C_2_d1,
        C_2_q1,
        C_2_we1,
        C_1_address0,
        C_1_ce0,
        C_1_d0,
        C_1_q0,
        C_1_we0,
        C_1_address1,
        C_1_ce1,
        C_1_d1,
        C_1_q1,
        C_1_we1,
        C_0_address0,
        C_0_ce0,
        C_0_d0,
        C_0_q0,
        C_0_we0,
        C_0_address1,
        C_0_ce1,
        C_0_d1,
        C_0_q1,
        C_0_we1,
        ap_clk,
        ap_rst,
        jj_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


output  [9:0] A_0_address0;
output   A_0_ce0;
output  [7:0] A_0_d0;
input  [7:0] A_0_q0;
output   A_0_we0;
output  [9:0] A_0_address1;
output   A_0_ce1;
output  [7:0] A_0_d1;
input  [7:0] A_0_q1;
output   A_0_we1;
output  [9:0] A_1_address0;
output   A_1_ce0;
output  [7:0] A_1_d0;
input  [7:0] A_1_q0;
output   A_1_we0;
output  [9:0] A_1_address1;
output   A_1_ce1;
output  [7:0] A_1_d1;
input  [7:0] A_1_q1;
output   A_1_we1;
output  [9:0] A_2_address0;
output   A_2_ce0;
output  [7:0] A_2_d0;
input  [7:0] A_2_q0;
output   A_2_we0;
output  [9:0] A_2_address1;
output   A_2_ce1;
output  [7:0] A_2_d1;
input  [7:0] A_2_q1;
output   A_2_we1;
output  [9:0] A_3_address0;
output   A_3_ce0;
output  [7:0] A_3_d0;
input  [7:0] A_3_q0;
output   A_3_we0;
output  [9:0] A_3_address1;
output   A_3_ce1;
output  [7:0] A_3_d1;
input  [7:0] A_3_q1;
output   A_3_we1;
output  [9:0] A_4_address0;
output   A_4_ce0;
output  [7:0] A_4_d0;
input  [7:0] A_4_q0;
output   A_4_we0;
output  [9:0] A_4_address1;
output   A_4_ce1;
output  [7:0] A_4_d1;
input  [7:0] A_4_q1;
output   A_4_we1;
output  [9:0] A_5_address0;
output   A_5_ce0;
output  [7:0] A_5_d0;
input  [7:0] A_5_q0;
output   A_5_we0;
output  [9:0] A_5_address1;
output   A_5_ce1;
output  [7:0] A_5_d1;
input  [7:0] A_5_q1;
output   A_5_we1;
output  [9:0] A_6_address0;
output   A_6_ce0;
output  [7:0] A_6_d0;
input  [7:0] A_6_q0;
output   A_6_we0;
output  [9:0] A_6_address1;
output   A_6_ce1;
output  [7:0] A_6_d1;
input  [7:0] A_6_q1;
output   A_6_we1;
output  [9:0] A_7_address0;
output   A_7_ce0;
output  [7:0] A_7_d0;
input  [7:0] A_7_q0;
output   A_7_we0;
output  [9:0] A_7_address1;
output   A_7_ce1;
output  [7:0] A_7_d1;
input  [7:0] A_7_q1;
output   A_7_we1;
output  [9:0] A_8_address0;
output   A_8_ce0;
output  [7:0] A_8_d0;
input  [7:0] A_8_q0;
output   A_8_we0;
output  [9:0] A_8_address1;
output   A_8_ce1;
output  [7:0] A_8_d1;
input  [7:0] A_8_q1;
output   A_8_we1;
output  [9:0] A_9_address0;
output   A_9_ce0;
output  [7:0] A_9_d0;
input  [7:0] A_9_q0;
output   A_9_we0;
output  [9:0] A_9_address1;
output   A_9_ce1;
output  [7:0] A_9_d1;
input  [7:0] A_9_q1;
output   A_9_we1;
output  [9:0] A_10_address0;
output   A_10_ce0;
output  [7:0] A_10_d0;
input  [7:0] A_10_q0;
output   A_10_we0;
output  [9:0] A_10_address1;
output   A_10_ce1;
output  [7:0] A_10_d1;
input  [7:0] A_10_q1;
output   A_10_we1;
output  [9:0] A_11_address0;
output   A_11_ce0;
output  [7:0] A_11_d0;
input  [7:0] A_11_q0;
output   A_11_we0;
output  [9:0] A_11_address1;
output   A_11_ce1;
output  [7:0] A_11_d1;
input  [7:0] A_11_q1;
output   A_11_we1;
output  [15:0] v330_0_address0;
output   v330_0_ce0;
output  [3:0] v330_0_d0;
input  [3:0] v330_0_q0;
output   v330_0_we0;
output  [15:0] v330_0_address1;
output   v330_0_ce1;
output  [3:0] v330_0_d1;
input  [3:0] v330_0_q1;
output   v330_0_we1;
input  [6:0] jj;
output  [15:0] v330_1_address0;
output   v330_1_ce0;
output  [3:0] v330_1_d0;
input  [3:0] v330_1_q0;
output   v330_1_we0;
output  [15:0] v330_1_address1;
output   v330_1_ce1;
output  [3:0] v330_1_d1;
input  [3:0] v330_1_q1;
output   v330_1_we1;
output  [15:0] v330_2_address0;
output   v330_2_ce0;
output  [3:0] v330_2_d0;
input  [3:0] v330_2_q0;
output   v330_2_we0;
output  [15:0] v330_2_address1;
output   v330_2_ce1;
output  [3:0] v330_2_d1;
input  [3:0] v330_2_q1;
output   v330_2_we1;
output  [15:0] v330_3_address0;
output   v330_3_ce0;
output  [3:0] v330_3_d0;
input  [3:0] v330_3_q0;
output   v330_3_we0;
output  [15:0] v330_3_address1;
output   v330_3_ce1;
output  [3:0] v330_3_d1;
input  [3:0] v330_3_q1;
output   v330_3_we1;
output  [15:0] v330_4_address0;
output   v330_4_ce0;
output  [3:0] v330_4_d0;
input  [3:0] v330_4_q0;
output   v330_4_we0;
output  [15:0] v330_4_address1;
output   v330_4_ce1;
output  [3:0] v330_4_d1;
input  [3:0] v330_4_q1;
output   v330_4_we1;
output  [15:0] v330_5_address0;
output   v330_5_ce0;
output  [3:0] v330_5_d0;
input  [3:0] v330_5_q0;
output   v330_5_we0;
output  [15:0] v330_5_address1;
output   v330_5_ce1;
output  [3:0] v330_5_d1;
input  [3:0] v330_5_q1;
output   v330_5_we1;
output  [15:0] v330_6_address0;
output   v330_6_ce0;
output  [3:0] v330_6_d0;
input  [3:0] v330_6_q0;
output   v330_6_we0;
output  [15:0] v330_6_address1;
output   v330_6_ce1;
output  [3:0] v330_6_d1;
input  [3:0] v330_6_q1;
output   v330_6_we1;
output  [15:0] v330_7_address0;
output   v330_7_ce0;
output  [3:0] v330_7_d0;
input  [3:0] v330_7_q0;
output   v330_7_we0;
output  [15:0] v330_7_address1;
output   v330_7_ce1;
output  [3:0] v330_7_d1;
input  [3:0] v330_7_q1;
output   v330_7_we1;
output  [15:0] v330_8_address0;
output   v330_8_ce0;
output  [3:0] v330_8_d0;
input  [3:0] v330_8_q0;
output   v330_8_we0;
output  [15:0] v330_8_address1;
output   v330_8_ce1;
output  [3:0] v330_8_d1;
input  [3:0] v330_8_q1;
output   v330_8_we1;
output  [15:0] v330_9_address0;
output   v330_9_ce0;
output  [3:0] v330_9_d0;
input  [3:0] v330_9_q0;
output   v330_9_we0;
output  [15:0] v330_9_address1;
output   v330_9_ce1;
output  [3:0] v330_9_d1;
input  [3:0] v330_9_q1;
output   v330_9_we1;
output  [15:0] v330_10_address0;
output   v330_10_ce0;
output  [3:0] v330_10_d0;
input  [3:0] v330_10_q0;
output   v330_10_we0;
output  [15:0] v330_10_address1;
output   v330_10_ce1;
output  [3:0] v330_10_d1;
input  [3:0] v330_10_q1;
output   v330_10_we1;
output  [15:0] v330_11_address0;
output   v330_11_ce0;
output  [3:0] v330_11_d0;
input  [3:0] v330_11_q0;
output   v330_11_we0;
output  [15:0] v330_11_address1;
output   v330_11_ce1;
output  [3:0] v330_11_d1;
input  [3:0] v330_11_q1;
output   v330_11_we1;
output  [9:0] C_11_address0;
output   C_11_ce0;
output  [23:0] C_11_d0;
input  [23:0] C_11_q0;
output   C_11_we0;
output  [9:0] C_11_address1;
output   C_11_ce1;
output  [23:0] C_11_d1;
input  [23:0] C_11_q1;
output   C_11_we1;
output  [9:0] C_10_address0;
output   C_10_ce0;
output  [23:0] C_10_d0;
input  [23:0] C_10_q0;
output   C_10_we0;
output  [9:0] C_10_address1;
output   C_10_ce1;
output  [23:0] C_10_d1;
input  [23:0] C_10_q1;
output   C_10_we1;
output  [9:0] C_9_address0;
output   C_9_ce0;
output  [23:0] C_9_d0;
input  [23:0] C_9_q0;
output   C_9_we0;
output  [9:0] C_9_address1;
output   C_9_ce1;
output  [23:0] C_9_d1;
input  [23:0] C_9_q1;
output   C_9_we1;
output  [9:0] C_8_address0;
output   C_8_ce0;
output  [23:0] C_8_d0;
input  [23:0] C_8_q0;
output   C_8_we0;
output  [9:0] C_8_address1;
output   C_8_ce1;
output  [23:0] C_8_d1;
input  [23:0] C_8_q1;
output   C_8_we1;
output  [9:0] C_7_address0;
output   C_7_ce0;
output  [23:0] C_7_d0;
input  [23:0] C_7_q0;
output   C_7_we0;
output  [9:0] C_7_address1;
output   C_7_ce1;
output  [23:0] C_7_d1;
input  [23:0] C_7_q1;
output   C_7_we1;
output  [9:0] C_6_address0;
output   C_6_ce0;
output  [23:0] C_6_d0;
input  [23:0] C_6_q0;
output   C_6_we0;
output  [9:0] C_6_address1;
output   C_6_ce1;
output  [23:0] C_6_d1;
input  [23:0] C_6_q1;
output   C_6_we1;
output  [9:0] C_5_address0;
output   C_5_ce0;
output  [23:0] C_5_d0;
input  [23:0] C_5_q0;
output   C_5_we0;
output  [9:0] C_5_address1;
output   C_5_ce1;
output  [23:0] C_5_d1;
input  [23:0] C_5_q1;
output   C_5_we1;
output  [9:0] C_4_address0;
output   C_4_ce0;
output  [23:0] C_4_d0;
input  [23:0] C_4_q0;
output   C_4_we0;
output  [9:0] C_4_address1;
output   C_4_ce1;
output  [23:0] C_4_d1;
input  [23:0] C_4_q1;
output   C_4_we1;
output  [9:0] C_3_address0;
output   C_3_ce0;
output  [23:0] C_3_d0;
input  [23:0] C_3_q0;
output   C_3_we0;
output  [9:0] C_3_address1;
output   C_3_ce1;
output  [23:0] C_3_d1;
input  [23:0] C_3_q1;
output   C_3_we1;
output  [9:0] C_2_address0;
output   C_2_ce0;
output  [23:0] C_2_d0;
input  [23:0] C_2_q0;
output   C_2_we0;
output  [9:0] C_2_address1;
output   C_2_ce1;
output  [23:0] C_2_d1;
input  [23:0] C_2_q1;
output   C_2_we1;
output  [9:0] C_1_address0;
output   C_1_ce0;
output  [23:0] C_1_d0;
input  [23:0] C_1_q0;
output   C_1_we0;
output  [9:0] C_1_address1;
output   C_1_ce1;
output  [23:0] C_1_d1;
input  [23:0] C_1_q1;
output   C_1_we1;
output  [9:0] C_0_address0;
output   C_0_ce0;
output  [23:0] C_0_d0;
input  [23:0] C_0_q0;
output   C_0_we0;
output  [9:0] C_0_address1;
output   C_0_ce1;
output  [23:0] C_0_d1;
input  [23:0] C_0_q1;
output   C_0_we1;
input   ap_clk;
input   ap_rst;
input   jj_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    init_block_AB_proc32_U0_ap_start;
wire    init_block_AB_proc32_U0_ap_done;
wire    init_block_AB_proc32_U0_ap_continue;
wire    init_block_AB_proc32_U0_ap_idle;
wire    init_block_AB_proc32_U0_ap_ready;
wire    init_block_AB_proc32_U0_start_out;
wire    init_block_AB_proc32_U0_start_write;
wire   [9:0] init_block_AB_proc32_U0_A_0_address0;
wire    init_block_AB_proc32_U0_A_0_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_01_din;
wire    init_block_AB_proc32_U0_block_A_loader_01_write;
wire   [9:0] init_block_AB_proc32_U0_A_1_address0;
wire    init_block_AB_proc32_U0_A_1_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_12_din;
wire    init_block_AB_proc32_U0_block_A_loader_12_write;
wire   [9:0] init_block_AB_proc32_U0_A_2_address0;
wire    init_block_AB_proc32_U0_A_2_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_23_din;
wire    init_block_AB_proc32_U0_block_A_loader_23_write;
wire   [9:0] init_block_AB_proc32_U0_A_3_address0;
wire    init_block_AB_proc32_U0_A_3_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_34_din;
wire    init_block_AB_proc32_U0_block_A_loader_34_write;
wire   [9:0] init_block_AB_proc32_U0_A_4_address0;
wire    init_block_AB_proc32_U0_A_4_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_45_din;
wire    init_block_AB_proc32_U0_block_A_loader_45_write;
wire   [9:0] init_block_AB_proc32_U0_A_5_address0;
wire    init_block_AB_proc32_U0_A_5_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_56_din;
wire    init_block_AB_proc32_U0_block_A_loader_56_write;
wire   [9:0] init_block_AB_proc32_U0_A_6_address0;
wire    init_block_AB_proc32_U0_A_6_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_67_din;
wire    init_block_AB_proc32_U0_block_A_loader_67_write;
wire   [9:0] init_block_AB_proc32_U0_A_7_address0;
wire    init_block_AB_proc32_U0_A_7_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_78_din;
wire    init_block_AB_proc32_U0_block_A_loader_78_write;
wire   [9:0] init_block_AB_proc32_U0_A_8_address0;
wire    init_block_AB_proc32_U0_A_8_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_89_din;
wire    init_block_AB_proc32_U0_block_A_loader_89_write;
wire   [9:0] init_block_AB_proc32_U0_A_9_address0;
wire    init_block_AB_proc32_U0_A_9_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_910_din;
wire    init_block_AB_proc32_U0_block_A_loader_910_write;
wire   [9:0] init_block_AB_proc32_U0_A_10_address0;
wire    init_block_AB_proc32_U0_A_10_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_1011_din;
wire    init_block_AB_proc32_U0_block_A_loader_1011_write;
wire   [9:0] init_block_AB_proc32_U0_A_11_address0;
wire    init_block_AB_proc32_U0_A_11_ce0;
wire   [7:0] init_block_AB_proc32_U0_block_A_loader_1112_din;
wire    init_block_AB_proc32_U0_block_A_loader_1112_write;
wire   [15:0] init_block_AB_proc32_U0_v330_0_address0;
wire    init_block_AB_proc32_U0_v330_0_ce0;
wire   [5:0] init_block_AB_proc32_U0_jj;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_013_din;
wire    init_block_AB_proc32_U0_block_B_loader_013_write;
wire   [15:0] init_block_AB_proc32_U0_v330_1_address0;
wire    init_block_AB_proc32_U0_v330_1_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_114_din;
wire    init_block_AB_proc32_U0_block_B_loader_114_write;
wire   [15:0] init_block_AB_proc32_U0_v330_2_address0;
wire    init_block_AB_proc32_U0_v330_2_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_215_din;
wire    init_block_AB_proc32_U0_block_B_loader_215_write;
wire   [15:0] init_block_AB_proc32_U0_v330_3_address0;
wire    init_block_AB_proc32_U0_v330_3_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_316_din;
wire    init_block_AB_proc32_U0_block_B_loader_316_write;
wire   [15:0] init_block_AB_proc32_U0_v330_4_address0;
wire    init_block_AB_proc32_U0_v330_4_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_417_din;
wire    init_block_AB_proc32_U0_block_B_loader_417_write;
wire   [15:0] init_block_AB_proc32_U0_v330_5_address0;
wire    init_block_AB_proc32_U0_v330_5_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_518_din;
wire    init_block_AB_proc32_U0_block_B_loader_518_write;
wire   [15:0] init_block_AB_proc32_U0_v330_6_address0;
wire    init_block_AB_proc32_U0_v330_6_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_619_din;
wire    init_block_AB_proc32_U0_block_B_loader_619_write;
wire   [15:0] init_block_AB_proc32_U0_v330_7_address0;
wire    init_block_AB_proc32_U0_v330_7_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_720_din;
wire    init_block_AB_proc32_U0_block_B_loader_720_write;
wire   [15:0] init_block_AB_proc32_U0_v330_8_address0;
wire    init_block_AB_proc32_U0_v330_8_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_821_din;
wire    init_block_AB_proc32_U0_block_B_loader_821_write;
wire   [15:0] init_block_AB_proc32_U0_v330_9_address0;
wire    init_block_AB_proc32_U0_v330_9_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_922_din;
wire    init_block_AB_proc32_U0_block_B_loader_922_write;
wire   [15:0] init_block_AB_proc32_U0_v330_10_address0;
wire    init_block_AB_proc32_U0_v330_10_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_1023_din;
wire    init_block_AB_proc32_U0_block_B_loader_1023_write;
wire   [15:0] init_block_AB_proc32_U0_v330_11_address0;
wire    init_block_AB_proc32_U0_v330_11_ce0;
wire   [3:0] init_block_AB_proc32_U0_block_B_loader_1124_din;
wire    init_block_AB_proc32_U0_block_B_loader_1124_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c_din;
wire    init_block_AB_proc32_U0_jj_c_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c1_din;
wire    init_block_AB_proc32_U0_jj_c1_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c2_din;
wire    init_block_AB_proc32_U0_jj_c2_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c3_din;
wire    init_block_AB_proc32_U0_jj_c3_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c4_din;
wire    init_block_AB_proc32_U0_jj_c4_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c5_din;
wire    init_block_AB_proc32_U0_jj_c5_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c6_din;
wire    init_block_AB_proc32_U0_jj_c6_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c7_din;
wire    init_block_AB_proc32_U0_jj_c7_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c8_din;
wire    init_block_AB_proc32_U0_jj_c8_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c9_din;
wire    init_block_AB_proc32_U0_jj_c9_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c10_din;
wire    init_block_AB_proc32_U0_jj_c10_write;
wire   [5:0] init_block_AB_proc32_U0_jj_c11_din;
wire    init_block_AB_proc32_U0_jj_c11_write;
wire    systolic_array_k_768_U0_block_A_loader_0_read;
wire    systolic_array_k_768_U0_block_A_loader_1_read;
wire    systolic_array_k_768_U0_block_A_loader_2_read;
wire    systolic_array_k_768_U0_block_A_loader_3_read;
wire    systolic_array_k_768_U0_block_A_loader_4_read;
wire    systolic_array_k_768_U0_block_A_loader_5_read;
wire    systolic_array_k_768_U0_block_A_loader_6_read;
wire    systolic_array_k_768_U0_block_A_loader_7_read;
wire    systolic_array_k_768_U0_block_A_loader_8_read;
wire    systolic_array_k_768_U0_block_A_loader_9_read;
wire    systolic_array_k_768_U0_block_A_loader_10_read;
wire    systolic_array_k_768_U0_block_A_loader_11_read;
wire    systolic_array_k_768_U0_block_B_loader_0_read;
wire    systolic_array_k_768_U0_block_B_loader_1_read;
wire    systolic_array_k_768_U0_block_B_loader_2_read;
wire    systolic_array_k_768_U0_block_B_loader_3_read;
wire    systolic_array_k_768_U0_block_B_loader_4_read;
wire    systolic_array_k_768_U0_block_B_loader_5_read;
wire    systolic_array_k_768_U0_block_B_loader_6_read;
wire    systolic_array_k_768_U0_block_B_loader_7_read;
wire    systolic_array_k_768_U0_block_B_loader_8_read;
wire    systolic_array_k_768_U0_block_B_loader_9_read;
wire    systolic_array_k_768_U0_block_B_loader_10_read;
wire    systolic_array_k_768_U0_block_B_loader_11_read;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_0_din;
wire    systolic_array_k_768_U0_block_C_drainer_0_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_1_din;
wire    systolic_array_k_768_U0_block_C_drainer_1_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_2_din;
wire    systolic_array_k_768_U0_block_C_drainer_2_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_3_din;
wire    systolic_array_k_768_U0_block_C_drainer_3_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_4_din;
wire    systolic_array_k_768_U0_block_C_drainer_4_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_5_din;
wire    systolic_array_k_768_U0_block_C_drainer_5_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_6_din;
wire    systolic_array_k_768_U0_block_C_drainer_6_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_7_din;
wire    systolic_array_k_768_U0_block_C_drainer_7_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_8_din;
wire    systolic_array_k_768_U0_block_C_drainer_8_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_9_din;
wire    systolic_array_k_768_U0_block_C_drainer_9_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_10_din;
wire    systolic_array_k_768_U0_block_C_drainer_10_write;
wire   [23:0] systolic_array_k_768_U0_block_C_drainer_11_din;
wire    systolic_array_k_768_U0_block_C_drainer_11_write;
wire    systolic_array_k_768_U0_ap_start;
wire    systolic_array_k_768_U0_ap_done;
wire    systolic_array_k_768_U0_ap_ready;
wire    systolic_array_k_768_U0_ap_idle;
wire    systolic_array_k_768_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc_U0_ap_start;
wire    VITIS_LOOP_179_4_proc_U0_ap_done;
wire    VITIS_LOOP_179_4_proc_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc_U0_C_0_address0;
wire    VITIS_LOOP_179_4_proc_U0_C_0_ce0;
wire    VITIS_LOOP_179_4_proc_U0_C_0_we0;
wire   [23:0] VITIS_LOOP_179_4_proc_U0_C_0_d0;
wire   [9:0] VITIS_LOOP_179_4_proc_U0_C_0_address1;
wire    VITIS_LOOP_179_4_proc_U0_C_0_ce1;
wire    VITIS_LOOP_179_4_proc_U0_block_C_drainer_025_read;
wire    VITIS_LOOP_179_4_proc_U0_jj_read;
wire    ap_sync_continue;
wire    VITIS_LOOP_179_4_proc33_U0_ap_start;
wire    VITIS_LOOP_179_4_proc33_U0_ap_done;
wire    VITIS_LOOP_179_4_proc33_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc33_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc33_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc33_U0_C_1_address0;
wire    VITIS_LOOP_179_4_proc33_U0_C_1_ce0;
wire    VITIS_LOOP_179_4_proc33_U0_C_1_we0;
wire   [23:0] VITIS_LOOP_179_4_proc33_U0_C_1_d0;
wire   [9:0] VITIS_LOOP_179_4_proc33_U0_C_1_address1;
wire    VITIS_LOOP_179_4_proc33_U0_C_1_ce1;
wire    VITIS_LOOP_179_4_proc33_U0_block_C_drainer_126_read;
wire    VITIS_LOOP_179_4_proc33_U0_jj_read;
wire    VITIS_LOOP_179_4_proc34_U0_ap_start;
wire    VITIS_LOOP_179_4_proc34_U0_ap_done;
wire    VITIS_LOOP_179_4_proc34_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc34_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc34_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc34_U0_C_2_address0;
wire    VITIS_LOOP_179_4_proc34_U0_C_2_ce0;
wire    VITIS_LOOP_179_4_proc34_U0_C_2_we0;
wire   [23:0] VITIS_LOOP_179_4_proc34_U0_C_2_d0;
wire   [9:0] VITIS_LOOP_179_4_proc34_U0_C_2_address1;
wire    VITIS_LOOP_179_4_proc34_U0_C_2_ce1;
wire    VITIS_LOOP_179_4_proc34_U0_block_C_drainer_227_read;
wire    VITIS_LOOP_179_4_proc34_U0_jj_read;
wire    VITIS_LOOP_179_4_proc35_U0_ap_start;
wire    VITIS_LOOP_179_4_proc35_U0_ap_done;
wire    VITIS_LOOP_179_4_proc35_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc35_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc35_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc35_U0_C_3_address0;
wire    VITIS_LOOP_179_4_proc35_U0_C_3_ce0;
wire    VITIS_LOOP_179_4_proc35_U0_C_3_we0;
wire   [23:0] VITIS_LOOP_179_4_proc35_U0_C_3_d0;
wire   [9:0] VITIS_LOOP_179_4_proc35_U0_C_3_address1;
wire    VITIS_LOOP_179_4_proc35_U0_C_3_ce1;
wire    VITIS_LOOP_179_4_proc35_U0_block_C_drainer_328_read;
wire    VITIS_LOOP_179_4_proc35_U0_jj_read;
wire    VITIS_LOOP_179_4_proc36_U0_ap_start;
wire    VITIS_LOOP_179_4_proc36_U0_ap_done;
wire    VITIS_LOOP_179_4_proc36_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc36_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc36_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc36_U0_C_4_address0;
wire    VITIS_LOOP_179_4_proc36_U0_C_4_ce0;
wire    VITIS_LOOP_179_4_proc36_U0_C_4_we0;
wire   [23:0] VITIS_LOOP_179_4_proc36_U0_C_4_d0;
wire   [9:0] VITIS_LOOP_179_4_proc36_U0_C_4_address1;
wire    VITIS_LOOP_179_4_proc36_U0_C_4_ce1;
wire    VITIS_LOOP_179_4_proc36_U0_block_C_drainer_429_read;
wire    VITIS_LOOP_179_4_proc36_U0_jj_read;
wire    VITIS_LOOP_179_4_proc37_U0_ap_start;
wire    VITIS_LOOP_179_4_proc37_U0_ap_done;
wire    VITIS_LOOP_179_4_proc37_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc37_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc37_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc37_U0_C_5_address0;
wire    VITIS_LOOP_179_4_proc37_U0_C_5_ce0;
wire    VITIS_LOOP_179_4_proc37_U0_C_5_we0;
wire   [23:0] VITIS_LOOP_179_4_proc37_U0_C_5_d0;
wire   [9:0] VITIS_LOOP_179_4_proc37_U0_C_5_address1;
wire    VITIS_LOOP_179_4_proc37_U0_C_5_ce1;
wire    VITIS_LOOP_179_4_proc37_U0_block_C_drainer_530_read;
wire    VITIS_LOOP_179_4_proc37_U0_jj_read;
wire    VITIS_LOOP_179_4_proc38_U0_ap_start;
wire    VITIS_LOOP_179_4_proc38_U0_ap_done;
wire    VITIS_LOOP_179_4_proc38_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc38_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc38_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc38_U0_C_6_address0;
wire    VITIS_LOOP_179_4_proc38_U0_C_6_ce0;
wire    VITIS_LOOP_179_4_proc38_U0_C_6_we0;
wire   [23:0] VITIS_LOOP_179_4_proc38_U0_C_6_d0;
wire   [9:0] VITIS_LOOP_179_4_proc38_U0_C_6_address1;
wire    VITIS_LOOP_179_4_proc38_U0_C_6_ce1;
wire    VITIS_LOOP_179_4_proc38_U0_block_C_drainer_631_read;
wire    VITIS_LOOP_179_4_proc38_U0_jj_read;
wire    VITIS_LOOP_179_4_proc39_U0_ap_start;
wire    VITIS_LOOP_179_4_proc39_U0_ap_done;
wire    VITIS_LOOP_179_4_proc39_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc39_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc39_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc39_U0_C_7_address0;
wire    VITIS_LOOP_179_4_proc39_U0_C_7_ce0;
wire    VITIS_LOOP_179_4_proc39_U0_C_7_we0;
wire   [23:0] VITIS_LOOP_179_4_proc39_U0_C_7_d0;
wire   [9:0] VITIS_LOOP_179_4_proc39_U0_C_7_address1;
wire    VITIS_LOOP_179_4_proc39_U0_C_7_ce1;
wire    VITIS_LOOP_179_4_proc39_U0_block_C_drainer_732_read;
wire    VITIS_LOOP_179_4_proc39_U0_jj_read;
wire    VITIS_LOOP_179_4_proc40_U0_ap_start;
wire    VITIS_LOOP_179_4_proc40_U0_ap_done;
wire    VITIS_LOOP_179_4_proc40_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc40_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc40_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc40_U0_C_8_address0;
wire    VITIS_LOOP_179_4_proc40_U0_C_8_ce0;
wire    VITIS_LOOP_179_4_proc40_U0_C_8_we0;
wire   [23:0] VITIS_LOOP_179_4_proc40_U0_C_8_d0;
wire   [9:0] VITIS_LOOP_179_4_proc40_U0_C_8_address1;
wire    VITIS_LOOP_179_4_proc40_U0_C_8_ce1;
wire    VITIS_LOOP_179_4_proc40_U0_block_C_drainer_833_read;
wire    VITIS_LOOP_179_4_proc40_U0_jj_read;
wire    VITIS_LOOP_179_4_proc41_U0_ap_start;
wire    VITIS_LOOP_179_4_proc41_U0_ap_done;
wire    VITIS_LOOP_179_4_proc41_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc41_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc41_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc41_U0_C_9_address0;
wire    VITIS_LOOP_179_4_proc41_U0_C_9_ce0;
wire    VITIS_LOOP_179_4_proc41_U0_C_9_we0;
wire   [23:0] VITIS_LOOP_179_4_proc41_U0_C_9_d0;
wire   [9:0] VITIS_LOOP_179_4_proc41_U0_C_9_address1;
wire    VITIS_LOOP_179_4_proc41_U0_C_9_ce1;
wire    VITIS_LOOP_179_4_proc41_U0_block_C_drainer_934_read;
wire    VITIS_LOOP_179_4_proc41_U0_jj_read;
wire    VITIS_LOOP_179_4_proc42_U0_ap_start;
wire    VITIS_LOOP_179_4_proc42_U0_ap_done;
wire    VITIS_LOOP_179_4_proc42_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc42_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc42_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc42_U0_C_10_address0;
wire    VITIS_LOOP_179_4_proc42_U0_C_10_ce0;
wire    VITIS_LOOP_179_4_proc42_U0_C_10_we0;
wire   [23:0] VITIS_LOOP_179_4_proc42_U0_C_10_d0;
wire   [9:0] VITIS_LOOP_179_4_proc42_U0_C_10_address1;
wire    VITIS_LOOP_179_4_proc42_U0_C_10_ce1;
wire    VITIS_LOOP_179_4_proc42_U0_block_C_drainer_1035_read;
wire    VITIS_LOOP_179_4_proc42_U0_jj_read;
wire    VITIS_LOOP_179_4_proc43_U0_ap_start;
wire    VITIS_LOOP_179_4_proc43_U0_ap_done;
wire    VITIS_LOOP_179_4_proc43_U0_ap_continue;
wire    VITIS_LOOP_179_4_proc43_U0_ap_idle;
wire    VITIS_LOOP_179_4_proc43_U0_ap_ready;
wire   [9:0] VITIS_LOOP_179_4_proc43_U0_C_11_address0;
wire    VITIS_LOOP_179_4_proc43_U0_C_11_ce0;
wire    VITIS_LOOP_179_4_proc43_U0_C_11_we0;
wire   [23:0] VITIS_LOOP_179_4_proc43_U0_C_11_d0;
wire   [9:0] VITIS_LOOP_179_4_proc43_U0_C_11_address1;
wire    VITIS_LOOP_179_4_proc43_U0_C_11_ce1;
wire    VITIS_LOOP_179_4_proc43_U0_block_C_drainer_1136_read;
wire    VITIS_LOOP_179_4_proc43_U0_jj_read;
wire    block_A_loader_01_full_n;
wire   [7:0] block_A_loader_01_dout;
wire   [1:0] block_A_loader_01_num_data_valid;
wire   [1:0] block_A_loader_01_fifo_cap;
wire    block_A_loader_01_empty_n;
wire    block_A_loader_12_full_n;
wire   [7:0] block_A_loader_12_dout;
wire   [1:0] block_A_loader_12_num_data_valid;
wire   [1:0] block_A_loader_12_fifo_cap;
wire    block_A_loader_12_empty_n;
wire    block_A_loader_23_full_n;
wire   [7:0] block_A_loader_23_dout;
wire   [1:0] block_A_loader_23_num_data_valid;
wire   [1:0] block_A_loader_23_fifo_cap;
wire    block_A_loader_23_empty_n;
wire    block_A_loader_34_full_n;
wire   [7:0] block_A_loader_34_dout;
wire   [1:0] block_A_loader_34_num_data_valid;
wire   [1:0] block_A_loader_34_fifo_cap;
wire    block_A_loader_34_empty_n;
wire    block_A_loader_45_full_n;
wire   [7:0] block_A_loader_45_dout;
wire   [1:0] block_A_loader_45_num_data_valid;
wire   [1:0] block_A_loader_45_fifo_cap;
wire    block_A_loader_45_empty_n;
wire    block_A_loader_56_full_n;
wire   [7:0] block_A_loader_56_dout;
wire   [1:0] block_A_loader_56_num_data_valid;
wire   [1:0] block_A_loader_56_fifo_cap;
wire    block_A_loader_56_empty_n;
wire    block_A_loader_67_full_n;
wire   [7:0] block_A_loader_67_dout;
wire   [1:0] block_A_loader_67_num_data_valid;
wire   [1:0] block_A_loader_67_fifo_cap;
wire    block_A_loader_67_empty_n;
wire    block_A_loader_78_full_n;
wire   [7:0] block_A_loader_78_dout;
wire   [1:0] block_A_loader_78_num_data_valid;
wire   [1:0] block_A_loader_78_fifo_cap;
wire    block_A_loader_78_empty_n;
wire    block_A_loader_89_full_n;
wire   [7:0] block_A_loader_89_dout;
wire   [1:0] block_A_loader_89_num_data_valid;
wire   [1:0] block_A_loader_89_fifo_cap;
wire    block_A_loader_89_empty_n;
wire    block_A_loader_910_full_n;
wire   [7:0] block_A_loader_910_dout;
wire   [1:0] block_A_loader_910_num_data_valid;
wire   [1:0] block_A_loader_910_fifo_cap;
wire    block_A_loader_910_empty_n;
wire    block_A_loader_1011_full_n;
wire   [7:0] block_A_loader_1011_dout;
wire   [1:0] block_A_loader_1011_num_data_valid;
wire   [1:0] block_A_loader_1011_fifo_cap;
wire    block_A_loader_1011_empty_n;
wire    block_A_loader_1112_full_n;
wire   [7:0] block_A_loader_1112_dout;
wire   [1:0] block_A_loader_1112_num_data_valid;
wire   [1:0] block_A_loader_1112_fifo_cap;
wire    block_A_loader_1112_empty_n;
wire    block_B_loader_013_full_n;
wire   [3:0] block_B_loader_013_dout;
wire   [1:0] block_B_loader_013_num_data_valid;
wire   [1:0] block_B_loader_013_fifo_cap;
wire    block_B_loader_013_empty_n;
wire    block_B_loader_114_full_n;
wire   [3:0] block_B_loader_114_dout;
wire   [1:0] block_B_loader_114_num_data_valid;
wire   [1:0] block_B_loader_114_fifo_cap;
wire    block_B_loader_114_empty_n;
wire    block_B_loader_215_full_n;
wire   [3:0] block_B_loader_215_dout;
wire   [1:0] block_B_loader_215_num_data_valid;
wire   [1:0] block_B_loader_215_fifo_cap;
wire    block_B_loader_215_empty_n;
wire    block_B_loader_316_full_n;
wire   [3:0] block_B_loader_316_dout;
wire   [1:0] block_B_loader_316_num_data_valid;
wire   [1:0] block_B_loader_316_fifo_cap;
wire    block_B_loader_316_empty_n;
wire    block_B_loader_417_full_n;
wire   [3:0] block_B_loader_417_dout;
wire   [1:0] block_B_loader_417_num_data_valid;
wire   [1:0] block_B_loader_417_fifo_cap;
wire    block_B_loader_417_empty_n;
wire    block_B_loader_518_full_n;
wire   [3:0] block_B_loader_518_dout;
wire   [1:0] block_B_loader_518_num_data_valid;
wire   [1:0] block_B_loader_518_fifo_cap;
wire    block_B_loader_518_empty_n;
wire    block_B_loader_619_full_n;
wire   [3:0] block_B_loader_619_dout;
wire   [1:0] block_B_loader_619_num_data_valid;
wire   [1:0] block_B_loader_619_fifo_cap;
wire    block_B_loader_619_empty_n;
wire    block_B_loader_720_full_n;
wire   [3:0] block_B_loader_720_dout;
wire   [1:0] block_B_loader_720_num_data_valid;
wire   [1:0] block_B_loader_720_fifo_cap;
wire    block_B_loader_720_empty_n;
wire    block_B_loader_821_full_n;
wire   [3:0] block_B_loader_821_dout;
wire   [1:0] block_B_loader_821_num_data_valid;
wire   [1:0] block_B_loader_821_fifo_cap;
wire    block_B_loader_821_empty_n;
wire    block_B_loader_922_full_n;
wire   [3:0] block_B_loader_922_dout;
wire   [1:0] block_B_loader_922_num_data_valid;
wire   [1:0] block_B_loader_922_fifo_cap;
wire    block_B_loader_922_empty_n;
wire    block_B_loader_1023_full_n;
wire   [3:0] block_B_loader_1023_dout;
wire   [1:0] block_B_loader_1023_num_data_valid;
wire   [1:0] block_B_loader_1023_fifo_cap;
wire    block_B_loader_1023_empty_n;
wire    block_B_loader_1124_full_n;
wire   [3:0] block_B_loader_1124_dout;
wire   [1:0] block_B_loader_1124_num_data_valid;
wire   [1:0] block_B_loader_1124_fifo_cap;
wire    block_B_loader_1124_empty_n;
wire    jj_c_full_n;
wire   [5:0] jj_c_dout;
wire   [2:0] jj_c_num_data_valid;
wire   [2:0] jj_c_fifo_cap;
wire    jj_c_empty_n;
wire    jj_c1_full_n;
wire   [5:0] jj_c1_dout;
wire   [2:0] jj_c1_num_data_valid;
wire   [2:0] jj_c1_fifo_cap;
wire    jj_c1_empty_n;
wire    jj_c2_full_n;
wire   [5:0] jj_c2_dout;
wire   [2:0] jj_c2_num_data_valid;
wire   [2:0] jj_c2_fifo_cap;
wire    jj_c2_empty_n;
wire    jj_c3_full_n;
wire   [5:0] jj_c3_dout;
wire   [2:0] jj_c3_num_data_valid;
wire   [2:0] jj_c3_fifo_cap;
wire    jj_c3_empty_n;
wire    jj_c4_full_n;
wire   [5:0] jj_c4_dout;
wire   [2:0] jj_c4_num_data_valid;
wire   [2:0] jj_c4_fifo_cap;
wire    jj_c4_empty_n;
wire    jj_c5_full_n;
wire   [5:0] jj_c5_dout;
wire   [2:0] jj_c5_num_data_valid;
wire   [2:0] jj_c5_fifo_cap;
wire    jj_c5_empty_n;
wire    jj_c6_full_n;
wire   [5:0] jj_c6_dout;
wire   [2:0] jj_c6_num_data_valid;
wire   [2:0] jj_c6_fifo_cap;
wire    jj_c6_empty_n;
wire    jj_c7_full_n;
wire   [5:0] jj_c7_dout;
wire   [2:0] jj_c7_num_data_valid;
wire   [2:0] jj_c7_fifo_cap;
wire    jj_c7_empty_n;
wire    jj_c8_full_n;
wire   [5:0] jj_c8_dout;
wire   [2:0] jj_c8_num_data_valid;
wire   [2:0] jj_c8_fifo_cap;
wire    jj_c8_empty_n;
wire    jj_c9_full_n;
wire   [5:0] jj_c9_dout;
wire   [2:0] jj_c9_num_data_valid;
wire   [2:0] jj_c9_fifo_cap;
wire    jj_c9_empty_n;
wire    jj_c10_full_n;
wire   [5:0] jj_c10_dout;
wire   [2:0] jj_c10_num_data_valid;
wire   [2:0] jj_c10_fifo_cap;
wire    jj_c10_empty_n;
wire    jj_c11_full_n;
wire   [5:0] jj_c11_dout;
wire   [2:0] jj_c11_num_data_valid;
wire   [2:0] jj_c11_fifo_cap;
wire    jj_c11_empty_n;
wire    block_C_drainer_025_full_n;
wire   [23:0] block_C_drainer_025_dout;
wire   [1:0] block_C_drainer_025_num_data_valid;
wire   [1:0] block_C_drainer_025_fifo_cap;
wire    block_C_drainer_025_empty_n;
wire    block_C_drainer_126_full_n;
wire   [23:0] block_C_drainer_126_dout;
wire   [1:0] block_C_drainer_126_num_data_valid;
wire   [1:0] block_C_drainer_126_fifo_cap;
wire    block_C_drainer_126_empty_n;
wire    block_C_drainer_227_full_n;
wire   [23:0] block_C_drainer_227_dout;
wire   [1:0] block_C_drainer_227_num_data_valid;
wire   [1:0] block_C_drainer_227_fifo_cap;
wire    block_C_drainer_227_empty_n;
wire    block_C_drainer_328_full_n;
wire   [23:0] block_C_drainer_328_dout;
wire   [1:0] block_C_drainer_328_num_data_valid;
wire   [1:0] block_C_drainer_328_fifo_cap;
wire    block_C_drainer_328_empty_n;
wire    block_C_drainer_429_full_n;
wire   [23:0] block_C_drainer_429_dout;
wire   [1:0] block_C_drainer_429_num_data_valid;
wire   [1:0] block_C_drainer_429_fifo_cap;
wire    block_C_drainer_429_empty_n;
wire    block_C_drainer_530_full_n;
wire   [23:0] block_C_drainer_530_dout;
wire   [1:0] block_C_drainer_530_num_data_valid;
wire   [1:0] block_C_drainer_530_fifo_cap;
wire    block_C_drainer_530_empty_n;
wire    block_C_drainer_631_full_n;
wire   [23:0] block_C_drainer_631_dout;
wire   [1:0] block_C_drainer_631_num_data_valid;
wire   [1:0] block_C_drainer_631_fifo_cap;
wire    block_C_drainer_631_empty_n;
wire    block_C_drainer_732_full_n;
wire   [23:0] block_C_drainer_732_dout;
wire   [1:0] block_C_drainer_732_num_data_valid;
wire   [1:0] block_C_drainer_732_fifo_cap;
wire    block_C_drainer_732_empty_n;
wire    block_C_drainer_833_full_n;
wire   [23:0] block_C_drainer_833_dout;
wire   [1:0] block_C_drainer_833_num_data_valid;
wire   [1:0] block_C_drainer_833_fifo_cap;
wire    block_C_drainer_833_empty_n;
wire    block_C_drainer_934_full_n;
wire   [23:0] block_C_drainer_934_dout;
wire   [1:0] block_C_drainer_934_num_data_valid;
wire   [1:0] block_C_drainer_934_fifo_cap;
wire    block_C_drainer_934_empty_n;
wire    block_C_drainer_1035_full_n;
wire   [23:0] block_C_drainer_1035_dout;
wire   [1:0] block_C_drainer_1035_num_data_valid;
wire   [1:0] block_C_drainer_1035_fifo_cap;
wire    block_C_drainer_1035_empty_n;
wire    block_C_drainer_1136_full_n;
wire   [23:0] block_C_drainer_1136_dout;
wire   [1:0] block_C_drainer_1136_num_data_valid;
wire   [1:0] block_C_drainer_1136_fifo_cap;
wire    block_C_drainer_1136_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_init_block_AB_proc32_U0_ap_ready;
wire    ap_sync_init_block_AB_proc32_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc33_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc33_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc34_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc34_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc35_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc36_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc37_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc38_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc39_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc40_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc41_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc42_U0_ap_ready;
reg    ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready;
wire    ap_sync_VITIS_LOOP_179_4_proc43_U0_ap_ready;
wire   [0:0] start_for_systolic_array_k_768_U0_din;
wire    start_for_systolic_array_k_768_U0_full_n;
wire   [0:0] start_for_systolic_array_k_768_U0_dout;
wire    start_for_systolic_array_k_768_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_init_block_AB_proc32_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc33_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc34_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready = 1'b0;
#0 ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready = 1'b0;
end

Bert_layer_init_block_AB_proc32 init_block_AB_proc32_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(init_block_AB_proc32_U0_ap_start),
    .start_full_n(start_for_systolic_array_k_768_U0_full_n),
    .ap_done(init_block_AB_proc32_U0_ap_done),
    .ap_continue(init_block_AB_proc32_U0_ap_continue),
    .ap_idle(init_block_AB_proc32_U0_ap_idle),
    .ap_ready(init_block_AB_proc32_U0_ap_ready),
    .start_out(init_block_AB_proc32_U0_start_out),
    .start_write(init_block_AB_proc32_U0_start_write),
    .A_0_address0(init_block_AB_proc32_U0_A_0_address0),
    .A_0_ce0(init_block_AB_proc32_U0_A_0_ce0),
    .A_0_q0(A_0_q0),
    .block_A_loader_01_din(init_block_AB_proc32_U0_block_A_loader_01_din),
    .block_A_loader_01_num_data_valid(block_A_loader_01_num_data_valid),
    .block_A_loader_01_fifo_cap(block_A_loader_01_fifo_cap),
    .block_A_loader_01_full_n(block_A_loader_01_full_n),
    .block_A_loader_01_write(init_block_AB_proc32_U0_block_A_loader_01_write),
    .A_1_address0(init_block_AB_proc32_U0_A_1_address0),
    .A_1_ce0(init_block_AB_proc32_U0_A_1_ce0),
    .A_1_q0(A_1_q0),
    .block_A_loader_12_din(init_block_AB_proc32_U0_block_A_loader_12_din),
    .block_A_loader_12_num_data_valid(block_A_loader_12_num_data_valid),
    .block_A_loader_12_fifo_cap(block_A_loader_12_fifo_cap),
    .block_A_loader_12_full_n(block_A_loader_12_full_n),
    .block_A_loader_12_write(init_block_AB_proc32_U0_block_A_loader_12_write),
    .A_2_address0(init_block_AB_proc32_U0_A_2_address0),
    .A_2_ce0(init_block_AB_proc32_U0_A_2_ce0),
    .A_2_q0(A_2_q0),
    .block_A_loader_23_din(init_block_AB_proc32_U0_block_A_loader_23_din),
    .block_A_loader_23_num_data_valid(block_A_loader_23_num_data_valid),
    .block_A_loader_23_fifo_cap(block_A_loader_23_fifo_cap),
    .block_A_loader_23_full_n(block_A_loader_23_full_n),
    .block_A_loader_23_write(init_block_AB_proc32_U0_block_A_loader_23_write),
    .A_3_address0(init_block_AB_proc32_U0_A_3_address0),
    .A_3_ce0(init_block_AB_proc32_U0_A_3_ce0),
    .A_3_q0(A_3_q0),
    .block_A_loader_34_din(init_block_AB_proc32_U0_block_A_loader_34_din),
    .block_A_loader_34_num_data_valid(block_A_loader_34_num_data_valid),
    .block_A_loader_34_fifo_cap(block_A_loader_34_fifo_cap),
    .block_A_loader_34_full_n(block_A_loader_34_full_n),
    .block_A_loader_34_write(init_block_AB_proc32_U0_block_A_loader_34_write),
    .A_4_address0(init_block_AB_proc32_U0_A_4_address0),
    .A_4_ce0(init_block_AB_proc32_U0_A_4_ce0),
    .A_4_q0(A_4_q0),
    .block_A_loader_45_din(init_block_AB_proc32_U0_block_A_loader_45_din),
    .block_A_loader_45_num_data_valid(block_A_loader_45_num_data_valid),
    .block_A_loader_45_fifo_cap(block_A_loader_45_fifo_cap),
    .block_A_loader_45_full_n(block_A_loader_45_full_n),
    .block_A_loader_45_write(init_block_AB_proc32_U0_block_A_loader_45_write),
    .A_5_address0(init_block_AB_proc32_U0_A_5_address0),
    .A_5_ce0(init_block_AB_proc32_U0_A_5_ce0),
    .A_5_q0(A_5_q0),
    .block_A_loader_56_din(init_block_AB_proc32_U0_block_A_loader_56_din),
    .block_A_loader_56_num_data_valid(block_A_loader_56_num_data_valid),
    .block_A_loader_56_fifo_cap(block_A_loader_56_fifo_cap),
    .block_A_loader_56_full_n(block_A_loader_56_full_n),
    .block_A_loader_56_write(init_block_AB_proc32_U0_block_A_loader_56_write),
    .A_6_address0(init_block_AB_proc32_U0_A_6_address0),
    .A_6_ce0(init_block_AB_proc32_U0_A_6_ce0),
    .A_6_q0(A_6_q0),
    .block_A_loader_67_din(init_block_AB_proc32_U0_block_A_loader_67_din),
    .block_A_loader_67_num_data_valid(block_A_loader_67_num_data_valid),
    .block_A_loader_67_fifo_cap(block_A_loader_67_fifo_cap),
    .block_A_loader_67_full_n(block_A_loader_67_full_n),
    .block_A_loader_67_write(init_block_AB_proc32_U0_block_A_loader_67_write),
    .A_7_address0(init_block_AB_proc32_U0_A_7_address0),
    .A_7_ce0(init_block_AB_proc32_U0_A_7_ce0),
    .A_7_q0(A_7_q0),
    .block_A_loader_78_din(init_block_AB_proc32_U0_block_A_loader_78_din),
    .block_A_loader_78_num_data_valid(block_A_loader_78_num_data_valid),
    .block_A_loader_78_fifo_cap(block_A_loader_78_fifo_cap),
    .block_A_loader_78_full_n(block_A_loader_78_full_n),
    .block_A_loader_78_write(init_block_AB_proc32_U0_block_A_loader_78_write),
    .A_8_address0(init_block_AB_proc32_U0_A_8_address0),
    .A_8_ce0(init_block_AB_proc32_U0_A_8_ce0),
    .A_8_q0(A_8_q0),
    .block_A_loader_89_din(init_block_AB_proc32_U0_block_A_loader_89_din),
    .block_A_loader_89_num_data_valid(block_A_loader_89_num_data_valid),
    .block_A_loader_89_fifo_cap(block_A_loader_89_fifo_cap),
    .block_A_loader_89_full_n(block_A_loader_89_full_n),
    .block_A_loader_89_write(init_block_AB_proc32_U0_block_A_loader_89_write),
    .A_9_address0(init_block_AB_proc32_U0_A_9_address0),
    .A_9_ce0(init_block_AB_proc32_U0_A_9_ce0),
    .A_9_q0(A_9_q0),
    .block_A_loader_910_din(init_block_AB_proc32_U0_block_A_loader_910_din),
    .block_A_loader_910_num_data_valid(block_A_loader_910_num_data_valid),
    .block_A_loader_910_fifo_cap(block_A_loader_910_fifo_cap),
    .block_A_loader_910_full_n(block_A_loader_910_full_n),
    .block_A_loader_910_write(init_block_AB_proc32_U0_block_A_loader_910_write),
    .A_10_address0(init_block_AB_proc32_U0_A_10_address0),
    .A_10_ce0(init_block_AB_proc32_U0_A_10_ce0),
    .A_10_q0(A_10_q0),
    .block_A_loader_1011_din(init_block_AB_proc32_U0_block_A_loader_1011_din),
    .block_A_loader_1011_num_data_valid(block_A_loader_1011_num_data_valid),
    .block_A_loader_1011_fifo_cap(block_A_loader_1011_fifo_cap),
    .block_A_loader_1011_full_n(block_A_loader_1011_full_n),
    .block_A_loader_1011_write(init_block_AB_proc32_U0_block_A_loader_1011_write),
    .A_11_address0(init_block_AB_proc32_U0_A_11_address0),
    .A_11_ce0(init_block_AB_proc32_U0_A_11_ce0),
    .A_11_q0(A_11_q0),
    .block_A_loader_1112_din(init_block_AB_proc32_U0_block_A_loader_1112_din),
    .block_A_loader_1112_num_data_valid(block_A_loader_1112_num_data_valid),
    .block_A_loader_1112_fifo_cap(block_A_loader_1112_fifo_cap),
    .block_A_loader_1112_full_n(block_A_loader_1112_full_n),
    .block_A_loader_1112_write(init_block_AB_proc32_U0_block_A_loader_1112_write),
    .v330_0_address0(init_block_AB_proc32_U0_v330_0_address0),
    .v330_0_ce0(init_block_AB_proc32_U0_v330_0_ce0),
    .v330_0_q0(v330_0_q0),
    .jj(init_block_AB_proc32_U0_jj),
    .block_B_loader_013_din(init_block_AB_proc32_U0_block_B_loader_013_din),
    .block_B_loader_013_num_data_valid(block_B_loader_013_num_data_valid),
    .block_B_loader_013_fifo_cap(block_B_loader_013_fifo_cap),
    .block_B_loader_013_full_n(block_B_loader_013_full_n),
    .block_B_loader_013_write(init_block_AB_proc32_U0_block_B_loader_013_write),
    .v330_1_address0(init_block_AB_proc32_U0_v330_1_address0),
    .v330_1_ce0(init_block_AB_proc32_U0_v330_1_ce0),
    .v330_1_q0(v330_1_q0),
    .block_B_loader_114_din(init_block_AB_proc32_U0_block_B_loader_114_din),
    .block_B_loader_114_num_data_valid(block_B_loader_114_num_data_valid),
    .block_B_loader_114_fifo_cap(block_B_loader_114_fifo_cap),
    .block_B_loader_114_full_n(block_B_loader_114_full_n),
    .block_B_loader_114_write(init_block_AB_proc32_U0_block_B_loader_114_write),
    .v330_2_address0(init_block_AB_proc32_U0_v330_2_address0),
    .v330_2_ce0(init_block_AB_proc32_U0_v330_2_ce0),
    .v330_2_q0(v330_2_q0),
    .block_B_loader_215_din(init_block_AB_proc32_U0_block_B_loader_215_din),
    .block_B_loader_215_num_data_valid(block_B_loader_215_num_data_valid),
    .block_B_loader_215_fifo_cap(block_B_loader_215_fifo_cap),
    .block_B_loader_215_full_n(block_B_loader_215_full_n),
    .block_B_loader_215_write(init_block_AB_proc32_U0_block_B_loader_215_write),
    .v330_3_address0(init_block_AB_proc32_U0_v330_3_address0),
    .v330_3_ce0(init_block_AB_proc32_U0_v330_3_ce0),
    .v330_3_q0(v330_3_q0),
    .block_B_loader_316_din(init_block_AB_proc32_U0_block_B_loader_316_din),
    .block_B_loader_316_num_data_valid(block_B_loader_316_num_data_valid),
    .block_B_loader_316_fifo_cap(block_B_loader_316_fifo_cap),
    .block_B_loader_316_full_n(block_B_loader_316_full_n),
    .block_B_loader_316_write(init_block_AB_proc32_U0_block_B_loader_316_write),
    .v330_4_address0(init_block_AB_proc32_U0_v330_4_address0),
    .v330_4_ce0(init_block_AB_proc32_U0_v330_4_ce0),
    .v330_4_q0(v330_4_q0),
    .block_B_loader_417_din(init_block_AB_proc32_U0_block_B_loader_417_din),
    .block_B_loader_417_num_data_valid(block_B_loader_417_num_data_valid),
    .block_B_loader_417_fifo_cap(block_B_loader_417_fifo_cap),
    .block_B_loader_417_full_n(block_B_loader_417_full_n),
    .block_B_loader_417_write(init_block_AB_proc32_U0_block_B_loader_417_write),
    .v330_5_address0(init_block_AB_proc32_U0_v330_5_address0),
    .v330_5_ce0(init_block_AB_proc32_U0_v330_5_ce0),
    .v330_5_q0(v330_5_q0),
    .block_B_loader_518_din(init_block_AB_proc32_U0_block_B_loader_518_din),
    .block_B_loader_518_num_data_valid(block_B_loader_518_num_data_valid),
    .block_B_loader_518_fifo_cap(block_B_loader_518_fifo_cap),
    .block_B_loader_518_full_n(block_B_loader_518_full_n),
    .block_B_loader_518_write(init_block_AB_proc32_U0_block_B_loader_518_write),
    .v330_6_address0(init_block_AB_proc32_U0_v330_6_address0),
    .v330_6_ce0(init_block_AB_proc32_U0_v330_6_ce0),
    .v330_6_q0(v330_6_q0),
    .block_B_loader_619_din(init_block_AB_proc32_U0_block_B_loader_619_din),
    .block_B_loader_619_num_data_valid(block_B_loader_619_num_data_valid),
    .block_B_loader_619_fifo_cap(block_B_loader_619_fifo_cap),
    .block_B_loader_619_full_n(block_B_loader_619_full_n),
    .block_B_loader_619_write(init_block_AB_proc32_U0_block_B_loader_619_write),
    .v330_7_address0(init_block_AB_proc32_U0_v330_7_address0),
    .v330_7_ce0(init_block_AB_proc32_U0_v330_7_ce0),
    .v330_7_q0(v330_7_q0),
    .block_B_loader_720_din(init_block_AB_proc32_U0_block_B_loader_720_din),
    .block_B_loader_720_num_data_valid(block_B_loader_720_num_data_valid),
    .block_B_loader_720_fifo_cap(block_B_loader_720_fifo_cap),
    .block_B_loader_720_full_n(block_B_loader_720_full_n),
    .block_B_loader_720_write(init_block_AB_proc32_U0_block_B_loader_720_write),
    .v330_8_address0(init_block_AB_proc32_U0_v330_8_address0),
    .v330_8_ce0(init_block_AB_proc32_U0_v330_8_ce0),
    .v330_8_q0(v330_8_q0),
    .block_B_loader_821_din(init_block_AB_proc32_U0_block_B_loader_821_din),
    .block_B_loader_821_num_data_valid(block_B_loader_821_num_data_valid),
    .block_B_loader_821_fifo_cap(block_B_loader_821_fifo_cap),
    .block_B_loader_821_full_n(block_B_loader_821_full_n),
    .block_B_loader_821_write(init_block_AB_proc32_U0_block_B_loader_821_write),
    .v330_9_address0(init_block_AB_proc32_U0_v330_9_address0),
    .v330_9_ce0(init_block_AB_proc32_U0_v330_9_ce0),
    .v330_9_q0(v330_9_q0),
    .block_B_loader_922_din(init_block_AB_proc32_U0_block_B_loader_922_din),
    .block_B_loader_922_num_data_valid(block_B_loader_922_num_data_valid),
    .block_B_loader_922_fifo_cap(block_B_loader_922_fifo_cap),
    .block_B_loader_922_full_n(block_B_loader_922_full_n),
    .block_B_loader_922_write(init_block_AB_proc32_U0_block_B_loader_922_write),
    .v330_10_address0(init_block_AB_proc32_U0_v330_10_address0),
    .v330_10_ce0(init_block_AB_proc32_U0_v330_10_ce0),
    .v330_10_q0(v330_10_q0),
    .block_B_loader_1023_din(init_block_AB_proc32_U0_block_B_loader_1023_din),
    .block_B_loader_1023_num_data_valid(block_B_loader_1023_num_data_valid),
    .block_B_loader_1023_fifo_cap(block_B_loader_1023_fifo_cap),
    .block_B_loader_1023_full_n(block_B_loader_1023_full_n),
    .block_B_loader_1023_write(init_block_AB_proc32_U0_block_B_loader_1023_write),
    .v330_11_address0(init_block_AB_proc32_U0_v330_11_address0),
    .v330_11_ce0(init_block_AB_proc32_U0_v330_11_ce0),
    .v330_11_q0(v330_11_q0),
    .block_B_loader_1124_din(init_block_AB_proc32_U0_block_B_loader_1124_din),
    .block_B_loader_1124_num_data_valid(block_B_loader_1124_num_data_valid),
    .block_B_loader_1124_fifo_cap(block_B_loader_1124_fifo_cap),
    .block_B_loader_1124_full_n(block_B_loader_1124_full_n),
    .block_B_loader_1124_write(init_block_AB_proc32_U0_block_B_loader_1124_write),
    .jj_c_din(init_block_AB_proc32_U0_jj_c_din),
    .jj_c_num_data_valid(jj_c_num_data_valid),
    .jj_c_fifo_cap(jj_c_fifo_cap),
    .jj_c_full_n(jj_c_full_n),
    .jj_c_write(init_block_AB_proc32_U0_jj_c_write),
    .jj_c1_din(init_block_AB_proc32_U0_jj_c1_din),
    .jj_c1_num_data_valid(jj_c1_num_data_valid),
    .jj_c1_fifo_cap(jj_c1_fifo_cap),
    .jj_c1_full_n(jj_c1_full_n),
    .jj_c1_write(init_block_AB_proc32_U0_jj_c1_write),
    .jj_c2_din(init_block_AB_proc32_U0_jj_c2_din),
    .jj_c2_num_data_valid(jj_c2_num_data_valid),
    .jj_c2_fifo_cap(jj_c2_fifo_cap),
    .jj_c2_full_n(jj_c2_full_n),
    .jj_c2_write(init_block_AB_proc32_U0_jj_c2_write),
    .jj_c3_din(init_block_AB_proc32_U0_jj_c3_din),
    .jj_c3_num_data_valid(jj_c3_num_data_valid),
    .jj_c3_fifo_cap(jj_c3_fifo_cap),
    .jj_c3_full_n(jj_c3_full_n),
    .jj_c3_write(init_block_AB_proc32_U0_jj_c3_write),
    .jj_c4_din(init_block_AB_proc32_U0_jj_c4_din),
    .jj_c4_num_data_valid(jj_c4_num_data_valid),
    .jj_c4_fifo_cap(jj_c4_fifo_cap),
    .jj_c4_full_n(jj_c4_full_n),
    .jj_c4_write(init_block_AB_proc32_U0_jj_c4_write),
    .jj_c5_din(init_block_AB_proc32_U0_jj_c5_din),
    .jj_c5_num_data_valid(jj_c5_num_data_valid),
    .jj_c5_fifo_cap(jj_c5_fifo_cap),
    .jj_c5_full_n(jj_c5_full_n),
    .jj_c5_write(init_block_AB_proc32_U0_jj_c5_write),
    .jj_c6_din(init_block_AB_proc32_U0_jj_c6_din),
    .jj_c6_num_data_valid(jj_c6_num_data_valid),
    .jj_c6_fifo_cap(jj_c6_fifo_cap),
    .jj_c6_full_n(jj_c6_full_n),
    .jj_c6_write(init_block_AB_proc32_U0_jj_c6_write),
    .jj_c7_din(init_block_AB_proc32_U0_jj_c7_din),
    .jj_c7_num_data_valid(jj_c7_num_data_valid),
    .jj_c7_fifo_cap(jj_c7_fifo_cap),
    .jj_c7_full_n(jj_c7_full_n),
    .jj_c7_write(init_block_AB_proc32_U0_jj_c7_write),
    .jj_c8_din(init_block_AB_proc32_U0_jj_c8_din),
    .jj_c8_num_data_valid(jj_c8_num_data_valid),
    .jj_c8_fifo_cap(jj_c8_fifo_cap),
    .jj_c8_full_n(jj_c8_full_n),
    .jj_c8_write(init_block_AB_proc32_U0_jj_c8_write),
    .jj_c9_din(init_block_AB_proc32_U0_jj_c9_din),
    .jj_c9_num_data_valid(jj_c9_num_data_valid),
    .jj_c9_fifo_cap(jj_c9_fifo_cap),
    .jj_c9_full_n(jj_c9_full_n),
    .jj_c9_write(init_block_AB_proc32_U0_jj_c9_write),
    .jj_c10_din(init_block_AB_proc32_U0_jj_c10_din),
    .jj_c10_num_data_valid(jj_c10_num_data_valid),
    .jj_c10_fifo_cap(jj_c10_fifo_cap),
    .jj_c10_full_n(jj_c10_full_n),
    .jj_c10_write(init_block_AB_proc32_U0_jj_c10_write),
    .jj_c11_din(init_block_AB_proc32_U0_jj_c11_din),
    .jj_c11_num_data_valid(jj_c11_num_data_valid),
    .jj_c11_fifo_cap(jj_c11_fifo_cap),
    .jj_c11_full_n(jj_c11_full_n),
    .jj_c11_write(init_block_AB_proc32_U0_jj_c11_write)
);

Bert_layer_systolic_array_k_768 systolic_array_k_768_U0(
    .block_A_loader_0_dout(block_A_loader_01_dout),
    .block_A_loader_0_empty_n(block_A_loader_01_empty_n),
    .block_A_loader_0_read(systolic_array_k_768_U0_block_A_loader_0_read),
    .block_A_loader_1_dout(block_A_loader_12_dout),
    .block_A_loader_1_empty_n(block_A_loader_12_empty_n),
    .block_A_loader_1_read(systolic_array_k_768_U0_block_A_loader_1_read),
    .block_A_loader_2_dout(block_A_loader_23_dout),
    .block_A_loader_2_empty_n(block_A_loader_23_empty_n),
    .block_A_loader_2_read(systolic_array_k_768_U0_block_A_loader_2_read),
    .block_A_loader_3_dout(block_A_loader_34_dout),
    .block_A_loader_3_empty_n(block_A_loader_34_empty_n),
    .block_A_loader_3_read(systolic_array_k_768_U0_block_A_loader_3_read),
    .block_A_loader_4_dout(block_A_loader_45_dout),
    .block_A_loader_4_empty_n(block_A_loader_45_empty_n),
    .block_A_loader_4_read(systolic_array_k_768_U0_block_A_loader_4_read),
    .block_A_loader_5_dout(block_A_loader_56_dout),
    .block_A_loader_5_empty_n(block_A_loader_56_empty_n),
    .block_A_loader_5_read(systolic_array_k_768_U0_block_A_loader_5_read),
    .block_A_loader_6_dout(block_A_loader_67_dout),
    .block_A_loader_6_empty_n(block_A_loader_67_empty_n),
    .block_A_loader_6_read(systolic_array_k_768_U0_block_A_loader_6_read),
    .block_A_loader_7_dout(block_A_loader_78_dout),
    .block_A_loader_7_empty_n(block_A_loader_78_empty_n),
    .block_A_loader_7_read(systolic_array_k_768_U0_block_A_loader_7_read),
    .block_A_loader_8_dout(block_A_loader_89_dout),
    .block_A_loader_8_empty_n(block_A_loader_89_empty_n),
    .block_A_loader_8_read(systolic_array_k_768_U0_block_A_loader_8_read),
    .block_A_loader_9_dout(block_A_loader_910_dout),
    .block_A_loader_9_empty_n(block_A_loader_910_empty_n),
    .block_A_loader_9_read(systolic_array_k_768_U0_block_A_loader_9_read),
    .block_A_loader_10_dout(block_A_loader_1011_dout),
    .block_A_loader_10_empty_n(block_A_loader_1011_empty_n),
    .block_A_loader_10_read(systolic_array_k_768_U0_block_A_loader_10_read),
    .block_A_loader_11_dout(block_A_loader_1112_dout),
    .block_A_loader_11_empty_n(block_A_loader_1112_empty_n),
    .block_A_loader_11_read(systolic_array_k_768_U0_block_A_loader_11_read),
    .block_B_loader_0_dout(block_B_loader_013_dout),
    .block_B_loader_0_empty_n(block_B_loader_013_empty_n),
    .block_B_loader_0_read(systolic_array_k_768_U0_block_B_loader_0_read),
    .block_B_loader_1_dout(block_B_loader_114_dout),
    .block_B_loader_1_empty_n(block_B_loader_114_empty_n),
    .block_B_loader_1_read(systolic_array_k_768_U0_block_B_loader_1_read),
    .block_B_loader_2_dout(block_B_loader_215_dout),
    .block_B_loader_2_empty_n(block_B_loader_215_empty_n),
    .block_B_loader_2_read(systolic_array_k_768_U0_block_B_loader_2_read),
    .block_B_loader_3_dout(block_B_loader_316_dout),
    .block_B_loader_3_empty_n(block_B_loader_316_empty_n),
    .block_B_loader_3_read(systolic_array_k_768_U0_block_B_loader_3_read),
    .block_B_loader_4_dout(block_B_loader_417_dout),
    .block_B_loader_4_empty_n(block_B_loader_417_empty_n),
    .block_B_loader_4_read(systolic_array_k_768_U0_block_B_loader_4_read),
    .block_B_loader_5_dout(block_B_loader_518_dout),
    .block_B_loader_5_empty_n(block_B_loader_518_empty_n),
    .block_B_loader_5_read(systolic_array_k_768_U0_block_B_loader_5_read),
    .block_B_loader_6_dout(block_B_loader_619_dout),
    .block_B_loader_6_empty_n(block_B_loader_619_empty_n),
    .block_B_loader_6_read(systolic_array_k_768_U0_block_B_loader_6_read),
    .block_B_loader_7_dout(block_B_loader_720_dout),
    .block_B_loader_7_empty_n(block_B_loader_720_empty_n),
    .block_B_loader_7_read(systolic_array_k_768_U0_block_B_loader_7_read),
    .block_B_loader_8_dout(block_B_loader_821_dout),
    .block_B_loader_8_empty_n(block_B_loader_821_empty_n),
    .block_B_loader_8_read(systolic_array_k_768_U0_block_B_loader_8_read),
    .block_B_loader_9_dout(block_B_loader_922_dout),
    .block_B_loader_9_empty_n(block_B_loader_922_empty_n),
    .block_B_loader_9_read(systolic_array_k_768_U0_block_B_loader_9_read),
    .block_B_loader_10_dout(block_B_loader_1023_dout),
    .block_B_loader_10_empty_n(block_B_loader_1023_empty_n),
    .block_B_loader_10_read(systolic_array_k_768_U0_block_B_loader_10_read),
    .block_B_loader_11_dout(block_B_loader_1124_dout),
    .block_B_loader_11_empty_n(block_B_loader_1124_empty_n),
    .block_B_loader_11_read(systolic_array_k_768_U0_block_B_loader_11_read),
    .block_C_drainer_0_din(systolic_array_k_768_U0_block_C_drainer_0_din),
    .block_C_drainer_0_full_n(block_C_drainer_025_full_n),
    .block_C_drainer_0_write(systolic_array_k_768_U0_block_C_drainer_0_write),
    .block_C_drainer_1_din(systolic_array_k_768_U0_block_C_drainer_1_din),
    .block_C_drainer_1_full_n(block_C_drainer_126_full_n),
    .block_C_drainer_1_write(systolic_array_k_768_U0_block_C_drainer_1_write),
    .block_C_drainer_2_din(systolic_array_k_768_U0_block_C_drainer_2_din),
    .block_C_drainer_2_full_n(block_C_drainer_227_full_n),
    .block_C_drainer_2_write(systolic_array_k_768_U0_block_C_drainer_2_write),
    .block_C_drainer_3_din(systolic_array_k_768_U0_block_C_drainer_3_din),
    .block_C_drainer_3_full_n(block_C_drainer_328_full_n),
    .block_C_drainer_3_write(systolic_array_k_768_U0_block_C_drainer_3_write),
    .block_C_drainer_4_din(systolic_array_k_768_U0_block_C_drainer_4_din),
    .block_C_drainer_4_full_n(block_C_drainer_429_full_n),
    .block_C_drainer_4_write(systolic_array_k_768_U0_block_C_drainer_4_write),
    .block_C_drainer_5_din(systolic_array_k_768_U0_block_C_drainer_5_din),
    .block_C_drainer_5_full_n(block_C_drainer_530_full_n),
    .block_C_drainer_5_write(systolic_array_k_768_U0_block_C_drainer_5_write),
    .block_C_drainer_6_din(systolic_array_k_768_U0_block_C_drainer_6_din),
    .block_C_drainer_6_full_n(block_C_drainer_631_full_n),
    .block_C_drainer_6_write(systolic_array_k_768_U0_block_C_drainer_6_write),
    .block_C_drainer_7_din(systolic_array_k_768_U0_block_C_drainer_7_din),
    .block_C_drainer_7_full_n(block_C_drainer_732_full_n),
    .block_C_drainer_7_write(systolic_array_k_768_U0_block_C_drainer_7_write),
    .block_C_drainer_8_din(systolic_array_k_768_U0_block_C_drainer_8_din),
    .block_C_drainer_8_full_n(block_C_drainer_833_full_n),
    .block_C_drainer_8_write(systolic_array_k_768_U0_block_C_drainer_8_write),
    .block_C_drainer_9_din(systolic_array_k_768_U0_block_C_drainer_9_din),
    .block_C_drainer_9_full_n(block_C_drainer_934_full_n),
    .block_C_drainer_9_write(systolic_array_k_768_U0_block_C_drainer_9_write),
    .block_C_drainer_10_din(systolic_array_k_768_U0_block_C_drainer_10_din),
    .block_C_drainer_10_full_n(block_C_drainer_1035_full_n),
    .block_C_drainer_10_write(systolic_array_k_768_U0_block_C_drainer_10_write),
    .block_C_drainer_11_din(systolic_array_k_768_U0_block_C_drainer_11_din),
    .block_C_drainer_11_full_n(block_C_drainer_1136_full_n),
    .block_C_drainer_11_write(systolic_array_k_768_U0_block_C_drainer_11_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(systolic_array_k_768_U0_ap_start),
    .ap_done(systolic_array_k_768_U0_ap_done),
    .ap_ready(systolic_array_k_768_U0_ap_ready),
    .ap_idle(systolic_array_k_768_U0_ap_idle),
    .ap_continue(systolic_array_k_768_U0_ap_continue)
);

Bert_layer_VITIS_LOOP_179_4_proc VITIS_LOOP_179_4_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc_U0_ap_ready),
    .C_0_address0(VITIS_LOOP_179_4_proc_U0_C_0_address0),
    .C_0_ce0(VITIS_LOOP_179_4_proc_U0_C_0_ce0),
    .C_0_we0(VITIS_LOOP_179_4_proc_U0_C_0_we0),
    .C_0_d0(VITIS_LOOP_179_4_proc_U0_C_0_d0),
    .C_0_address1(VITIS_LOOP_179_4_proc_U0_C_0_address1),
    .C_0_ce1(VITIS_LOOP_179_4_proc_U0_C_0_ce1),
    .C_0_q1(C_0_q1),
    .block_C_drainer_025_dout(block_C_drainer_025_dout),
    .block_C_drainer_025_num_data_valid(block_C_drainer_025_num_data_valid),
    .block_C_drainer_025_fifo_cap(block_C_drainer_025_fifo_cap),
    .block_C_drainer_025_empty_n(block_C_drainer_025_empty_n),
    .block_C_drainer_025_read(VITIS_LOOP_179_4_proc_U0_block_C_drainer_025_read),
    .jj_dout(jj_c11_dout),
    .jj_num_data_valid(jj_c11_num_data_valid),
    .jj_fifo_cap(jj_c11_fifo_cap),
    .jj_empty_n(jj_c11_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc33 VITIS_LOOP_179_4_proc33_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc33_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc33_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc33_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc33_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc33_U0_ap_ready),
    .C_1_address0(VITIS_LOOP_179_4_proc33_U0_C_1_address0),
    .C_1_ce0(VITIS_LOOP_179_4_proc33_U0_C_1_ce0),
    .C_1_we0(VITIS_LOOP_179_4_proc33_U0_C_1_we0),
    .C_1_d0(VITIS_LOOP_179_4_proc33_U0_C_1_d0),
    .C_1_address1(VITIS_LOOP_179_4_proc33_U0_C_1_address1),
    .C_1_ce1(VITIS_LOOP_179_4_proc33_U0_C_1_ce1),
    .C_1_q1(C_1_q1),
    .block_C_drainer_126_dout(block_C_drainer_126_dout),
    .block_C_drainer_126_num_data_valid(block_C_drainer_126_num_data_valid),
    .block_C_drainer_126_fifo_cap(block_C_drainer_126_fifo_cap),
    .block_C_drainer_126_empty_n(block_C_drainer_126_empty_n),
    .block_C_drainer_126_read(VITIS_LOOP_179_4_proc33_U0_block_C_drainer_126_read),
    .jj_dout(jj_c10_dout),
    .jj_num_data_valid(jj_c10_num_data_valid),
    .jj_fifo_cap(jj_c10_fifo_cap),
    .jj_empty_n(jj_c10_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc33_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc34 VITIS_LOOP_179_4_proc34_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc34_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc34_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc34_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc34_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc34_U0_ap_ready),
    .C_2_address0(VITIS_LOOP_179_4_proc34_U0_C_2_address0),
    .C_2_ce0(VITIS_LOOP_179_4_proc34_U0_C_2_ce0),
    .C_2_we0(VITIS_LOOP_179_4_proc34_U0_C_2_we0),
    .C_2_d0(VITIS_LOOP_179_4_proc34_U0_C_2_d0),
    .C_2_address1(VITIS_LOOP_179_4_proc34_U0_C_2_address1),
    .C_2_ce1(VITIS_LOOP_179_4_proc34_U0_C_2_ce1),
    .C_2_q1(C_2_q1),
    .block_C_drainer_227_dout(block_C_drainer_227_dout),
    .block_C_drainer_227_num_data_valid(block_C_drainer_227_num_data_valid),
    .block_C_drainer_227_fifo_cap(block_C_drainer_227_fifo_cap),
    .block_C_drainer_227_empty_n(block_C_drainer_227_empty_n),
    .block_C_drainer_227_read(VITIS_LOOP_179_4_proc34_U0_block_C_drainer_227_read),
    .jj_dout(jj_c9_dout),
    .jj_num_data_valid(jj_c9_num_data_valid),
    .jj_fifo_cap(jj_c9_fifo_cap),
    .jj_empty_n(jj_c9_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc34_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc35 VITIS_LOOP_179_4_proc35_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc35_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc35_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc35_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc35_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc35_U0_ap_ready),
    .C_3_address0(VITIS_LOOP_179_4_proc35_U0_C_3_address0),
    .C_3_ce0(VITIS_LOOP_179_4_proc35_U0_C_3_ce0),
    .C_3_we0(VITIS_LOOP_179_4_proc35_U0_C_3_we0),
    .C_3_d0(VITIS_LOOP_179_4_proc35_U0_C_3_d0),
    .C_3_address1(VITIS_LOOP_179_4_proc35_U0_C_3_address1),
    .C_3_ce1(VITIS_LOOP_179_4_proc35_U0_C_3_ce1),
    .C_3_q1(C_3_q1),
    .block_C_drainer_328_dout(block_C_drainer_328_dout),
    .block_C_drainer_328_num_data_valid(block_C_drainer_328_num_data_valid),
    .block_C_drainer_328_fifo_cap(block_C_drainer_328_fifo_cap),
    .block_C_drainer_328_empty_n(block_C_drainer_328_empty_n),
    .block_C_drainer_328_read(VITIS_LOOP_179_4_proc35_U0_block_C_drainer_328_read),
    .jj_dout(jj_c8_dout),
    .jj_num_data_valid(jj_c8_num_data_valid),
    .jj_fifo_cap(jj_c8_fifo_cap),
    .jj_empty_n(jj_c8_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc35_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc36 VITIS_LOOP_179_4_proc36_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc36_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc36_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc36_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc36_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc36_U0_ap_ready),
    .C_4_address0(VITIS_LOOP_179_4_proc36_U0_C_4_address0),
    .C_4_ce0(VITIS_LOOP_179_4_proc36_U0_C_4_ce0),
    .C_4_we0(VITIS_LOOP_179_4_proc36_U0_C_4_we0),
    .C_4_d0(VITIS_LOOP_179_4_proc36_U0_C_4_d0),
    .C_4_address1(VITIS_LOOP_179_4_proc36_U0_C_4_address1),
    .C_4_ce1(VITIS_LOOP_179_4_proc36_U0_C_4_ce1),
    .C_4_q1(C_4_q1),
    .block_C_drainer_429_dout(block_C_drainer_429_dout),
    .block_C_drainer_429_num_data_valid(block_C_drainer_429_num_data_valid),
    .block_C_drainer_429_fifo_cap(block_C_drainer_429_fifo_cap),
    .block_C_drainer_429_empty_n(block_C_drainer_429_empty_n),
    .block_C_drainer_429_read(VITIS_LOOP_179_4_proc36_U0_block_C_drainer_429_read),
    .jj_dout(jj_c7_dout),
    .jj_num_data_valid(jj_c7_num_data_valid),
    .jj_fifo_cap(jj_c7_fifo_cap),
    .jj_empty_n(jj_c7_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc36_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc37 VITIS_LOOP_179_4_proc37_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc37_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc37_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc37_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc37_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc37_U0_ap_ready),
    .C_5_address0(VITIS_LOOP_179_4_proc37_U0_C_5_address0),
    .C_5_ce0(VITIS_LOOP_179_4_proc37_U0_C_5_ce0),
    .C_5_we0(VITIS_LOOP_179_4_proc37_U0_C_5_we0),
    .C_5_d0(VITIS_LOOP_179_4_proc37_U0_C_5_d0),
    .C_5_address1(VITIS_LOOP_179_4_proc37_U0_C_5_address1),
    .C_5_ce1(VITIS_LOOP_179_4_proc37_U0_C_5_ce1),
    .C_5_q1(C_5_q1),
    .block_C_drainer_530_dout(block_C_drainer_530_dout),
    .block_C_drainer_530_num_data_valid(block_C_drainer_530_num_data_valid),
    .block_C_drainer_530_fifo_cap(block_C_drainer_530_fifo_cap),
    .block_C_drainer_530_empty_n(block_C_drainer_530_empty_n),
    .block_C_drainer_530_read(VITIS_LOOP_179_4_proc37_U0_block_C_drainer_530_read),
    .jj_dout(jj_c6_dout),
    .jj_num_data_valid(jj_c6_num_data_valid),
    .jj_fifo_cap(jj_c6_fifo_cap),
    .jj_empty_n(jj_c6_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc37_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc38 VITIS_LOOP_179_4_proc38_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc38_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc38_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc38_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc38_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc38_U0_ap_ready),
    .C_6_address0(VITIS_LOOP_179_4_proc38_U0_C_6_address0),
    .C_6_ce0(VITIS_LOOP_179_4_proc38_U0_C_6_ce0),
    .C_6_we0(VITIS_LOOP_179_4_proc38_U0_C_6_we0),
    .C_6_d0(VITIS_LOOP_179_4_proc38_U0_C_6_d0),
    .C_6_address1(VITIS_LOOP_179_4_proc38_U0_C_6_address1),
    .C_6_ce1(VITIS_LOOP_179_4_proc38_U0_C_6_ce1),
    .C_6_q1(C_6_q1),
    .block_C_drainer_631_dout(block_C_drainer_631_dout),
    .block_C_drainer_631_num_data_valid(block_C_drainer_631_num_data_valid),
    .block_C_drainer_631_fifo_cap(block_C_drainer_631_fifo_cap),
    .block_C_drainer_631_empty_n(block_C_drainer_631_empty_n),
    .block_C_drainer_631_read(VITIS_LOOP_179_4_proc38_U0_block_C_drainer_631_read),
    .jj_dout(jj_c5_dout),
    .jj_num_data_valid(jj_c5_num_data_valid),
    .jj_fifo_cap(jj_c5_fifo_cap),
    .jj_empty_n(jj_c5_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc38_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc39 VITIS_LOOP_179_4_proc39_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc39_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc39_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc39_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc39_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc39_U0_ap_ready),
    .C_7_address0(VITIS_LOOP_179_4_proc39_U0_C_7_address0),
    .C_7_ce0(VITIS_LOOP_179_4_proc39_U0_C_7_ce0),
    .C_7_we0(VITIS_LOOP_179_4_proc39_U0_C_7_we0),
    .C_7_d0(VITIS_LOOP_179_4_proc39_U0_C_7_d0),
    .C_7_address1(VITIS_LOOP_179_4_proc39_U0_C_7_address1),
    .C_7_ce1(VITIS_LOOP_179_4_proc39_U0_C_7_ce1),
    .C_7_q1(C_7_q1),
    .block_C_drainer_732_dout(block_C_drainer_732_dout),
    .block_C_drainer_732_num_data_valid(block_C_drainer_732_num_data_valid),
    .block_C_drainer_732_fifo_cap(block_C_drainer_732_fifo_cap),
    .block_C_drainer_732_empty_n(block_C_drainer_732_empty_n),
    .block_C_drainer_732_read(VITIS_LOOP_179_4_proc39_U0_block_C_drainer_732_read),
    .jj_dout(jj_c4_dout),
    .jj_num_data_valid(jj_c4_num_data_valid),
    .jj_fifo_cap(jj_c4_fifo_cap),
    .jj_empty_n(jj_c4_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc39_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc40 VITIS_LOOP_179_4_proc40_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc40_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc40_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc40_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc40_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc40_U0_ap_ready),
    .C_8_address0(VITIS_LOOP_179_4_proc40_U0_C_8_address0),
    .C_8_ce0(VITIS_LOOP_179_4_proc40_U0_C_8_ce0),
    .C_8_we0(VITIS_LOOP_179_4_proc40_U0_C_8_we0),
    .C_8_d0(VITIS_LOOP_179_4_proc40_U0_C_8_d0),
    .C_8_address1(VITIS_LOOP_179_4_proc40_U0_C_8_address1),
    .C_8_ce1(VITIS_LOOP_179_4_proc40_U0_C_8_ce1),
    .C_8_q1(C_8_q1),
    .block_C_drainer_833_dout(block_C_drainer_833_dout),
    .block_C_drainer_833_num_data_valid(block_C_drainer_833_num_data_valid),
    .block_C_drainer_833_fifo_cap(block_C_drainer_833_fifo_cap),
    .block_C_drainer_833_empty_n(block_C_drainer_833_empty_n),
    .block_C_drainer_833_read(VITIS_LOOP_179_4_proc40_U0_block_C_drainer_833_read),
    .jj_dout(jj_c3_dout),
    .jj_num_data_valid(jj_c3_num_data_valid),
    .jj_fifo_cap(jj_c3_fifo_cap),
    .jj_empty_n(jj_c3_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc40_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc41 VITIS_LOOP_179_4_proc41_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc41_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc41_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc41_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc41_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc41_U0_ap_ready),
    .C_9_address0(VITIS_LOOP_179_4_proc41_U0_C_9_address0),
    .C_9_ce0(VITIS_LOOP_179_4_proc41_U0_C_9_ce0),
    .C_9_we0(VITIS_LOOP_179_4_proc41_U0_C_9_we0),
    .C_9_d0(VITIS_LOOP_179_4_proc41_U0_C_9_d0),
    .C_9_address1(VITIS_LOOP_179_4_proc41_U0_C_9_address1),
    .C_9_ce1(VITIS_LOOP_179_4_proc41_U0_C_9_ce1),
    .C_9_q1(C_9_q1),
    .block_C_drainer_934_dout(block_C_drainer_934_dout),
    .block_C_drainer_934_num_data_valid(block_C_drainer_934_num_data_valid),
    .block_C_drainer_934_fifo_cap(block_C_drainer_934_fifo_cap),
    .block_C_drainer_934_empty_n(block_C_drainer_934_empty_n),
    .block_C_drainer_934_read(VITIS_LOOP_179_4_proc41_U0_block_C_drainer_934_read),
    .jj_dout(jj_c2_dout),
    .jj_num_data_valid(jj_c2_num_data_valid),
    .jj_fifo_cap(jj_c2_fifo_cap),
    .jj_empty_n(jj_c2_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc41_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc42 VITIS_LOOP_179_4_proc42_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc42_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc42_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc42_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc42_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc42_U0_ap_ready),
    .C_10_address0(VITIS_LOOP_179_4_proc42_U0_C_10_address0),
    .C_10_ce0(VITIS_LOOP_179_4_proc42_U0_C_10_ce0),
    .C_10_we0(VITIS_LOOP_179_4_proc42_U0_C_10_we0),
    .C_10_d0(VITIS_LOOP_179_4_proc42_U0_C_10_d0),
    .C_10_address1(VITIS_LOOP_179_4_proc42_U0_C_10_address1),
    .C_10_ce1(VITIS_LOOP_179_4_proc42_U0_C_10_ce1),
    .C_10_q1(C_10_q1),
    .block_C_drainer_1035_dout(block_C_drainer_1035_dout),
    .block_C_drainer_1035_num_data_valid(block_C_drainer_1035_num_data_valid),
    .block_C_drainer_1035_fifo_cap(block_C_drainer_1035_fifo_cap),
    .block_C_drainer_1035_empty_n(block_C_drainer_1035_empty_n),
    .block_C_drainer_1035_read(VITIS_LOOP_179_4_proc42_U0_block_C_drainer_1035_read),
    .jj_dout(jj_c1_dout),
    .jj_num_data_valid(jj_c1_num_data_valid),
    .jj_fifo_cap(jj_c1_fifo_cap),
    .jj_empty_n(jj_c1_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc42_U0_jj_read)
);

Bert_layer_VITIS_LOOP_179_4_proc43 VITIS_LOOP_179_4_proc43_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(VITIS_LOOP_179_4_proc43_U0_ap_start),
    .ap_done(VITIS_LOOP_179_4_proc43_U0_ap_done),
    .ap_continue(VITIS_LOOP_179_4_proc43_U0_ap_continue),
    .ap_idle(VITIS_LOOP_179_4_proc43_U0_ap_idle),
    .ap_ready(VITIS_LOOP_179_4_proc43_U0_ap_ready),
    .C_11_address0(VITIS_LOOP_179_4_proc43_U0_C_11_address0),
    .C_11_ce0(VITIS_LOOP_179_4_proc43_U0_C_11_ce0),
    .C_11_we0(VITIS_LOOP_179_4_proc43_U0_C_11_we0),
    .C_11_d0(VITIS_LOOP_179_4_proc43_U0_C_11_d0),
    .C_11_address1(VITIS_LOOP_179_4_proc43_U0_C_11_address1),
    .C_11_ce1(VITIS_LOOP_179_4_proc43_U0_C_11_ce1),
    .C_11_q1(C_11_q1),
    .block_C_drainer_1136_dout(block_C_drainer_1136_dout),
    .block_C_drainer_1136_num_data_valid(block_C_drainer_1136_num_data_valid),
    .block_C_drainer_1136_fifo_cap(block_C_drainer_1136_fifo_cap),
    .block_C_drainer_1136_empty_n(block_C_drainer_1136_empty_n),
    .block_C_drainer_1136_read(VITIS_LOOP_179_4_proc43_U0_block_C_drainer_1136_read),
    .jj_dout(jj_c_dout),
    .jj_num_data_valid(jj_c_num_data_valid),
    .jj_fifo_cap(jj_c_fifo_cap),
    .jj_empty_n(jj_c_empty_n),
    .jj_read(VITIS_LOOP_179_4_proc43_U0_jj_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_01_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_01_din),
    .if_full_n(block_A_loader_01_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_01_write),
    .if_dout(block_A_loader_01_dout),
    .if_num_data_valid(block_A_loader_01_num_data_valid),
    .if_fifo_cap(block_A_loader_01_fifo_cap),
    .if_empty_n(block_A_loader_01_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_0_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_12_din),
    .if_full_n(block_A_loader_12_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_12_write),
    .if_dout(block_A_loader_12_dout),
    .if_num_data_valid(block_A_loader_12_num_data_valid),
    .if_fifo_cap(block_A_loader_12_fifo_cap),
    .if_empty_n(block_A_loader_12_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_1_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_23_din),
    .if_full_n(block_A_loader_23_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_23_write),
    .if_dout(block_A_loader_23_dout),
    .if_num_data_valid(block_A_loader_23_num_data_valid),
    .if_fifo_cap(block_A_loader_23_fifo_cap),
    .if_empty_n(block_A_loader_23_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_2_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_34_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_34_din),
    .if_full_n(block_A_loader_34_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_34_write),
    .if_dout(block_A_loader_34_dout),
    .if_num_data_valid(block_A_loader_34_num_data_valid),
    .if_fifo_cap(block_A_loader_34_fifo_cap),
    .if_empty_n(block_A_loader_34_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_3_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_45_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_45_din),
    .if_full_n(block_A_loader_45_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_45_write),
    .if_dout(block_A_loader_45_dout),
    .if_num_data_valid(block_A_loader_45_num_data_valid),
    .if_fifo_cap(block_A_loader_45_fifo_cap),
    .if_empty_n(block_A_loader_45_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_4_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_56_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_56_din),
    .if_full_n(block_A_loader_56_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_56_write),
    .if_dout(block_A_loader_56_dout),
    .if_num_data_valid(block_A_loader_56_num_data_valid),
    .if_fifo_cap(block_A_loader_56_fifo_cap),
    .if_empty_n(block_A_loader_56_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_5_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_67_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_67_din),
    .if_full_n(block_A_loader_67_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_67_write),
    .if_dout(block_A_loader_67_dout),
    .if_num_data_valid(block_A_loader_67_num_data_valid),
    .if_fifo_cap(block_A_loader_67_fifo_cap),
    .if_empty_n(block_A_loader_67_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_6_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_78_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_78_din),
    .if_full_n(block_A_loader_78_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_78_write),
    .if_dout(block_A_loader_78_dout),
    .if_num_data_valid(block_A_loader_78_num_data_valid),
    .if_fifo_cap(block_A_loader_78_fifo_cap),
    .if_empty_n(block_A_loader_78_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_7_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_89_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_89_din),
    .if_full_n(block_A_loader_89_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_89_write),
    .if_dout(block_A_loader_89_dout),
    .if_num_data_valid(block_A_loader_89_num_data_valid),
    .if_fifo_cap(block_A_loader_89_fifo_cap),
    .if_empty_n(block_A_loader_89_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_8_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_910_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_910_din),
    .if_full_n(block_A_loader_910_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_910_write),
    .if_dout(block_A_loader_910_dout),
    .if_num_data_valid(block_A_loader_910_num_data_valid),
    .if_fifo_cap(block_A_loader_910_fifo_cap),
    .if_empty_n(block_A_loader_910_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_9_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_1011_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_1011_din),
    .if_full_n(block_A_loader_1011_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_1011_write),
    .if_dout(block_A_loader_1011_dout),
    .if_num_data_valid(block_A_loader_1011_num_data_valid),
    .if_fifo_cap(block_A_loader_1011_fifo_cap),
    .if_empty_n(block_A_loader_1011_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_10_read)
);

Bert_layer_fifo_w8_d2_S_x5 block_A_loader_1112_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_A_loader_1112_din),
    .if_full_n(block_A_loader_1112_full_n),
    .if_write(init_block_AB_proc32_U0_block_A_loader_1112_write),
    .if_dout(block_A_loader_1112_dout),
    .if_num_data_valid(block_A_loader_1112_num_data_valid),
    .if_fifo_cap(block_A_loader_1112_fifo_cap),
    .if_empty_n(block_A_loader_1112_empty_n),
    .if_read(systolic_array_k_768_U0_block_A_loader_11_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_013_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_013_din),
    .if_full_n(block_B_loader_013_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_013_write),
    .if_dout(block_B_loader_013_dout),
    .if_num_data_valid(block_B_loader_013_num_data_valid),
    .if_fifo_cap(block_B_loader_013_fifo_cap),
    .if_empty_n(block_B_loader_013_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_0_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_114_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_114_din),
    .if_full_n(block_B_loader_114_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_114_write),
    .if_dout(block_B_loader_114_dout),
    .if_num_data_valid(block_B_loader_114_num_data_valid),
    .if_fifo_cap(block_B_loader_114_fifo_cap),
    .if_empty_n(block_B_loader_114_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_1_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_215_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_215_din),
    .if_full_n(block_B_loader_215_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_215_write),
    .if_dout(block_B_loader_215_dout),
    .if_num_data_valid(block_B_loader_215_num_data_valid),
    .if_fifo_cap(block_B_loader_215_fifo_cap),
    .if_empty_n(block_B_loader_215_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_2_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_316_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_316_din),
    .if_full_n(block_B_loader_316_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_316_write),
    .if_dout(block_B_loader_316_dout),
    .if_num_data_valid(block_B_loader_316_num_data_valid),
    .if_fifo_cap(block_B_loader_316_fifo_cap),
    .if_empty_n(block_B_loader_316_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_3_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_417_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_417_din),
    .if_full_n(block_B_loader_417_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_417_write),
    .if_dout(block_B_loader_417_dout),
    .if_num_data_valid(block_B_loader_417_num_data_valid),
    .if_fifo_cap(block_B_loader_417_fifo_cap),
    .if_empty_n(block_B_loader_417_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_4_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_518_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_518_din),
    .if_full_n(block_B_loader_518_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_518_write),
    .if_dout(block_B_loader_518_dout),
    .if_num_data_valid(block_B_loader_518_num_data_valid),
    .if_fifo_cap(block_B_loader_518_fifo_cap),
    .if_empty_n(block_B_loader_518_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_5_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_619_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_619_din),
    .if_full_n(block_B_loader_619_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_619_write),
    .if_dout(block_B_loader_619_dout),
    .if_num_data_valid(block_B_loader_619_num_data_valid),
    .if_fifo_cap(block_B_loader_619_fifo_cap),
    .if_empty_n(block_B_loader_619_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_6_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_720_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_720_din),
    .if_full_n(block_B_loader_720_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_720_write),
    .if_dout(block_B_loader_720_dout),
    .if_num_data_valid(block_B_loader_720_num_data_valid),
    .if_fifo_cap(block_B_loader_720_fifo_cap),
    .if_empty_n(block_B_loader_720_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_7_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_821_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_821_din),
    .if_full_n(block_B_loader_821_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_821_write),
    .if_dout(block_B_loader_821_dout),
    .if_num_data_valid(block_B_loader_821_num_data_valid),
    .if_fifo_cap(block_B_loader_821_fifo_cap),
    .if_empty_n(block_B_loader_821_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_8_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_922_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_922_din),
    .if_full_n(block_B_loader_922_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_922_write),
    .if_dout(block_B_loader_922_dout),
    .if_num_data_valid(block_B_loader_922_num_data_valid),
    .if_fifo_cap(block_B_loader_922_fifo_cap),
    .if_empty_n(block_B_loader_922_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_9_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_1023_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_1023_din),
    .if_full_n(block_B_loader_1023_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_1023_write),
    .if_dout(block_B_loader_1023_dout),
    .if_num_data_valid(block_B_loader_1023_num_data_valid),
    .if_fifo_cap(block_B_loader_1023_fifo_cap),
    .if_empty_n(block_B_loader_1023_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_10_read)
);

Bert_layer_fifo_w4_d2_S_x1 block_B_loader_1124_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_block_B_loader_1124_din),
    .if_full_n(block_B_loader_1124_full_n),
    .if_write(init_block_AB_proc32_U0_block_B_loader_1124_write),
    .if_dout(block_B_loader_1124_dout),
    .if_num_data_valid(block_B_loader_1124_num_data_valid),
    .if_fifo_cap(block_B_loader_1124_fifo_cap),
    .if_empty_n(block_B_loader_1124_empty_n),
    .if_read(systolic_array_k_768_U0_block_B_loader_11_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c_din),
    .if_full_n(jj_c_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c_write),
    .if_dout(jj_c_dout),
    .if_num_data_valid(jj_c_num_data_valid),
    .if_fifo_cap(jj_c_fifo_cap),
    .if_empty_n(jj_c_empty_n),
    .if_read(VITIS_LOOP_179_4_proc43_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c1_din),
    .if_full_n(jj_c1_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c1_write),
    .if_dout(jj_c1_dout),
    .if_num_data_valid(jj_c1_num_data_valid),
    .if_fifo_cap(jj_c1_fifo_cap),
    .if_empty_n(jj_c1_empty_n),
    .if_read(VITIS_LOOP_179_4_proc42_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c2_din),
    .if_full_n(jj_c2_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c2_write),
    .if_dout(jj_c2_dout),
    .if_num_data_valid(jj_c2_num_data_valid),
    .if_fifo_cap(jj_c2_fifo_cap),
    .if_empty_n(jj_c2_empty_n),
    .if_read(VITIS_LOOP_179_4_proc41_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c3_din),
    .if_full_n(jj_c3_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c3_write),
    .if_dout(jj_c3_dout),
    .if_num_data_valid(jj_c3_num_data_valid),
    .if_fifo_cap(jj_c3_fifo_cap),
    .if_empty_n(jj_c3_empty_n),
    .if_read(VITIS_LOOP_179_4_proc40_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c4_din),
    .if_full_n(jj_c4_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c4_write),
    .if_dout(jj_c4_dout),
    .if_num_data_valid(jj_c4_num_data_valid),
    .if_fifo_cap(jj_c4_fifo_cap),
    .if_empty_n(jj_c4_empty_n),
    .if_read(VITIS_LOOP_179_4_proc39_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c5_din),
    .if_full_n(jj_c5_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c5_write),
    .if_dout(jj_c5_dout),
    .if_num_data_valid(jj_c5_num_data_valid),
    .if_fifo_cap(jj_c5_fifo_cap),
    .if_empty_n(jj_c5_empty_n),
    .if_read(VITIS_LOOP_179_4_proc38_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c6_din),
    .if_full_n(jj_c6_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c6_write),
    .if_dout(jj_c6_dout),
    .if_num_data_valid(jj_c6_num_data_valid),
    .if_fifo_cap(jj_c6_fifo_cap),
    .if_empty_n(jj_c6_empty_n),
    .if_read(VITIS_LOOP_179_4_proc37_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c7_din),
    .if_full_n(jj_c7_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c7_write),
    .if_dout(jj_c7_dout),
    .if_num_data_valid(jj_c7_num_data_valid),
    .if_fifo_cap(jj_c7_fifo_cap),
    .if_empty_n(jj_c7_empty_n),
    .if_read(VITIS_LOOP_179_4_proc36_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c8_din),
    .if_full_n(jj_c8_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c8_write),
    .if_dout(jj_c8_dout),
    .if_num_data_valid(jj_c8_num_data_valid),
    .if_fifo_cap(jj_c8_fifo_cap),
    .if_empty_n(jj_c8_empty_n),
    .if_read(VITIS_LOOP_179_4_proc35_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c9_din),
    .if_full_n(jj_c9_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c9_write),
    .if_dout(jj_c9_dout),
    .if_num_data_valid(jj_c9_num_data_valid),
    .if_fifo_cap(jj_c9_fifo_cap),
    .if_empty_n(jj_c9_empty_n),
    .if_read(VITIS_LOOP_179_4_proc34_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c10_din),
    .if_full_n(jj_c10_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c10_write),
    .if_dout(jj_c10_dout),
    .if_num_data_valid(jj_c10_num_data_valid),
    .if_fifo_cap(jj_c10_fifo_cap),
    .if_empty_n(jj_c10_empty_n),
    .if_read(VITIS_LOOP_179_4_proc33_U0_jj_read)
);

Bert_layer_fifo_w6_d3_S_x jj_c11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(init_block_AB_proc32_U0_jj_c11_din),
    .if_full_n(jj_c11_full_n),
    .if_write(init_block_AB_proc32_U0_jj_c11_write),
    .if_dout(jj_c11_dout),
    .if_num_data_valid(jj_c11_num_data_valid),
    .if_fifo_cap(jj_c11_fifo_cap),
    .if_empty_n(jj_c11_empty_n),
    .if_read(VITIS_LOOP_179_4_proc_U0_jj_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_025_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_0_din),
    .if_full_n(block_C_drainer_025_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_0_write),
    .if_dout(block_C_drainer_025_dout),
    .if_num_data_valid(block_C_drainer_025_num_data_valid),
    .if_fifo_cap(block_C_drainer_025_fifo_cap),
    .if_empty_n(block_C_drainer_025_empty_n),
    .if_read(VITIS_LOOP_179_4_proc_U0_block_C_drainer_025_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_126_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_1_din),
    .if_full_n(block_C_drainer_126_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_1_write),
    .if_dout(block_C_drainer_126_dout),
    .if_num_data_valid(block_C_drainer_126_num_data_valid),
    .if_fifo_cap(block_C_drainer_126_fifo_cap),
    .if_empty_n(block_C_drainer_126_empty_n),
    .if_read(VITIS_LOOP_179_4_proc33_U0_block_C_drainer_126_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_227_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_2_din),
    .if_full_n(block_C_drainer_227_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_2_write),
    .if_dout(block_C_drainer_227_dout),
    .if_num_data_valid(block_C_drainer_227_num_data_valid),
    .if_fifo_cap(block_C_drainer_227_fifo_cap),
    .if_empty_n(block_C_drainer_227_empty_n),
    .if_read(VITIS_LOOP_179_4_proc34_U0_block_C_drainer_227_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_328_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_3_din),
    .if_full_n(block_C_drainer_328_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_3_write),
    .if_dout(block_C_drainer_328_dout),
    .if_num_data_valid(block_C_drainer_328_num_data_valid),
    .if_fifo_cap(block_C_drainer_328_fifo_cap),
    .if_empty_n(block_C_drainer_328_empty_n),
    .if_read(VITIS_LOOP_179_4_proc35_U0_block_C_drainer_328_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_429_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_4_din),
    .if_full_n(block_C_drainer_429_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_4_write),
    .if_dout(block_C_drainer_429_dout),
    .if_num_data_valid(block_C_drainer_429_num_data_valid),
    .if_fifo_cap(block_C_drainer_429_fifo_cap),
    .if_empty_n(block_C_drainer_429_empty_n),
    .if_read(VITIS_LOOP_179_4_proc36_U0_block_C_drainer_429_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_530_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_5_din),
    .if_full_n(block_C_drainer_530_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_5_write),
    .if_dout(block_C_drainer_530_dout),
    .if_num_data_valid(block_C_drainer_530_num_data_valid),
    .if_fifo_cap(block_C_drainer_530_fifo_cap),
    .if_empty_n(block_C_drainer_530_empty_n),
    .if_read(VITIS_LOOP_179_4_proc37_U0_block_C_drainer_530_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_631_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_6_din),
    .if_full_n(block_C_drainer_631_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_6_write),
    .if_dout(block_C_drainer_631_dout),
    .if_num_data_valid(block_C_drainer_631_num_data_valid),
    .if_fifo_cap(block_C_drainer_631_fifo_cap),
    .if_empty_n(block_C_drainer_631_empty_n),
    .if_read(VITIS_LOOP_179_4_proc38_U0_block_C_drainer_631_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_732_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_7_din),
    .if_full_n(block_C_drainer_732_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_7_write),
    .if_dout(block_C_drainer_732_dout),
    .if_num_data_valid(block_C_drainer_732_num_data_valid),
    .if_fifo_cap(block_C_drainer_732_fifo_cap),
    .if_empty_n(block_C_drainer_732_empty_n),
    .if_read(VITIS_LOOP_179_4_proc39_U0_block_C_drainer_732_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_833_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_8_din),
    .if_full_n(block_C_drainer_833_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_8_write),
    .if_dout(block_C_drainer_833_dout),
    .if_num_data_valid(block_C_drainer_833_num_data_valid),
    .if_fifo_cap(block_C_drainer_833_fifo_cap),
    .if_empty_n(block_C_drainer_833_empty_n),
    .if_read(VITIS_LOOP_179_4_proc40_U0_block_C_drainer_833_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_934_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_9_din),
    .if_full_n(block_C_drainer_934_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_9_write),
    .if_dout(block_C_drainer_934_dout),
    .if_num_data_valid(block_C_drainer_934_num_data_valid),
    .if_fifo_cap(block_C_drainer_934_fifo_cap),
    .if_empty_n(block_C_drainer_934_empty_n),
    .if_read(VITIS_LOOP_179_4_proc41_U0_block_C_drainer_934_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_1035_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_10_din),
    .if_full_n(block_C_drainer_1035_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_10_write),
    .if_dout(block_C_drainer_1035_dout),
    .if_num_data_valid(block_C_drainer_1035_num_data_valid),
    .if_fifo_cap(block_C_drainer_1035_fifo_cap),
    .if_empty_n(block_C_drainer_1035_empty_n),
    .if_read(VITIS_LOOP_179_4_proc42_U0_block_C_drainer_1035_read)
);

Bert_layer_fifo_w24_d2_S_x5 block_C_drainer_1136_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(systolic_array_k_768_U0_block_C_drainer_11_din),
    .if_full_n(block_C_drainer_1136_full_n),
    .if_write(systolic_array_k_768_U0_block_C_drainer_11_write),
    .if_dout(block_C_drainer_1136_dout),
    .if_num_data_valid(block_C_drainer_1136_num_data_valid),
    .if_fifo_cap(block_C_drainer_1136_fifo_cap),
    .if_empty_n(block_C_drainer_1136_empty_n),
    .if_read(VITIS_LOOP_179_4_proc43_U0_block_C_drainer_1136_read)
);

Bert_layer_start_for_systolic_array_k_768_U0 start_for_systolic_array_k_768_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_systolic_array_k_768_U0_din),
    .if_full_n(start_for_systolic_array_k_768_U0_full_n),
    .if_write(init_block_AB_proc32_U0_start_write),
    .if_dout(start_for_systolic_array_k_768_U0_dout),
    .if_empty_n(start_for_systolic_array_k_768_U0_empty_n),
    .if_read(systolic_array_k_768_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc33_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc33_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc33_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc33_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc34_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc34_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc34_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc34_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc35_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc36_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc37_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc38_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc39_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc40_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc41_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc42_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc43_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready <= ap_sync_VITIS_LOOP_179_4_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_init_block_AB_proc32_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_init_block_AB_proc32_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_init_block_AB_proc32_U0_ap_ready <= ap_sync_init_block_AB_proc32_U0_ap_ready;
        end
    end
end

assign A_0_address0 = init_block_AB_proc32_U0_A_0_address0;

assign A_0_address1 = 10'd0;

assign A_0_ce0 = init_block_AB_proc32_U0_A_0_ce0;

assign A_0_ce1 = 1'b0;

assign A_0_d0 = 8'd0;

assign A_0_d1 = 8'd0;

assign A_0_we0 = 1'b0;

assign A_0_we1 = 1'b0;

assign A_10_address0 = init_block_AB_proc32_U0_A_10_address0;

assign A_10_address1 = 10'd0;

assign A_10_ce0 = init_block_AB_proc32_U0_A_10_ce0;

assign A_10_ce1 = 1'b0;

assign A_10_d0 = 8'd0;

assign A_10_d1 = 8'd0;

assign A_10_we0 = 1'b0;

assign A_10_we1 = 1'b0;

assign A_11_address0 = init_block_AB_proc32_U0_A_11_address0;

assign A_11_address1 = 10'd0;

assign A_11_ce0 = init_block_AB_proc32_U0_A_11_ce0;

assign A_11_ce1 = 1'b0;

assign A_11_d0 = 8'd0;

assign A_11_d1 = 8'd0;

assign A_11_we0 = 1'b0;

assign A_11_we1 = 1'b0;

assign A_1_address0 = init_block_AB_proc32_U0_A_1_address0;

assign A_1_address1 = 10'd0;

assign A_1_ce0 = init_block_AB_proc32_U0_A_1_ce0;

assign A_1_ce1 = 1'b0;

assign A_1_d0 = 8'd0;

assign A_1_d1 = 8'd0;

assign A_1_we0 = 1'b0;

assign A_1_we1 = 1'b0;

assign A_2_address0 = init_block_AB_proc32_U0_A_2_address0;

assign A_2_address1 = 10'd0;

assign A_2_ce0 = init_block_AB_proc32_U0_A_2_ce0;

assign A_2_ce1 = 1'b0;

assign A_2_d0 = 8'd0;

assign A_2_d1 = 8'd0;

assign A_2_we0 = 1'b0;

assign A_2_we1 = 1'b0;

assign A_3_address0 = init_block_AB_proc32_U0_A_3_address0;

assign A_3_address1 = 10'd0;

assign A_3_ce0 = init_block_AB_proc32_U0_A_3_ce0;

assign A_3_ce1 = 1'b0;

assign A_3_d0 = 8'd0;

assign A_3_d1 = 8'd0;

assign A_3_we0 = 1'b0;

assign A_3_we1 = 1'b0;

assign A_4_address0 = init_block_AB_proc32_U0_A_4_address0;

assign A_4_address1 = 10'd0;

assign A_4_ce0 = init_block_AB_proc32_U0_A_4_ce0;

assign A_4_ce1 = 1'b0;

assign A_4_d0 = 8'd0;

assign A_4_d1 = 8'd0;

assign A_4_we0 = 1'b0;

assign A_4_we1 = 1'b0;

assign A_5_address0 = init_block_AB_proc32_U0_A_5_address0;

assign A_5_address1 = 10'd0;

assign A_5_ce0 = init_block_AB_proc32_U0_A_5_ce0;

assign A_5_ce1 = 1'b0;

assign A_5_d0 = 8'd0;

assign A_5_d1 = 8'd0;

assign A_5_we0 = 1'b0;

assign A_5_we1 = 1'b0;

assign A_6_address0 = init_block_AB_proc32_U0_A_6_address0;

assign A_6_address1 = 10'd0;

assign A_6_ce0 = init_block_AB_proc32_U0_A_6_ce0;

assign A_6_ce1 = 1'b0;

assign A_6_d0 = 8'd0;

assign A_6_d1 = 8'd0;

assign A_6_we0 = 1'b0;

assign A_6_we1 = 1'b0;

assign A_7_address0 = init_block_AB_proc32_U0_A_7_address0;

assign A_7_address1 = 10'd0;

assign A_7_ce0 = init_block_AB_proc32_U0_A_7_ce0;

assign A_7_ce1 = 1'b0;

assign A_7_d0 = 8'd0;

assign A_7_d1 = 8'd0;

assign A_7_we0 = 1'b0;

assign A_7_we1 = 1'b0;

assign A_8_address0 = init_block_AB_proc32_U0_A_8_address0;

assign A_8_address1 = 10'd0;

assign A_8_ce0 = init_block_AB_proc32_U0_A_8_ce0;

assign A_8_ce1 = 1'b0;

assign A_8_d0 = 8'd0;

assign A_8_d1 = 8'd0;

assign A_8_we0 = 1'b0;

assign A_8_we1 = 1'b0;

assign A_9_address0 = init_block_AB_proc32_U0_A_9_address0;

assign A_9_address1 = 10'd0;

assign A_9_ce0 = init_block_AB_proc32_U0_A_9_ce0;

assign A_9_ce1 = 1'b0;

assign A_9_d0 = 8'd0;

assign A_9_d1 = 8'd0;

assign A_9_we0 = 1'b0;

assign A_9_we1 = 1'b0;

assign C_0_address0 = VITIS_LOOP_179_4_proc_U0_C_0_address0;

assign C_0_address1 = VITIS_LOOP_179_4_proc_U0_C_0_address1;

assign C_0_ce0 = VITIS_LOOP_179_4_proc_U0_C_0_ce0;

assign C_0_ce1 = VITIS_LOOP_179_4_proc_U0_C_0_ce1;

assign C_0_d0 = VITIS_LOOP_179_4_proc_U0_C_0_d0;

assign C_0_d1 = 24'd0;

assign C_0_we0 = VITIS_LOOP_179_4_proc_U0_C_0_we0;

assign C_0_we1 = 1'b0;

assign C_10_address0 = VITIS_LOOP_179_4_proc42_U0_C_10_address0;

assign C_10_address1 = VITIS_LOOP_179_4_proc42_U0_C_10_address1;

assign C_10_ce0 = VITIS_LOOP_179_4_proc42_U0_C_10_ce0;

assign C_10_ce1 = VITIS_LOOP_179_4_proc42_U0_C_10_ce1;

assign C_10_d0 = VITIS_LOOP_179_4_proc42_U0_C_10_d0;

assign C_10_d1 = 24'd0;

assign C_10_we0 = VITIS_LOOP_179_4_proc42_U0_C_10_we0;

assign C_10_we1 = 1'b0;

assign C_11_address0 = VITIS_LOOP_179_4_proc43_U0_C_11_address0;

assign C_11_address1 = VITIS_LOOP_179_4_proc43_U0_C_11_address1;

assign C_11_ce0 = VITIS_LOOP_179_4_proc43_U0_C_11_ce0;

assign C_11_ce1 = VITIS_LOOP_179_4_proc43_U0_C_11_ce1;

assign C_11_d0 = VITIS_LOOP_179_4_proc43_U0_C_11_d0;

assign C_11_d1 = 24'd0;

assign C_11_we0 = VITIS_LOOP_179_4_proc43_U0_C_11_we0;

assign C_11_we1 = 1'b0;

assign C_1_address0 = VITIS_LOOP_179_4_proc33_U0_C_1_address0;

assign C_1_address1 = VITIS_LOOP_179_4_proc33_U0_C_1_address1;

assign C_1_ce0 = VITIS_LOOP_179_4_proc33_U0_C_1_ce0;

assign C_1_ce1 = VITIS_LOOP_179_4_proc33_U0_C_1_ce1;

assign C_1_d0 = VITIS_LOOP_179_4_proc33_U0_C_1_d0;

assign C_1_d1 = 24'd0;

assign C_1_we0 = VITIS_LOOP_179_4_proc33_U0_C_1_we0;

assign C_1_we1 = 1'b0;

assign C_2_address0 = VITIS_LOOP_179_4_proc34_U0_C_2_address0;

assign C_2_address1 = VITIS_LOOP_179_4_proc34_U0_C_2_address1;

assign C_2_ce0 = VITIS_LOOP_179_4_proc34_U0_C_2_ce0;

assign C_2_ce1 = VITIS_LOOP_179_4_proc34_U0_C_2_ce1;

assign C_2_d0 = VITIS_LOOP_179_4_proc34_U0_C_2_d0;

assign C_2_d1 = 24'd0;

assign C_2_we0 = VITIS_LOOP_179_4_proc34_U0_C_2_we0;

assign C_2_we1 = 1'b0;

assign C_3_address0 = VITIS_LOOP_179_4_proc35_U0_C_3_address0;

assign C_3_address1 = VITIS_LOOP_179_4_proc35_U0_C_3_address1;

assign C_3_ce0 = VITIS_LOOP_179_4_proc35_U0_C_3_ce0;

assign C_3_ce1 = VITIS_LOOP_179_4_proc35_U0_C_3_ce1;

assign C_3_d0 = VITIS_LOOP_179_4_proc35_U0_C_3_d0;

assign C_3_d1 = 24'd0;

assign C_3_we0 = VITIS_LOOP_179_4_proc35_U0_C_3_we0;

assign C_3_we1 = 1'b0;

assign C_4_address0 = VITIS_LOOP_179_4_proc36_U0_C_4_address0;

assign C_4_address1 = VITIS_LOOP_179_4_proc36_U0_C_4_address1;

assign C_4_ce0 = VITIS_LOOP_179_4_proc36_U0_C_4_ce0;

assign C_4_ce1 = VITIS_LOOP_179_4_proc36_U0_C_4_ce1;

assign C_4_d0 = VITIS_LOOP_179_4_proc36_U0_C_4_d0;

assign C_4_d1 = 24'd0;

assign C_4_we0 = VITIS_LOOP_179_4_proc36_U0_C_4_we0;

assign C_4_we1 = 1'b0;

assign C_5_address0 = VITIS_LOOP_179_4_proc37_U0_C_5_address0;

assign C_5_address1 = VITIS_LOOP_179_4_proc37_U0_C_5_address1;

assign C_5_ce0 = VITIS_LOOP_179_4_proc37_U0_C_5_ce0;

assign C_5_ce1 = VITIS_LOOP_179_4_proc37_U0_C_5_ce1;

assign C_5_d0 = VITIS_LOOP_179_4_proc37_U0_C_5_d0;

assign C_5_d1 = 24'd0;

assign C_5_we0 = VITIS_LOOP_179_4_proc37_U0_C_5_we0;

assign C_5_we1 = 1'b0;

assign C_6_address0 = VITIS_LOOP_179_4_proc38_U0_C_6_address0;

assign C_6_address1 = VITIS_LOOP_179_4_proc38_U0_C_6_address1;

assign C_6_ce0 = VITIS_LOOP_179_4_proc38_U0_C_6_ce0;

assign C_6_ce1 = VITIS_LOOP_179_4_proc38_U0_C_6_ce1;

assign C_6_d0 = VITIS_LOOP_179_4_proc38_U0_C_6_d0;

assign C_6_d1 = 24'd0;

assign C_6_we0 = VITIS_LOOP_179_4_proc38_U0_C_6_we0;

assign C_6_we1 = 1'b0;

assign C_7_address0 = VITIS_LOOP_179_4_proc39_U0_C_7_address0;

assign C_7_address1 = VITIS_LOOP_179_4_proc39_U0_C_7_address1;

assign C_7_ce0 = VITIS_LOOP_179_4_proc39_U0_C_7_ce0;

assign C_7_ce1 = VITIS_LOOP_179_4_proc39_U0_C_7_ce1;

assign C_7_d0 = VITIS_LOOP_179_4_proc39_U0_C_7_d0;

assign C_7_d1 = 24'd0;

assign C_7_we0 = VITIS_LOOP_179_4_proc39_U0_C_7_we0;

assign C_7_we1 = 1'b0;

assign C_8_address0 = VITIS_LOOP_179_4_proc40_U0_C_8_address0;

assign C_8_address1 = VITIS_LOOP_179_4_proc40_U0_C_8_address1;

assign C_8_ce0 = VITIS_LOOP_179_4_proc40_U0_C_8_ce0;

assign C_8_ce1 = VITIS_LOOP_179_4_proc40_U0_C_8_ce1;

assign C_8_d0 = VITIS_LOOP_179_4_proc40_U0_C_8_d0;

assign C_8_d1 = 24'd0;

assign C_8_we0 = VITIS_LOOP_179_4_proc40_U0_C_8_we0;

assign C_8_we1 = 1'b0;

assign C_9_address0 = VITIS_LOOP_179_4_proc41_U0_C_9_address0;

assign C_9_address1 = VITIS_LOOP_179_4_proc41_U0_C_9_address1;

assign C_9_ce0 = VITIS_LOOP_179_4_proc41_U0_C_9_ce0;

assign C_9_ce1 = VITIS_LOOP_179_4_proc41_U0_C_9_ce1;

assign C_9_d0 = VITIS_LOOP_179_4_proc41_U0_C_9_d0;

assign C_9_d1 = 24'd0;

assign C_9_we0 = VITIS_LOOP_179_4_proc41_U0_C_9_we0;

assign C_9_we1 = 1'b0;

assign VITIS_LOOP_179_4_proc33_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc33_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc33_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc34_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc34_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc34_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc35_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc35_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc36_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc36_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc37_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc37_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc38_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc38_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc39_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc39_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc40_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc40_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc41_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc41_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc42_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc42_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc43_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc43_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready ^ 1'b1) & ap_start);

assign VITIS_LOOP_179_4_proc_U0_ap_continue = ap_sync_continue;

assign VITIS_LOOP_179_4_proc_U0_ap_start = ((ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = ap_sync_done;

assign ap_idle = (systolic_array_k_768_U0_ap_idle & init_block_AB_proc32_U0_ap_idle & VITIS_LOOP_179_4_proc_U0_ap_idle & VITIS_LOOP_179_4_proc43_U0_ap_idle & VITIS_LOOP_179_4_proc42_U0_ap_idle & VITIS_LOOP_179_4_proc41_U0_ap_idle & VITIS_LOOP_179_4_proc40_U0_ap_idle & VITIS_LOOP_179_4_proc39_U0_ap_idle & VITIS_LOOP_179_4_proc38_U0_ap_idle & VITIS_LOOP_179_4_proc37_U0_ap_idle & VITIS_LOOP_179_4_proc36_U0_ap_idle & VITIS_LOOP_179_4_proc35_U0_ap_idle & VITIS_LOOP_179_4_proc34_U0_ap_idle & VITIS_LOOP_179_4_proc33_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_VITIS_LOOP_179_4_proc33_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc33_U0_ap_ready | VITIS_LOOP_179_4_proc33_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc34_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc34_U0_ap_ready | VITIS_LOOP_179_4_proc34_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc35_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc35_U0_ap_ready | VITIS_LOOP_179_4_proc35_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc36_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc36_U0_ap_ready | VITIS_LOOP_179_4_proc36_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc37_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc37_U0_ap_ready | VITIS_LOOP_179_4_proc37_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc38_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc38_U0_ap_ready | VITIS_LOOP_179_4_proc38_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc39_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc39_U0_ap_ready | VITIS_LOOP_179_4_proc39_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc40_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc40_U0_ap_ready | VITIS_LOOP_179_4_proc40_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc41_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc41_U0_ap_ready | VITIS_LOOP_179_4_proc41_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc42_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc42_U0_ap_ready | VITIS_LOOP_179_4_proc42_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc43_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc43_U0_ap_ready | VITIS_LOOP_179_4_proc43_U0_ap_ready);

assign ap_sync_VITIS_LOOP_179_4_proc_U0_ap_ready = (ap_sync_reg_VITIS_LOOP_179_4_proc_U0_ap_ready | VITIS_LOOP_179_4_proc_U0_ap_ready);

assign ap_sync_continue = (ap_sync_done & ap_continue);

assign ap_sync_done = (VITIS_LOOP_179_4_proc_U0_ap_done & VITIS_LOOP_179_4_proc43_U0_ap_done & VITIS_LOOP_179_4_proc42_U0_ap_done & VITIS_LOOP_179_4_proc41_U0_ap_done & VITIS_LOOP_179_4_proc40_U0_ap_done & VITIS_LOOP_179_4_proc39_U0_ap_done & VITIS_LOOP_179_4_proc38_U0_ap_done & VITIS_LOOP_179_4_proc37_U0_ap_done & VITIS_LOOP_179_4_proc36_U0_ap_done & VITIS_LOOP_179_4_proc35_U0_ap_done & VITIS_LOOP_179_4_proc34_U0_ap_done & VITIS_LOOP_179_4_proc33_U0_ap_done);

assign ap_sync_init_block_AB_proc32_U0_ap_ready = (init_block_AB_proc32_U0_ap_ready | ap_sync_reg_init_block_AB_proc32_U0_ap_ready);

assign ap_sync_ready = (ap_sync_init_block_AB_proc32_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc43_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc42_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc41_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc40_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc39_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc38_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc37_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc36_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc35_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc34_U0_ap_ready & ap_sync_VITIS_LOOP_179_4_proc33_U0_ap_ready);

assign init_block_AB_proc32_U0_ap_continue = 1'b1;

assign init_block_AB_proc32_U0_ap_start = ((ap_sync_reg_init_block_AB_proc32_U0_ap_ready ^ 1'b1) & ap_start);

assign init_block_AB_proc32_U0_jj = {{jj[(6 - 7'd1):0]}};

assign start_for_systolic_array_k_768_U0_din = 1'b1;

assign systolic_array_k_768_U0_ap_continue = 1'b1;

assign systolic_array_k_768_U0_ap_start = start_for_systolic_array_k_768_U0_empty_n;

assign v330_0_address0 = init_block_AB_proc32_U0_v330_0_address0;

assign v330_0_address1 = 16'd0;

assign v330_0_ce0 = init_block_AB_proc32_U0_v330_0_ce0;

assign v330_0_ce1 = 1'b0;

assign v330_0_d0 = 4'd0;

assign v330_0_d1 = 4'd0;

assign v330_0_we0 = 1'b0;

assign v330_0_we1 = 1'b0;

assign v330_10_address0 = init_block_AB_proc32_U0_v330_10_address0;

assign v330_10_address1 = 16'd0;

assign v330_10_ce0 = init_block_AB_proc32_U0_v330_10_ce0;

assign v330_10_ce1 = 1'b0;

assign v330_10_d0 = 4'd0;

assign v330_10_d1 = 4'd0;

assign v330_10_we0 = 1'b0;

assign v330_10_we1 = 1'b0;

assign v330_11_address0 = init_block_AB_proc32_U0_v330_11_address0;

assign v330_11_address1 = 16'd0;

assign v330_11_ce0 = init_block_AB_proc32_U0_v330_11_ce0;

assign v330_11_ce1 = 1'b0;

assign v330_11_d0 = 4'd0;

assign v330_11_d1 = 4'd0;

assign v330_11_we0 = 1'b0;

assign v330_11_we1 = 1'b0;

assign v330_1_address0 = init_block_AB_proc32_U0_v330_1_address0;

assign v330_1_address1 = 16'd0;

assign v330_1_ce0 = init_block_AB_proc32_U0_v330_1_ce0;

assign v330_1_ce1 = 1'b0;

assign v330_1_d0 = 4'd0;

assign v330_1_d1 = 4'd0;

assign v330_1_we0 = 1'b0;

assign v330_1_we1 = 1'b0;

assign v330_2_address0 = init_block_AB_proc32_U0_v330_2_address0;

assign v330_2_address1 = 16'd0;

assign v330_2_ce0 = init_block_AB_proc32_U0_v330_2_ce0;

assign v330_2_ce1 = 1'b0;

assign v330_2_d0 = 4'd0;

assign v330_2_d1 = 4'd0;

assign v330_2_we0 = 1'b0;

assign v330_2_we1 = 1'b0;

assign v330_3_address0 = init_block_AB_proc32_U0_v330_3_address0;

assign v330_3_address1 = 16'd0;

assign v330_3_ce0 = init_block_AB_proc32_U0_v330_3_ce0;

assign v330_3_ce1 = 1'b0;

assign v330_3_d0 = 4'd0;

assign v330_3_d1 = 4'd0;

assign v330_3_we0 = 1'b0;

assign v330_3_we1 = 1'b0;

assign v330_4_address0 = init_block_AB_proc32_U0_v330_4_address0;

assign v330_4_address1 = 16'd0;

assign v330_4_ce0 = init_block_AB_proc32_U0_v330_4_ce0;

assign v330_4_ce1 = 1'b0;

assign v330_4_d0 = 4'd0;

assign v330_4_d1 = 4'd0;

assign v330_4_we0 = 1'b0;

assign v330_4_we1 = 1'b0;

assign v330_5_address0 = init_block_AB_proc32_U0_v330_5_address0;

assign v330_5_address1 = 16'd0;

assign v330_5_ce0 = init_block_AB_proc32_U0_v330_5_ce0;

assign v330_5_ce1 = 1'b0;

assign v330_5_d0 = 4'd0;

assign v330_5_d1 = 4'd0;

assign v330_5_we0 = 1'b0;

assign v330_5_we1 = 1'b0;

assign v330_6_address0 = init_block_AB_proc32_U0_v330_6_address0;

assign v330_6_address1 = 16'd0;

assign v330_6_ce0 = init_block_AB_proc32_U0_v330_6_ce0;

assign v330_6_ce1 = 1'b0;

assign v330_6_d0 = 4'd0;

assign v330_6_d1 = 4'd0;

assign v330_6_we0 = 1'b0;

assign v330_6_we1 = 1'b0;

assign v330_7_address0 = init_block_AB_proc32_U0_v330_7_address0;

assign v330_7_address1 = 16'd0;

assign v330_7_ce0 = init_block_AB_proc32_U0_v330_7_ce0;

assign v330_7_ce1 = 1'b0;

assign v330_7_d0 = 4'd0;

assign v330_7_d1 = 4'd0;

assign v330_7_we0 = 1'b0;

assign v330_7_we1 = 1'b0;

assign v330_8_address0 = init_block_AB_proc32_U0_v330_8_address0;

assign v330_8_address1 = 16'd0;

assign v330_8_ce0 = init_block_AB_proc32_U0_v330_8_ce0;

assign v330_8_ce1 = 1'b0;

assign v330_8_d0 = 4'd0;

assign v330_8_d1 = 4'd0;

assign v330_8_we0 = 1'b0;

assign v330_8_we1 = 1'b0;

assign v330_9_address0 = init_block_AB_proc32_U0_v330_9_address0;

assign v330_9_address1 = 16'd0;

assign v330_9_ce0 = init_block_AB_proc32_U0_v330_9_ce0;

assign v330_9_ce1 = 1'b0;

assign v330_9_d0 = 4'd0;

assign v330_9_d1 = 4'd0;

assign v330_9_we0 = 1'b0;

assign v330_9_we1 = 1'b0;

endmodule //Bert_layer_dataflow_in_loop_VITIS_LOOP_158_1
