# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/CLA4.v" \
"../../../../../src/CSA.v" \
"../../../../../src/Multiplexer.v" \
"../../../../../src/adder_tb3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
