Analysis & Synthesis report for de10nanoTop
Sun Feb  2 23:40:19 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 18. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 19. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated
 20. Source assignments for soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated
 21. Source assignments for soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated
 22. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 24. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux
 25. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 26. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 27. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 28. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux
 29. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux
 30. Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux_001
 31. Source assignments for soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller
 32. Source assignments for soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Source assignments for soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i
 35. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo
 36. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo
 37. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge
 38. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory
 39. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram
 40. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge
 41. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1
 42. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2
 43. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator
 44. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator
 45. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator
 46. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator
 47. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator
 48. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator
 49. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent
 50. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent
 51. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent
 52. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 53. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo
 54. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent
 55. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 56. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo
 57. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent
 58. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 59. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo
 60. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent
 61. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router|soc_simple_De1_SoC_mm_interconnect_0_router_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_003|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_004|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005|soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
 70. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 71. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 72. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 73. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 74. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 75. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 76. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 77. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator
 78. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 79. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator
 80. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator
 81. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator
 82. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent
 83. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent
 84. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent
 87. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router:router|soc_simple_De1_SoC_mm_interconnect_2_router_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_002|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter
 93. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 94. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 95. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline
 96. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core
 97. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001
 98. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core
 99. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
100. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
101. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller
102. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
103. Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
104. scfifo Parameter Settings by Entity Instance
105. altsyncram Parameter Settings by Entity Instance
106. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
107. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller"
108. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001"
109. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline"
110. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
111. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode"
112. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router:router|soc_simple_De1_SoC_mm_interconnect_2_router_default_decode:the_default_decode"
113. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo"
114. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent"
115. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
116. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent"
117. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent"
118. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator"
119. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator"
120. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator"
121. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
122. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator"
123. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
124. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
125. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005|soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode:the_default_decode"
126. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode"
127. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode:the_default_decode"
128. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router|soc_simple_De1_SoC_mm_interconnect_0_router_default_decode:the_default_decode"
129. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo"
130. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent"
131. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo"
132. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent"
133. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo"
134. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent"
135. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo"
136. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent"
137. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent"
138. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent"
139. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator"
140. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator"
141. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator"
142. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator"
143. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator"
144. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator"
145. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip"
146. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause"
147. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge"
148. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory"
149. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge"
150. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic"
151. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart"
152. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i"
153. Port Connectivity Checks: "soc_simple_De1_SoC:rV_system"
154. Post-Synthesis Netlist Statistics for Top Partition
155. Elapsed Time Per Partition
156. Analysis & Synthesis Messages
157. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Feb  2 23:40:19 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; de10nanoTop                                     ;
; Top-level Entity Name           ; de10nanoTop                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1931                                            ;
; Total pins                      ; 22                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,051,648                                       ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; de10nanoTop        ; de10nanoTop        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                      ; Library            ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; ../qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v                                                                 ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v                                                 ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v                                                 ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v                                               ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v                                               ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v                                    ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v                                    ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v                  ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                                        ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v                                          ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v                                          ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv                           ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv                                               ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv                                               ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv                         ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv                           ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv                         ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv                                          ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v                                                   ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv                        ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv                            ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv                                              ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                       ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv                                             ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv                                             ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv                                         ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv                                        ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v                                    ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v                                    ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv                       ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv                           ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv                     ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv                       ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv                           ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv                     ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv                         ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv                        ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv                        ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv                        ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv                            ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v                                             ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v                                             ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v                                                                   ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v                                                                   ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v                                                            ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v                                                            ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v                                                                ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v                                                                ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v                                       ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v                                       ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v                                                                   ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v                                                                   ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v                                                 ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v                                                 ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v                                                 ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v                                                 ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v                                            ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v                                            ; soc_simple_De1_SoC ;
; ../qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v                                           ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v                                           ; soc_simple_De1_SoC ;
; verilog/de10nanoTop.v                                                                                                             ; yes             ; User Verilog HDL File                        ; /home/omar/Desktop/risc_demo/risac/de10nano/verilog/de10nanoTop.v                                                                                                 ;                    ;
; hex/program.mif                                                                                                                   ; yes             ; User Memory Initialization File              ; /home/omar/Desktop/risc_demo/risac/de10nano/hex/program.mif                                                                                                       ;                    ;
; altera_pll.v                                                                                                                      ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                               ;                    ;
; scfifo.tdf                                                                                                                        ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                 ;                    ;
; a_regfifo.inc                                                                                                                     ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                              ;                    ;
; a_dpfifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                               ;                    ;
; a_i2fifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                               ;                    ;
; a_fffifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                               ;                    ;
; a_f2fifo.inc                                                                                                                      ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                               ;                    ;
; aglobal181.inc                                                                                                                    ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                             ;                    ;
; db/scfifo_3291.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/scfifo_3291.tdf                                                                                                    ;                    ;
; db/a_dpfifo_5771.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf                                                                                                  ;                    ;
; db/a_fefifo_7cf.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/a_fefifo_7cf.tdf                                                                                                   ;                    ;
; db/cntr_vg7.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/cntr_vg7.tdf                                                                                                       ;                    ;
; db/altsyncram_7pu1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_7pu1.tdf                                                                                                ;                    ;
; db/cntr_jgb.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/cntr_jgb.tdf                                                                                                       ;                    ;
; alt_jtag_atlantic.v                                                                                                               ; yes             ; Encrypted Megafunction                       ; /home/omar/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                        ;                    ;
; sld_jtag_endpoint_adapter.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; /home/omar/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                              ;                    ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                 ; yes             ; Encrypted Megafunction                       ; /home/omar/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                          ;                    ;
; altsyncram.tdf                                                                                                                    ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                             ;                    ;
; stratix_ram_block.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                      ;                    ;
; lpm_mux.inc                                                                                                                       ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                ;                    ;
; lpm_decode.inc                                                                                                                    ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                             ;                    ;
; a_rdenreg.inc                                                                                                                     ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                              ;                    ;
; altrom.inc                                                                                                                        ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                 ;                    ;
; altram.inc                                                                                                                        ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                 ;                    ;
; altdpram.inc                                                                                                                      ; yes             ; Megafunction                                 ; /home/omar/altera/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                               ;                    ;
; db/altsyncram_b6m1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_b6m1.tdf                                                                                                ;                    ;
; db/decode_8la.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/decode_8la.tdf                                                                                                     ;                    ;
; db/mux_5hb.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/mux_5hb.tdf                                                                                                        ;                    ;
; db/altsyncram_5io1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_5io1.tdf                                                                                                ;                    ;
; sld_hub.vhd                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/omar/altera/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                ; altera_sld         ;
; db/ip/slda2caf71c/alt_sld_fab.v                                                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/alt_sld_fab.v                                                                                       ; alt_sld_fab        ;
; db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v                                                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v                                                                ; alt_sld_fab        ;
; db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                         ; alt_sld_fab        ;
; db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                      ; alt_sld_fab        ;
; db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                ; yes             ; Encrypted Auto-Found VHDL File               ; /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                    ; alt_sld_fab        ;
; db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                      ; alt_sld_fab        ;
; sld_jtag_hub.vhd                                                                                                                  ; yes             ; Encrypted Megafunction                       ; /home/omar/altera/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                           ;                    ;
; sld_rom_sr.vhd                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/omar/altera/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                             ;                    ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1569                                                                                                         ;
;                                             ;                                                                                                              ;
; Combinational ALUT usage for logic          ; 2228                                                                                                         ;
;     -- 7 input functions                    ; 6                                                                                                            ;
;     -- 6 input functions                    ; 656                                                                                                          ;
;     -- 5 input functions                    ; 397                                                                                                          ;
;     -- 4 input functions                    ; 414                                                                                                          ;
;     -- <=3 input functions                  ; 755                                                                                                          ;
;                                             ;                                                                                                              ;
; Dedicated logic registers                   ; 1931                                                                                                         ;
;                                             ;                                                                                                              ;
; I/O pins                                    ; 22                                                                                                           ;
; Total MLAB memory bits                      ; 0                                                                                                            ;
; Total block memory bits                     ; 1051648                                                                                                      ;
;                                             ;                                                                                                              ;
; Total DSP Blocks                            ; 0                                                                                                            ;
;                                             ;                                                                                                              ;
; Total PLLs                                  ; 1                                                                                                            ;
;     -- PLLs                                 ; 1                                                                                                            ;
;                                             ;                                                                                                              ;
; Maximum fan-out node                        ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2025                                                                                                         ;
; Total fan-out                               ; 21135                                                                                                        ;
; Average fan-out                             ; 4.78                                                                                                         ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                        ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------+
; |de10nanoTop                                                                                                                            ; 2228 (1)            ; 1931 (0)                  ; 1051648           ; 0          ; 22   ; 0            ; |de10nanoTop                                                                                                                                                                                                                                                                                                                                            ; de10nanoTop                                        ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                            ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                        ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                        ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 76 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (55)             ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                       ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                         ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                     ; altera_sld         ;
;    |soc_simple_De1_SoC:rV_system|                                                                                                       ; 2136 (0)            ; 1855 (0)                  ; 1051648           ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system                                                                                                                                                                                                                                                                                                               ; soc_simple_De1_SoC                                 ; soc_simple_De1_SoC ;
;       |altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|                                                                               ; 4 (4)               ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge                                                                                                                                                                                                                                                             ; altera_avalon_mm_bridge                            ; soc_simple_De1_SoC ;
;       |altera_avalon_mm_bridge:pio_pipeline_bridge|                                                                                     ; 4 (4)               ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge                                                                                                                                                                                                                                                                   ; altera_avalon_mm_bridge                            ; soc_simple_De1_SoC ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                        ; altera_reset_controller                            ; soc_simple_De1_SoC ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                         ; altera_reset_synchronizer                          ; soc_simple_De1_SoC ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                             ; altera_reset_synchronizer                          ; soc_simple_De1_SoC ;
;       |risac_avalon:rv32i_core|                                                                                                         ; 1486 (72)           ; 1273 (34)                 ; 2048              ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core                                                                                                                                                                                                                                                                                       ; risac_avalon                                       ; soc_simple_De1_SoC ;
;          |risac:u_risac|                                                                                                                ; 1414 (1162)         ; 1239 (1047)               ; 2048              ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac                                                                                                                                                                                                                                                                         ; risac                                              ; soc_simple_De1_SoC ;
;             |altsyncram:registers[0][31]__1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1                                                                                                                                                                                                                                          ; altsyncram                                         ; work               ;
;                |altsyncram_5io1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated                                                                                                                                                                                                           ; altsyncram_5io1                                    ; work               ;
;             |altsyncram:registers[0][31]__2|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2                                                                                                                                                                                                                                          ; altsyncram                                         ; work               ;
;                |altsyncram_5io1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated                                                                                                                                                                                                           ; altsyncram_5io1                                    ; work               ;
;             |csr_unit:u_csr_unit|                                                                                                       ; 252 (84)            ; 192 (32)                  ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit                                                                                                                                                                                                                                                     ; csr_unit                                           ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mcause|                                                                                             ; 36 (36)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause                                                                                                                                                                                                                          ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mepc|                                                                                               ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mepc                                                                                                                                                                                                                            ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mie|                                                                                                ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie                                                                                                                                                                                                                             ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mip|                                                                                                ; 36 (36)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip                                                                                                                                                                                                                             ; csr_register_32                                    ; soc_simple_De1_SoC ;
;                |csr_register_32:csr_mtvec|                                                                                              ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec                                                                                                                                                                                                                           ; csr_register_32                                    ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_PLL_50_150:pll_50_150|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150                                                                                                                                                                                                                                                                      ; soc_simple_De1_SoC_PLL_50_150                      ; soc_simple_De1_SoC ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i                                                                                                                                                                                                                                              ; altera_pll                                         ; work               ;
;       |soc_simple_De1_SoC_jtag_uart:jtag_uart|                                                                                          ; 111 (30)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_jtag_uart                       ; soc_simple_De1_SoC ;
;          |alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|                                                             ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                       ; alt_jtag_atlantic                                  ; work               ;
;          |soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r                                                                                                                                                                                        ; soc_simple_De1_SoC_jtag_uart_scfifo_r              ; soc_simple_De1_SoC ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                           ; scfifo                                             ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                ; scfifo_3291                                        ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                           ; a_dpfifo_5771                                      ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                   ; a_fefifo_7cf                                       ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                              ; cntr_vg7                                           ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                   ; altsyncram_7pu1                                    ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                     ; cntr_jgb                                           ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                           ; cntr_jgb                                           ; work               ;
;          |soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w                                                                                                                                                                                        ; soc_simple_De1_SoC_jtag_uart_scfifo_w              ; soc_simple_De1_SoC ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                           ; scfifo                                             ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                ; scfifo_3291                                        ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                           ; a_dpfifo_5771                                      ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                   ; a_fefifo_7cf                                       ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                              ; cntr_vg7                                           ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                   ; altsyncram_7pu1                                    ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                     ; cntr_jgb                                           ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                           ; cntr_jgb                                           ; work               ;
;       |soc_simple_De1_SoC_leds:leds|                                                                                                    ; 13 (13)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_leds:leds                                                                                                                                                                                                                                                                                  ; soc_simple_De1_SoC_leds                            ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|                                                                          ; 165 (0)             ; 65 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_mm_interconnect_0               ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|                                                            ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|                                                                        ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo                                                                                                                                                                                                  ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|                                                                       ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|                                                                  ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo                                                                                                                                                                                            ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_merlin_master_agent:rv32i_core_data_master_agent|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent                                                                                                                                                                                                ; altera_merlin_master_agent                         ; soc_simple_De1_SoC ;
;          |altera_merlin_master_agent:rv32i_core_instruction_master_agent|                                                               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent                                                                                                                                                                                         ; altera_merlin_master_agent                         ; soc_simple_De1_SoC ;
;          |altera_merlin_master_translator:rv32i_core_data_master_translator|                                                            ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator                                                                                                                                                                                      ; altera_merlin_master_translator                    ; soc_simple_De1_SoC ;
;          |altera_merlin_master_translator:rv32i_core_instruction_master_translator|                                                     ; 6 (6)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                                                                                                                                               ; altera_merlin_master_translator                    ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|                                                                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:mtime_avmm_slave_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent                                                                                                                                                                                                       ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent                                                                                                                                                                                                 ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:mtime_avmm_slave_translator|                                                                   ; 9 (9)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator                                                                                                                                                                                             ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:on_chip_memory_s1_translator|                                                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator                                                                                                                                                                                            ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux|                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                               ; soc_simple_De1_SoC_mm_interconnect_0_cmd_demux     ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                 ; 60 (56)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                           ; soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003   ; soc_simple_De1_SoC ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                              ; altera_merlin_arbitrator                           ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_router:router|                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router                                                                                                                                                                                                     ; soc_simple_De1_SoC_mm_interconnect_0_router        ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                       ; soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003 ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|                                                                         ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                   ; soc_simple_De1_SoC_mm_interconnect_0_rsp_mux       ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|                                                                          ; 2 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_mm_interconnect_1               ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|                                                                          ; 49 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                        ; soc_simple_De1_SoC_mm_interconnect_2               ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                           ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; soc_simple_De1_SoC ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline_001|                                                                         ; 1 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                                                                                                   ; altera_avalon_st_pipeline_stage                    ; soc_simple_De1_SoC ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 1 (1)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core                                                                                                                                                               ; altera_avalon_st_pipeline_base                     ; soc_simple_De1_SoC ;
;          |altera_avalon_st_pipeline_stage:limiter_pipeline|                                                                             ; 5 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                                                                                       ; altera_avalon_st_pipeline_stage                    ; soc_simple_De1_SoC ;
;             |altera_avalon_st_pipeline_base:core|                                                                                       ; 5 (5)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core                                                                                                                                                                   ; altera_avalon_st_pipeline_base                     ; soc_simple_De1_SoC ;
;          |altera_merlin_master_agent:pio_pipeline_bridge_m0_agent|                                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent                                                                                                                                                                                                ; altera_merlin_master_agent                         ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_agent:switches_s1_agent|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 4 (4)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                      ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |altera_merlin_slave_translator:switches_s1_translator|                                                                        ; 5 (5)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator                                                                                                                                                                                                  ; altera_merlin_slave_translator                     ; soc_simple_De1_SoC ;
;          |altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter|                                                                 ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter                                                                                                                                                                                           ; altera_merlin_traffic_limiter                      ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                               ; soc_simple_De1_SoC_mm_interconnect_2_cmd_demux     ; soc_simple_De1_SoC ;
;          |soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|                                                                         ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                   ; soc_simple_De1_SoC_mm_interconnect_2_rsp_mux       ; soc_simple_De1_SoC ;
;       |soc_simple_De1_SoC_on_chip_memory:on_chip_memory|                                                                                ; 38 (2)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory                                                                                                                                                                                                                                                              ; soc_simple_De1_SoC_on_chip_memory                  ; soc_simple_De1_SoC ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                    ; altsyncram                                         ; work               ;
;             |altsyncram_b6m1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1048576           ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated                                                                                                                                                                                                     ; altsyncram_b6m1                                    ; work               ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|decode_8la:decode3                                                                                                                                                                                  ; decode_8la                                         ; work               ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|mux_5hb:mux2                                                                                                                                                                                        ; mux_5hb                                            ; work               ;
;       |soc_simple_De1_SoC_switches:switches|                                                                                            ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches                                                                                                                                                                                                                                                                          ; soc_simple_De1_SoC_switches                        ; soc_simple_De1_SoC ;
;       |timer:mtime|                                                                                                                     ; 248 (248)           ; 160 (160)                 ; 0                 ; 0          ; 0    ; 0            ; |de10nanoTop|soc_simple_De1_SoC:rV_system|timer:mtime                                                                                                                                                                                                                                                                                                   ; timer                                              ; soc_simple_De1_SoC ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; Name                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None            ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; hex/program.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                         ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                         ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |de10nanoTop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                         ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system                                                                                                                                                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart                                                                                                                                                                                                 ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_mm_bridge         ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge                                                                                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_leds:leds                                                                                                                                                                                                           ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                 ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                 ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                            ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent                                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo                                                                                                               ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator                                                                                                          ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent                                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo                                                                                                                           ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent                                                                                                                               ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo                                                                                                                          ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator                                                                                                                     ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent                                                                                                                          ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo                                                                                                                     ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router                                                                                                                              ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_003                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_004                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                            ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent                                                                                                                         ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator                                                                                                               ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent                                                                                                                  ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                 ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                           ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator                                                                                                         ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                 ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                 ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                            ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                         ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator                                                                                                                               ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline                                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_st_pipeline_stage ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001                                                                                                                            ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent                                                                                                                         ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter                                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator                                                                                                               ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router:router                                                                                                                              ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_002                                                                                                                      ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                        ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                    ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                            ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent                                                                                                                                     ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo                                                                                                                                ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator                                                                                                                           ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory                                                                                                                                                                                       ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_mm_bridge         ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge                                                                                                                                                                                            ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_pll                      ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150                                                                                                                                                                                               ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller                                                                                                                                                                                                 ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches                                                                                                                                                                                                   ; ../qsys_systems/soc_simple_De1_SoC.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rvalid               ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|tck_t_dav            ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|user_saw_rvalid      ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write_stalled        ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[7]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[0]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|read_req             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[1]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|read                 ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[2]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write_valid          ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[3]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|write                ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[4]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[0]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[1]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[2]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[3]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[4]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[5]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[6]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|wdata[7]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[5]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rdata[6]             ; yes                                                              ; yes                                        ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|jupdate              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 34                                                                                                                 ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[41,47,48,60]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][60]                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][60]                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[10..31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][0]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1ShiftDec[0]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2ShiftDec[0]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wr_reg_burstcount[0]                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_burstcount[0]                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[11,23..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[41,47,48,60]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10..31]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][88]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][88]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][88]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][88]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][87]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][87]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][87]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][87]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][88]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][88]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][88]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][88]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][87]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][87]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][87]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][87]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][88]                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][87]                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[10..31]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10..31]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[10..31]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][60]                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][88]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][87]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][88]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][87]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][88]                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][87]                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[0..9,75]                                        ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~33                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~0                                                                                                                                                          ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[49]                                                 ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[75]                                              ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[42]                                                 ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[43]                                              ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][47]                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][48]                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][41]                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][48]                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][47]                                                                                        ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][48]                                                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][41]                                                                                        ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][48]                                                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][74]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][68]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][74]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][68]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][74]                                                                               ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][75]                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][68]                                                                               ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][75]                                                                            ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[10]                                                                                                                                                  ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluOpDec[3]                                                                                                                                                  ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[10]~10                                                                                                                                  ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[4]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[8]~8                                                                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[3]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[6]~6                                                                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[2]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[4]~4                                                                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[1]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[2]~2                                                                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Dec[0]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[4]                                                                                                                                                   ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[4]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[10]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[4]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[3]                                                                                                                                                   ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[3]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[8]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[3]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[2]                                                                                                                                                   ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[2]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[6]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[2]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[1]                                                                                                                                                   ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[1]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[4]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[1]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csrAddrDec[0]                                                                                                                                                   ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[0]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[2]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Dec[0]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][31]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][31]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][30]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][30]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][29]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][29]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][28]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][28]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][27]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][27]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][26]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][26]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][25]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][25]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][24]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][24]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][23]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][23]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][22]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][22]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][21]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][21]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][20]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][20]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][19]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][19]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][18]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][18]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][17]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][17]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][16]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][16]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][15]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][15]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][14]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][14]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][13]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][13]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][12]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][12]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][11]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][11]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][10]                                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][10]                                                                                                                                                   ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][9]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][9]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][8]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][8]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][7]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][7]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][6]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][6]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][5]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][5]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][4]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][4]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][3]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][3]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][2]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][2]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[1][1]                                                                                                                                                       ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rat[0][1]                                                                                                                                                    ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[0]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[0]~0                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[1]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[1]~1                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[3]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[3]~3                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[5]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[5]~5                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[7]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[7]~7                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[9]                                                                                                                                      ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[9]~9                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[11]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[11]~11                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[12]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[12]~12                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[13]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[13]~13                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[14]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[14]~14                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[15]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[15]~15                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[16]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[16]~16                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[17]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[17]~17                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[18]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[18]~18                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[19]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[19]~19                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[20]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[20]~20                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[21]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[21]~21                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[22]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[22]~22                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[23]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[23]~23                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[24]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[24]~24                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[25]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[25]~25                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[26]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[26]~26                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[27]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[27]~27                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[28]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[28]~28                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[29]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[29]~29                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[30]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[30]~30                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[31]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[31]~31                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[32]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[32]~32                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[33]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[33]~33                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[34]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[34]~34                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[35]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[35]~35                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[36]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[36]~36                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[37]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[37]~37                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[38]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[38]~38                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[39]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[39]~39                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[40]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[40]~40                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[41]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[41]~41                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[42]                                                                                                                                     ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|registers_0__31__bypass[42]~42                                                                                                                               ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[43]                                                 ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[42]                                              ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[75]                                                 ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[49]                                              ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][76]                                                                                        ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][49]                                                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][47]                                                                                        ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][41]                                                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][48]                                                                                        ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][41]                                                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][76]                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][49]                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][47]                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][41]                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][48]                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][41]                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][76]                                                                                        ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][49]                                                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][88]                                                                              ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][76]                                                                                    ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][49]                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~65                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~32                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~64                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~31                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~63                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~30                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~62                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~29                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~61                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~28                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~60                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~27                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~59                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~26                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~58                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~25                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~57                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~24                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~56                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~23                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~55                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~22                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~54                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~21                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~53                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~20                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~52                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~19                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~51                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~18                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~50                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~17                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~49                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~16                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~48                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~15                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~47                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~14                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~46                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~13                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~45                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~12                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~44                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~11                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~43                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~10                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~9                                                                                                                                                             ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~42                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~8                                                                                                                                                             ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~41                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~7                                                                                                                                                             ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~40                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][74]                                                                               ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][68]                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][75]                                                                               ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][68]                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~34                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~1                                                                                                                                                          ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~35                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~2                                                                                                                                                          ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~36                                                                                                                                                            ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~3                                                                                                                                                          ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~4                                                                                                                                                             ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~37                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~5                                                                                                                                                             ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~38                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~6                                                                                                                                                             ; Merged with soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|_~39                                                                                                                                                         ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][74]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][75]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][74]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][75]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][74]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][75]                                                                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][74]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][75]                                                                   ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                     ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                  ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                         ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]    ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                ; Merged with soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][48]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][48]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][88]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][75]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][41]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                  ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][41]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                      ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]            ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][68]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][76]                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]             ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                           ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][76]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][76]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]       ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                     ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3] ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][76]                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][76]                                                                   ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][76]                                                                               ; Lost fanout                                                                                                                                                                                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][75]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][104]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][104]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][75]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][75]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][104]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][104]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][104]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][104]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][104]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][104]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][104]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 457                                                                                                                                                                                            ;                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[75],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[9],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[8],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[7],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[6],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[5],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[4],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[3],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[2],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[1],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data0[0],                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                 ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                   ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68],                                                    ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][76],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][76],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][76],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][76],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][76]                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][75]                         ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][68],                                                          ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][68],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][68],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][76],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][76],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][76],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][76],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][76]                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][88]                   ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][88],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][88],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][88],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][88],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][88]                         ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][88],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][88],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][88],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][88],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][88]                              ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][76],                                                               ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,           ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][76]                                                                ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[0][87]                   ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][87],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][87],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][87],                                                    ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][87]                                                     ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[0][87]                         ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][87],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][87],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][87],                                                          ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][87]                                                           ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[48] ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[48],                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][48],                                                                     ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][48]                                                                          ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[4][104]                        ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[3][104],                                                         ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[2][104],                                                         ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem[1][104]                                                          ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[4][104]                  ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[3][104],                                                   ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[2][104],                                                   ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem[1][104]                                                    ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[41] ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[41],                                  ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][41],                                                                     ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][41]                                                                          ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[10],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[10]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][88]                               ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][88],                                                                ;
;                                                                                                                                                                                    ;                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[30]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[30],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[30]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[31]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[31],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[31]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[29]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[29],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[29]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[28]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[28],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[28]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[27]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[27],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[27]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[26]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[26],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[26]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[11]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[11],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[11]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[12]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[12],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[12]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[13]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[13],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[13]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[15]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[15],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[15]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[25]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[25],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[25]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[24]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[24],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[24]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[23]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[23],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[23]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[22]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[22],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[22]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[21]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[21],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[21]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[20]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[20],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[20]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[19]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[19],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[19]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[18]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[18],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[18]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[17]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[17],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[17]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[16]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[16],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[16]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[14]                          ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core|data1[14],                              ;
;                                                                                                                                                                                    ; due to stuck port data_in ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|rsp_readdata[14]                                                                                                                            ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[13]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[13]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[12]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[12]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[11]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[11]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[10]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[10]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wr_reg_burstcount[0]                                                                                      ; Stuck at VCC              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|cmd_burstcount[0]                                                                                                                           ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[60] ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[60]                                   ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[15]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[15]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[14]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[14]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][87]                               ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][87]                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][60]                                        ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][60]                                                                          ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][60]                                    ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][60]                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][75]                               ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][68]                                                                 ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][76]                               ; Lost Fanouts              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][76]                                                                 ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][75]                                        ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][75]                                                                          ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[1][75]                                    ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem[0][75]                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[1][104]                              ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo|mem[0][104]                                                                ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[1][104]                             ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo|mem[0][104]                                                               ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data0[47] ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core|data1[47]                                   ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag             ; Stuck at VCC              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[29]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[29]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[31]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[31]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[30]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[30]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[29]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[29]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[28]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[28]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[27]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[27]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[26]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[26]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[25]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[25]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[24]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[24]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[23]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[23]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]      ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|rsp_readdata[11]                                                                                                                      ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[31]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[31]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[30]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[30]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[16]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[16]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[28]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[28]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[27]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[27]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[26]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[26]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[25]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[25]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[24]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[24]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[23]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[23]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[22]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[22]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[21]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[21]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[20]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[20]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[19]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[19]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[18]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[18]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches|readdata[17]                                                                                                     ; Stuck at GND              ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[17]                                                        ;
;                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1931  ;
; Number of registers using Synchronous Clear  ; 383   ;
; Number of registers using Synchronous Load   ; 384   ;
; Number of registers using Asynchronous Clear ; 1744  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1393  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                                                                                                ; 2       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|waitrequest_reset_override                                                                                                                                                            ; 3       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                         ; 1       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent|hold_waitrequest                                                                                                                                                                    ; 1       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                   ; 11      ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|use_reg                                                                                                                                                                                                                                                ; 16      ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                      ; 1       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                      ; 4       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                         ; 2       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent|hold_waitrequest                                                                                                                                                                    ; 5       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                       ; 3       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge|wr_reg_waitrequest                                                                                                                                                                                                                                     ; 9       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator|waitrequest_reset_override                                                                                                                                                       ; 3       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|wr_reg_waitrequest                                                                                                                                                                                                                               ; 9       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator|waitrequest_reset_override                                                                                                                                                      ; 5       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                      ; 1       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                         ; 1       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                       ; 3       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent|hold_waitrequest                                                                                                                                                             ; 6       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                              ; 6       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                               ; 2       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                      ; 1       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                       ; 1       ;
; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                            ; 1       ;
; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pcChanged                                                                                                                                                                                                                                                    ; 1       ;
; soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge|use_reg                                                                                                                                                                                                                                          ; 13      ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                          ; 1       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[7]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[6]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[5]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[4]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[3]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[2]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[14]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[13]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[12]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[11]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[9]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[10]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[8]                                                                                                                                                                                                                                                                                 ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[18]                                                                                                                                                                                                                                                                                ; 4       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[21]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[20]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[19]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[17]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[15]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[16]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[25]                                                                                                                                                                                                                                                                                ; 4       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[28]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[27]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[26]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[24]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[22]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[23]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[32]                                                                                                                                                                                                                                                                                ; 4       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[35]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[34]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[33]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[31]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[29]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[30]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[39]                                                                                                                                                                                                                                                                                ; 4       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[42]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[41]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[40]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[38]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[36]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[37]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[46]                                                                                                                                                                                                                                                                                ; 4       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[49]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[48]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[47]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[45]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[43]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[44]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[53]                                                                                                                                                                                                                                                                                ; 4       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[56]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[55]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[54]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[52]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[50]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[51]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[58]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[60]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[63]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[62]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[61]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[59]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|timer:mtime|cmp[57]                                                                                                                                                                                                                                                                                ; 3       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; 1       ;
; soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 95                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                   ;
+-----------------------------+--------------------------------+
; Register Name               ; RAM Name                       ;
+-----------------------------+--------------------------------+
; registers_0__31__bypass[0]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[1]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[2]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[3]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[4]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[5]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[6]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[7]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[8]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[9]  ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[10] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[11] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[12] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[13] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[14] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[15] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[16] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[17] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[18] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[19] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[20] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[21] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[22] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[23] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[24] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[25] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[26] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[27] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[28] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[29] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[30] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[31] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[32] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[33] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[34] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[35] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[36] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[37] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[38] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[39] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[40] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[41] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[42] ; altsyncram:registers[0][31]__1 ;
; registers_0__31__bypass[0]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[1]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[2]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[3]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[4]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[5]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[6]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[7]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[8]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[9]  ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[10] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[11] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[12] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[13] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[14] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[15] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[16] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[17] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[18] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[19] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[20] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[21] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[22] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[23] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[24] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[25] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[26] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[27] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[28] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[29] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[30] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[31] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[32] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[33] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[34] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[35] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[36] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[37] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[38] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[39] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[40] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[41] ; altsyncram:registers[0][31]__2 ;
; registers_0__31__bypass[42] ; altsyncram:registers[0][31]__2 ;
+-----------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|count[3]                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[3]                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|timer:mtime|readdata[31]                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo|mem_used[1]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator|wait_latency_counter[1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo|mem_used[2]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data[9]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[0]                                                                                                 ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|pc[27]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|falseAlarm                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mie|csr[0]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mtvec|csr[16]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|timer:mtime|count[45]                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|timer:mtime|count[22]                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|bTargetOf[25]                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[25]                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[8]                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[20]                                                                                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip|csr[20]                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mepc|csr[31]                                                  ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[3]                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause|csr[2]                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[7]                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|td_shift[5]                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|lsuRes[8]                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs2Data[24]                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|rdata[14]                                                                         ;
; 16:1               ; 6 bits    ; 60 LEs        ; 12 LEs               ; 48 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[6]                                                                                             ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[24]                                                                                            ;
; 14:1               ; 5 bits    ; 45 LEs        ; 40 LEs               ; 5 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[8]                                                                                             ;
; 18:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[1]                                                                                             ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[12]                                                                                            ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[28]                                                                                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 33 LEs               ; 3 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[29]                                                                                            ;
; 17:1               ; 2 bits    ; 22 LEs        ; 20 LEs               ; 2 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[25]                                                                                            ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[3]                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|aluRes[10]                                                                                            ;
; 17:1               ; 8 bits    ; 88 LEs        ; 16 LEs               ; 72 LEs                 ; Yes        ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|immDec[15]                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftLeft1                                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftLeft1                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|ShiftLeft1                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router|src_channel[1]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|rs1Data~24                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|exRes[25]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|mux_5hb:mux2|l2_w1_n0_mux_dataout ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft4                                                                                            ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftRight0                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftRight1                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftRight0                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft4                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft4                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de10nanoTop|soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|ShiftLeft4                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2|altsyncram_5io1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                      ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                              ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                      ;
+-------------------+-------+------+---------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                  ;
+-------------------+-------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                       ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                     ;
; pll_type                             ; General                ; String                                                                     ;
; pll_subtype                          ; General                ; String                                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                             ;
; operation_mode                       ; direct                 ; String                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                             ;
; output_clock_frequency0              ; 120.000000 MHz         ; String                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                             ;
; clock_name_0                         ;                        ; String                                                                     ;
; clock_name_1                         ;                        ; String                                                                     ;
; clock_name_2                         ;                        ; String                                                                     ;
; clock_name_3                         ;                        ; String                                                                     ;
; clock_name_4                         ;                        ; String                                                                     ;
; clock_name_5                         ;                        ; String                                                                     ;
; clock_name_6                         ;                        ; String                                                                     ;
; clock_name_7                         ;                        ; String                                                                     ;
; clock_name_8                         ;                        ; String                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                                  ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                                  ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                                  ;
; HDL_ADDR_WIDTH    ; 3     ; Signed Integer                                                                                  ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                                  ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                                  ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                                  ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory ;
+----------------+-----------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                    ;
+----------------+-----------------+-----------------------------------------------------------------------------------------+
; INIT_FILE      ; hex/program.mif ; String                                                                                  ;
+----------------+-----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; hex/program.mif      ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 32768                ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_b6m1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge ;
+-------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                                            ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                                            ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                                            ;
; HDL_ADDR_WIDTH    ; 5     ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                                            ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                                            ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                                            ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_5io1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_5io1      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                              ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                              ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                            ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                            ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 5     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router|soc_simple_De1_SoC_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_003|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_004|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005|soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                        ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 3     ; Signed Integer                                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                     ;
; UAV_ADDRESS_W               ; 3     ; Signed Integer                                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                     ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                ;
; UAV_ADDRESS_W                  ; 3     ; Signed Integer                                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                         ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 5     ; Signed Integer                                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                               ;
; UAV_ADDRESS_W               ; 5     ; Signed Integer                                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                               ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 5     ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 5     ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 59    ; Signed Integer                                                                                                                                       ;
; PKT_QOS_L                 ; 59    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 57    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 57    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 56    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_H               ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_CACHE_L               ; 66    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 62    ; Signed Integer                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 62    ; Signed Integer                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 55    ; Signed Integer                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 54    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                       ;
; PKT_ADDR_W                ; 5     ; Signed Integer                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 5     ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 5     ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 58    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 50    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 63    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 71    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 70    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 53    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 51    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 72    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 74    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 5     ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 76    ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 5     ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 76    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 76    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router:router|soc_simple_De1_SoC_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_002|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_H             ; 61    ; Signed Integer                                                                                                                                            ;
; PKT_DEST_ID_L             ; 61    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_H              ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_SRC_ID_L              ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 75    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                            ;
; VALID_WIDTH               ; 1     ; Signed Integer                                                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                   ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL  ; 75    ; Signed Integer                                                                                                                                         ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                                         ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH    ; 2     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH       ; 75    ; Signed Integer                                                                                                                                         ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                                         ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                       ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 79    ; Signed Integer                                                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                             ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL  ; 75    ; Signed Integer                                                                                                                                             ;
; USE_PACKETS      ; 1     ; Signed Integer                                                                                                                                             ;
; USE_EMPTY        ; 0     ; Signed Integer                                                                                                                                             ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH    ; 2     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH      ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH       ; 75    ; Signed Integer                                                                                                                                             ;
; PACKET_WIDTH     ; 2     ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH      ; 0     ; Signed Integer                                                                                                                                             ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001|altera_avalon_st_pipeline_base:core ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 79    ; Signed Integer                                                                                                                                                                                 ;
; BITS_PER_SYMBOL  ; 1     ; Signed Integer                                                                                                                                                                                 ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                 ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                            ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                ;
; Entity Instance            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
; Entity Instance            ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                     ;
;     -- lpm_width           ; 8                                                                                                                                                                ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                       ;
; Entity Instance                           ; soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                      ;
;     -- NUMWORDS_A                         ; 32768                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                               ;
; Entity Instance                           ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
; Entity Instance                           ; soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                     ;
+----------------+-------+----------+-------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                ;
+----------------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline_001" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                              ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router:router|soc_simple_De1_SoC_mm_interconnect_2_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:switches_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:switches_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005|soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                          ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router|soc_simple_De1_SoC_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_memory_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_pipeline_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_pipeline_bridge_s0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_pipeline_bridge_s0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mip" ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                 ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; update[31..8] ; Input ; Info     ; Stuck at GND                                                                                            ;
; update[6..0]  ; Input ; Info     ; Stuck at GND                                                                                            ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mcause" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                    ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; update[30..3] ; Input ; Info     ; Stuck at GND                                                                                               ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge" ;
+-------------+--------+----------+--------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                            ;
+-------------+--------+----------+--------------------------------------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                                             ;
; m0_response ; Input  ; Info     ; Stuck at GND                                                       ;
+-------------+--------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory" ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                       ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                                  ;
+--------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge" ;
+-------------+--------+----------+--------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                  ;
+-------------+--------+----------+--------------------------------------------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                                                   ;
; m0_response ; Input  ; Info     ; Stuck at GND                                                             ;
+-------------+--------+----------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic"                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart"                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i"                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "soc_simple_De1_SoC:rV_system"   ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; locked_export ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1855                        ;
;     CLR               ; 350                         ;
;     CLR SCLR          ; 75                          ;
;     CLR SCLR SLD      ; 8                           ;
;     CLR SLD           ; 15                          ;
;     ENA               ; 39                          ;
;     ENA CLR           ; 683                         ;
;     ENA CLR SCLR      ; 261                         ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 297                         ;
;     ENA SLD           ; 32                          ;
;     plain             ; 63                          ;
; arriav_lcell_comb     ; 2137                        ;
;     arith             ; 235                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 133                         ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 32                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 1896                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 77                          ;
;         2 data inputs ; 193                         ;
;         3 data inputs ; 206                         ;
;         4 data inputs ; 400                         ;
;         5 data inputs ; 376                         ;
;         6 data inputs ; 642                         ;
; boundary_port         ; 34                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 208                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.34                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Feb  2 23:39:39 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de10nanoTop -c de10nanoTop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v
    Info (12023): Found entity 1: soc_simple_De1_SoC File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_2 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_rsp_mux File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_rsp_demux File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_cmd_mux File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_cmd_demux File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_simple_De1_SoC_mm_interconnect_2_router_001 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_2_router_default_decode File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: soc_simple_De1_SoC_mm_interconnect_2_router File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_1 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_rsp_mux File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_mux File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_cmd_demux File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router_005 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router_002 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router_001 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_simple_De1_SoC_mm_interconnect_0_router_default_decode File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_simple_De1_SoC_mm_interconnect_0_router File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_switches File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v
    Info (12023): Found entity 1: risac File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v
    Info (12023): Found entity 1: risac_avalon File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v
    Info (12023): Found entity 1: csr_unit File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 10
    Info (12023): Found entity 2: csr_register_32 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_on_chip_memory File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v
    Info (12023): Found entity 1: timer File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/timer.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_leds File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 5 design units, including 5 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_jtag_uart_sim_scfifo_w File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_simple_De1_SoC_jtag_uart_scfifo_w File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_simple_De1_SoC_jtag_uart_sim_scfifo_r File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_simple_De1_SoC_jtag_uart_scfifo_r File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_simple_De1_SoC_jtag_uart File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v
    Info (12023): Found entity 1: soc_simple_De1_SoC_PLL_50_150 File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/de10nanoTop.v
    Info (12023): Found entity 1: de10nanoTop File: /home/omar/Desktop/risc_demo/risac/de10nano/verilog/de10nanoTop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/tb.v
    Info (12023): Found entity 1: tb File: /home/omar/Desktop/risc_demo/risac/de10nano/verilog/tb.v Line: 3
Info (12127): Elaborating entity "de10nanoTop" for the top level hierarchy
Info (12128): Elaborating entity "soc_simple_De1_SoC" for hierarchy "soc_simple_De1_SoC:rV_system" File: /home/omar/Desktop/risc_demo/risac/de10nano/verilog/de10nanoTop.v Line: 14
Info (12128): Elaborating entity "soc_simple_De1_SoC_PLL_50_150" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 101
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v Line: 85
Info (12133): Instantiated megafunction "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_PLL_50_150:pll_50_150|altera_pll:altera_pll_i" with the following parameter: File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_PLL_50_150.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "120.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_simple_De1_SoC_jtag_uart" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 114
Info (12128): Elaborating entity "soc_simple_De1_SoC_jtag_uart_scfifo_w" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/omar/Desktop/risc_demo/risac/de10nano/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/omar/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/omar/Desktop/risc_demo/risac/de10nano/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/omar/Desktop/risc_demo/risac/de10nano/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/omar/Desktop/risc_demo/risac/de10nano/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/omar/Desktop/risc_demo/risac/de10nano/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/omar/Desktop/risc_demo/risac/de10nano/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_w:the_soc_simple_De1_SoC_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/omar/Desktop/risc_demo/risac/de10nano/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "soc_simple_De1_SoC_jtag_uart_scfifo_r" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|soc_simple_De1_SoC_jtag_uart_scfifo_r:the_soc_simple_De1_SoC_jtag_uart_scfifo_r" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/omar/altera/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_simple_De1_SoC_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/omar/altera/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:jtag_uart_pipeline_bridge" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 148
Info (12128): Elaborating entity "soc_simple_De1_SoC_leds" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_leds:leds" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 159
Info (12128): Elaborating entity "timer" for hierarchy "soc_simple_De1_SoC:rV_system|timer:mtime" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 170
Info (12128): Elaborating entity "soc_simple_De1_SoC_on_chip_memory" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 184
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v Line: 69
Info (12133): Instantiated megafunction "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram" with the following parameter: File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_on_chip_memory.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "hex/program.mif"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32768"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b6m1.tdf
    Info (12023): Found entity 1: altsyncram_b6m1 File: /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_b6m1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_b6m1" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated" File: /home/omar/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: /home/omar/Desktop/risc_demo/risac/de10nano/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|decode_8la:decode3" File: /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_b6m1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: /home/omar/Desktop/risc_demo/risac/de10nano/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_on_chip_memory:on_chip_memory|altsyncram:the_altsyncram|altsyncram_b6m1:auto_generated|mux_5hb:mux2" File: /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_b6m1.tdf Line: 44
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "soc_simple_De1_SoC:rV_system|altera_avalon_mm_bridge:pio_pipeline_bridge" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 218
Info (12128): Elaborating entity "risac_avalon" for hierarchy "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 235
Info (12128): Elaborating entity "risac" for hierarchy "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac_avalon.v Line: 82
Warning (10036): Verilog HDL or VHDL warning at risac.v(122): object "illegalDec" assigned a value but never read File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v Line: 122
Warning (10036): Verilog HDL or VHDL warning at risac.v(131): object "csrRs1Need" assigned a value but never read File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v Line: 131
Warning (10036): Verilog HDL or VHDL warning at risac.v(611): object "pcEx" assigned a value but never read File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v Line: 611
Warning (276020): Inferred RAM node "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "csr_unit" for hierarchy "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/risac.v Line: 607
Info (12128): Elaborating entity "csr_register_32" for hierarchy "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|csr_unit:u_csr_unit|csr_register_32:csr_mepc" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/csr_unit.v Line: 60
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1"
Info (12130): Elaborated megafunction instantiation "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1"
Info (12133): Instantiated megafunction "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5io1.tdf
    Info (12023): Found entity 1: altsyncram_5io1 File: /home/omar/Desktop/risc_demo/risac/de10nano/db/altsyncram_5io1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5io1" for hierarchy "soc_simple_De1_SoC:rV_system|risac_avalon:rv32i_core|risac:u_risac|altsyncram:registers[0][31]__1|altsyncram_5io1:auto_generated" File: /home/omar/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "soc_simple_De1_SoC_switches" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_switches:switches" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 243
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 291
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_data_master_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 412
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rv32i_core_instruction_master_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 472
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mtime_avmm_slave_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 536
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_pipeline_bridge_s0_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 600
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_pipeline_bridge_s0_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 664
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_memory_s1_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 728
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_data_master_agent" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 809
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:rv32i_core_instruction_master_agent" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 890
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 974
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mtime_avmm_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mtime_avmm_slave_agent_rsp_fifo" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1015
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_pipeline_bridge_s0_agent_rsp_fifo" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1140
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1406
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router_default_decode" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router:router|soc_simple_De1_SoC_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router_001" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1422
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router_002" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1438
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_002:router_002|soc_simple_De1_SoC_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router_005" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1486
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_router_005:router_005|soc_simple_De1_SoC_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_cmd_demux" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1521
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1538
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_cmd_mux" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1555
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1612
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1686
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_rsp_mux" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1721
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1738
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0.v Line: 1767
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_0:mm_interconnect_0|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_1" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 313
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:jtag_uart_pipeline_bridge_m0_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v Line: 101
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_1.v Line: 165
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 335
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pio_pipeline_bridge_m0_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 256
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:leds_s1_translator" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 320
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pio_pipeline_bridge_m0_agent" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 465
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 549
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 590
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_router" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router:router" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 731
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_router_default_decode" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router:router|soc_simple_De1_SoC_mm_interconnect_2_router_default_decode:the_default_decode" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router.sv Line: 185
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_router_001" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 747
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_router_001:router_001|soc_simple_De1_SoC_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:pio_pipeline_bridge_m0_limiter" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 813
Warning (10230): Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 2 to match size of target (1) File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 721
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_cmd_demux" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_demux:cmd_demux" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 836
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_cmd_mux" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_cmd_mux:cmd_mux" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 853
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_rsp_demux" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_demux:rsp_demux" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 887
Info (12128): Elaborating entity "soc_simple_De1_SoC_mm_interconnect_2_rsp_mux" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 927
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|soc_simple_De1_SoC_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/soc_simple_De1_SoC_mm_interconnect_2.v Line: 958
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_simple_De1_SoC:rV_system|soc_simple_De1_SoC_mm_interconnect_2:mm_interconnect_2|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/soc_simple_De1_SoC.v Line: 398
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_simple_De1_SoC:rV_system|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/omar/Desktop/risc_demo/risac/qsys_systems/soc_simple_De1_SoC/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.02.23:40:01 Progress: Loading slda2caf71c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/omar/Desktop/risc_demo/risac/de10nano/db/ip/slda2caf71c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 79 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/omar/Desktop/risc_demo/risac/de10nano/output_files/de10nanoTop.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3532 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 3296 logic cells
    Info (21064): Implemented 208 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1189 megabytes
    Info: Processing ended: Sun Feb  2 23:40:19 2020
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/omar/Desktop/risc_demo/risac/de10nano/output_files/de10nanoTop.map.smsg.


