Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../work/sw/tests/test_mm_ws.c
cp ./build/bin/test_mm_ws ../work/sw/tests/test_mm_ws.c/verif
objcopy --srec-len 1 --output-target=srec ../work/sw/tests/test_mm_ws.c/verif ../work/sw/tests/test_mm_ws.c/verif.s19
scripts/parse_s19.pl ../work/sw/tests/test_mm_ws.c/verif.s19 > ../work/sw/tests/test_mm_ws.c/verif.txt
python3 scripts/s19tomem.py ../work/sw/tests/test_mm_ws.c/verif.txt ../work/sw/tests/test_mm_ws.c/stim_instr.txt ../work/sw/tests/test_mm_ws.c/stim_data.txt
cd ../work/sw/tests/test_mm_ws.c													&& \
cp -sf ../../../../modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../../work work         			
riscv32-unknown-elf-objdump -d -S ../work/sw/tests/test_mm_ws.c/verif > ../work/sw/tests/test_mm_ws.c/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../work/sw/tests/test_mm_ws.c/verif > ../work/sw/tests/test_mm_ws.c/verif.objdump
python3 scripts/objdump2itb.py ../work/sw/tests/test_mm_ws.c/verif.objdump > ../work/sw/tests/test_mm_ws.c/verif.itb
cd /scratch/visachi/magia_sdk/profiling/MAGIA 												&& \
make run test=test_mm_ws gui=0 mesh_dv=1
make[1]: Entering directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
cd /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=/scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb" 
# Start time: 13:50:55 on Sep 17,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_fixture(fast)
# Loading work.magia(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.data2obi_req(fast)
# Loading work.obi2data_rsp(fast)
# Loading work.obi2hci_req(fast)
# Loading work.hci2obi_rsp(fast)
# Loading work.obi_to_axi(fast)
# Loading work.fifo_v3(fast)
# Loading work.fifo_v3(fast__1)
# Loading work.instr2cache_req(fast)
# Loading work.cache2instr_rsp(fast)
# Loading work.obi2hci_req(fast__1)
# Loading work.hci2obi_rsp(fast__1)
# Loading work.axi_to_obi(fast)
# Loading work.axi_demux_simple(fast)
# Loading work.counter(fast)
# Loading work.delta_counter(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast)
# Loading work.axi_to_detailed_mem_user(fast)
# Loading work.stream_mux(fast)
# Loading work.stream_fork(fast)
# Loading work.stream_fifo(fast)
# Loading work.fifo_v3(fast__2)
# Loading work.stream_fifo(fast__1)
# Loading work.fifo_v3(fast__3)
# Loading work.stream_to_mem(fast)
# Loading work.stream_fifo(fast__2)
# Loading work.fifo_v3(fast__4)
# Loading work.mem_to_banks_detailed(fast)
# Loading work.stream_fifo(fast__3)
# Loading work.fifo_v3(fast__5)
# Loading work.fifo_v3(fast__6)
# Loading work.stream_fifo(fast__4)
# Loading work.fifo_v3(fast__7)
# Loading work.stream_join(fast)
# Loading work.stream_join_dynamic(fast)
# Loading work.stream_fork_dynamic(fast)
# Loading work.stream_fork(fast__1)
# Loading work.axi_to_detailed_mem_user(fast__1)
# Loading work.stream_mux(fast__1)
# Loading work.stream_fifo(fast__5)
# Loading work.fifo_v3(fast__8)
# Loading work.stream_to_mem(fast__1)
# Loading work.stream_fifo(fast__6)
# Loading work.fifo_v3(fast__9)
# Loading work.mem_to_banks_detailed(fast__1)
# Loading work.stream_fifo(fast__7)
# Loading work.fifo_v3(fast__10)
# Loading work.obi_mux(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fifo_v3(fast__11)
# Loading work.tc_clk_gating(fast)
# Loading work.cv32e40x_if_xif(fast__1)
# Loading work.cv32e40x_if_xif(fast__2)
# Loading work.cv32e40x_if_xif(fast__3)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_intf(fast__4)
# Loading work.hwpe_ctrl_intf_periph(fast__1)
# Loading work.redmule_inst_decoder(fast)
# Loading work.tc_clk_gating(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__1)
# Loading work.hwpe_stream_intf_stream(fast__2)
# Loading work.hwpe_stream_intf_stream(fast__3)
# Loading work.redmule_streamer(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hci_core_sink(fast)
# Loading work.hwpe_stream_intf_stream(fast__4)
# Loading work.hwpe_stream_intf_stream(fast__5)
# Loading work.hci_core_intf(fast__7)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_fifo(fast)
# Loading work.hci_core_assign(fast__1)
# Loading work.hci_core_intf(fast__2)
# Loading work.hci_core_intf(fast__8)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.redmule_castout(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.fpnew_classifier(fast__1)
# Loading work.fpnew_classifier(fast__2)
# Loading work.lzc(fast__1)
# Loading work.fpnew_rounding(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.hci_core_fifo(fast)
# Loading work.hwpe_stream_intf_stream(fast__6)
# Loading work.hwpe_stream_intf_stream(fast__7)
# Loading work.hwpe_stream_intf_stream(fast__8)
# Loading work.hwpe_stream_intf_stream(fast__9)
# Loading work.hwpe_stream_fifo(fast__1)
# Loading work.hwpe_stream_fifo(fast__2)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castin(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_intf_stream(fast__10)
# Loading work.hwpe_stream_intf_stream(fast__11)
# Loading work.hwpe_stream_addressgen_v3(fast__1)
# Loading work.hwpe_stream_fifo(fast__3)
# Loading work.hwpe_stream_intf_stream(fast__12)
# Loading work.hwpe_stream_intf_stream(fast__13)
# Loading work.hwpe_stream_fifo(fast__4)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.hwpe_stream_fifo(fast__5)
# Loading work.hwpe_stream_fifo(fast__6)
# Loading work.redmule_x_buffer(fast)
# Loading work.redmule_w_buffer(fast)
# Loading work.redmule_z_buffer(fast)
# Loading work.redmule_engine(fast)
# Loading work.redmule_row(fast)
# Loading work.redmule_ce(fast)
# Loading work.cluster_clock_gating(fast)
# Loading work.tc_clk_gating(fast__2)
# Loading work.redmule_noncomp(fast)
# Loading work.fpnew_classifier(fast__3)
# Loading work.redmule_fma(fast)
# Loading work.fpnew_classifier(fast__4)
# Loading work.lzc(fast__2)
# Loading work.fpnew_rounding(fast__1)
# Loading work.redmule_noncomp(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_ctrl(fast)
# Loading work.hwpe_ctrl_slave(fast)
# Loading work.hwpe_ctrl_regfile(fast)
# Loading work.hwpe_ctrl_regfile_latch_test_wrap(fast)
# Loading work.hwpe_ctrl_regfile_ff(fast)
# Loading work.redmule_tiler(fast)
# Loading work.hwpe_ctrl_seq_mult(fast)
# Loading work.hwpe_ctrl_seq_mult(fast__1)
# Loading work.redmule_scheduler(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_core_log(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_instr_obi(fast)
# Loading work.cv32e40x_rvfi_data_obi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.cv32e40x_core(fast)
# Loading work.cv32e40x_if_c_obi(fast__1)
# Loading work.cv32e40x_if_c_obi(fast__2)
# Loading work.cv32e40x_sleep_unit(fast)
# Loading work.cv32e40x_clock_gate(fast)
# Loading work.cv32e40x_if_stage(fast)
# Loading work.cv32e40x_prefetch_unit(fast)
# Loading work.cv32e40x_prefetcher(fast)
# Loading work.cv32e40x_alignment_buffer(fast)
# Loading work.cv32e40x_mpu(fast)
# Loading work.cv32e40x_pma(fast)
# Loading work.cv32e40x_instr_obi_interface(fast)
# Loading work.cv32e40x_compressed_decoder(fast)
# Loading work.cv32e40x_sequencer(fast)
# Loading work.cv32e40x_id_stage(fast)
# Loading work.cv32e40x_pc_target(fast)
# Loading work.cv32e40x_decoder(fast)
# Loading work.cv32e40x_i_decoder(fast)
# Loading work.cv32e40x_a_decoder(fast)
# Loading work.cv32e40x_b_decoder(fast)
# Loading work.cv32e40x_m_decoder(fast)
# Loading work.cv32e40x_ex_stage(fast)
# Loading work.cv32e40x_alu(fast)
# Loading work.cv32e40x_ff_one(fast)
# Loading work.cv32e40x_alu_b_cpop(fast)
# Loading work.cv32e40x_div(fast)
# Loading work.cv32e40x_mult(fast)
# Loading work.cv32e40x_load_store_unit(fast)
# Loading work.cv32e40x_wpt(fast)
# Loading work.cv32e40x_mpu(fast__1)
# Loading work.cv32e40x_pma(fast__1)
# Loading work.cv32e40x_align_check(fast)
# Loading work.cv32e40x_lsu_response_filter(fast)
# Loading work.cv32e40x_write_buffer(fast)
# Loading work.cv32e40x_data_obi_interface(fast)
# Loading work.cv32e40x_wb_stage(fast)
# Loading work.cv32e40x_cs_registers(fast)
# Loading work.cv32e40x_csr(fast)
# Loading work.cv32e40x_csr(fast__1)
# Loading work.cv32e40x_csr(fast__2)
# Loading work.cv32e40x_csr(fast__3)
# Loading work.cv32e40x_csr(fast__4)
# Loading work.cv32e40x_csr(fast__5)
# Loading work.cv32e40x_csr(fast__6)
# Loading work.cv32e40x_csr(fast__7)
# Loading work.cv32e40x_debug_triggers(fast)
# Loading work.cv32e40x_csr(fast__8)
# Loading work.cv32e40x_controller(fast)
# Loading work.cv32e40x_controller_fsm(fast)
# Loading work.cv32e40x_controller_bypass(fast)
# Loading work.cv32e40x_int_controller(fast)
# Loading work.cv32e40x_register_file_wrapper(fast)
# Loading work.cv32e40x_register_file(fast)
# Loading work.obi_atop_resolver(fast)
# Loading work.lzc(fast__3)
# Loading work.spill_register(fast)
# Loading work.spill_register_flushable(fast)
# Loading work.fifo_v3(fast__12)
# Loading work.obi_cut(fast)
# Loading work.spill_register(fast__1)
# Loading work.spill_register_flushable(fast__1)
# Loading work.spill_register(fast__2)
# Loading work.spill_register_flushable(fast__2)
# Loading work.obi_xbar(fast)
# Loading work.addr_decode(fast)
# Loading work.addr_decode_dync(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.XBAR_L2(fast)
# Loading work.ResponseBlock_L2(fast)
# Loading work.ResponseTree_L2(fast)
# Loading work.FanInPrimitive_Resp_L2(fast)
# Loading work.AddressDecoder_Req_L2(fast)
# Loading work.ResponseBlock_L2(fast__1)
# Loading work.AddressDecoder_Req_L2(fast__1)
# Loading work.ResponseBlock_L2(fast__2)
# Loading work.AddressDecoder_Req_L2(fast__2)
# Loading work.RequestBlock_L2_2CH(fast)
# Loading work.ArbitrationTree_L2(fast)
# Loading work.FanInPrimitive_Req_L2(fast)
# Loading work.RR_Flag_Req_L2(fast)
# Loading work.MUX2_REQ_L2(fast)
# Loading work.AddressDecoder_Resp_L2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_assign(fast__3)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.addr_dec_resp_mux(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_ctrl(fast)
# Loading work.cv32e40x_if_xif(fast__5)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_xif_inst_decoder(fast)
# Loading work.idma_axi_obi_transfer_ch(fast)
# Loading work.idma_reg32_3d(fast)
# Loading work.idma_reg32_3d_reg_top(fast)
# Loading work.prim_subreg(fast)
# Loading work.prim_subreg_arb(fast)
# Loading work.prim_subreg(fast__1)
# Loading work.prim_subreg_arb(fast__1)
# Loading work.prim_subreg(fast__2)
# Loading work.prim_subreg_arb(fast__2)
# Loading work.prim_subreg_ext(fast)
# Loading work.prim_subreg_ext(fast__1)
# Loading work.prim_subreg(fast__3)
# Loading work.prim_subreg_arb(fast__3)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_transfer_id_gen(fast)
# Loading work.stream_fifo_optimal_wrap(fast)
# Loading work.spill_register_flushable(fast__3)
# Loading work.idma_nd_midend(fast)
# Loading work.idma_nd_counter(fast)
# Loading work.popcount(fast)
# Loading work.idma_backend_r_axi_w_obi(fast)
# Loading work.idma_legalizer_r_axi_w_obi(fast)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.stream_fifo_optimal_wrap(fast__1)
# Loading work.spill_register_flushable(fast__4)
# Loading work.stream_fifo_optimal_wrap(fast__2)
# Loading work.spill_register_flushable(fast__5)
# Loading work.fall_through_register(fast)
# Loading work.fifo_v3(fast__13)
# Loading work.stream_fifo_optimal_wrap(fast__3)
# Loading work.stream_fifo(fast__8)
# Loading work.fifo_v3(fast__14)
# Loading work.idma_transport_layer_r_axi_w_obi(fast)
# Loading work.idma_axi_read(fast)
# Loading work.idma_dataflow_element(fast)
# Loading work.passthrough_stream_fifo(fast)
# Loading work.idma_obi_write(fast)
# Loading work.stream_fifo_optimal_wrap(fast__4)
# Loading work.spill_register_flushable(fast__6)
# Loading work.idma_axi_obi_transfer_ch(fast__1)
# Loading work.idma_backend_r_obi_w_axi(fast)
# Loading work.idma_legalizer_r_obi_w_axi(fast)
# Loading work.stream_fifo_optimal_wrap(fast__5)
# Loading work.spill_register_flushable(fast__7)
# Loading work.stream_fifo_optimal_wrap(fast__6)
# Loading work.spill_register_flushable(fast__8)
# Loading work.idma_transport_layer_r_obi_w_axi(fast)
# Loading work.idma_obi_read(fast)
# Loading work.idma_axi_write(fast)
# Loading work.fall_through_register(fast__1)
# Loading work.fifo_v3(fast__15)
# Loading work.axi_rw_join(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.spill_register(fast__3)
# Loading work.spill_register_flushable(fast__9)
# Loading work.snitch_icache(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_l0(fast)
# Loading work.tc_clk_inverter(fast)
# Loading work.plru_tree(fast)
# Loading work.isochronous_spill_register(fast)
# Loading work.isochronous_spill_register(fast__1)
# Loading work.l0_to_bypass(fast)
# Loading work.stream_arbiter(fast)
# Loading work.stream_arbiter_flushable(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.fifo_v3(fast__16)
# Loading work.onehot_to_bin(fast)
# Loading work.stream_demux(fast)
# Loading work.isochronous_spill_register(fast__2)
# Loading work.isochronous_spill_register(fast__3)
# Loading work.multi_accept_rr_arb(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.snitch_icache_lookup_serial(fast)
# Loading work.register_file_1r_1w(fast)
# Loading work.lzc(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.tc_sram(fast__1)
# Loading work.snitch_icache_handler(fast)
# Loading work.onehot_to_bin(fast__1)
# Loading work.stream_arbiter(fast__1)
# Loading work.stream_arbiter_flushable(fast__1)
# Loading work.rr_arb_tree(fast__5)
# Loading work.stream_demux(fast__1)
# Loading work.snitch_icache_refill(fast)
# Loading work.fifo_v3(fast__17)
# Loading work.axi_xbar(fast)
# Loading work.axi_xbar_unmuxed(fast)
# Loading work.addr_decode(fast__1)
# Loading work.addr_decode_dync(fast__1)
# Loading work.axi_demux(fast)
# Loading work.spill_register(fast__4)
# Loading work.spill_register_flushable(fast__10)
# Loading work.spill_register(fast__5)
# Loading work.spill_register_flushable(fast__11)
# Loading work.spill_register(fast__6)
# Loading work.spill_register_flushable(fast__12)
# Loading work.spill_register(fast__7)
# Loading work.spill_register_flushable(fast__13)
# Loading work.spill_register(fast__8)
# Loading work.spill_register_flushable(fast__14)
# Loading work.spill_register(fast__9)
# Loading work.spill_register_flushable(fast__15)
# Loading work.axi_demux_simple(fast__1)
# Loading work.axi_demux_id_counters(fast)
# Loading work.delta_counter(fast__1)
# Loading work.counter(fast__1)
# Loading work.rr_arb_tree(fast__6)
# Loading work.lzc(fast__5)
# Loading work.axi_err_slv(fast)
# Loading work.axi_atop_filter(fast)
# Loading work.stream_register(fast)
# Loading work.fifo_v3(fast__18)
# Loading work.fifo_v3(fast__19)
# Loading work.fifo_v3(fast__20)
# Loading work.counter(fast__2)
# Loading work.delta_counter(fast__2)
# Loading work.axi_multicut(fast)
# Loading work.axi_mux(fast)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.fifo_v3(fast__21)
# Loading work.spill_register(fast__10)
# Loading work.spill_register_flushable(fast__16)
# Loading work.spill_register(fast__11)
# Loading work.spill_register_flushable(fast__17)
# Loading work.rr_arb_tree(fast__8)
# Loading work.spill_register(fast__12)
# Loading work.spill_register_flushable(fast__18)
# Loading work.spill_register(fast__13)
# Loading work.spill_register_flushable(fast__19)
# Loading work.floo_axi_chimney(fast)
# Loading work.floo_rob_wrapper(fast)
# Loading work.axi_demux_id_counters(fast__1)
# Loading work.delta_counter(fast__3)
# Loading work.floo_rob_wrapper(fast__1)
# Loading work.floo_route_comp(fast)
# Loading work.addr_decode(fast__2)
# Loading work.addr_decode_dync(fast__2)
# Loading work.floo_wormhole_arbiter(fast)
# Loading work.floo_wormhole_arbiter(fast__1)
# Loading work.floo_meta_buffer(fast)
# Loading work.fifo_v3(fast__22)
# Loading work.lzc(fast__6)
# Loading work.floo_axi_router(fast)
# Loading work.floo_router(fast)
# Loading work.stream_fifo_optimal_wrap(fast__7)
# Loading work.spill_register_flushable(fast__20)
# Loading work.floo_route_select(fast)
# Loading work.floo_wormhole_arbiter(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_vc_arbiter(fast)
# Loading work.floo_router(fast__1)
# Loading work.stream_fifo_optimal_wrap(fast__8)
# Loading work.spill_register_flushable(fast__21)
# Loading work.floo_route_select(fast__1)
# Loading work.floo_wormhole_arbiter(fast__3)
# Loading work.floo_vc_arbiter(fast__1)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.fpu_ss(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_compressed_predecoder(fast)
# Loading work.fpu_ss_predecoder(fast)
# Loading work.stream_fifo(fast__9)
# Loading work.fifo_v3(fast__23)
# Loading work.fpu_ss_decoder(fast)
# Loading work.stream_fifo(fast__10)
# Loading work.fifo_v3(fast__24)
# Loading work.fpu_ss_csr(fast)
# Loading work.fpu_ss_controller(fast)
# Loading work.fpu_ss_regfile(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast__5)
# Loading work.lzc(fast__7)
# Loading work.fpnew_rounding(fast__2)
# Loading work.rr_arb_tree(fast__10)
# Loading work.lzc(fast__8)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.fpnew_opgroup_multifmt_slice(fast)
# Loading work.fpnew_divsqrt_th_32(fast)
# Loading work.pa_fdsu_top(fast)
# Loading work.pa_fdsu_special(fast)
# Loading work.pa_fdsu_prepare(fast)
# Loading work.pa_fdsu_ff1(fast)
# Loading work.pa_fdsu_srt_single(fast)
# Loading work.gated_clk_cell(fast)
# Loading work.pa_fdsu_round_single(fast)
# Loading work.pa_fdsu_pack_single(fast)
# Loading work.pa_fdsu_ctrl(fast)
# Loading work.pa_fpu_dp(fast)
# Loading work.pa_fpu_src_type(fast)
# Loading work.pa_fpu_frbus(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.fpnew_opgroup_fmt_slice(fast__1)
# Loading work.fpnew_noncomp(fast)
# Loading work.fpnew_classifier(fast__6)
# Loading work.rr_arb_tree(fast__12)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.fpnew_opgroup_multifmt_slice(fast__1)
# Loading work.fpnew_cast_multi(fast__1)
# Loading work.fpnew_classifier(fast__7)
# Loading work.lzc(fast__9)
# Loading work.fpnew_rounding(fast__3)
# Loading work.rr_arb_tree(fast__13)
# Loading work.fpnew_opgroup_block(fast__4)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.lzc(fast__10)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_neighbor(fast)
# Loading work.fractal_sync_8x8_core(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_pipeline(fast)
# Loading work.fractal_sync_1d(fast)
# Loading work.fractal_sync_rx(fast)
# Loading work.fractal_sync_fifo(fast)
# Loading work.fractal_sync_arbiter(fast)
# Loading work.fractal_sync_arbiter_fa(fast)
# Loading work.fractal_sync_tx(fast)
# Loading work.fractal_sync_fifo(fast__1)
# Loading work.fractal_sync_arbiter(fast__1)
# Loading work.fractal_sync_arbiter_fa(fast__1)
# Loading work.fractal_sync_cc(fast)
# Loading work.fractal_sync_1d_rf(fast)
# Loading work.fractal_sync_1d_local_rf(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast)
# Loading work.fractal_sync_mp_cam_br(fast)
# Loading work.fractal_sync_mp_cam_line(fast)
# Loading work.fractal_sync_1d(fast__1)
# Loading work.fractal_sync_cc(fast__1)
# Loading work.fractal_sync_pipeline(fast__1)
# Loading work.fractal_sync_2d(fast)
# Loading work.fractal_sync_rx(fast__1)
# Loading work.fractal_sync_fifo(fast__2)
# Loading work.fractal_sync_arbiter(fast__2)
# Loading work.fractal_sync_arbiter_fa(fast__2)
# Loading work.fractal_sync_tx(fast__1)
# Loading work.fractal_sync_fifo(fast__3)
# Loading work.fractal_sync_arbiter(fast__3)
# Loading work.fractal_sync_arbiter_fa(fast__3)
# Loading work.fractal_sync_cc(fast__2)
# Loading work.fractal_sync_2d_rf(fast)
# Loading work.fractal_sync_2d_local_rf(fast)
# Loading work.fractal_sync_2d_remote_rf(fast)
# Loading work.fractal_sync_1d_remote_rf(fast__1)
# Loading work.fractal_sync_mp_cam_br(fast__1)
# Loading work.fractal_sync_mp_cam_line(fast__1)
# Loading work.fractal_sync_2x2_core(fast__1)
# Loading work.fractal_sync_pipeline(fast__2)
# Loading work.fractal_sync_1d(fast__2)
# Loading work.fractal_sync_rx(fast__2)
# Loading work.fractal_sync_fifo(fast__4)
# Loading work.fractal_sync_arbiter(fast__4)
# Loading work.fractal_sync_arbiter_fa(fast__4)
# Loading work.fractal_sync_arbiter(fast__5)
# Loading work.fractal_sync_arbiter_fa(fast__5)
# Loading work.fractal_sync_cc(fast__3)
# Loading work.fractal_sync_1d_rf(fast__1)
# Loading work.fractal_sync_1d_local_rf(fast__1)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__2)
# Loading work.fractal_sync_mp_rf_br(fast)
# Loading work.fractal_sync_1d(fast__3)
# Loading work.fractal_sync_cc(fast__4)
# Loading work.fractal_sync_pipeline(fast__3)
# Loading work.fractal_sync_2d(fast__1)
# Loading work.fractal_sync_rx(fast__3)
# Loading work.fractal_sync_fifo(fast__5)
# Loading work.fractal_sync_arbiter(fast__6)
# Loading work.fractal_sync_arbiter_fa(fast__6)
# Loading work.fractal_sync_arbiter(fast__7)
# Loading work.fractal_sync_arbiter_fa(fast__7)
# Loading work.fractal_sync_cc(fast__5)
# Loading work.fractal_sync_2d_rf(fast__1)
# Loading work.fractal_sync_2d_local_rf(fast__1)
# Loading work.fractal_sync_2d_remote_rf(fast__1)
# Loading work.fractal_sync_1d_remote_rf(fast__3)
# Loading work.fractal_sync_mp_rf_br(fast__1)
# Loading work.fractal_sync_2x2_core(fast__2)
# Loading work.fractal_sync_pipeline(fast__4)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_rx(fast__4)
# Loading work.fractal_sync_fifo(fast__6)
# Loading work.fractal_sync_arbiter(fast__8)
# Loading work.fractal_sync_arbiter_fa(fast__8)
# Loading work.fractal_sync_tx(fast__2)
# Loading work.fractal_sync_fifo(fast__7)
# Loading work.fractal_sync_arbiter(fast__9)
# Loading work.fractal_sync_arbiter_fa(fast__9)
# Loading work.fractal_sync_cc(fast__6)
# Loading work.fractal_sync_1d_rf(fast__2)
# Loading work.fractal_sync_1d_local_rf(fast__2)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__4)
# Loading work.fractal_sync_mp_rf_br(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.fractal_sync_cc(fast__7)
# Loading work.fractal_sync_pipeline(fast__5)
# Loading work.fractal_sync_2d(fast__2)
# Loading work.fractal_sync_rx(fast__5)
# Loading work.fractal_sync_fifo(fast__8)
# Loading work.fractal_sync_arbiter(fast__10)
# Loading work.fractal_sync_arbiter_fa(fast__10)
# Loading work.fractal_sync_arbiter(fast__11)
# Loading work.fractal_sync_arbiter_fa(fast__11)
# Loading work.fractal_sync_cc(fast__8)
# Loading work.fractal_sync_2d_rf(fast__2)
# Loading work.fractal_sync_2d_local_rf(fast__2)
# Loading work.fractal_sync_2d_remote_rf(fast__2)
# Loading work.fractal_sync_1d_remote_rf(fast__5)
# Loading work.fractal_sync_mp_rf_br(fast__3)
# Loading work.magia_vip(fast)
# Loading work.clk_rst_gen(fast)
# Loading work.magia_l2_mem_wrapper(fast)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.axi_err_slv(fast__1)
# Loading work.axi_atop_filter(fast__1)
# Loading work.stream_register(fast__2)
# Loading work.fifo_v3(fast__25)
# Loading work.fifo_v3(fast__26)
# Loading work.fifo_v3(fast__27)
# Loading work.counter(fast__3)
# Loading work.delta_counter(fast__4)
# Loading work.floo_rob_wrapper(fast__2)
# Loading work.axi_demux_id_counters(fast__2)
# Loading work.delta_counter(fast__5)
# Loading work.floo_rob_wrapper(fast__3)
# Loading work.floo_route_comp(fast__1)
# Loading work.floo_wormhole_arbiter(fast__4)
# Loading work.rr_arb_tree(fast__16)
# Loading work.floo_wormhole_arbiter(fast__5)
# Loading work.floo_meta_buffer(fast__1)
# Loading work.fifo_v3(fast__28)
# Loading work.axi_sim_mem(fast)
# Loading work.fractal_sync_if(fast__1)
# Loading work.fractal_sync_if(fast__2)
# Loading work.stream_register(fast__3)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__3)
# Loading work.stream_register(fast__1)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hci_core_intf(fast__9)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch/visachi/magia_sdk/profiling/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/magia_sdk/profiling/MAGIA//work/sw/tests/test_mm_ws.c/verif.itb
# RISC-V Trace: Loaded        2359 instructions.
# [mhartid 0] timeslots: 16
# [mhartid 8] timeslots: 16
# [mhartid 16] timeslots: 16
# [mhartid 24] timeslots: 16
# [mhartid 32] timeslots: 16
# [mhartid 40] timeslots: 16
# [mhartid 48] timeslots: 16
# [mhartid 56] timeslots: 16
# [mhartid 1] timeslots: 16
# [mhartid 9] timeslots: 16
# [mhartid 17] timeslots: 16
# [mhartid 25] timeslots: 16
# [mhartid 33] timeslots: 16
# [mhartid 41] timeslots: 16
# [mhartid 49] timeslots: 16
# [mhartid 57] timeslots: 16
# [mhartid 2] timeslots: 16
# [mhartid 10] timeslots: 16
# [mhartid 18] timeslots: 16
# [mhartid 26] timeslots: 16
# [mhartid 34] timeslots: 16
# [mhartid 42] timeslots: 16
# [mhartid 50] timeslots: 16
# [mhartid 58] timeslots: 16
# [mhartid 3] timeslots: 16
# [mhartid 11] timeslots: 16
# [mhartid 19] timeslots: 16
# [mhartid 27] timeslots: 16
# [mhartid 35] timeslots: 16
# [mhartid 43] timeslots: 16
# [mhartid 51] timeslots: 16
# [mhartid 59] timeslots: 16
# [mhartid 4] timeslots: 16
# [mhartid 12] timeslots: 16
# [mhartid 20] timeslots: 16
# [mhartid 28] timeslots: 16
# [mhartid 36] timeslots: 16
# [mhartid 44] timeslots: 16
# [mhartid 52] timeslots: 16
# [mhartid 60] timeslots: 16
# [mhartid 5] timeslots: 16
# [mhartid 13] timeslots: 16
# [mhartid 21] timeslots: 16
# [mhartid 29] timeslots: 16
# [mhartid 37] timeslots: 16
# [mhartid 45] timeslots: 16
# [mhartid 53] timeslots: 16
# [mhartid 61] timeslots: 16
# [mhartid 6] timeslots: 16
# [mhartid 14] timeslots: 16
# [mhartid 22] timeslots: 16
# [mhartid 30] timeslots: 16
# [mhartid 38] timeslots: 16
# [mhartid 46] timeslots: 16
# [mhartid 54] timeslots: 16
# [mhartid 62] timeslots: 16
# [mhartid 7] timeslots: 16
# [mhartid 15] timeslots: 16
# [mhartid 23] timeslots: 16
# [mhartid 31] timeslots: 16
# [mhartid 39] timeslots: 16
# [mhartid 47] timeslots: 16
# [mhartid 55] timeslots: 16
# [mhartid 63] timeslots: 16
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc010000, obi_addr=0x20000, len=16, std=128, reps=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 58460ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc010400, obi_addr=0x820000, len=16, std=128, reps=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 59150ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc010800, obi_addr=0x1020000, len=16, std=128, reps=8
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc011000, obi_addr=0x2020000, len=16, std=128, reps=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc011400, obi_addr=0x2820000, len=16, std=128, reps=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc011800, obi_addr=0x3020000, len=16, std=128, reps=8
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c00, obi_addr=0x1820000, len=16, std=128, reps=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c00, obi_addr=0x3820000, len=16, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 59585ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 59585ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 59585ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 59590ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 59815ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 59815ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 59825ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1360ns (272 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 60470ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 60935ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 60935ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 60935ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 60945ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1350ns (270 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 61140ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 61140ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc010010, obi_addr=0x120000, len=16, std=128, reps=8
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc010410, obi_addr=0x920000, len=16, std=128, reps=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 66020ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 66030ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc010810, obi_addr=0x1120000, len=16, std=128, reps=8
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc011010, obi_addr=0x2120000, len=16, std=128, reps=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc011810, obi_addr=0x3120000, len=16, std=128, reps=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc011410, obi_addr=0x2920000, len=16, std=128, reps=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c10, obi_addr=0x1920000, len=16, std=128, reps=8
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c10, obi_addr=0x3920000, len=16, std=128, reps=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 66655ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 66655ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 66655ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 66700ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 66705ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 66705ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 67750ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1725ns (345 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 67800ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1765ns (353 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 68415ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1755ns (351 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 68415ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1755ns (351 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 68415ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1755ns (351 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 68460ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1750ns (350 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 68460ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1750ns (350 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 68470ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1765ns (353 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc010020, obi_addr=0x220000, len=16, std=128, reps=8
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc010420, obi_addr=0xa20000, len=16, std=128, reps=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 73380ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 73455ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc010820, obi_addr=0x1220000, len=16, std=128, reps=8
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc011020, obi_addr=0x2220000, len=16, std=128, reps=8
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc011820, obi_addr=0x3220000, len=16, std=128, reps=8
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc011420, obi_addr=0x2a20000, len=16, std=128, reps=8
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c20, obi_addr=0x1a20000, len=16, std=128, reps=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c20, obi_addr=0x3a20000, len=16, std=128, reps=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 73965ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 73970ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 73970ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 73970ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 74095ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 74095ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 75535ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 2150ns (430 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 75605ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 2145ns (429 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 76105ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 2130ns (426 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 76105ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 2130ns (426 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 76105ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 2130ns (426 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 76110ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 2140ns (428 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 76240ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 2140ns (428 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 76240ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 2140ns (428 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc010030, obi_addr=0x320000, len=16, std=128, reps=8
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc010430, obi_addr=0xb20000, len=16, std=128, reps=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 80855ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 80920ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc010830, obi_addr=0x1320000, len=16, std=128, reps=8
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc011030, obi_addr=0x2320000, len=16, std=128, reps=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc011830, obi_addr=0x3320000, len=16, std=128, reps=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c30, obi_addr=0x1b20000, len=16, std=128, reps=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c30, obi_addr=0x3b20000, len=16, std=128, reps=8
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc011430, obi_addr=0x2b20000, len=16, std=128, reps=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 81460ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 81460ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 81460ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 81540ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 81540ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 81545ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 83410ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 2550ns (510 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 83465ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 84010ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 84010ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 84010ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 84095ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 84105ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 2560ns (512 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 84105ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 2560ns (512 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc010040, obi_addr=0x420000, len=16, std=128, reps=8
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc010440, obi_addr=0xc20000, len=16, std=128, reps=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 87635ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 87640ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c40, obi_addr=0x1c20000, len=16, std=128, reps=8
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c40, obi_addr=0x3c20000, len=16, std=128, reps=8
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc010840, obi_addr=0x1420000, len=16, std=128, reps=8
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc011040, obi_addr=0x2420000, len=16, std=128, reps=8
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc011840, obi_addr=0x3420000, len=16, std=128, reps=8
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc011440, obi_addr=0x2c20000, len=16, std=128, reps=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 88240ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 88240ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 88260ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 88260ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 88260ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 88325ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 90580ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 2935ns (587 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 90615ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 2975ns (595 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 91200ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 2935ns (587 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 91200ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 2955ns (591 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 91200ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 2935ns (587 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 91200ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 2935ns (587 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 91200ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 2955ns (591 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 91305ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 2975ns (595 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc010050, obi_addr=0x520000, len=16, std=128, reps=8
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc010450, obi_addr=0xd20000, len=16, std=128, reps=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 95230ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 95260ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc010850, obi_addr=0x1520000, len=16, std=128, reps=8
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc011050, obi_addr=0x2520000, len=16, std=128, reps=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc011850, obi_addr=0x3520000, len=16, std=128, reps=8
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc011450, obi_addr=0x2d20000, len=16, std=128, reps=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c50, obi_addr=0x1d20000, len=16, std=128, reps=8
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c50, obi_addr=0x3d20000, len=16, std=128, reps=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 95850ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 95850ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 95850ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 95895ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 95975ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 95975ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 98590ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 3355ns (671 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 98675ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 3410ns (682 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 99110ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 99205ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 3350ns (670 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 99205ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 3350ns (670 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 99205ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 3350ns (670 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 99235ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 3335ns (667 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 99335ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 3355ns (671 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 99335ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 3355ns (671 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 99975ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 100370ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 101240ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1020080, len=16, std=128, reps=6
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2020080, len=16, std=128, reps=6
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2820080, len=16, std=128, reps=6
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3020080, len=16, std=128, reps=6
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1820080, len=16, std=128, reps=6
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 101505ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 101510ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 101510ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 101510ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 101650ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 101650ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 102345ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc010460, obi_addr=0xe20000, len=16, std=128, reps=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 102350ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 102350ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 102350ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc010060, obi_addr=0x620000, len=16, std=128, reps=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 102505ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 102505ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 102980ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 103100ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc011460, obi_addr=0x2e20000, len=16, std=128, reps=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc010860, obi_addr=0x1620000, len=16, std=128, reps=8
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc011060, obi_addr=0x2620000, len=16, std=128, reps=8
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc011860, obi_addr=0x3620000, len=16, std=128, reps=8
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c60, obi_addr=0x1e20000, len=16, std=128, reps=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c60, obi_addr=0x3e20000, len=16, std=128, reps=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 103775ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 103790ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 103790ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 103790ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 103805ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 103805ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 106725ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 3740ns (748 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 106835ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 3730ns (746 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 107495ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 3715ns (743 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 107520ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 3725ns (745 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 107520ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 3725ns (745 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 107520ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 3725ns (745 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 107545ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 3735ns (747 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 107545ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 3735ns (747 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc010470, obi_addr=0xf20000, len=16, std=128, reps=8
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc010070, obi_addr=0x720000, len=16, std=128, reps=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 110185ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc011470, obi_addr=0x2f20000, len=16, std=128, reps=8
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc010870, obi_addr=0x1720000, len=16, std=128, reps=8
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc011070, obi_addr=0x2720000, len=16, std=128, reps=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc011870, obi_addr=0x3720000, len=16, std=128, reps=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 110250ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc010c70, obi_addr=0x1f20000, len=16, std=128, reps=8
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc011c70, obi_addr=0x3f20000, len=16, std=128, reps=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 110920ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 110935ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 110935ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 110935ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 110950ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 110950ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x120080, len=16, std=128, reps=6
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 111725ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 111800ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2920080, len=16, std=128, reps=6
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1120080, len=16, std=128, reps=6
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2120080, len=16, std=128, reps=6
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3120080, len=16, std=128, reps=6
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1920080, len=16, std=128, reps=6
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 112810ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 112900ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 112950ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 113000ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 113000ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 113000ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 113040ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 113040ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 114040ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 114090ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 114090ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 114090ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 114145ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 114145ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 114360ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 4170ns (834 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 114390ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 4135ns (827 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 115075ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 4150ns (830 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 115090ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 4150ns (830 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 115090ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 4150ns (830 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 115090ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 4150ns (830 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 115100ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 4145ns (829 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 115100ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 4145ns (829 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x220080, len=16, std=128, reps=6
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 123410ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 123595ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1220080, len=16, std=128, reps=6
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2220080, len=16, std=128, reps=6
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3220080, len=16, std=128, reps=6
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2a20080, len=16, std=128, reps=6
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1a20080, len=16, std=128, reps=6
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 124665ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 124665ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 124665ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 124705ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 124740ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 124885ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 124885ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 124935ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 125985ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 125985ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 125985ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 126025ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 126210ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 126210ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x320080, len=16, std=128, reps=6
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 135205ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 135310ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1320080, len=16, std=128, reps=6
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2320080, len=16, std=128, reps=6
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3320080, len=16, std=128, reps=6
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1b20080, len=16, std=128, reps=6
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3b20080, len=16, std=128, reps=6
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 136405ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 136405ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 136405ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 136575ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 136575ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 136590ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 136790ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 136870ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 137970ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 137970ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 137970ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 138150ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 138150ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 138180ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015000, obi_addr=0x200e0, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 138665ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 139525ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0xc20080, len=16, std=128, reps=6
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 146390ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 146545ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1420080, len=16, std=128, reps=6
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2420080, len=16, std=128, reps=6
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3420080, len=16, std=128, reps=6
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1c20080, len=16, std=128, reps=6
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3c20080, len=16, std=128, reps=6
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 147695ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 147695ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 147695ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 147700ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 147700ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 147780ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 148200ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 148355ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 149500ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 149500ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 149500ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 149510ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 149510ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 149580ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015010, obi_addr=0x1200e0, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 155860ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 156955ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x520080, len=16, std=128, reps=6
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 158415ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 158425ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1520080, len=16, std=128, reps=6
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2520080, len=16, std=128, reps=6
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3520080, len=16, std=128, reps=6
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2d20080, len=16, std=128, reps=6
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1d20080, len=16, std=128, reps=6
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 159635ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 159635ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 159635ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 159735ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 159780ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 159780ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 160465ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 160485ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2065ns (413 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 161680ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 161680ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 161680ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 161775ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 161835ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 161835ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0xe20080, len=16, std=128, reps=6
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 170490ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 170615ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015020, obi_addr=0x2200e0, len=16, std=128, reps=6
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1620080, len=16, std=128, reps=6
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2620080, len=16, std=128, reps=6
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3620080, len=16, std=128, reps=6
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2e20080, len=16, std=128, reps=6
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1e20080, len=16, std=128, reps=6
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 171565ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 171885ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 171885ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 171885ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 171965ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 171995ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 171995ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 172770ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 172915ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 172915ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 174165ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 174165ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 174165ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 174245ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 174275ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 174275ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 176375ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 177660ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1280ns (256 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012010, obi_addr=0xf20080, len=16, std=128, reps=6
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012000, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 182035ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 182215ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc012050, obi_addr=0x2f20080, len=16, std=128, reps=6
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012020, obi_addr=0x1720080, len=16, std=128, reps=6
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc012040, obi_addr=0x2720080, len=16, std=128, reps=6
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc012060, obi_addr=0x3720080, len=16, std=128, reps=6
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc012030, obi_addr=0x1f20080, len=16, std=128, reps=6
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc012070, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 183460ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 183465ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 183465ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 183465ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 183540ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 183540ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 184555ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 184765ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2545ns (509 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 185980ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 185985ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 185985ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 185985ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 186060ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 186060ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015030, obi_addr=0x3200e0, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 187475ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 189065ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 199910ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 201230ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015040, obi_addr=0x4200e0, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 202810ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 204645ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1830ns (366 clock cycles)
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 207350ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 209205ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1850ns (370 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 217170ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 218040ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015050, obi_addr=0x5200e0, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 218790ns
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 219900ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 220870ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2075ns (415 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 221270ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1365ns (273 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015060, obi_addr=0x6200e0, len=16, std=128, reps=6
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 234890ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 235115ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 236790ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1895ns (379 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 237460ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2340ns (468 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 240110ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 241510ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1395ns (279 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 245345ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 246430ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 247655ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 248935ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1275ns (255 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015070, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 250725ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 253245ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015300, obi_addr=0x20140, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 256710ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 257595ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 880ns (176 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 258410ns
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 259860ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 260400ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1985ns (397 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 261300ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1435ns (287 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 269505ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 270870ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1360ns (272 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 279555ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 279645ns
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 280240ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 280880ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 281490ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1840ns (368 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 281720ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1475ns (295 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 281880ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 283950ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 2065ns (413 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 288750ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015310, obi_addr=0x120140, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 289385ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 289595ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 290470ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 291285ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 292450ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 293710ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 295280ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 300865ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 302390ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1520ns (304 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 305045ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 307185ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 2135ns (427 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 307330ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 308700ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1365ns (273 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 314965ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 316880ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1910ns (382 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x420080, len=16, std=128, reps=6
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015320, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 317340ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 317570ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 318910ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 319165ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 320825ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 321495ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 321590ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 322385ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 322870ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1275ns (255 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 323110ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 324755ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 325850ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 328775ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 328950ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 330115ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 331010ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2230ns (446 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 331395ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 332245ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 335105ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 336515ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1405ns (281 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 341610ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 343665ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015330, obi_addr=0x320140, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 345725ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 346175ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 347290ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 348170ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1990ns (398 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 352775ns
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 354430ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 355110ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2330ns (466 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 356275ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1840ns (368 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 356700ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 358050ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 358735ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 359900ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 360330ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 361285ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 361495ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 362535ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 362605ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 362835ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 363575ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 363975ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1435ns (287 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 364430ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 364435ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 366290ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 368580ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015600, obi_addr=0x200e0, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 370645ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 371490ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015340, obi_addr=0x420140, len=16, std=128, reps=6
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 373365ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 373365ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 374480ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 375180ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 376105ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 377255ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 378490ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2380ns (476 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 379335ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 2075ns (415 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 388365ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012300, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 389940ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 390335ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 390625ns
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 391555ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 392105ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1475ns (295 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 392720ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 392855ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 394590ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 396170ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 396380ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 396890ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 397390ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 397615ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 397660ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1275ns (255 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 398250ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1355ns (271 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 398995ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 399570ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1950ns (390 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015350, obi_addr=0x520140, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 401635ns
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 402985ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 403690ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 403945ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 404150ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 404810ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 405080ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 406245ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 407315ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 408075ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 408415ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 408505ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 409835ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 410245ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 2165ns (433 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015610, obi_addr=0x1200e0, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 417175ns
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 418280ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 418885ns
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 419775ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 420405ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1515ns (303 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 421580ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 422380ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 423545ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 428935ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015360, obi_addr=0x620140, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 430330ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 430785ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1845ns (369 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 431530ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 432250ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 432645ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2310ns (462 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 433110ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 433380ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 433650ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1395ns (279 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 434545ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 435150ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 436705ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 436760ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 438020ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 438725ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 2015ns (403 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 438875ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 439475ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 440570ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 441545ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 441710ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2230ns (446 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 441735ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 443125ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 443425ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 443950ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 444995ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 445005ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 445270ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 445855ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 446390ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 447140ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 447950ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 448465ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0x920080, len=16, std=128, reps=6
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 451505ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 451795ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 452595ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 453825ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 453845ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 454990ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015620, obi_addr=0x2200e0, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 456275ns
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 456615ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 457610ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 457780ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015370, obi_addr=0x720140, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 458405ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 460950ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 465385ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 466980ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 467410ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 468850ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1435ns (287 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 469575ns
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 470865ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 471120ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 471165ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 472145ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1275ns (255 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 472225ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 473390ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 473460ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2335ns (467 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 475565ns
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 477615ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 477640ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 2070ns (414 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 478065ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 478780ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 478915ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 479770ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 479870ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 479885ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 481800ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1925ns (385 clock cycles)
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 483425ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0xe20080, len=16, std=128, reps=6
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015900, obi_addr=0x20140, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 484000ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 484195ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 484590ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 484680ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 485065ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 485705ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 486260ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 486280ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 486460ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 486870ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 487480ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 488040ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 488850ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1365ns (273 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 489655ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 490355ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 490750ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 491960ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015630, obi_addr=0x3200e0, len=16, std=128, reps=6
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 495185ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 495255ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 496600ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 496765ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 498840ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 499890ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 500005ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 500915ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 501480ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 501895ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 502030ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 503145ns
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 503695ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 504330ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2430ns (486 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 504625ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1475ns (295 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 505550ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1850ns (370 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 508335ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 509500ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 509985ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 511595ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 512670ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 513310ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 513510ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 514210ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 514330ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012310, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 515365ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 515495ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 515540ns
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 516390ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 2175ns (435 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 516920ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 518065ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 518085ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 518585ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 519055ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 519750ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 519915ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 524520ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 525660ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 526100ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 526135ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 526900ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 527360ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 527455ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 527495ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1830ns (366 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 528895ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1990ns (398 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 528940ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 529530ns
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 530300ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 530660ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 530695ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 531465ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 532065ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1400ns (280 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015640, obi_addr=0x4200e0, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 533860ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1120080, len=16, std=128, reps=6
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 534500ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 534770ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 535580ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 535605ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 535675ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 536350ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 537195ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 537225ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0xb20080, len=16, std=128, reps=6
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 538555ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 538620ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 539150ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 540195ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 540675ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1520ns (304 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 540835ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 542000ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 544105ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015910, obi_addr=0x120140, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 544725ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 545645ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 545695ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 545840ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 546855ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 546925ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1275ns (255 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 548195ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x620080, len=16, std=128, reps=6
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 548720ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 548855ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 548890ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 549885ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 550455ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 551185ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 551820ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 552985ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 553330ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 553410ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 554280ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 555580ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2245ns (449 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 558695ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 559555ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 562470ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 564410ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1935ns (387 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 565530ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 566460ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 567570ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 567625ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 568755ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 568980ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 569755ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 570335ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 570560ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 571335ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 572130ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015650, obi_addr=0x5200e0, len=16, std=128, reps=6
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 573080ns
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 573220ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 573445ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 573640ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 574290ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 575090ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1445ns (289 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 575120ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 575250ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 575420ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 575545ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 2095ns (419 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 575855ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 576415ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 577000ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 577555ns
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 578195ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 578355ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 578660ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 578915ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1355ns (271 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 579520ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 579755ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 580045ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1845ns (369 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 580520ns
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 581730ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 582110ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 582620ns
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 582890ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012600, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 583550ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 583785ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 583850ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 584055ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 584065ns
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 584505ns
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 585125ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 585230ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 585770ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 585960ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 586075ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 586385ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 586730ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 586935ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 587180ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 587280ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 588030ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 589630ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 590795ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x320080, len=16, std=128, reps=6
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 592615ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 592820ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 594190ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 594245ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015920, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 594645ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 595100ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 595155ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2330ns (466 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 595980ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c00, obi_addr=0x200e0, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 597965ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 598815ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 605500ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 606985ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 607795ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 608575ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 608780ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 610100ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 610510ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 611675ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015660, obi_addr=0x6200e0, len=16, std=128, reps=6
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 612695ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 612900ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 614480ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 614985ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 617030ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 617105ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 617445ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 617805ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 618130ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 618585ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1475ns (295 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 618595ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 619405ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 619465ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 2015ns (403 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 619780ns
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 620130ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 620175ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 620515ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 620625ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 621410ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1275ns (255 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 621680ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 621790ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 621950ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 2165ns (433 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 623515ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 623850ns
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 624990ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 625015ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 625095ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 625175ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 625320ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 625585ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 625985ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 626155ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 626245ns
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 626755ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 626815ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 626920ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 627410ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 627565ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 627640ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 627665ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 627915ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 627980ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 628410ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 628415ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 628795ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 875ns (175 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 629000ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 629510ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 629815ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1400ns (280 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 631450ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 631555ns
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 632420ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 633370ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 633585ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 633855ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2400ns (480 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 634045ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 634480ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 635340ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 635380ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 637150ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 637260ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 638005ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 638315ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 638830ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 639835ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1825ns (365 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015930, obi_addr=0x320140, len=16, std=128, reps=6
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012320, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 644415ns
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 644775ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 644785ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 645985ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 646730ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1940ns (388 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 647320ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 648800ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 649965ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015670, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 651560ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 651995ns
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 652965ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 653575ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 654085ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 654425ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 654815ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1845ns (369 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 655520ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 656125ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 657300ns
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 657620ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 657705ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 658465ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 658785ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 659495ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 661040ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 661135ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1120080, len=16, std=128, reps=6
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 661865ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 661910ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 662570ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1525ns (305 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 662750ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 662945ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 663815ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 664370ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 664980ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 665830ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 665960ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 666640ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 666705ns
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 667410ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 667715ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 667870ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 668040ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 668235ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 668825ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 668870ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2225ns (445 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 668880ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 669205ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 669540ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 669595ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1355ns (271 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 669665ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 671710ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 671820ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c10, obi_addr=0x1200e0, len=16, std=128, reps=6
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 672200ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 672205ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 673285ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 673790ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 673795ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 2080ns (416 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 673895ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 673910ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 674015ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 674175ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 675040ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 675075ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 675180ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 675505ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 676465ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 676490ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 677815ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 678040ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 678045ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1d20080, len=16, std=128, reps=6
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 678970ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 679075ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 679620ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 680515ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1435ns (287 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 681025ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 682610ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 684170ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 685270ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 685740ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 686600ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 687785ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 688340ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 689270ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 689405ns
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 689990ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 690155ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 690850ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 690965ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 691090ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 691155ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 692410ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 693320ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015940, obi_addr=0x420140, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 693635ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 693790ns
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 694800ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 694885ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 694930ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 695620ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1825ns (365 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 696020ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 696165ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1275ns (255 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 697600ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 698195ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 698660ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 699250ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 699360ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 700240ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 700325ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 700335ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 701350ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 701950ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 702515ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 702600ns
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 703455ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 703950ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 705520ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 705970ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 707065ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 707600ns
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 709625ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 709630ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 2025ns (405 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 709740ns
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 710475ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 710650ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 710905ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 711610ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 711815ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012610, obi_addr=0xf20080, len=16, std=128, reps=6
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 712775ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 712830ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 712945ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f00, obi_addr=0x20140, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 713435ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 713940ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 714110ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 714290ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 714675ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 715400ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2565ns (513 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 716255ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 716260ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2315ns (463 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 716710ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 717875ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 717960ns
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 719280ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 719395ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 720985ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 723715ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 724070ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 724880ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1220080, len=16, std=128, reps=6
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 725260ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 725475ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 725650ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 725865ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1e20080, len=16, std=128, reps=6
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 726600ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 726640ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 726770ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 726880ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 727020ns
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 727465ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 727480ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 728045ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 2175ns (435 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 728170ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1395ns (279 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 728600ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 728630ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 729165ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 729435ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1950ns (390 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 729685ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 730285ns
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 731015ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 731290ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 731765ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1475ns (295 clock cycles)
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 732000ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 732180ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 732335ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c20, obi_addr=0x2200e0, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 733090ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 733165ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 733655ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 733915ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 734040ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 734165ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 734425ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 735325ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc015000, obi_addr=0x38200e0, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 735630ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 735755ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 735795ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 735945ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 736580ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 736900ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 736960ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 737345ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 737545ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 738050ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 738710ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 739020ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 739175ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1825ns (365 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 739730ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 740185ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 740630ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 741780ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 741790ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 742220ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 742490ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 743345ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 743385ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 743655ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1920080, len=16, std=128, reps=6
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 744080ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 744280ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 890ns (178 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 744415ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015950, obi_addr=0x520140, len=16, std=128, reps=6
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 745175ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 745395ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 745460ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 746235ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 747005ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 747510ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 747890ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 749055ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 749850ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 750720ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x120080, len=16, std=128, reps=6
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 755880ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 756145ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 757020ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1135ns (227 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 757725ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 758185ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 758535ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 759350ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 759545ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1355ns (271 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 759700ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 760190ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 760515ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 762610ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2415ns (483 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 762700ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 764280ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 766000ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 766735ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 767595ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 768075ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 769495ns
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 771580ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 2080ns (416 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 771635ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 772025ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 772790ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 773190ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc012330, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 773220ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 773380ns
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 773735ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 773755ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 773830ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 773955ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 774700ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 774850ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 774920ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 775150ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 775315ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 775645ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 775645ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 776035ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 776265ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 776445ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 776480ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 776735ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 776810ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 776810ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 776880ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 778225ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 778315ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 778850ns
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 779285ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 779660ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 779805ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 780450ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 780450ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012900, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 780495ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 780545ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 780960ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 781015ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 781265ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2920080, len=16, std=128, reps=6
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 781660ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 782025ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 782070ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 782125ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 782130ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 782750ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 782755ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 782760ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2260ns (452 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 783545ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 783545ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1515ns (303 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 783650ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 783915ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 784215ns
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 785065ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 785265ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 785305ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 786430ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 786745ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1435ns (287 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 786995ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 787780ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 788035ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 788575ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 788870ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 789370ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 789505ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 789620ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 789965ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 790370ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 791695ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 792660ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c30, obi_addr=0x3200e0, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 793630ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 793985ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 794100ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 794735ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2070ns (414 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 795200ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 795910ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015960, obi_addr=0x620140, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 797340ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 797380ns
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 798000ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 798505ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0xd20080, len=16, std=128, reps=6
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f10, obi_addr=0x120140, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 799680ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 799780ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 799795ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 800000ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1995ns (399 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 800670ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 800890ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 801065ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 801840ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 802230ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 802485ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 804870ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 806450ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 807225ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 807470ns
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 808190ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 808390ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 809090ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 809510ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 812435ns
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 813355ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 813530ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 814025ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 814520ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 814695ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 815480ns
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 815880ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 816515ns
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 816600ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 816790ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 816800ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 817470ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 817645ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 817765ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 818095ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc015010, obi_addr=0x39200e0, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 818680ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 819655ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 970ns (194 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 820510ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 821675ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 822095ns
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 823130ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 823260ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 823660ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 823675ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 824370ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 824425ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 824455ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 824710ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 824985ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 825095ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 825535ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 825855ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1395ns (279 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 825970ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 870ns (174 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 826465ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 827545ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 828430ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc016200, obi_addr=0x200e0, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 828725ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 828805ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 829705ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 895ns (179 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 830010ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 830305ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 831455ns
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 832505ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 832915ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 833015ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 833375ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 833625ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 2165ns (433 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 834065ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 834080ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 834095ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 834935ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 835200ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 835715ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 836310ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 836365ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 837475ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 838025ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2305ns (461 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 838835ns
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 839140ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 839345ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0xb20080, len=16, std=128, reps=6
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 840215ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 840305ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 840365ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 840415ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 840510ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 840650ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 841530ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 841780ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012620, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 842230ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 842250ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 842540ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 843145ns
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 843830ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 844255ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 844955ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 845075ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 845735ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1475ns (295 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 846195ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 846260ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 846280ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 847360ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 847840ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 847885ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2620080, len=16, std=128, reps=6
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015970, obi_addr=0x720140, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 848300ns
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 848430ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 848700ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 848780ns
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 849355ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 849925ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 850140ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1355ns (271 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 850520ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 850720ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 850845ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 851225ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 852365ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 852670ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1d20080, len=16, std=128, reps=6
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 853455ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 853510ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 853530ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 854490ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 855090ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 855195ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 855500ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 855655ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 855780ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 856000ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c40, obi_addr=0x4200e0, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 856360ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 856460ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 856940ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 857565ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 857640ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 858065ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 858115ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 858265ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 858285ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 858425ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 859280ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 860010ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 861240ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 862055ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 862820ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 862865ns
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 863280ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 863955ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 864205ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 864445ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 864705ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 865240ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 865555ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 865870ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 866105ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 867730ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 869840ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 2105ns (421 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 870020ns
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1920080, len=16, std=128, reps=6
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f20, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 871185ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 871215ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 871485ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 872310ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 872765ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 872820ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 874355ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 874795ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 876175ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 876375ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 877340ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 878595ns
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 880170ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 880390ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 881980ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 883405ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 884490ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 886115ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc015300, obi_addr=0x3820140, len=16, std=128, reps=6
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 886935ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 886940ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 887490ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 550ns (110 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 887685ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 887935ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 888105ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 888375ns
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 889045ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 889320ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 889515ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 889540ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 889590ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 890485ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 890645ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 890695ns
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 891055ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 891995ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2400ns (480 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 892135ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1435ns (287 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 892220ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 892480ns
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 893775ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 894080ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 894460ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 894675ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 894720ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 895110ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 895150ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 895625ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 895840ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 896040ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2260ns (452 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 896270ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 896300ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 896725ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 896730ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc015020, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 897630ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 897750ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 897750ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 897850ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 898065ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 898385ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 898545ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 898780ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1145ns (229 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 898915ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 899230ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 899240ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 899330ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 899700ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 899710ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 899920ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 901280ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 901370ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 901670ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 901735ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc012340, obi_addr=0x2720080, len=16, std=128, reps=6
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 902715ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 902945ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 902950ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 903260ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 903805ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 903880ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x20080, len=16, std=128, reps=6
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 904895ns
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 905290ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 905325ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1515ns (303 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 905465ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 905550ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2d20080, len=16, std=128, reps=6
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 905750ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 905800ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 906010ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 906100ns
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 906455ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 906815ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 906990ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 907120ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 907140ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 907580ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 907590ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 907980ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 908155ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 908670ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 908800ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012910, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 910600ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0xa20080, len=16, std=128, reps=6
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 912465ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 912620ns
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 913120ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 913165ns
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 913785ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 913785ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 913950ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 914220ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 915115ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 915455ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 915945ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 916260ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 917035ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c50, obi_addr=0x5200e0, len=16, std=128, reps=6
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x620080, len=16, std=128, reps=6
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 919785ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 919950ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 919965ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 921545ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 921840ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 922235ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 922270ns
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 922820ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 923435ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 924220ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1395ns (279 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 926115ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 926890ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc016210, obi_addr=0x1200e0, len=16, std=128, reps=6
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 927220ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 927280ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 927445ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 927730ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 927755ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 928300ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 928920ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 929025ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 929920ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 931360ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 931535ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 932060ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 932925ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 933225ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 937510ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1320080, len=16, std=128, reps=6
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 938850ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 938905ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 939200ns
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 939505ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 939700ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 2185ns (437 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 939795ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 940050ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 940070ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 940410ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 940670ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 940960ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 942340ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc016500, obi_addr=0x20140, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 943810ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 943920ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f30, obi_addr=0x320140, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 944020ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 944315ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 944610ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 944875ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 945095ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 945390ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3a20080, len=16, std=128, reps=6
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 945875ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 945970ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 946125ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 946190ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 946260ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 947290ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 947305ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 947660ns
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 948825ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 948855ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 950100ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 950440ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 950665ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 950680ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 951680ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 952040ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 952285ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 952305ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 953395ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 954150ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1a20080, len=16, std=128, reps=6
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 954540ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 954820ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 955470ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 955730ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 955860ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 955985ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 956505ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 956635ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 956645ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 956700ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 957430ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 957485ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 957670ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 958450ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 958525ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 958920ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1485ns (297 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 958990ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2340ns (468 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 959065ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 959890ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 960040ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 960060ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 961055ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 961125ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 961325ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 961960ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 961985ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 962905ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 963155ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 963330ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 963520ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 963630ns
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 964400ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 964960ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 965220ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 965980ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 966605ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 966875ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 967655ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 967730ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 967770ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 968510ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 968530ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 870ns (174 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 968895ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 968955ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2075ns (415 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 969605ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 969675ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 970725ns
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc012630, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 971655ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 971740ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 971885ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 972345ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 972815ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 972820ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 974270ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 974315ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 974395ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 975030ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc015030, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 975575ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 976195ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 976365ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 976900ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 978005ns
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c00, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 978405ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 978750ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 979570ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 979570ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 979895ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 980285ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 980760ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 981150ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 981290ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c60, obi_addr=0x6200e0, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 983665ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2320080, len=16, std=128, reps=6
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc015310, obi_addr=0x3920140, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 984040ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 984060ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 984105ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 984140ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 984800ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 655ns (131 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 985205ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 985625ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 985685ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 985975ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2305ns (461 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 987110ns
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 988295ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 988690ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 989460ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 989855ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 990925ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 991020ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 991690ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 992495ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 992660ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 992855ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 993420ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 993635ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 994240ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 994585ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 994785ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 995015ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 995215ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 996120ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 996180ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2120080, len=16, std=128, reps=6
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 996995ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 997075ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 997120ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 998165ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 998285ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 998435ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1435ns (287 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 999075ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 999210ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1000240ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1000270ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1000800ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1001335ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1001870ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1002915ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1003280ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1004600ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1005620ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1007420ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1007700ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1008145ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1008420ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1009260ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1009310ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1009370ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc016220, obi_addr=0x2200e0, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1009750ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1009955ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2250ns (450 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1010535ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x120080, len=16, std=128, reps=6
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1010905ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1010925ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1011070ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1011985ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1012515ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1013495ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1014675ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1014785ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1015305ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1015840ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1016365ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1017320ns
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1018205ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f40, obi_addr=0x420140, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1018485ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1018875ns
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1019710ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0x820080, len=16, std=128, reps=6
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1020045ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1020385ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1020615ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2405ns (481 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1020680ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1020840ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1020880ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1020895ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1020895ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1020950ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1021550ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1021765ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1022005ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1022045ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1022475ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1022545ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1024695ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1025325ns
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1026215ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1515ns (303 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1026270ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1026905ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1026995ns
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1d20080, len=16, std=128, reps=6
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1027740ns
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1027850ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1027915ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1028075ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1028160ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1028410ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1028570ns
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1029015ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1029190ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1029520ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1029735ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1029790ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1029990ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1030180ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1030980ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc012350, obi_addr=0x2f20080, len=16, std=128, reps=6
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1031830ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1031830ns
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1032570ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1032850ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1033410ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2620080, len=16, std=128, reps=6
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1034360ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1034370ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1034430ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1034480ns
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1036525ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1036685ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2310ns (462 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1036770ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1037265ns
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc015600, obi_addr=0x38200e0, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1037800ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1037895ns
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1038330ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1038430ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1038475ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 575ns (115 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1038650ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1038965ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1039815ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012920, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1039980ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1040090ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1040505ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1040660ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1041255ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1041590ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1041810ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1042130ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1042240ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1042900ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1043030ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1043075ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1043495ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1044410ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1044420ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1044635ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1044825ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1045585ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015c70, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1046510ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1049055ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1049230ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1049470ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1049805ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1050085ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1050335ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1050635ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0xa20080, len=16, std=128, reps=6
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1051415ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1051445ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1051825ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1051915ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1052290ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1052785ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1052990ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc015040, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1053455ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1053720ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc016510, obi_addr=0x120140, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1054745ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1055265ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1540ns (308 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1055865ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1115ns (223 clock cycles)
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1057480ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1059060ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1059680ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1060530ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1062335ns
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1062950ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1064135ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1064530ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1067570ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1067770ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1068170ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1068735ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1069335ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1069350ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1069445ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1069610ns
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1071025ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1071420ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1071500ns
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1072425ns
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1072750ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1072895ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1072980ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1475ns (295 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1073400ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1073590ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1073915ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1073980ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1074565ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1075650ns
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1076575ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1076625ns
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1077230ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc015320, obi_addr=0x3a20140, len=16, std=128, reps=6
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1077375ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1077615ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1077790ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1077820ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1077985ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1078155ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1078195ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1078320ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1078400ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 780ns (156 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1078540ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1078605ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1078855ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1078985ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1079770ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1079775ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2d20080, len=16, std=128, reps=6
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3320080, len=16, std=128, reps=6
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1080465ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1080645ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2320ns (464 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1080695ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1080710ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1081520ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1082280ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1082315ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1082505ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1083100ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1084630ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1085155ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1085550ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1085640ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1085795ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1086320ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1086450ns
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1086545ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1086720ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1086805ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1087130ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1087625ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1087885ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1088030ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1088535ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1089005ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1089550ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1820080, len=16, std=128, reps=6
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1089865ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1090520ns
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1090575ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1090595ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1090710ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1091040ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1091120ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1091970ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1092080ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1092270ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1093320ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1093560ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1093605ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f50, obi_addr=0x520140, len=16, std=128, reps=6
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1094145ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1094175ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1094255ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc016230, obi_addr=0x3200e0, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1094830ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1095310ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1095755ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1096320ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2060ns (412 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1096420ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc016800, obi_addr=0x200e0, len=16, std=128, reps=6
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1098885ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1099160ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1099745ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x220080, len=16, std=128, reps=6
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc012640, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1100250ns
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1100655ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1100830ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1101455ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1101630ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1375ns (275 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1101995ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1103195ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1104575ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1104730ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1105740ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1105895ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1106355ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1106875ns
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1107565ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1107870ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c10, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1108455ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1108590ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1108645ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1109035ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1109160ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1109650ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1110020ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1111120ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1111245ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1111830ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1112875ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1114460ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1117365ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1117615ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1118100ns
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1118530ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1118700ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1118780ns
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1119120ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1119265ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1119265ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1119630ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1120430ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1120805ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1120935ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1121455ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1121600ns
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1122075ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1122385ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1122765ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1123065ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1123655ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3a20080, len=16, std=128, reps=6
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x420080, len=16, std=128, reps=6
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1125535ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1125755ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1125770ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1126090ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1126870ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1126935ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1127255ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1127565ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1128415ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1129080ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1129995ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1130245ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1130290ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0x920080, len=16, std=128, reps=6
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1130350ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1130605ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1130640ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1131450ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc015050, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1131740ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1131780ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1131870ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1131930ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1132095ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1132945ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2b20080, len=16, std=128, reps=6
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1133320ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1133420ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1133815ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1715ns (343 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1134485ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1134985ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1135790ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1137370ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1140480ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1a20080, len=16, std=128, reps=6
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1141045ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1141210ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0xb20080, len=16, std=128, reps=6
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1141645ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1141695ns
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1141815ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1142305ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1142365ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1142980ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1143255ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1143265ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1143885ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1146115ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1146330ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1146420ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1146465ns
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1147280ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1147495ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1147585ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1147625ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc016520, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1147995ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1525ns (305 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1148010ns
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1148360ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1148630ns
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc015610, obi_addr=0x39200e0, len=16, std=128, reps=6
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1149070ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1149140ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1149350ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1149525ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1149735ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 660ns (132 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1150055ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2425ns (485 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1150290ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1150305ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1150390ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1150700ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2065ns (413 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1151870ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1151995ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1152440ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1153395ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1154020ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1154560ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1154760ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1155150ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1155750ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1156340ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1156730ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1157245ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1158035ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1158410ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1159500ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1160080ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1160340ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc012360, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1160980ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1161245ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1161485ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1161490ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1161670ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2120080, len=16, std=128, reps=6
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1162305ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1162455ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1162650ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1163105ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1163265ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1163425ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1115ns (223 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1163500ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1620080, len=16, std=128, reps=6
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1163620ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1163785ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1163855ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1164015ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1164200ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1165365ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1165435ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1165800ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1166345ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2325ns (465 clock cycles)
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1166840ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1168640ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc012930, obi_addr=0x1f20080, len=16, std=128, reps=6
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1169430ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc015330, obi_addr=0x3b20140, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1169480ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f60, obi_addr=0x620140, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1169810ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1170060ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1170645ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1170660ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1170715ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1171570ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1171970ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1172340ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1174260ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1174735ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1174890ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1174920ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1175585ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1175910ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1176010ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1176055ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f00, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1176315ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1176715ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1177730ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1177750ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1178915ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1179110ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1179275ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2555ns (511 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1180690ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc016240, obi_addr=0x4200e0, len=16, std=128, reps=6
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1181520ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1181875ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1181905ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1183070ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1183345ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1183470ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1186155ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1187740ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1188920ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc015900, obi_addr=0x3820140, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1189015ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1189155ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1189260ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1189800ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1189825ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 560ns (112 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1190085ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1190320ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1190545ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1190595ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1190990ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1191125ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1191710ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1192410ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1192580ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1193145ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x320080, len=16, std=128, reps=6
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1193850ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1193970ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1194245ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1194465ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1195135ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1195170ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1195415ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1196760ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1197100ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1198680ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1199100ns
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1200065ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1200215ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1200265ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1200530ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1201075ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1201230ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1201975ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1202130ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1204035ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1204120ns
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1205285ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1205665ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1206720ns
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1206830ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1206990ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1207035ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1207885ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1208120ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1208565ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1208570ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1208845ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1209730ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1210405ns
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc015060, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1210900ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1211025ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1211265ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1211420ns
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1212250ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1212915ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1885ns (377 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1213000ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1213830ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1214265ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1214365ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1214515ns
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1215430ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1215530ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1215560ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1216095ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1217140ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc016810, obi_addr=0x1200e0, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1218730ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1218950ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1219785ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1219830ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1220090ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1220115ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1220535ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1221365ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1221530ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1221650ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1222315ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1222815ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1223005ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1223120ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1223480ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1223525ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1223705ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1223825ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1224335ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1224870ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1225045ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1225345ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1225405ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1226210ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1227260ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1227490ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1227510ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0xe20080, len=16, std=128, reps=6
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1227980ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1228160ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1228675ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1228840ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1229070ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3820080, len=16, std=128, reps=6
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc012650, obi_addr=0x2f20080, len=16, std=128, reps=6
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1229340ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1229505ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1229560ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1229740ns
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1230190ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1230315ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1230445ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1230670ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1231480ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1231735ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1232010ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1232260ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1233325ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1233810ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1237490ns
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3120080, len=16, std=128, reps=6
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0xa20080, len=16, std=128, reps=6
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c20, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1237890ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1237970ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1238300ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1238655ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1238745ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1238930ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1238980ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1239300ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1239910ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1240490ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1240535ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1240820ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1240930ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1241770ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1241855ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1242115ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1242305ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1243435ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1243470ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc015f70, obi_addr=0x720140, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1244455ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc016530, obi_addr=0x320140, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1245565ns
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1246600ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1246975ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1247140ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1247765ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b00, obi_addr=0x20140, len=16, std=128, reps=6
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1249590ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1249960ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1250435ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1251540ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1251780ns
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1252885ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1253185ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1255230ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc015620, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1256770ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1256965ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1257730ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 760ns (152 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1257935ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1258120ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1259285ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1260975ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1261085ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc015340, obi_addr=0x3c20140, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1261805ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1261885ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1262565ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1262665ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1262780ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1262850ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 960ns (192 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1262970ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1263010ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1263395ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1264560ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1264590ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1264830ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc016250, obi_addr=0x5200e0, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1268110ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1268545ns
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1269620ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1269690ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3020080, len=16, std=128, reps=6
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1270165ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1270180ns
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1270380ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1270590ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1270785ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1270810ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1271030ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1271330ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2220080, len=16, std=128, reps=6
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1271545ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1271620ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1271750ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1271790ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1271975ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1272365ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1272620ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1272955ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1273070ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1273200ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1273955ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1274200ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1274240ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1274765ns
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3e20080, len=16, std=128, reps=6
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1274965ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1275300ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1275380ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1275385ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1275800ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1276130ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1276380ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1276550ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1276970ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1277590ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1277870ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1279480ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1280185ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1280320ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1281725ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1281765ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1282120ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1282535ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1282570ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1283170ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1283395ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1283620ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1283915ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1284275ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1284335ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1284560ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1285080ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1285295ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1285855ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1285900ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1286155ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1287480ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1287495ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1287590ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x420080, len=16, std=128, reps=6
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc015070, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1288125ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1288455ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1289945ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1290530ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2070ns (414 clock cycles)
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1291210ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1320080, len=16, std=128, reps=6
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1291690ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1292020ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1292270ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1292375ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1293270ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1293600ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1294545ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1294555ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1295710ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1295885ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1296975ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc012940, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1298575ns
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1299620ns
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1300785ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1301080ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1301105ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1301550ns
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1302580ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1302660ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1303130ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1303405ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1303745ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1304570ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1304925ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1305685ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f10, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1306270ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1306385ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1306850ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1308930ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1309780ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1309905ns
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2820080, len=16, std=128, reps=6
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1310640ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1310855ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1310900ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1311360ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1311485ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1311710ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1311805ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1312065ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1312645ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2d20080, len=16, std=128, reps=6
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc015910, obi_addr=0x3920140, len=16, std=128, reps=6
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1313895ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1314100ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1314120ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1314235ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1314755ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 650ns (130 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1315285ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1315445ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1315935ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1317025ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1317220ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1317520ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1317580ns
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1318605ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1318745ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1318810ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1319355ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1830ns (366 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1319770ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1320380ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1320435ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1321545ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1321760ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1321865ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1322705ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1322860ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1323975ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1324900ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1324925ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1325140ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1326505ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1326740ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1326960ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1327205ns
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1327400ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1327680ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1327890ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1328315ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1328320ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1328525ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1328565ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1328845ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1329055ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1329580ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1331185ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1332195ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1332435ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1333360ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc016820, obi_addr=0x2200e0, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1333880ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1334015ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1335200ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1336495ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1337060ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1338075ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1338860ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3620080, len=16, std=128, reps=6
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1340025ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1340075ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1340105ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c00, obi_addr=0x38200e0, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1340445ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1340990ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 540ns (108 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1341190ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1341210ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1342360ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1342365ns
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1343045ns
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0xb20080, len=16, std=128, reps=6
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc016540, obi_addr=0x420140, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1343640ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1343795ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1343855ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1344005ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1635ns (327 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1344625ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1344805ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1345375ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1345670ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1350040ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1351275ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1351290ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1351575ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1351625ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1352325ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1352440ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1352455ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1352475ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1352970ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1353210ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1353660ns
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc015350, obi_addr=0x3d20140, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1354270ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1354390ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1354475ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1354550ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1354980ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1355435ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc016260, obi_addr=0x6200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1355530ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1355555ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1355970ns
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc012370, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1356685ns
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3920080, len=16, std=128, reps=6
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1358180ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1358255ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1358515ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1358740ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1359225ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1359310ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1125ns (225 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1359410ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1359905ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1360095ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1361000ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x20080, len=16, std=128, reps=6
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1361505ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1361710ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1362015ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1362325ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc015630, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1362360ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1362730ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1362820ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1363185ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1363290ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1363585ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1363595ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1363905ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1363985ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1364350ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c30, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1367395ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1368290ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1220080, len=16, std=128, reps=6
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1369135ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1369360ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1369470ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1369870ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1369925ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1370460ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1370525ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1371070ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1371840ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1372925ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3420080, len=16, std=128, reps=6
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc013200, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1374210ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1374560ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1374685ns
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1375350ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1376025ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1376380ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1376515ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1376735ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1377080ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1377545ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2320080, len=16, std=128, reps=6
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1379770ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1379805ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1380580ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1380960ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1380970ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1381330ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1381455ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 870ns (174 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1381620ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1382125ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x520080, len=16, std=128, reps=6
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1382970ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1383065ns
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1383200ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b10, obi_addr=0x120140, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1383680ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1383835ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1383965ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1384655ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1384845ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1385030ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1385070ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1385440ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1387690ns
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1388505ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1388855ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1389670ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1391250ns
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1391690ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1820080, len=16, std=128, reps=6
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1392310ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1392580ns
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1392830ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1392990ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1393110ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1393165ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1393270ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1393745ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1393765ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1394155ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1394690ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1395580ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1395945ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1397530ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1400405ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e00, obi_addr=0x200e0, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1400705ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1401565ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1401985ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1402350ns
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3120080, len=16, std=128, reps=6
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1402970ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1403190ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1403515ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1403680ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1404050ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1404355ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1404680ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1404840ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1406500ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1406620ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1407145ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1408080ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1408200ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1410970ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1411390ns
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1412055ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1412135ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1412155ns
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1412845ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1412970ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1413320ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3d20080, len=16, std=128, reps=6
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1413680ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1413850ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1414010ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1414035ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1414455ns
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1415140ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1415775ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1415910ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1416035ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1416305ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1416325ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1416555ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1416655ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1416940ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1417200ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1417635ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1417820ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1418520ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1418755ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1420335ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1420930ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1420995ns
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1421290ns
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1421630ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1421890ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1422095ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1422135ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1422570ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1422575ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1422795ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1423250ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1423470ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1423815ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1424150ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1424415ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc012660, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1425425ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1425475ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1428010ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1429475ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1430640ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1430955ns
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1432135ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1432500ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1432765ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1433105ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1433300ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1433955ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1434060ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1434685ns
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1435080ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1435490ns
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f20, obi_addr=0x1720080, len=16, std=128, reps=6
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc015920, obi_addr=0x3a20140, len=16, std=128, reps=6
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1435850ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1436035ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1436175ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1436190ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1436245ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1436785ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 745ns (149 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1437340ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1437540ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1437630ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1437795ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1438725ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1439230ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1439375ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1440415ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc016270, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1441995ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc016550, obi_addr=0x520140, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1442250ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1442665ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1444710ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1444780ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc015360, obi_addr=0x3e20140, len=16, std=128, reps=6
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc016830, obi_addr=0x3200e0, len=16, std=128, reps=6
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1447380ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1447565ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1447640ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1447680ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1448090ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1448555ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1170ns (234 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1448730ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1448745ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1449240ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1449255ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1449795ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1450720ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1450800ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1450975ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1451125ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1451605ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1451965ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1452140ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1452300ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1452465ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1452795ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1454085ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1454405ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1455680ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1455775ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1456005ns
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1456680ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1457355ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1457585ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1457845ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1460670ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1461775ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1461845ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1461975ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1462385ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1462820ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1463425ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1463550ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1463850ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1463945ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1465395ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1465440ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1465525ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1466725ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1467205ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc015640, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1468410ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1468715ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1468775ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1469180ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1469575ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1469665ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1469670ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1470345ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1471435ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1471945ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1472600ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1473270ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1473860ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1474115ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1474605ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1475440ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1475645ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1475865ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1476655ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1477030ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1477225ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1478130ns
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c10, obi_addr=0x39200e0, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1479180ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1479260ns
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1479915ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 650ns (130 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1479955ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1480345ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1480430ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1481270ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1481535ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1482430ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1482435ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1483315ns
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1484010ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1484060ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1484895ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1485010ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1485215ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1485410ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1486175ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1486800ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1487695ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1488220ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1489240ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1489385ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1489505ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1489845ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1490820ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f00, obi_addr=0x3820140, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1491315ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1491425ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1491545ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1492140ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 590ns (118 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1492215ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1492320ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1492480ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1493080ns
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1493260ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1493380ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1493425ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1493445ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc012950, obi_addr=0x2f20080, len=16, std=128, reps=6
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1494190ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1494325ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1494425ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1494525ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1494685ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1495060ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1495690ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1495815ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1496230ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1496835ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1496870ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1498000ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1498270ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1499765ns
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1500460ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1501105ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1501625ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1502485ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1502635ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1503060ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1503345ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1503475ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1503650ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc013210, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1504255ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1504510ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1504670ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1504920ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1505870ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1506005ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1506775ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1507670ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1508510ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1510090ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1510700ns
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1512415ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x20080, len=16, std=128, reps=6
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b20, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1512835ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1512995ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1513170ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1513580ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1513695ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1514500ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1515395ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1516560ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1518165ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1519330ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1519955ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1520845ns
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1521365ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1521525ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1522250ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1522380ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1522425ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1522530ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1523265ns
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1523830ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1523930ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1523960ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1524285ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1524350ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1525095ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1525820ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1526085ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1526195ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1527080ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1527360ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1527400ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1528660ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1531590ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1531995ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1532255ns
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1532445ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1532770ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1533160ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1533785ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1533835ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1534010ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1534100ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1534100ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1534440ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1534950ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1535175ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1535345ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1535735ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1536720ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1536745ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1536990ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1537325ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1537400ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1537860ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1537910ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1538080ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc015370, obi_addr=0x3f20140, len=16, std=128, reps=6
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1538890ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1539020ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1539155ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1539440ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1540010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1540280ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1540320ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1541175ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc016560, obi_addr=0x620140, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1541590ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1541880ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1542755ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1543395ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1543415ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1544175ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1544240ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1544360ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1544995ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1546175ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1220080, len=16, std=128, reps=6
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e10, obi_addr=0x1200e0, len=16, std=128, reps=6
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1548515ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1548725ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1548750ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1549060ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1549815ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1549845ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1550225ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1550330ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc017100, obi_addr=0x20140, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1551950ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1552810ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc015930, obi_addr=0x3b20140, len=16, std=128, reps=6
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1555470ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1555645ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1555945ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1556255ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1556315ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1556810ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1557110ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1557285ns
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1558040ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1558305ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1558875ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1559620ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc016840, obi_addr=0x4200e0, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1561205ns
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1561560ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1561955ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c40, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1562785ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1563160ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1563170ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1563385ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1563535ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1564770ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1565695ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1566870ns
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1568000ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1568035ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1568590ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1568930ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1569100ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1569755ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1570510ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1570760ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1571795ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc013500, obi_addr=0x720080, len=16, std=128, reps=6
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3020080, len=16, std=128, reps=6
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1572335ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1572340ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1572360ns
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1572640ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1572725ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1573180ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1573210ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1573375ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1573890ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1574210ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1574375ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc015650, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1574830ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1574885ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1575015ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1575495ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1575695ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1576070ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1576420ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1576860ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1577120ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1577425ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1577790ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1578285ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1579015ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3420080, len=16, std=128, reps=6
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1581095ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1581405ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1581755ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1582445ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1582615ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1582745ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1582835ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1582905ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1583295ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1583610ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1583780ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1584180ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1584875ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1585045ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1585565ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1586020ns
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1586295ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1587145ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1587460ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1587600ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1588115ns
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1589050ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1589280ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1589520ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1590630ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1591080ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1596095ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0xa20080, len=16, std=128, reps=6
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1596625ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1596730ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1596870ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1597895ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1597950ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1598035ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1598145ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1599205ns
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1599610ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1600775ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1601075ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1601500ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1601815ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1602750ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1602775ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1602890ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1602980ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1603745ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1604330ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1604380ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1605325ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc012670, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1606215ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1607165ns
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1608075ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1608695ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1608730ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1608760ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1609240ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1609860ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1610300ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1611465ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1612680ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2820080, len=16, std=128, reps=6
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1613060ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1613340ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1613440ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1613770ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1613915ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1613945ns
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1614505ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1614510ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1614605ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c20, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1615175ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1615190ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1615290ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1615525ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1615675ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1615900ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1616055ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 760ns (152 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1616355ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1616365ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1616765ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1617490ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1617610ns
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1618410ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1618415ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1619190ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1619450ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1619555ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1619575ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1620615ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1621135ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1623100ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1624265ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1624385ns
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1625235ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1625330ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1625720ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1625960ns
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1626635ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1626900ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1627045ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1627300ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1628215ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1630105ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1630500ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f30, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1631440ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1631665ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1631940ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1633515ns
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1634465ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1634515ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1635120ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1636570ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1636770ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1637855ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1637935ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc016570, obi_addr=0x720140, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1639570ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1639655ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1640065ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1640285ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1640735ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b30, obi_addr=0x320140, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1641235ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1641925ns
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1642355ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc016200, obi_addr=0x38200e0, len=16, std=128, reps=6
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1642575ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1642605ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1642635ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1642835ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1643090ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1643190ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 550ns (110 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1643520ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1643885ns
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f10, obi_addr=0x3920140, len=16, std=128, reps=6
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1644190ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1644310ns
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1644575ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1644865ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 670ns (134 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1644870ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1644945ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1645465ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1645475ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1646200ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1646200ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1646525ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1647415ns
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1648680ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1648995ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1649705ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1650260ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1651285ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2020080, len=16, std=128, reps=6
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1653805ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1653890ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1654145ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1654225ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1654760ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1654970ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1655390ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1655760ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1d20080, len=16, std=128, reps=6
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1656800ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1657135ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2120080, len=16, std=128, reps=6
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1657440ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1657470ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1658545ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1658635ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1658850ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1658950ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1659605ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1659855ns
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1660810ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1661210ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1661415ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1661415ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1662390ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1662580ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0xe20080, len=16, std=128, reps=6
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1663220ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1663290ns
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x20080, len=16, std=128, reps=6
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1663905ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1664105ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1664565ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1664750ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1665270ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1665580ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1666635ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1668155ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1668215ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1669735ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1670150ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1671245ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc012960, obi_addr=0x3720080, len=16, std=128, reps=6
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc015940, obi_addr=0x3c20140, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1675015ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1675285ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc016850, obi_addr=0x5200e0, len=16, std=128, reps=6
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1676080ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1676105ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1676240ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1676260ns
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1676915ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1677245ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1677425ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1677560ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1677985ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1678080ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1678160ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1678810ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1679555ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1680140ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc015660, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1681820ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1682420ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1682435ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1682790ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1682890ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1682965ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1140ns (228 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1683105ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1683665ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 870ns (174 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1684000ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1684015ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1684055ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1684270ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1685355ns
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1686375ns
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1686815ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1686985ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1687955ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1687980ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1688165ns
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1688895ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1689260ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1690060ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1691045ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1691530ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1692210ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1692240ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e20, obi_addr=0x2200e0, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1692680ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1693110ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1693820ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1694000ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2420080, len=16, std=128, reps=6
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1694575ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1694625ns
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3520080, len=16, std=128, reps=6
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1695265ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1695340ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1695465ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1696235ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1696380ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1696505ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1697205ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1697315ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1697400ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1698210ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1698370ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1699375ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1699380ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc013220, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1700515ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1700545ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1700725ns
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1701090ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1701420ns
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1702115ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1702130ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1702670ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc017400, obi_addr=0x200e0, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1703000ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1703210ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1703220ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1703250ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1704050ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1704770ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1705085ns
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1705980ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1706350ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1707145ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1707370ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1711960ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2b20080, len=16, std=128, reps=6
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1712530ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1712585ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1713015ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1713295ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1713380ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc017110, obi_addr=0x120140, len=16, std=128, reps=6
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1713750ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1713945ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1714100ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1714125ns
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1714400ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1714615ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1715045ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1715200ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1715290ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1716015ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1717025ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1717515ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1718605ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1718725ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1719570ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1720175ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1720305ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1721340ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1722955ns
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1723535ns
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1723945ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1724385ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1724535ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1725110ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1726285ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x620080, len=16, std=128, reps=6
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1727430ns
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1727565ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1727875ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1727995ns
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1728920ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1350ns (270 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1729160ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1729420ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1729710ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1730050ns
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1730830ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1731000ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1731615ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1732650ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1732865ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1732880ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1733695ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1733980ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1734045ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1734860ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1735115ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1735380ns
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1735890ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1736240ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1736280ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1736955ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1737055ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1737550ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1738535ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1738715ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1739135ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1740715ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1743180ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c50, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1743830ns
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1744760ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1745085ns
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1745735ns
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1746095ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1746375ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1746840ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1746900ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1747260ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1747375ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1747905ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1747920ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c30, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1748440ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1748520ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1749070ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1749075ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1749305ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1749685ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1750055ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1750240ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1751350ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1751635ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1752980ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1753160ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1753255ns
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1753930ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1754145ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1754420ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1754470ns
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1755045ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1755510ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2d20080, len=16, std=128, reps=6
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1756000ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1756050ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1756160ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1756635ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1757740ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1758050ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1758175ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1759340ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1760700ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1761665ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1762030ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1762830ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2820080, len=16, std=128, reps=6
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1764260ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1764485ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1764650ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1764900ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1764970ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1765115ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1765205ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1765650ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1766065ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1766120ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1766180ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1766230ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1766560ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1766775ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1767285ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1767375ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1767665ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1767760ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc013510, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1768540ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b40, obi_addr=0x420140, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1768820ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1769100ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1769245ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1e20080, len=16, std=128, reps=6
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1769815ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1770145ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1770900ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1771350ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1771760ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1772105ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0x820080, len=16, std=128, reps=6
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1775490ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1775590ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1775785ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1776355ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1777150ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1360ns (272 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1777170ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1777530ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1777550ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1778435ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1778630ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1779575ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1779600ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1781035ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1782140ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1782615ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1783730ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc015670, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1787360ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1787645ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1788620ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1788625ns
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1789445ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1789495ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1789790ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0x920080, len=16, std=128, reps=6
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc016860, obi_addr=0x6200e0, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1790660ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1790870ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1791085ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1791950ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1793370ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc016500, obi_addr=0x3820140, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1793555ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1793685ns
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f20, obi_addr=0x3a20140, len=16, std=128, reps=6
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1794260ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 570ns (114 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1794480ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1794520ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1794720ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc015950, obi_addr=0x3d20140, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1795245ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 760ns (152 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1795510ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1795685ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1795750ns
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1795900ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1796290ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1796500ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1796570ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1055ns (211 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1797350ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1797480ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1797665ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1797870ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1798390ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1798725ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1799970ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1800285ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1800305ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1801495ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1801845ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1802660ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1803850ns
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1804720ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1805070ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1805355ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1805430ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1805885ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1805925ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1806455ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1806965ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1808035ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1808050ns
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc016210, obi_addr=0x39200e0, len=16, std=128, reps=6
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1809060ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1809190ns
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1809430ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1809440ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1809720ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 655ns (131 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1809865ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1809910ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1810355ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1810595ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1810770ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f40, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1812205ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1812375ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1812440ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1812705ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1812730ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1813605ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1813740ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1813955ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1814300ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1814905ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1815115ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1815265ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1815810ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1815960ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1816740ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1816975ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1817805ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1817880ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1817915ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1818795ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1818970ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1819080ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1819445ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1821000ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1821820ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2120080, len=16, std=128, reps=6
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1822340ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1822545ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1822580ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1823410ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1823440ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x220080, len=16, std=128, reps=6
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1823710ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1823970ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1824140ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1824395ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1825315ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1825725ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1826005ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1826185ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1827350ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1832120ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3820080, len=16, std=128, reps=6
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e30, obi_addr=0x3200e0, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1833700ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1833775ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1833945ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1834315ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1834585ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1834615ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1835065ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1835480ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1835515ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1836155ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc013800, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1836630ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1836870ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1836940ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1837725ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1838220ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1839485ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1839780ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1841685ns
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3a20080, len=16, std=128, reps=6
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1842320ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1842360ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1843265ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1843315ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1843525ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1843660ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1844320ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1844480ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1820080, len=16, std=128, reps=6
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1845740ns
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1846125ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1846130ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1846415ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1846590ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1847290ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1847555ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1847580ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1849135ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1851995ns
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3320080, len=16, std=128, reps=6
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1852715ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1852955ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1852990ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1853575ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1853835ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1853875ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1853880ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc017700, obi_addr=0x20140, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1854050ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc012970, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1854295ns
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1854565ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1854620ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1854945ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1855000ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1855040ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1855155ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1855475ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1856640ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1857000ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1857010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1857150ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1857305ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1857735ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1858275ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1858470ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1858605ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1858900ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1859315ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1859605ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1860895ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1861085ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1862665ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0xc20080, len=16, std=128, reps=6
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1864180ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1864210ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1864655ns
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1865375ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1865390ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1865990ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1866235ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1867005ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1867125ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1867185ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1868285ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1868705ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1870565ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc017120, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1871705ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1872150ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1873040ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2e20080, len=16, std=128, reps=6
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1874485ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1874680ns
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1875205ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1875345ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1875560ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1876370ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 1876725ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1876960ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1877230ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1877435ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 1877450ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc017410, obi_addr=0x1200e0, len=16, std=128, reps=6
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 1878615ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1878775ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1878845ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 1879040ns
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1879475ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1879545ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1879885ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 1880205ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1880520ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1880710ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc013230, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1881560ns
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c40, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1882100ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1882150ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1882480ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1883120ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 965ns (193 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1883645ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1884100ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1884945ns
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1886435ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1886525ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1887280ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1887715ns
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1888600ns
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1888935ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1889290ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1889295ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1889765ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1890455ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1890515ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1891095ns
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1892040ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1892425ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1893205ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1894370ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1895950ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1896360ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b50, obi_addr=0x520140, len=16, std=128, reps=6
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1897450ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1897690ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1897940ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0xe20080, len=16, std=128, reps=6
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1898480ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1898630ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1898780ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1899490ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1899645ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1900920ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1901045ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1901945ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 1902390ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1902845ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1902920ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1903535ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 1903555ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1904020ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc016870, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1904500ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1904635ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1905185ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1905675ns
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1905950ns
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 1906820ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1907030ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1907165ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1907255ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1907460ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1907560ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 1907985ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1908375ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1909040ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1909045ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1910625ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1911215ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1911975ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1912795ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1913065ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 1914115ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1915110ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 1915280ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3520080, len=16, std=128, reps=6
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc015960, obi_addr=0x3e20140, len=16, std=128, reps=6
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1915765ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1915870ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1915970ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1916035ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1917035ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1917190ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1150ns (230 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1917430ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 1917430ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1917825ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 1917925ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 1918110ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 1918595ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1919020ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 1919090ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 1919275ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1920355ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1922160ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1922665ns
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c60, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1923520ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1924225ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1925185ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1925285ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1925825ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1926045ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 1926295ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1926350ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1926535ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1926865ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1927375ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1927405ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 1927460ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1929110ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1929330ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1930495ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1930690ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1932465ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1934045ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1936065ns
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1937645ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1937765ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1938200ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2620080, len=16, std=128, reps=6
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1939380ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 1939430ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1939570ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1939835ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1940245ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 1940595ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 1940905ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f30, obi_addr=0x3b20140, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1941155ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 1941225ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1941465ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1941660ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 1941765ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 1942070ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1942330ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 1942390ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1942450ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 1942930ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 1943405ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1943565ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1110ns (222 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc016800, obi_addr=0x38200e0, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1944570ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 1944570ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 1944585ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1944825ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1945380ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 550ns (110 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1945535ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 1945750ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1946100ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1946150ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1946715ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1947020ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1947115ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1947680ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1948330ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 1948530ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1948600ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 1949280ns
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc013520, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 1950110ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 1950375ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 1950445ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 1952915ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1955155ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2020080, len=16, std=128, reps=6
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0x920080, len=16, std=128, reps=6
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1955785ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 1955990ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1956015ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 1956020ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1956220ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 1956440ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1956500ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1956625ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1957110ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 1957155ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 1957185ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 1957605ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 1957725ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1957810ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2320080, len=16, std=128, reps=6
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1958395ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 1958585ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 1959545ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 1959750ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 1959955ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x620080, len=16, std=128, reps=6
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 1962745ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 1962760ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 1962780ns
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 1963570ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 1963925ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 1964370ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 1965040ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 1965150ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 1966060ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 1966910ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 1968400ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 1969565ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc016220, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc016510, obi_addr=0x3920140, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 1973550ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 1973565ns
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 1973790ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 1974015ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 1974410ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 1974500ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 705ns (141 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 1974715ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 1974820ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 1975180ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e40, obi_addr=0x4200e0, len=16, std=128, reps=6
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 1976130ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 1976385ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 1976570ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 1977220ns
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 1977940ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 1977955ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 1977975ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 1978625ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 1978660ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 1978800ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 1979400ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 1979535ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 1979555ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 1979825ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 1981695ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 1982195ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 1982445ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 1983360ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 1984025ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 1984930ns
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 1985300ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 1985390ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 1985795ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 1986465ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 1986970ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 1987210ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 1987310ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 1987575ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 1988395ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 1988620ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 1988740ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 1988800ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 1989020ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 1989710ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 1989940ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 1990185ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 1990535ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 1991305ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f50, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 1992035ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 1992115ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 1992350ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3b20080, len=16, std=128, reps=6
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 1993175ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 1993200ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 1993635ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3420080, len=16, std=128, reps=6
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 1994340ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 1994455ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 1994530ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 1994775ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 1994890ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 1995395ns
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 1995695ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 1995950ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 1996260ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 1996410ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 1996560ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 1997115ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 1997270ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 1998295ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 1999750ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2000180ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2000350ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2001270ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2001330ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2002460ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2002905ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2003275ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2004040ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2004045ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2004070ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2004115ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2004605ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a00, obi_addr=0x200e0, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2005295ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2005625ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2006180ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 880ns (176 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2006395ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2008420ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2009585ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2011170ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2012745ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2014475ns
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c50, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2016195ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2016290ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2016405ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2016890ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2017250ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2017805ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc013810, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2018005ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2018055ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2018410ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2018705ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2018895ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2019870ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2020940ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2021570ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2022045ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2022545ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2022905ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2023625ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2023710ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2024515ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2024825ns
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3020080, len=16, std=128, reps=6
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2025625ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2025770ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b60, obi_addr=0x620140, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2025990ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2026095ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc017130, obi_addr=0x320140, len=16, std=128, reps=6
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2026440ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2026470ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2026505ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2026585ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2026935ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2028005ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2028070ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2028165ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2028725ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2029480ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2029615ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2030645ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2030655ns
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2031950ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2032235ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2032970ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2033060ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1105ns (221 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2034135ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2034705ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2034770ns
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc015970, obi_addr=0x3f20140, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2035625ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2035935ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2036285ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1020080, len=16, std=128, reps=6
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2036885ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1255ns (251 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2037060ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2037225ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2037310ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2037315ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2037905ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2038390ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2038640ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2038675ns
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2039120ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2039350ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x200e0, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2039705ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2039840ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2040700ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2040870ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc017710, obi_addr=0x120140, len=16, std=128, reps=6
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2043930ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2044250ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2044755ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2045010ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2045955ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2046345ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2046555ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2046720ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2046810ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2047185ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2047530ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2047975ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2048300ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2048350ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc017420, obi_addr=0x2200e0, len=16, std=128, reps=6
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2051005ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2051100ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2052340ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2052480ns
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2052710ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2052910ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2052960ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2054060ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2054125ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2054290ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2055115ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2055275ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2056280ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2056855ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2057155ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2058360ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2058440ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2058770ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2059655ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2059940ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2060495ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc013240, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2061140ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2061235ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2062540ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2063340ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2063535ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2063620ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2063660ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2063995ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2064505ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2064700ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2065565ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2066255ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2066630ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2066725ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2067100ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2067795ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2067895ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2068315ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2068880ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2069490ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3220080, len=16, std=128, reps=6
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2070360ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2070530ns
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2071030ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2071185ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2071530ns
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2071690ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2072050ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2072195ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2072335ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2073120ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2073215ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2075435ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2075625ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2076750ns
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2077015ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2077085ns
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2077680ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2077845ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2077935ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2077985ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2079150ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2081410ns
# [mhartid 0] LAST TIMESLOT
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2082270ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2082575ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2083285ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2083435ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2084450ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2085060ns
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1220080, len=16, std=128, reps=6
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b00, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2086050ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2086535ns
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2086640ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2087050ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2087175ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2087370ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2088215ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f40, obi_addr=0x3c20140, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2088755ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2088895ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2089055ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2089545ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2089850ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2090710ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2093495ns
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2094240ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2094660ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2095365ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2095405ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b00, obi_addr=0x3820140, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2095675ns
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2095735ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2095870ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2096165ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2096440ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 565ns (113 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2096900ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2096945ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2097210ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2097255ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2097330ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2097710ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2098005ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2098675ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2098790ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2099335ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2100005ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2100060ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2100250ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2101170ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc012c70, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2102825ns
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2104280ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2104710ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2105360ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2105445ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2106055ns
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2106290ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2106495ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2020080, len=16, std=128, reps=6
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x200e0, obi_addr=0x8200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2106855ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2106940ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2107195ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2107220ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2107660ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2107705ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2107815ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2108235ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2108285ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2108445ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2108545ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2108710ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2109015ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2109400ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2109625ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2109875ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2110025ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2110930ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2111295ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2111650ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2112510ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2112815ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2113935ns
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2115515ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2115570ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2116025ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2117150ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2117585ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e50, obi_addr=0x5200e0, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2118130ns
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2a20080, len=16, std=128, reps=6
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2119095ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2119450ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x20080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2119960ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2120005ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2120170ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2120425ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2120800ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2120865ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2121030ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2121170ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2121960ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2123420ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2123555ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2125000ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2125135ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2126610ns
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2128420ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2128760ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc013530, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2129870ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2129925ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2132390ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2133030ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0xa20080, len=16, std=128, reps=6
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc016230, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2134165ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2134415ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2134570ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2135270ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2135330ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2135500ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2135735ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2135945ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2136385ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2136390ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2136805ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2137550ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2138385ns
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2138440ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2138440ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc016810, obi_addr=0x39200e0, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2138685ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2138850ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2139520ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 665ns (133 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2139550ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2139850ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2140030ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2140060ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2141640ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2141985ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2143565ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x8200e0, m=6, n=8, k=8
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2143900ns
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2144560ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2145065ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2145935ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2146130ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2146380ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2147295ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2147510ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2147515ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2148360ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c60, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2150525ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2151560ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2151595ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2120080, len=16, std=128, reps=6
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2151695ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1165ns (233 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2151965ns
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2152065ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc016520, obi_addr=0x3a20140, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2152440ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2152465ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2152585ns
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2152760ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2152935ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2153065ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2153145ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2153230ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2153340ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 750ns (150 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2153605ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc016b70, obi_addr=0x720140, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2154045ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2154100ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2154260ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2154455ns
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2156055ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2156060ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2156790ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2157155ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2157375ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2157650ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2158735ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2158765ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2158955ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 0] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d00, obi_addr=0x20140, len=16, std=128, reps=6
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2159240ns
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2160085ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2160210ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2160805ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2161790ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2162465ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2163630ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2164545ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2165120ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2166215ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2166360ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2167630ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2167835ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2167900ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2168185ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2169000ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2169220ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2169225ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2169755ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2169980ns
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2171040ns
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f60, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2171145ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2171610ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2172645ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2173820ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2174145ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2174880ns
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2175730ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2176045ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2176100ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3020080, len=16, std=128, reps=6
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2176595ns
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2176895ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2177025ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2177070ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2177440ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2178190ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2178235ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2178960ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2180575ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc017140, obi_addr=0x420140, len=16, std=128, reps=6
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x220080, len=16, std=128, reps=6
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2182360ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2182370ns
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2182790ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2182870ns
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2183510ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2183705ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2183970ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2184170ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2184285ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2184300ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2184390ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2184675ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2185865ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2185880ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2186185ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2186640ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2187565ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2187760ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2188220ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2188255ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2188730ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2189095ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2189385ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2190965ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [mhartid 8] LAST TIMESLOT
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2192840ns
# [mhartid 0] RedMulE with parameter: x=0x20080, w=0x20000, y=0x20140, m=6, n=8, k=8
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 2193675ns
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2194245ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2194420ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 2194840ns
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2195410ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2196620ns
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2d20080, len=16, std=128, reps=6
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2197115ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2197205ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2197710ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc013820, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2198605ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2199155ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2199430ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2199485ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2200435ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2200595ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2201135ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2201285ns
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2201675ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2201705ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2201770ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2202830ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2202840ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2202870ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2203100ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2203995ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2204355ns
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2205870ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2205940ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2205975ns
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2206325ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2207450ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2207490ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2207555ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2207995ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a10, obi_addr=0x1200e0, len=16, std=128, reps=6
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2208895ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2209185ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2209610ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2209985ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2210765ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2212370ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2213535ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2213790ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2213955ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2214955ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2216235ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2216575ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2216635ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2216735ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2217245ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2217570ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2217635ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2217740ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2217900ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2217985ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2218100ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2218735ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2218810ns
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x8200e0, obi_addr=0x10200e0, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2219145ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2219225ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc017430, obi_addr=0x3200e0, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2219920ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2220775ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2220855ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2221290ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2221485ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2223095ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2224860ns
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2226025ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2226440ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2227540ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2227605ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2227665ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2228190ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2228760ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2229120ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2229355ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc017720, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2230075ns
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2231045ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [mhartid 8] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0x820080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2231400ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2231520ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2231630ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2232210ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2232480ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2233100ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f50, obi_addr=0x3d20140, len=16, std=128, reps=6
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2236675ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2237125ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2237660ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2237730ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1e20080, len=16, std=128, reps=6
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2238290ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2238575ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2238610ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2238825ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2238920ns
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc013250, obi_addr=0x2f20080, len=16, std=128, reps=6
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2239955ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2240190ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2240255ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2240335ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2240515ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2240860ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2241120ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2241345ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2241420ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2242425ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2242855ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2243630ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2244795ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2244945ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2245760ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2245830ns
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2246525ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2246600ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e00, obi_addr=0x38200e0, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2247085ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2247340ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2247410ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2247670ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 580ns (116 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2247765ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x1200e0, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2248240ns
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2248715ns
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2249220ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2249405ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2250305ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2250445ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2250550ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2251610ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2252330ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2253910ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2254660ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2256240ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2257115ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2520080, len=16, std=128, reps=6
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x10200e0, m=6, n=8, k=8
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2c20080, len=16, std=128, reps=6
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2257800ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2257815ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2257905ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2258030ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2258705ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2258755ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2258965ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2259150ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2259215ns
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2259655ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2259840ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2259865ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2260315ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2260380ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e60, obi_addr=0x6200e0, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2260820ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2260910ns
# [mhartid 8] iDMA 1D with parameter: dir=0, axi_addr=0x20140, obi_addr=0x820140, len=96
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2261370ns
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2262480ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2262950ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2263190ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2264060ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1220080, len=16, std=128, reps=6
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2265145ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2265295ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2265405ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2265420ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2265490ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b10, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2266655ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2266670ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2266725ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2266725ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2266875ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2267000ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2269195ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2920080, len=16, std=128, reps=6
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2272295ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2272450ns
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2273010ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2273375ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2273615ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2274175ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2275150ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2275460ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2276315ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2277040ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2277380ns
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3620080, len=16, std=128, reps=6
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2278680ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2278855ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2279190ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2280315ns
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2280900ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2280970ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2281135ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2281895ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2282300ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2283260ns
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc015c70, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2283980ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2284425ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2285250ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2285255ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1270ns (254 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2285420ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2286415ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2286525ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3820080, len=16, std=128, reps=6
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2287205ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2287210ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2287280ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2288050ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2288445ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2288790ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2289345ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2289760ns
# [mhartid 1] LAST TIMESLOT
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2290945ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2291340ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2291685ns
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2293255ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2293295ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2294460ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2294850ns
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc016240, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3d20080, len=16, std=128, reps=6
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2295890ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2296140ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2296230ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2296430ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2296855ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 960ns (192 clock cycles)
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2297395ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2297750ns
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2297960ns
# [mhartid 8] RedMulE with parameter: x=0x820080, w=0x820000, y=0x820140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2298200ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 2298350ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2298415ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2298540ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2299205ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2299290ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2299330ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2299380ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 2299515ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2299580ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2300370ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2302730ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2302820ns
# [mhartid 16] LAST TIMESLOT
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2303390ns
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b10, obi_addr=0x3920140, len=16, std=128, reps=6
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2303755ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2303945ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2304310ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2304400ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2304425ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 665ns (133 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2305110ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2305685ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2305715ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2307020ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2307295ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc013540, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2308600ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2309095ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2309205ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2310765ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2311605ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2311650ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2550ns (510 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2312770ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2313500ns
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2314825ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2314850ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2315655ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2315880ns
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2316640ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2316820ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2316835ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2316935ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2316980ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2317045ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2318000ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2318060ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2318100ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1d20080, len=16, std=128, reps=6
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2318610ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2318745ns
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x1200e0, obi_addr=0x9200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2319125ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2319685ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2320335ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2320665ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2320670ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2320705ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2321275ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2321585ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2322265ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2322750ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc016530, obi_addr=0x3b20140, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2327285ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3020080, len=16, std=128, reps=6
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2327710ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2327945ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2327950ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2328140ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2328790ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2328875ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2329115ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x10200e0, obi_addr=0x18200e0, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2329825ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2329970ns
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2331405ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc016820, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2331610ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2331620ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2331770ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2332545ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 770ns (154 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2332775ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2333005ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x420080, len=16, std=128, reps=6
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x120080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2333455ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2333515ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e00, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2334585ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2334610ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2334755ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2335265ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2336065ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2337290ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2337645ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc017150, obi_addr=0x520140, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2338525ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2340590ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2060ns (412 clock cycles)
# [mhartid 16] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1020080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2342535ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2343380ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2343420ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2344230ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2344460ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2345155ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2345730ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2305ns (461 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2345810ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2346020ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2346145ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2346320ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2346660ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2347265ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2347310ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2347745ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2348000ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2348430ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2348550ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2348830ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2349405ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2349715ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2350355ns
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc012f70, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2350995ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2351330ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2351545ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2351785ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2351945ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2353230ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2353365ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2353390ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1840ns (368 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2353760ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2353895ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2560ns (512 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2354210ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2354395ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2355340ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2355375ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2356885ns
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2357435ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2358600ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x9200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2358935ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2359000ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2359050ns
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2359380ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2359385ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2360165ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2360215ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2360965ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2360970ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x320080, len=16, std=128, reps=6
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1920080, len=16, std=128, reps=6
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2361380ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2361615ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2361690ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2362695ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2362955ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2363025ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2363485ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2365065ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2366490ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2367490ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2368070ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2820080, len=16, std=128, reps=6
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x18200e0, m=6, n=8, k=8
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2368570ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2368580ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2369190ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2369410ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2369745ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2369780ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2370355ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2371580ns
# [mhartid 16] iDMA 1D with parameter: dir=0, axi_addr=0x820140, obi_addr=0x1020140, len=96
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2373340ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2373390ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2374920ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2376900ns
# [mhartid 1] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d10, obi_addr=0x120140, len=16, std=128, reps=6
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc013830, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2377375ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2377910ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2378065ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2378465ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3b20080, len=16, std=128, reps=6
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2379045ns
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2379375ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2379630ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2380440ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2380510ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2380615ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2380640ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2380965ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2381430ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2381675ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2381805ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2382615ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2384225ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f60, obi_addr=0x3e20140, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2384700ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2385060ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2385900ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2386115ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2386240ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1175ns (235 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2386280ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2387280ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2387480ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc017440, obi_addr=0x4200e0, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2389185ns
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2390320ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2390990ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2391485ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2392445ns
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2393095ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2393260ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2393535ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2394260ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2394425ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2394600ns
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2395005ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2395440ns
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2396170ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2396180ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2396200ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2396335ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2396760ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2397225ns
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2397780ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2397780ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2397915ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc017100, obi_addr=0x3820140, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2397980ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2398180ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2398745ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 560ns (112 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2398790ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2398945ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2399145ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2399940ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2401555ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc016e70, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2402495ns
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2404720ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2405020ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2405855ns
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2406300ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2406320ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2407400ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2407435ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2620080, len=16, std=128, reps=6
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2408220ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2408280ns
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2020080, len=16, std=128, reps=6
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a20, obi_addr=0x2200e0, len=16, std=128, reps=6
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2409325ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2409510ns
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2409740ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2410035ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2410085ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2410170ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2410505ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2410845ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2410905ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2411200ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 9] LAST TIMESLOT
# [mhartid 16] RedMulE with parameter: x=0x1020080, w=0x1020000, y=0x1020140, m=6, n=8, k=8
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 2411920ns
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc017730, obi_addr=0x320140, len=16, std=128, reps=6
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 2413085ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2413095ns
# [mhartid 24] LAST TIMESLOT
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2414670ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2416240ns
# [mhartid 1] RedMulE with parameter: x=0x120080, w=0x120000, y=0x120140, m=6, n=8, k=8
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 2416685ns
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2417325ns
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2417615ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2417820ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2417820ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 2417850ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2418925ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2419400ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc013260, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2419665ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2419915ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2420200ns
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2420660ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2421080ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2422240ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2422720ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2422730ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2423895ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2424330ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2425495ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2426640ns
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2427150ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1420080, len=16, std=128, reps=6
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2428220ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2428290ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2428495ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2428730ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2429120ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2429815ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2430100ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2430285ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x620080, len=16, std=128, reps=6
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2431555ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2431830ns
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2432410ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2433295ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2433400ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2433545ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2433845ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2433990ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2434460ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2435125ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2437105ns
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2437880ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2437885ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3820080, len=16, std=128, reps=6
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2438195ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2438320ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2438485ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2438515ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2439045ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2439050ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2439170ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2439410ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2439650ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2440095ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x9200e0, obi_addr=0x11200e0, len=96
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2440535ns
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x18200e0, obi_addr=0x20200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2440820ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2441460ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2442165ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2442450ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2444155ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2445480ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b20, obi_addr=0x1720080, len=16, std=128, reps=6
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2446740ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2446745ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2447905ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2448410ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2449280ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2449975ns
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2450690ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2451000ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2451545ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x2200e0, m=6, n=8, k=8
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2452010ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2452165ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2452905ns
# [mhartid 24] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1820080, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2453175ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2453285ns
# [mhartid 9] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0x920080, len=16, std=128, reps=6
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2454140ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2454270ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2454485ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2455355ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc016250, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2457410ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2458020ns
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2458465ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2458645ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2459185ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2459450ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2459810ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2460630ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2461030ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2461795ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2462395ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2463560ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2c20080, len=16, std=128, reps=6
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2465055ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2465205ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2465570ns
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2466370ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2466645ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2466725ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2466895ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1835ns (367 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2467150ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2467890ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2468225ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2468225ns
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e10, obi_addr=0x39200e0, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2468705ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2468890ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2469390ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2469565ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 670ns (134 clock cycles)
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2469870ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2469945ns
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2471560ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2471680ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2471975ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2472220ns
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1e20080, len=16, std=128, reps=6
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2472845ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2472985ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2473085ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2473575ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2473800ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2474660ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2474665ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2475265ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2476240ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2477215ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2478105ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2478355ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2478540ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3020080, len=16, std=128, reps=6
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x20200e0, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2479090ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2479270ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2479325ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2479930ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2479960ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2480405ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2480490ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2481125ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2481630ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2481705ns
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x11200e0, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2482125ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2482790ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2483210ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2483290ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0xc20080, len=16, std=128, reps=6
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2484375ns
# [mhartid 24] iDMA 1D with parameter: dir=0, axi_addr=0x1020140, obi_addr=0x1820140, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2484560ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2484690ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2485970ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2486040ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2486150ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2486180ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2486270ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2487205ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2487575ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 9] iDMA 1D with parameter: dir=0, axi_addr=0x120140, obi_addr=0x920140, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2487950ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc013550, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2488985ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2489530ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2490695ns
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2491510ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2491790ns
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2492275ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2492340ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2492955ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2493675ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc017160, obi_addr=0x620140, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2495150ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2497440ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 2] LAST TIMESLOT
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x520080, len=16, std=128, reps=6
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2499460ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2499675ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2500390ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2501255ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2501505ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0xb20080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2501970ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2502115ns
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc016540, obi_addr=0x3c20140, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2502620ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2503270ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2503600ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 975ns (195 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2503690ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2504435ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2508575ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2509635ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2509740ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b20, obi_addr=0x3a20140, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2510440ns
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2510755ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2511090ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2511215ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2511520ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 760ns (152 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2512045ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2512255ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3920080, len=16, std=128, reps=6
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2512875ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2513165ns
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2513540ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2513975ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1095ns (219 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e10, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2514705ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2514840ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2515275ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2515445ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2515740ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2516405ns
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2516855ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2516890ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2516905ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2517365ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2517985ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2518965ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2070ns (414 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2518975ns
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2519800ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc016830, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2520140ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2520390ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2520480ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2520655ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2521245ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2521645ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2521880ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2522585ns
# [mhartid 24] RedMulE with parameter: x=0x1820080, w=0x1820000, y=0x1820140, m=6, n=8, k=8
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 2523215ns
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2523705ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2523750ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2524145ns
# [mhartid 32] LAST TIMESLOT
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 2524380ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2220080, len=16, std=128, reps=6
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2525725ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2525995ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2526015ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2526030ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2526205ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2526285ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2527180ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2527335ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2527390ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1100ns (220 clock cycles)
# [mhartid 9] RedMulE with parameter: x=0x920080, w=0x920000, y=0x920140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2527610ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2527720ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 2527760ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2527785ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x2200e0, obi_addr=0xa200e0, len=96
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 2528925ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2529235ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2529320ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2530830ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 17] LAST TIMESLOT
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc015f70, obi_addr=0x3f20140, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2532435ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2533725ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1285ns (257 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2533905ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2535070ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2320080, len=16, std=128, reps=6
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2537360ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2537425ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2537740ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2538075ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2538590ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2538950ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2539100ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2539240ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2540020ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2540430ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2541150ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2542145ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2542270ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1835ns (367 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2543385ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2543735ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x220080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2544965ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2545185ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2546510ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2547780ns
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2548985ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc017400, obi_addr=0x38200e0, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2549405ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2549405ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2549965ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 555ns (111 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2550145ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2550150ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x20200e0, obi_addr=0x28200e0, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2551310ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2551320ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2552955ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2554295ns
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2555860ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2556120ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc013840, obi_addr=0x2720080, len=16, std=128, reps=6
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2557285ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2557560ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2557745ns
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2558000ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2558320ns
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2558650ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1085ns (217 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc017450, obi_addr=0x5200e0, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2558690ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2559140ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2559165ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2559580ns
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2559865ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2560025ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2560080ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2560155ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1830ns (366 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2560300ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2550ns (510 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2560745ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x11200e0, obi_addr=0x19200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2561030ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2561100ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2561190ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2561245ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2562735ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [mhartid 32] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2020080, len=16, std=128, reps=6
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2563880ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2564100ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2564260ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2564730ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2564845ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2565680ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2565840ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2566425ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2566575ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2567920ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2568155ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2569520ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa200e0, m=6, n=8, k=8
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2571985ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2572185ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2573150ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2573565ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2573760ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1a20080, len=16, std=128, reps=6
# [mhartid 17] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1120080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2574730ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2574730ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2574905ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2575985ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2576055ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2576235ns
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2577400ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2577610ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2577915ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1c20080, len=16, std=128, reps=6
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2578635ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2578680ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2579500ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2579665ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2580200ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2580260ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2580445ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2580590ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2580665ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2581755ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc014100, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2582940ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2585460ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2587090ns
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2587765ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2588220ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2588670ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2588930ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2589450ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2589535ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x28200e0, m=6, n=8, k=8
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2589800ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2589910ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2590105ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2590380ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2590615ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2591075ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2591665ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2592320ns
# [mhartid 2] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d20, obi_addr=0x220140, len=16, std=128, reps=6
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2593050ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2593900ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2594370ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 32] iDMA 1D with parameter: dir=0, axi_addr=0x1820140, obi_addr=0x2020140, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2595290ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc017740, obi_addr=0x420140, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2596090ns
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2596870ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2596870ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2597915ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2598450ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc013270, obi_addr=0x3f20080, len=16, std=128, reps=6
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2599620ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2599835ns
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2601720ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2601885ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2602160ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2602165ns
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x19200e0, m=6, n=8, k=8
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2602685ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2602745ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2603075ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2603250ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2603850ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2603910ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2604000ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2604655ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a30, obi_addr=0x3200e0, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2606050ns
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2607420ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2607630ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2608580ns
# [mhartid 17] iDMA 1D with parameter: dir=0, axi_addr=0x920140, obi_addr=0x1120140, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2608760ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2609025ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2609745ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2610605ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2610995ns
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2612160ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2612235ns
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2612765ns
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2613585ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2613815ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2614345ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2615105ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2615165ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2616910ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2616920ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2618075ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2618305ns
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc016260, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2619470ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2619520ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2620580ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2620680ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1155ns (231 clock cycles)
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2621005ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2621745ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2622620ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2623195ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2623490ns
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2624775ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2624815ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2624990ns
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2625110ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2625505ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b30, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2626080ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2626275ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2626560ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2626580ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2627085ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2627245ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2629100ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2629115ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 10] LAST TIMESLOT
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2630320ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2630680ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2631215ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 890ns (178 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2631470ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2633050ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 32] RedMulE with parameter: x=0x2020080, w=0x2020000, y=0x2020140, m=6, n=8, k=8
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc017110, obi_addr=0x3920140, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 2633785ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2633870ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2633955ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2634620ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 660ns (132 clock cycles)
# [mhartid 40] LAST TIMESLOT
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 2634950ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2635035ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 2] RedMulE with parameter: x=0x220080, w=0x220000, y=0x220140, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2635355ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 2635490ns
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 2636655ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2636850ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2637170ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2638315ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2638450ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2640365ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2640525ns
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2641585ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2641690ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2620080, len=16, std=128, reps=6
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2642705ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2642750ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2642850ns
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2644435ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2644530ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2644800ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2644995ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2645425ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2645695ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2645965ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2120080, len=16, std=128, reps=6
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2646835ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2646925ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2647005ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2647915ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2648505ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc017170, obi_addr=0x720140, len=16, std=128, reps=6
# [mhartid 17] RedMulE with parameter: x=0x1120080, w=0x1120000, y=0x1120140, m=6, n=8, k=8
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 2650500ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2650585ns
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x3200e0, m=6, n=8, k=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2651455ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 2651665ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2651685ns
# [mhartid 25] LAST TIMESLOT
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2652850ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2653070ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2653105ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2653605ns
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2654185ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2654770ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2655765ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2656150ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2657355ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2657470ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2658520ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2659630ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2659685ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2659855ns
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa200e0, obi_addr=0x12200e0, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2660795ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2660960ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2661195ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2661265ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x28200e0, obi_addr=0x30200e0, len=96
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2661875ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2661900ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2662360ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2662565ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2663525ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1645ns (329 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2665725ns
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2666355ns
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc013560, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2667935ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2668015ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2668420ns
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2670955ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2671445ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2671885ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2672610ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2673640ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2673695ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 40] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2820080, len=16, std=128, reps=6
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2674455ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2674805ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2675300ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 10] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0xa20080, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2676160ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2b20080, len=16, std=128, reps=6
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc016550, obi_addr=0x3d20140, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2677480ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2677705ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2677880ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2677950ns
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2678455ns
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2678800ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2678945ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1060ns (212 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2678960ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2679085ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1130ns (226 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2679280ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2679340ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2679620ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2679965ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2680125ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2680920ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2681000ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x19200e0, obi_addr=0x21200e0, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2681610ns
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2682580ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2682835ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2683215ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2683520ns
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2685100ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2685125ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2685540ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2686160ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2686705ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2687740ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e20, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2689890ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2690050ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2690815ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 760ns (152 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2691055ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2691375ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2693185ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2693845ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2694310ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0xb20080, len=16, std=128, reps=6
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e20, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2694945ns
# [mhartid 25] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1920080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2695385ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2695405ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2695425ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2695890ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2696470ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2696520ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2697925ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2699080ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2700225ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc017700, obi_addr=0x3820140, len=16, std=128, reps=6
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x30200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2700485ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2700495ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2701045ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 555ns (111 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2701125ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2701390ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2701660ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 3] LAST TIMESLOT
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2704820ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x12200e0, m=6, n=8, k=8
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2705450ns
# [mhartid 40] iDMA 1D with parameter: dir=0, axi_addr=0x2020140, obi_addr=0x2820140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2705800ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2705935ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2706155ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2706475ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2706615ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2706965ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2707500ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2707515ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2708055ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2708635ns
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc016840, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2709480ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2709790ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2709800ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2710000ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2710435ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2711165ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [mhartid 10] iDMA 1D with parameter: dir=0, axi_addr=0x220140, obi_addr=0xa20140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2712895ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b30, obi_addr=0x3b20140, len=16, std=128, reps=6
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2713095ns
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2713335ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2713650ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2713760ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2714195ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2714505ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2714675ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2714815ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2714925ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2716525ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2718105ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2718990ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2719905ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2720570ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2721950ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2722690ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2722790ns
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x21200e0, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2723225ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2723770ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2724370ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2724390ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2728595ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc017460, obi_addr=0x6200e0, len=16, std=128, reps=6
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2729375ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2729700ns
# [mhartid 25] iDMA 1D with parameter: dir=0, axi_addr=0x1120140, obi_addr=0x1920140, len=96
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2730125ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2730345ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2730410ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2730865ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2730865ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2731655ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2731705ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2731910ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2732030ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2734100ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2734665ns
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x3200e0, obi_addr=0xb200e0, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2735155ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2735680ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2736265ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc013850, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2736765ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2737190ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2737350ns
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2737925ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2738925ns
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2739265ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2739410ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2739590ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2739720ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2740090ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2740300ns
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2740650ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2740755ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2741465ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2741495ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 840ns (168 clock cycles)
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2742875ns
# [mhartid 40] RedMulE with parameter: x=0x2820080, w=0x2820000, y=0x2820140, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2744455ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 2744500ns
# [mhartid 48] LAST TIMESLOT
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 2745665ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2746955ns
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3620080, len=16, std=128, reps=6
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x420080, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2747565ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2747575ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2748535ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2749080ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2749385ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2749860ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2750100ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2750660ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2751265ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x320080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2752390ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2753580ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2753955ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2754550ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2754920ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [mhartid 10] RedMulE with parameter: x=0xa20080, w=0xa20000, y=0xa20140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2755715ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 2755875ns
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 2757040ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2757310ns
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2757885ns
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2758680ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2758900ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2759050ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1d20080, len=16, std=128, reps=6
# [mhartid 18] LAST TIMESLOT
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2759790ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2760260ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2761840ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc014110, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2763400ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3b20080, len=16, std=128, reps=6
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2765150ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2765230ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2765920ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2766515ns
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2766745ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2766990ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2767050ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2767350ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2767680ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2768155ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2768430ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [mhartid 25] RedMulE with parameter: x=0x1920080, w=0x1920000, y=0x1920140, m=6, n=8, k=8
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 2771655ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2771700ns
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1620080, len=16, std=128, reps=6
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x30200e0, obi_addr=0x38200e0, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2772245ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2772300ns
# [mhartid 33] LAST TIMESLOT
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 2772820ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2773135ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2773280ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2773935ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1630ns (326 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2774525ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2774715ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2776090ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2777670ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc017750, obi_addr=0x520140, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2779565ns
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc016270, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb200e0, m=6, n=8, k=8
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2780795ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2780830ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2781610ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2781960ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2782010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2782080ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1b20080, len=16, std=128, reps=6
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2783025ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2783175ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2783180ns
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2784340ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2784345ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 48] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3020080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2784585ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2784685ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1c20080, len=16, std=128, reps=6
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2785290ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2785435ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2785505ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2785525ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 835ns (167 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2786660ns
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2787015ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2787110ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2787320ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2787980ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2788485ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2790570ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x12200e0, obi_addr=0x1a200e0, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2791675ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2791735ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2791780ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2793255ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2793370ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2798190ns
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2798755ns
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc017410, obi_addr=0x39200e0, len=16, std=128, reps=6
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2798885ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2799095ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2799745ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 645ns (129 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2800050ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2800230ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2800280ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2800335ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2801445ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x21200e0, obi_addr=0x29200e0, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2802085ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a40, obi_addr=0x4200e0, len=16, std=128, reps=6
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2803280ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2803715ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1625ns (325 clock cycles)
# [mhartid 3] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d30, obi_addr=0x320140, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2804205ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2805080ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b40, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2805770ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2805995ns
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [mhartid 18] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1220080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2806610ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2806900ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2807605ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2808190ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2808220ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2808330ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2808515ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2809185ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2809495ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2809875ns
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x38200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2810975ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2811455ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2812140ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2812345ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2814625ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2815085ns
# [mhartid 33] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2120080, len=16, std=128, reps=6
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [mhartid 48] iDMA 1D with parameter: dir=0, axi_addr=0x2820140, obi_addr=0x3020140, len=96
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2816030ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2816125ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2816250ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2816350ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2817125ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1090ns (218 clock cycles)
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2817705ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2817940ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2817970ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2819085ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2819570ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2820250ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2820530ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2820740ns
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2821905ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2822050ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2822580ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2822595ns
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2823465ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2823855ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2824175ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2824310ns
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2824630ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2824745ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2825890ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2826325ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2829945ns
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc014400, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2831325ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2831450ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2831525ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2832490ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2833975ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2a20080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2835275ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1320080, len=16, std=128, reps=6
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2835805ns
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a200e0, m=6, n=8, k=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2836215ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2836360ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2836600ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2837375ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2837525ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2838515ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2838870ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2840035ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2842000ns
# [mhartid 11] LAST TIMESLOT
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2843045ns
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x29200e0, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2843645ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2843805ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 18] iDMA 1D with parameter: dir=0, axi_addr=0xa20140, obi_addr=0x1220140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2844130ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2844270ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2844810ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2845850ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2846010ns
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc013570, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2847590ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2848015ns
# [mhartid 3] RedMulE with parameter: x=0x320080, w=0x320000, y=0x320140, m=6, n=8, k=8
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 2849750ns
# [mhartid 33] iDMA 1D with parameter: dir=0, axi_addr=0x1920140, obi_addr=0x2120140, len=96
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2850560ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2540ns (508 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2850660ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 2850915ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2851025ns
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a00, obi_addr=0x38200e0, len=16, std=128, reps=6
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x4200e0, m=6, n=8, k=8
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2851760ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2851970ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2852190ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2852240ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2852315ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 550ns (110 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2853135ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc016560, obi_addr=0x3e20140, len=16, std=128, reps=6
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2853895ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2854155ns
# [mhartid 48] RedMulE with parameter: x=0x3020080, w=0x3020000, y=0x3020140, m=6, n=8, k=8
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 2854665ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2855055ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1155ns (231 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2855060ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2855320ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 56] LAST TIMESLOT
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 2855830ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2856225ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2d20080, len=16, std=128, reps=6
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2858940ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2859235ns
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2860350ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2860370ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2860815ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2860995ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2861000ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2861535ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2861930ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2862165ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2863430ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2865010ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2866635ns
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2867725ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2868215ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc017120, obi_addr=0x3a20140, len=16, std=128, reps=6
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2869085ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2869255ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2869305ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2869840ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 750ns (150 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2870420ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2870690ns
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2871775ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2872255ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2872940ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2873285ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 2873530ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e30, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 2874695ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2874785ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2874865ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb200e0, obi_addr=0x13200e0, len=96
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2876495ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2877095ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2877310ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2877820ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2878075ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2c20080, len=16, std=128, reps=6
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2878755ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 2878860ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2879375ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2879420ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 2880025ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2880360ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2880575ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2880575ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2881525ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2882630ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2883950ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2885285ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2885835ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2886065ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2887415ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3120080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2887665ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2887865ns
# [mhartid 18] RedMulE with parameter: x=0x1220080, w=0x1220000, y=0x1220140, m=6, n=8, k=8
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 2888720ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2888945ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [mhartid 26] LAST TIMESLOT
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 2889885ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 33] RedMulE with parameter: x=0x2120080, w=0x2120000, y=0x2120140, m=6, n=8, k=8
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 2892145ns
# [mhartid 11] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0xb20080, len=16, std=128, reps=6
# [mhartid 41] LAST TIMESLOT
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2893090ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 2893310ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2894665ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 56] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3820080, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2895360ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2896220ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 855ns (171 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2898085ns
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc016850, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc017470, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2898550ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2899070ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 2899315ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2899605ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2899890ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2900245ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 2900480ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2901600ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2902510ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2902530ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2904090ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 4] LAST TIMESLOT
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e30, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2906265ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 2906645ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2906880ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2907120ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 2907810ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2908460ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2912110ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2913690ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b40, obi_addr=0x3c20140, len=16, std=128, reps=6
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc013860, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2916275ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3a20080, len=16, std=128, reps=6
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2916770ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 2916935ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2916945ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2917245ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 965ns (193 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2917285ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 2917870ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 2918100ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2918290ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1340ns (268 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 2919035ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2919290ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2919425ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 2919565ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2919590ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2919660ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 2919840ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2920590ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 2920730ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 2921005ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 2921015ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a200e0, obi_addr=0x22200e0, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2921710ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2922020ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 2922180ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x29200e0, obi_addr=0x31200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2922600ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2923300ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2923395ns
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x13200e0, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2923640ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 2923885ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2924220ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1615ns (323 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2924880ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2924960ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 2925050ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [mhartid 56] iDMA 1D with parameter: dir=0, axi_addr=0x3020140, obi_addr=0x3820140, len=96
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2927000ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2927065ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2928270ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2928580ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2928655ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2929245ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2929850ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2930825ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 11] iDMA 1D with parameter: dir=0, axi_addr=0x320140, obi_addr=0xb20140, len=96
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2933215ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2934795ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2935495ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 2936140ns
# [mhartid 41] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2920080, len=16, std=128, reps=6
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2936440ns
# [mhartid 26] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1a20080, len=16, std=128, reps=6
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2937170ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 2937305ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2937310ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2937525ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2938500ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 2940390ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 2940720ns
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x4200e0, obi_addr=0xc200e0, len=96
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2941415ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 2941555ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2941775ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 2942760ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc014120, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2943005ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2943500ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2944065ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2946025ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2955240ns
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 2956820ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 2957160ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3b20080, len=16, std=128, reps=6
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2957955ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 2958075ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 2958325ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 2959530ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 2959635ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x420080, len=16, std=128, reps=6
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 2960135ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 2960205ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 2960300ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 2960800ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 2961465ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 2961940ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 2962005ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 2963105ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc017760, obi_addr=0x620140, len=16, std=128, reps=6
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc017710, obi_addr=0x3920140, len=16, std=128, reps=6
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x31200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 2963880ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 2963995ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 2964105ns
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 2964650ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 650ns (130 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 2964660ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 2965270ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3220080, len=16, std=128, reps=6
# [mhartid 56] RedMulE with parameter: x=0x3820080, w=0x3820000, y=0x3820140, m=6, n=8, k=8
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 2965620ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 2965675ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 2966170ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x22200e0, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 2966240ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 2966540ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 2966840ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 2966950ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1325ns (265 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 2967435ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 2967705ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 2968585ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 2969015ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 2970165ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [mhartid 41] iDMA 1D with parameter: dir=0, axi_addr=0x2120140, obi_addr=0x2920140, len=96
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 2971165ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 2971200ns
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 2971865ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 2972745ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 2972780ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 2973680ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 2973725ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 2974890ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 26] iDMA 1D with parameter: dir=0, axi_addr=0x1220140, obi_addr=0x1a20140, len=96
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 2975375ns
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1b20080, len=16, std=128, reps=6
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 2976145ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 2976955ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 2977705ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [mhartid 11] RedMulE with parameter: x=0xb20080, w=0xb20000, y=0xb20140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 2978450ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 2978775ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 2979615ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 2979940ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 2980075ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 2980355ns
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 2981655ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 2982075ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 2982410ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [mhartid 19] LAST TIMESLOT
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 2984360ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 2984540ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b50, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 2985515ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 2985705ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 2988050ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 2988605ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc200e0, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 2989770ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 2989890ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 2991055ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 2992250ns
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 2992910ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 2994055ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 2994490ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 2997120ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 2998700ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 2999380ns
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 2999895ns
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a50, obi_addr=0x5200e0, len=16, std=128, reps=6
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3000400ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3000960ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3001060ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3002440ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3003570ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3005150ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3005945ns
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1620080, len=16, std=128, reps=6
# [mhartid 56] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d00, obi_addr=0x3820140, len=16, std=128, reps=6
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 3006455ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3006465ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 3007015ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start-end pair with latency 555ns (111 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3007525ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3920080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3008010ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3008770ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3009165ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1150ns (230 clock cycles)
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3010665ns
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc014410, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3011485ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3011995ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3012250ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [mhartid 41] RedMulE with parameter: x=0x2920080, w=0x2920000, y=0x2920140, m=6, n=8, k=8
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 3012640ns
# [mhartid 0] Tile 0 returned.
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3013160ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 8] Tile 8 returned.
# [mhartid 49] LAST TIMESLOT
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 3013805ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2a20080, len=16, std=128, reps=6
# [mhartid 40] Tile 40 returned.
# [mhartid 16] Tile 16 returned.
# [mhartid 32] Tile 32 returned.
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3014010ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 48] Tile 48 returned.
# [mhartid 24] Tile 24 returned.
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3014255ns
# [mhartid 4] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d40, obi_addr=0x420140, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3015625ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1365ns (273 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3016020ns
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3016555ns
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x13200e0, obi_addr=0x1b200e0, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3017525ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3017820ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3018135ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3018815ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3018895ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3019105ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 26] RedMulE with parameter: x=0x1a20080, w=0x1a20000, y=0x1a20140, m=6, n=8, k=8
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 3019960ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3019980ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 34] LAST TIMESLOT
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3020700ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3020965ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2065ns (413 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 3021125ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3021865ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3024985ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3026150ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3028300ns
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc016570, obi_addr=0x3f20140, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3028620ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3029130ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3029880ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3030385ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3030400ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3030430ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3030430ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3031565ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3031595ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3033160ns
# [mhartid 19] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1320080, len=16, std=128, reps=6
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3034030ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3034740ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3035590ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3036790ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3038370ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3039925ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3041130ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3041505ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x31200e0, obi_addr=0x39200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3042955ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3043170ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3044560ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2e20080, len=16, std=128, reps=6
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3046905ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3046960ns
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc017420, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3048030ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3048125ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3048285ns
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1420080, len=16, std=128, reps=6
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3048990ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3049040ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 750ns (150 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3049195ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3049200ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2290ns (458 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3049255ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3050420ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3050795ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x5200e0, m=6, n=8, k=8
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3052020ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x22200e0, obi_addr=0x2a200e0, len=96
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3052210ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3052435ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3053375ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3053600ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e40, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3054045ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3054275ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3056310ns
# [mhartid 49] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3120080, len=16, std=128, reps=6
# [mhartid 12] LAST TIMESLOT
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3056755ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3056805ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3056965ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3057475ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3057835ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3058545ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3059405ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3060570ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3063415ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [mhartid 4] RedMulE with parameter: x=0x420080, w=0x420000, y=0x420140, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3064530ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 3064645ns
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b200e0, m=6, n=8, k=8
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3064980ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3065030ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 3065810ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3066120ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3066195ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3066795ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3067025ns
# [mhartid 34] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2220080, len=16, std=128, reps=6
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3067495ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3068190ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3068375ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3068835ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1335ns (267 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3070470ns
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3072760ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3073115ns
# [mhartid 19] iDMA 1D with parameter: dir=0, axi_addr=0xb20140, obi_addr=0x1320140, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3074695ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3074725ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3076305ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc014700, obi_addr=0x720080, len=16, std=128, reps=6
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3079525ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3079625ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3081685ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3081685ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3082055ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3082850ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x39200e0, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3084525ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3085305ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3085690ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3087140ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1830ns (366 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3087215ns
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc016860, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3088210ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3088355ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3088380ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3089430ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3089520ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3089790ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3090595ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 49] iDMA 1D with parameter: dir=0, axi_addr=0x2920140, obi_addr=0x3120140, len=96
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3091410ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc200e0, obi_addr=0x14200e0, len=96
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3092935ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3092990ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3094545ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1605ns (321 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc013870, obi_addr=0x3f20080, len=16, std=128, reps=6
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3096160ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3096340ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a200e0, m=6, n=8, k=8
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3097095ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3097480ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3098140ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3098260ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc017130, obi_addr=0x3b20140, len=16, std=128, reps=6
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3098865ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3099010ns
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3099315ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3099420ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3099720ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3099880ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 865ns (173 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3100480ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3100585ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0xd20080, len=16, std=128, reps=6
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3101190ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3103230ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3104775ns
# [mhartid 34] iDMA 1D with parameter: dir=0, axi_addr=0x1a20140, obi_addr=0x2220140, len=96
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3105550ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3106355ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3107130ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3108740ns
# [mhartid 5] LAST TIMESLOT
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3110320ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 12] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0xc20080, len=16, std=128, reps=6
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3110875ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3111635ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3112685ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3113245ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3113920ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3114410ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3116250ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3117810ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b50, obi_addr=0x3d20140, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3119075ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3120090ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3120155ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1075ns (215 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3120205ns
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3121255ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 19] RedMulE with parameter: x=0x1320080, w=0x1320000, y=0x1320140, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3121740ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3121785ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 3122045ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc014130, obi_addr=0x1f20080, len=16, std=128, reps=6
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e40, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3122905ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 27] LAST TIMESLOT
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3122960ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3122965ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 3123210ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3123415ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3123920ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 950ns (190 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3124580ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3125495ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3127455ns
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a10, obi_addr=0x39200e0, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3129035ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3129160ns
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3129820ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 655ns (131 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3129930ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3131510ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 49] RedMulE with parameter: x=0x3120080, w=0x3120000, y=0x3120140, m=6, n=8, k=8
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 3132820ns
# [mhartid 57] LAST TIMESLOT
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 3133985ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x620080, len=16, std=128, reps=6
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3134380ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3134530ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3135960ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3136810ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3140355ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3141455ns
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3142085ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3142425ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2065ns (413 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3142620ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x14200e0, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3143285ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3143905ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3144450ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3144805ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3146125ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc017770, obi_addr=0x720140, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3147155ns
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x5200e0, obi_addr=0xd200e0, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3147740ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3149320ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3149675ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 34] RedMulE with parameter: x=0x2220080, w=0x2220000, y=0x2220140, m=6, n=8, k=8
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 3150065ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3b20080, len=16, std=128, reps=6
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3150625ns
# [mhartid 42] LAST TIMESLOT
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3150935ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 3151230ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3151775ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3152195ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1565ns (313 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3152300ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3152515ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3153465ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 12] iDMA 1D with parameter: dir=0, axi_addr=0x420140, obi_addr=0xc20140, len=96
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3154080ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3154240ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3154510ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3155675ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3155820ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b200e0, obi_addr=0x23200e0, len=96
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3157610ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3159190ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3162690ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3164270ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b60, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3165110ns
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x520080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3167630ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3167900ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3167965ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3169130ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3169940ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 27] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1b20080, len=16, std=128, reps=6
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3174150ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3174470ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3175635ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3175710ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3176315ns
# [mhartid 57] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3920080, len=16, std=128, reps=6
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3177045ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3177365ns
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3178130ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1080ns (216 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3178575ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3178580ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3178595ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3178945ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3179055ns
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3180220ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3180365ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3180385ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3180625ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3180865ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3181530ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3182030ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a200e0, obi_addr=0x32200e0, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3182805ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3184385ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3186585ns
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3188165ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3188255ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3189835ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc014420, obi_addr=0x1720080, len=16, std=128, reps=6
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3191675ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3192045ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3193625ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 56] Number of errors: 763
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3194195ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 42] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2a20080, len=16, std=128, reps=6
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a60, obi_addr=0x6200e0, len=16, std=128, reps=6
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3198010ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3198185ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1c20080, len=16, std=128, reps=6
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd200e0, m=6, n=8, k=8
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3198820ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3199110ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3199330ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1315ns (263 clock cycles)
# [mhartid 56] Tile 56 returned.
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3200275ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3200465ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3200625ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3201170ns
# [mhartid 12] RedMulE with parameter: x=0xc20080, w=0xc20000, y=0xc20140, m=6, n=8, k=8
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 3202690ns
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3202940ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3203225ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3203310ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 3203855ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3204520ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x23200e0, m=6, n=8, k=8
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3204890ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3205010ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3205185ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3206175ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3206350ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 20] LAST TIMESLOT
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3210325ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3211490ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 57] iDMA 1D with parameter: dir=0, axi_addr=0x3120140, obi_addr=0x3920140, len=96
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3211895ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3213475ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 27] iDMA 1D with parameter: dir=0, axi_addr=0x1320140, obi_addr=0x1b20140, len=96
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3215585ns
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3216600ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3217165ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3218885ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3218970ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3219480ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3220135ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3221060ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3223190ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3224770ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3226520ns
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x32200e0, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc017720, obi_addr=0x3a20140, len=16, std=128, reps=6
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [mhartid 5] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d50, obi_addr=0x520140, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3227295ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3227300ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3227490ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3227680ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3228065ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 760ns (152 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3228100ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3228460ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3229070ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3229730ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e50, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3233830ns
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3235310ns
# [mhartid 42] iDMA 1D with parameter: dir=0, axi_addr=0x2220140, obi_addr=0x2a20140, len=96
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3236050ns
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3236350ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3236730ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3236885ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3237110ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3237630ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3237895ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3238050ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3520080, len=16, std=128, reps=6
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3239325ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3239665ns
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3240830ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3240995ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3241385ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2055ns (411 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3241520ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3242685ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x14200e0, obi_addr=0x1c200e0, len=96
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3243275ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3243470ns
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3244560ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3245070ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3245375ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3246140ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3246955ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3248980ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3250560ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x6200e0, m=6, n=8, k=8
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3253120ns
# [mhartid 57] RedMulE with parameter: x=0x3920080, w=0x3920000, y=0x3920140, m=6, n=8, k=8
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3253490ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3254285ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3254655ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3256005ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3257580ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc014710, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3259330ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3259635ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3260495ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 20] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1420080, len=16, std=128, reps=6
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3261410ns
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3261960ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3262155ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 27] RedMulE with parameter: x=0x1b20080, w=0x1b20000, y=0x1b20140, m=6, n=8, k=8
# [mhartid 35] LAST TIMESLOT
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 3263085ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3263235ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1820ns (364 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3264000ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 3264250ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3267735ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3269315ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 13] LAST TIMESLOT
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3273690ns
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3274855ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3275150ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3276485ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1330ns (266 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc016870, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3277495ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3278680ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3278760ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1260ns (252 clock cycles)
# [mhartid 5] RedMulE with parameter: x=0x520080, w=0x520000, y=0x520140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 3279445ns
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3279845ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3279905ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3279970ns
# [mhartid 42] RedMulE with parameter: x=0x2a20080, w=0x2a20000, y=0x2a20140, m=6, n=8, k=8
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 3280610ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 3280655ns
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2e20080, len=16, std=128, reps=6
# [mhartid 50] LAST TIMESLOT
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3281135ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3281285ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3281485ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 3281820ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3283575ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3283860ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3285025ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3287190ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3288300ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3288770ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3289880ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc017430, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3291315ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2c20080, len=16, std=128, reps=6
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3291695ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3291955ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3291960ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3292560ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 860ns (172 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3292895ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3293120ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c200e0, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3293770ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3293920ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3295085ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x23200e0, obi_addr=0x2b200e0, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3297370ns
# [mhartid 57] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d10, obi_addr=0x3920140, len=16, std=128, reps=6
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 3297990ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 3298660ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start-end pair with latency 665ns (133 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3298950ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3300065ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc014140, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3302140ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2070ns (414 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3302355ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3302515ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3303520ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3304560ns
# [mhartid 20] iDMA 1D with parameter: dir=0, axi_addr=0xc20140, obi_addr=0x1420140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3305025ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3305040ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3305415ns
# [mhartid 1] Tile 1 returned.
# [mhartid 9] Tile 9 returned.
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3305725ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 25] Tile 25 returned.
# [mhartid 49] Tile 49 returned.
# [mhartid 17] Tile 17 returned.
# [mhartid 41] Tile 41 returned.
# [mhartid 33] Tile 33 returned.
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3306995ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3307330ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2300ns (460 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd200e0, obi_addr=0x15200e0, len=96
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3309135ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3310715ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3312575ns
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x32200e0, obi_addr=0x3a200e0, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3313430ns
# [mhartid 35] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2320080, len=16, std=128, reps=6
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3313850ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3314175ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1595ns (319 clock cycles)
# [mhartid 6] LAST TIMESLOT
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3315020ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3315415ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b60, obi_addr=0x3e20140, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3322725ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3323885ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1155ns (231 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3324025ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3325190ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a00, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3327700ns
# [mhartid 13] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0xd20080, len=16, std=128, reps=6
# [mhartid 50] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3220080, len=16, std=128, reps=6
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3328420ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3328475ns
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc017140, obi_addr=0x3c20140, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3329580ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3329745ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1320ns (264 clock cycles)
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3330220ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3330275ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3330515ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3330545ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 960ns (192 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3331440ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3332395ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3333975ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3336565ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3338145ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e50, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3339675ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3340470ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3340735ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1055ns (211 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3341635ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3343430ns
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc013b70, obi_addr=0x3f20080, len=16, std=128, reps=6
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3344835ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3344890ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3345005ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1570ns (314 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3345990ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3346055ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3347375ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2535ns (507 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3347540ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3347665ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3348035ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3348280ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3348705ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3348725ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3348830ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3349615ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3350525ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x6200e0, obi_addr=0xe200e0, len=96
# [mhartid 35] iDMA 1D with parameter: dir=0, axi_addr=0x1b20140, obi_addr=0x2320140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3354825ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3355170ns
# [mhartid 20] RedMulE with parameter: x=0x1420080, w=0x1420000, y=0x1420140, m=6, n=8, k=8
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 3355705ns
# [mhartid 28] LAST TIMESLOT
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3356415ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3356750ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3356845ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 3356870ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a200e0, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3358220ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3358425ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3359385ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3360860ns
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x15200e0, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3362400ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3362925ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2060ns (412 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3363565ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] iDMA 1D with parameter: dir=0, axi_addr=0x2a20140, obi_addr=0x3220140, len=96
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3366405ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3367985ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3369775ns
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc014430, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3370940ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3371215ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3373740ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 13] iDMA 1D with parameter: dir=0, axi_addr=0x520140, obi_addr=0xd20140, len=96
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3375095ns
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x620080, len=16, std=128, reps=6
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3376355ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3376675ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3378635ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3384765ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3385155ns
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3386045ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3386345ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3386970ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1810ns (362 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3386990ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3388155ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3388335ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3388735ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3389900ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c200e0, obi_addr=0x24200e0, len=96
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3393350ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc017a70, obi_addr=0x7200e0, len=16, std=128, reps=6
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3394940ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3395335ns
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3396125ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3397140ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3397690ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3397865ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3d20080, len=16, std=128, reps=6
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3398720ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3399105ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3399230ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3400810ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3401160ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2050ns (410 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3401405ns
# [mhartid 35] RedMulE with parameter: x=0x2320080, w=0x2320000, y=0x2320140, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3402570ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 3402590ns
# [mhartid 43] LAST TIMESLOT
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 3403755ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a20, obi_addr=0x3a200e0, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3406535ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3407280ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 740ns (148 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe200e0, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3408685ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3409120ns
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3410265ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3410285ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 50] RedMulE with parameter: x=0x3220080, w=0x3220000, y=0x3220140, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3410665ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 3410810ns
# [mhartid 28] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1c20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3411265ns
# [mhartid 58] LAST TIMESLOT
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 3411975ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3412965ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2295ns (459 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3413065ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e60, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3413695ns
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3416040ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3416215ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3417205ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3421615ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3423660ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3425680ns
# [mhartid 13] RedMulE with parameter: x=0xd20080, w=0xd20000, y=0xd20140, m=6, n=8, k=8
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 3426440ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3427260ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 3427605ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3429800ns
# [mhartid 21] LAST TIMESLOT
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3431380ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3432265ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3433430ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b200e0, obi_addr=0x33200e0, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3437260ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3437485ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3438840ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3439065ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc014720, obi_addr=0x1720080, len=16, std=128, reps=6
# [mhartid 6] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d60, obi_addr=0x620140, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3439910ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3440160ns
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3441865ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3442440ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3442445ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x24200e0, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3443675ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1805ns (361 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3443695ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3444860ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3447010ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3448590ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3450785ns
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x7200e0, m=6, n=8, k=8
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3453075ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3453415ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3453415ns
# [mhartid 43] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2b20080, len=16, std=128, reps=6
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3453940ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3454580ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3454580ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3455500ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 28] iDMA 1D with parameter: dir=0, axi_addr=0x1420140, obi_addr=0x1c20140, len=96
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3455945ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3457525ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [mhartid 58] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3a20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3458615ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3458950ns
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3459780ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3459835ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3460300ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1345ns (269 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3461740ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3461885ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3461925ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3463090ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3463320ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3468130ns
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x15200e0, obi_addr=0x1d200e0, len=96
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3469550ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3469710ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3471145ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1590ns (318 clock cycles)
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3475410ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3477695ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3480290ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3481455ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc014150, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3482380ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc017730, obi_addr=0x3b20140, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3484275ns
# [mhartid 14] LAST TIMESLOT
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x33200e0, m=6, n=8, k=8
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3484900ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3484905ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3485030ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3485125ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3486065ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3486195ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3486390ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3487970ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 21] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1520080, len=16, std=128, reps=6
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3488835ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3490880ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3493515ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3493645ns
# [mhartid 6] RedMulE with parameter: x=0x620080, w=0x620000, y=0x620140, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3494810ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 43] iDMA 1D with parameter: dir=0, axi_addr=0x2320140, obi_addr=0x2b20140, len=96
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 3495045ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3495095ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3495325ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 3496210ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] iDMA 1D with parameter: dir=0, axi_addr=0x3220140, obi_addr=0x3a20140, len=96
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3496905ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3497085ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3498570ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3498665ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3500375ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3500430ns
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3501595ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3501815ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3503395ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 28] RedMulE with parameter: x=0x1c20080, w=0x1c20000, y=0x1c20140, m=6, n=8, k=8
# [mhartid 36] LAST TIMESLOT
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 3506365ns
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a10, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 3507530ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3507720ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3507930ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3509300ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3510450ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3515530ns
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3517820ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 7] LAST TIMESLOT
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3518070ns
# [mhartid 57] Number of errors: 765
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3519235ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3520535ns
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d200e0, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3522585ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3522950ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3524115ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc016b70, obi_addr=0x3f20140, len=16, std=128, reps=6
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe200e0, obi_addr=0x16200e0, len=96
# [mhartid 57] Tile 57 returned.
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3525755ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3525835ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3527010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3527360ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3527425ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3528525ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 21] iDMA 1D with parameter: dir=0, axi_addr=0xd20140, obi_addr=0x1520140, len=96
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3b20080, len=16, std=128, reps=6
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc017440, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3536030ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3536040ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3536100ns
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3536725ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3536770ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3537060ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 955ns (191 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3537620ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3537645ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3537890ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3538350ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 58] RedMulE with parameter: x=0x3a20080, w=0x3a20000, y=0x3a20140, m=6, n=8, k=8
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3541660ns
# [mhartid 43] RedMulE with parameter: x=0x2b20080, w=0x2b20000, y=0x2b20140, m=6, n=8, k=8
# [mhartid 51] LAST TIMESLOT
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x24200e0, obi_addr=0x2c200e0, len=96
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3542825ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 3542845ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3543240ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 3544010ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3544820ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0xe20080, len=16, std=128, reps=6
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3546525ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3548805ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc014440, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3551110ns
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3552695ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3553630ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3553860ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e60, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3557040ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3558040ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3558195ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1150ns (230 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3559205ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc017150, obi_addr=0x3d20140, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3559970ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x7200e0, obi_addr=0xf200e0, len=96
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [mhartid 36] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2420080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3560970ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3560985ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3561035ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1060ns (212 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3561080ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3562150ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3562575ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3562900ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3566695ns
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3568275ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3568405ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3569985ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x33200e0, obi_addr=0x3b200e0, len=96
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3577560ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3579140ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3580260ns
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3581295ns
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x16200e0, m=6, n=8, k=8
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3582065ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3582540ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3583230ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3583335ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d00, obi_addr=0x720080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3583900ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3586420ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 21] RedMulE with parameter: x=0x1520080, w=0x1520000, y=0x1520140, m=6, n=8, k=8
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 3589270ns
# [mhartid 29] LAST TIMESLOT
# [mhartid 58] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d20, obi_addr=0x3a20140, len=16, std=128, reps=6
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 3589955ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 3590435ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 3590710ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start-end pair with latency 750ns (150 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3591695ns
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc013e70, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3592935ns
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c200e0, m=6, n=8, k=8
# [mhartid 51] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3320080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3593515ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1815ns (363 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3593680ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3593890ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3594845ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3595455ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1560ns (312 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3595460ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [mhartid 14] iDMA 1D with parameter: dir=0, axi_addr=0x620140, obi_addr=0xe20140, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3596065ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3596365ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3597230ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3597945ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 2] Tile 2 returned.
# [mhartid 18] Tile 18 returned.
# [mhartid 10] Tile 10 returned.
# [mhartid 42] Tile 42 returned.
# [mhartid 50] Tile 50 returned.
# [mhartid 34] Tile 34 returned.
# [mhartid 26] Tile 26 returned.
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [mhartid 36] iDMA 1D with parameter: dir=0, axi_addr=0x1c20140, obi_addr=0x2420140, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3605575ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3605680ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3607155ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3607260ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf200e0, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3618170ns
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3d20080, len=16, std=128, reps=6
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc014730, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3619335ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3619390ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3619785ns
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3620370ns
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3621440ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3621800ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3622305ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3622655ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3622965ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3623065ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3624230ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b200e0, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3625085ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3626250ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d200e0, obi_addr=0x25200e0, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3629175ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3630755ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3631315ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3632895ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 51] iDMA 1D with parameter: dir=0, axi_addr=0x2b20140, obi_addr=0x3320140, len=96
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3635205ns
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3636315ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3636785ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3637895ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3644960ns
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3647240ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3647425ns
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3420080, len=16, std=128, reps=6
# [mhartid 29] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1d20080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3648430ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3648495ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3649005ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 14] RedMulE with parameter: x=0xe20080, w=0xe20000, y=0xe20140, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3650235ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3650545ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 2045ns (409 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 3650620ns
# [mhartid 7] iDMA 2D with parameter: dir=0, axi_addr=0xcc017d70, obi_addr=0x720140, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3651700ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 3651785ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 22] LAST TIMESLOT
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3654220ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 36] RedMulE with parameter: x=0x2420080, w=0x2420000, y=0x2420140, m=6, n=8, k=8
# [mhartid 44] LAST TIMESLOT
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 3656030ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 3657195ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc014160, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3661680ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3664210ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3664795ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3665960ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3667310ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3668890ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3671490ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3673070ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3674155ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3675735ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a30, obi_addr=0x3b200e0, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3677180ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3678030ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 845ns (169 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3680100ns
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x25200e0, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3682145ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 51] RedMulE with parameter: x=0x3320080, w=0x3320000, y=0x3320140, m=6, n=8, k=8
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3682450ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 3682595ns
# [mhartid 59] LAST TIMESLOT
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3683615ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 3683760ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3685125ns
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3686730ns
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3687415ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3687545ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3687895ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a20, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3688515ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3688710ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3691035ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c200e0, obi_addr=0x34200e0, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3693025ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3694615ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x16200e0, obi_addr=0x1e200e0, len=96
# [mhartid 29] iDMA 1D with parameter: dir=0, axi_addr=0x1520140, obi_addr=0x1d20140, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3696130ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3696450ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3697745ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3698030ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] LAST TIMESLOT
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3706780ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3707945ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 7] RedMulE with parameter: x=0x720080, w=0x720000, y=0x720140, m=6, n=8, k=8
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 3709720ns
# [mhartid 44] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2c20080, len=16, std=128, reps=6
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 3710885ns
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3710945ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3712750ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3716005ns
# [mhartid 22] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1620080, len=16, std=128, reps=6
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3716750ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3717585ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3719030ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3720745ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3721910ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3727870ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3727915ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3729080ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3729450ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc014450, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3730400ns
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3732920ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3733455ns
# [mhartid 59] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3b20080, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3734065ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3734620ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3735625ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1555ns (311 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3736245ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3737825ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3740815ns
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf200e0, obi_addr=0x17200e0, len=96
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc017740, obi_addr=0x3c20140, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3742205ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3742500ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3742855ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x34200e0, m=6, n=8, k=8
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3743375ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3743450ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 945ns (189 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3743795ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3744540ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] LAST TIMESLOT
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2e20080, len=16, std=128, reps=6
# [mhartid 29] RedMulE with parameter: x=0x1d20080, w=0x1d20000, y=0x1d20140, m=6, n=8, k=8
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 3749815ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3749815ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 3750980ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3752100ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3752515ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3753680ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 44] iDMA 1D with parameter: dir=0, axi_addr=0x2420140, obi_addr=0x2c20140, len=96
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3755590ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3757170ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 15] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d10, obi_addr=0xf20080, len=16, std=128, reps=6
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3764265ns
# [mhartid 22] iDMA 1D with parameter: dir=0, axi_addr=0xe20140, obi_addr=0x1620140, len=96
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3766785ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3767205ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3768785ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc016e70, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3773945ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [mhartid 59] iDMA 1D with parameter: dir=0, axi_addr=0x3320140, obi_addr=0x3b20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3775190ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3775195ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3775470ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3776360ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3777050ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc017450, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3780350ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3781130ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3781405ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3782295ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3784850ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3786430ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x25200e0, obi_addr=0x2d200e0, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3788730ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3790320ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc017160, obi_addr=0x3e20140, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3791220ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3792380ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1155ns (231 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3792470ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3793635ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3798050ns
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc014740, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3799105ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3799850ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x17200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3800880ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3801380ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3801625ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3802460ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3802545ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 52] LAST TIMESLOT
# [mhartid 44] RedMulE with parameter: x=0x2c20080, w=0x2c20000, y=0x2c20140, m=6, n=8, k=8
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 3806065ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 3807230ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 37] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2520080, len=16, std=128, reps=6
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3808025ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3810065ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3814545ns
# [mhartid 15] iDMA 1D with parameter: dir=0, axi_addr=0x720140, obi_addr=0xf20140, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3816830ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3817355ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3818935ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 59] RedMulE with parameter: x=0x3b20080, w=0x3b20000, y=0x3b20140, m=6, n=8, k=8
# [mhartid 22] RedMulE with parameter: x=0x1620080, w=0x1620000, y=0x1620140, m=6, n=8, k=8
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3823020ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 3823405ns
# [mhartid 30] LAST TIMESLOT
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3824185ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 3824570ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3839765ns
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc014170, obi_addr=0x3f20080, len=16, std=128, reps=6
# [mhartid 58] Number of errors: 766
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3841110ns
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3841805ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3842140ns
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x34200e0, obi_addr=0x3c200e0, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3842655ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3843305ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3843635ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3844155ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3844240ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1580ns (316 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3845320ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 58] Tile 58 returned.
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3853435ns
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3854485ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3855015ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 37] iDMA 1D with parameter: dir=0, axi_addr=0x1d20140, obi_addr=0x2520140, len=96
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3855885ns
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3856765ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3857200ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3857465ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3858365ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 52] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3420080, len=16, std=128, reps=6
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3860555ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3862360ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1800ns (360 clock cycles)
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e200e0, obi_addr=0x26200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3865660ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3867250ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a30, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3867815ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3870340ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [mhartid 15] RedMulE with parameter: x=0xf20080, w=0xf20000, y=0xf20140, m=6, n=8, k=8
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 3874495ns
# [mhartid 59] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d30, obi_addr=0x3b20140, len=16, std=128, reps=6
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 3875145ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 3875660ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 3876000ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start-end pair with latency 850ns (170 clock cycles)
# [mhartid 23] LAST TIMESLOT
# [mhartid 3] Tile 3 returned.
# [mhartid 11] Tile 11 returned.
# [mhartid 43] Tile 43 returned.
# [mhartid 19] Tile 19 returned.
# [mhartid 35] Tile 35 returned.
# [mhartid 51] Tile 51 returned.
# [mhartid 27] Tile 27 returned.
# [mhartid 30] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1e20080, len=16, std=128, reps=6
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3886340ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3887575ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3888620ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3889155ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c200e0, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3893115ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3894280ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3895530ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3897110ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3900490ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3902535ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 52] iDMA 1D with parameter: dir=0, axi_addr=0x2c20140, obi_addr=0x3420140, len=96
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3905165ns
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3905690ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3906745ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3907270ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 37] RedMulE with parameter: x=0x2520080, w=0x2520000, y=0x2520140, m=6, n=8, k=8
# [mhartid 45] LAST TIMESLOT
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 3909185ns
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc014460, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3909855ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 3910350ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3912380ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2520ns (504 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 3912610ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 3913775ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3919200ns
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x26200e0, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3921480ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x17200e0, obi_addr=0x1f200e0, len=96
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 3921880ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3922260ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 3923045ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3923850ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 30] iDMA 1D with parameter: dir=0, axi_addr=0x1620140, obi_addr=0x1e20140, len=96
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3937545ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3939125ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 3940980ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 3942145ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 23] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d20, obi_addr=0x1720080, len=16, std=128, reps=6
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3944360ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3946880ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d200e0, obi_addr=0x35200e0, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 3948360ns
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a40, obi_addr=0x3c200e0, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 3948920ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 3949880ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 955ns (191 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 3949950ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1585ns (317 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 3954845ns
# [mhartid 52] RedMulE with parameter: x=0x3420080, w=0x3420000, y=0x3420140, m=6, n=8, k=8
# [mhartid 60] LAST TIMESLOT
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 3955465ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 3956010ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 3956630ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 3962065ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 3963230ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 3964300ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 3965880ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 45] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2d20080, len=16, std=128, reps=6
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 3967655ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 3969695ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 3970225ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 3971805ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc014750, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 3978560ns
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f200e0, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 3981095ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 3981570ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 3982735ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 3983895ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 3986185ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2285ns (457 clock cycles)
# [mhartid 38] LAST TIMESLOT
# [mhartid 30] RedMulE with parameter: x=0x1e20080, w=0x1e20000, y=0x1e20140, m=6, n=8, k=8
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 3993860ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 3995025ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 23] iDMA 1D with parameter: dir=0, axi_addr=0xf20140, obi_addr=0x1720140, len=96
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 3998085ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 3999665ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc017750, obi_addr=0x3d20140, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4000475ns
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x35200e0, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4001530ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1050ns (210 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4001640ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4002805ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 60] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3c20080, len=16, std=128, reps=6
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 4010315ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 4012115ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1795ns (359 clock cycles)
# [mhartid 45] iDMA 1D with parameter: dir=0, axi_addr=0x2520140, obi_addr=0x2d20140, len=96
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 4015600ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 4017180ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017170, obi_addr=0x3f20140, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4021895ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4023145ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4023485ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4024650ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc017460, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4025355ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4026440ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4026505ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1145ns (229 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4027605ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4032980ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4034560ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x26200e0, obi_addr=0x2e200e0, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4035075ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4036700ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1620ns (324 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a40, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4047310ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4049830ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 60] iDMA 1D with parameter: dir=0, axi_addr=0x3420140, obi_addr=0x3c20140, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 4055010ns
# [mhartid 38] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2620080, len=16, std=128, reps=6
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4055710ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 4056590ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 23] RedMulE with parameter: x=0x1720080, w=0x1720000, y=0x1720140, m=6, n=8, k=8
# [mhartid 31] LAST TIMESLOT
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 4057235ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4057990ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 4058400ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4059855ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4061895ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 53] LAST TIMESLOT
# [mhartid 45] RedMulE with parameter: x=0x2d20080, w=0x2d20000, y=0x2d20140, m=6, n=8, k=8
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 4068970ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 4070135ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3e20080, len=16, std=128, reps=6
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc014470, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4088570ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4089020ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4090855ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e200e0, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4091460ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4091550ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4092265ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4092625ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4093430ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f200e0, obi_addr=0x27200e0, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4101700ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4103305ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 60] RedMulE with parameter: x=0x3c20080, w=0x3c20000, y=0x3c20140, m=6, n=8, k=8
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 4105455ns
# [mhartid 38] iDMA 1D with parameter: dir=0, axi_addr=0x1e20140, obi_addr=0x2620140, len=96
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 4106620ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4106845ns
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x35200e0, obi_addr=0x3d200e0, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4107790ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4108425ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4109370ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 31] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d30, obi_addr=0x1f20080, len=16, std=128, reps=6
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4123775ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4126295ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 53] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3520080, len=16, std=128, reps=6
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4127010ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4129050ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 2035ns (407 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4139660ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4141240ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4143470ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4145050ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4153320ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4155605ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc014760, obi_addr=0x3720080, len=16, std=128, reps=6
# [mhartid 59] Number of errors: 757
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4157740ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4160275ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x27200e0, m=6, n=8, k=8
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d200e0, m=6, n=8, k=8
# [mhartid 60] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d40, obi_addr=0x3c20140, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4160890ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4161190ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 4161255ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4162055ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 4162200ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start-end pair with latency 940ns (188 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4162355ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] LAST TIMESLOT
# [mhartid 38] RedMulE with parameter: x=0x2620080, w=0x2620000, y=0x2620140, m=6, n=8, k=8
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 4163050ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 4164215ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 59] Tile 59 returned.
# [mhartid 4] Tile 4 returned.
# [mhartid 12] Tile 12 returned.
# [mhartid 20] Tile 20 returned.
# [mhartid 28] Tile 28 returned.
# [mhartid 36] Tile 36 returned.
# [mhartid 52] Tile 52 returned.
# [mhartid 44] Tile 44 returned.
# [mhartid 53] iDMA 1D with parameter: dir=0, axi_addr=0x2d20140, obi_addr=0x3520140, len=96
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4174910ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4176490ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 31] iDMA 1D with parameter: dir=0, axi_addr=0x1720140, obi_addr=0x1f20140, len=96
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4178290ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4179870ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4196040ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4197205ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4202800ns
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e200e0, obi_addr=0x36200e0, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4203965ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4204445ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4206060ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4212085ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4213665ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a50, obi_addr=0x3d200e0, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4220765ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4221825ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1055ns (211 clock cycles)
# [mhartid 46] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2e20080, len=16, std=128, reps=6
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4225105ns
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a50, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4226505ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4227385ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 53] RedMulE with parameter: x=0x3520080, w=0x3520000, y=0x3520140, m=6, n=8, k=8
# [mhartid 61] LAST TIMESLOT
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 4228170ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4229025ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 4229335ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 39] LAST TIMESLOT
# [mhartid 31] RedMulE with parameter: x=0x1f20080, w=0x1f20000, y=0x1f20140, m=6, n=8, k=8
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 4237560ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 4238725ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc017760, obi_addr=0x3e20140, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4259305ns
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x36200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4260450ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1140ns (228 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4260690ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4261855ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017470, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4269895ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4271150ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4271270ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4272435ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 46] iDMA 1D with parameter: dir=0, axi_addr=0x2620140, obi_addr=0x2e20140, len=96
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4276310ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4277890ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x27200e0, obi_addr=0x2f200e0, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4280935ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4282540ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3d20080, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4286675ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4288720ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 2040ns (408 clock cycles)
# [mhartid 39] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d40, obi_addr=0x2720080, len=16, std=128, reps=6
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4302970ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4305490ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4322520ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4324805ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2280ns (456 clock cycles)
# [mhartid 54] LAST TIMESLOT
# [mhartid 46] RedMulE with parameter: x=0x2e20080, w=0x2e20000, y=0x2e20140, m=6, n=8, k=8
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 4332625ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 4333790ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] iDMA 1D with parameter: dir=0, axi_addr=0x3520140, obi_addr=0x3d20140, len=96
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4334595ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4336175ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc014770, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4337025ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4339560ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2530ns (506 clock cycles)
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f200e0, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4340245ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4341410ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 39] iDMA 1D with parameter: dir=0, axi_addr=0x1f20140, obi_addr=0x2720140, len=96
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4357405ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4358985ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x36200e0, obi_addr=0x3e200e0, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4373700ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4375315ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1610ns (322 clock cycles)
# [mhartid 61] RedMulE with parameter: x=0x3d20080, w=0x3d20000, y=0x3d20140, m=6, n=8, k=8
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4387990ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4389155ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4391385ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4392965ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 54] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3620080, len=16, std=128, reps=6
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4394320ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4396600ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a60, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4405785ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4408315ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2525ns (505 clock cycles)
# [mhartid 47] LAST TIMESLOT
# [mhartid 39] RedMulE with parameter: x=0x2720080, w=0x2720000, y=0x2720140, m=6, n=8, k=8
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 4416555ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 4417720ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e200e0, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4430080ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4431245ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 54] iDMA 1D with parameter: dir=0, axi_addr=0x2e20140, obi_addr=0x3620140, len=96
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4445470ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4447050ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 61] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d50, obi_addr=0x3d20140, len=16, std=128, reps=6
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 4447515ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 4448565ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start-end pair with latency 1045ns (209 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4450725ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4451890ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 5] Tile 5 returned.
# [mhartid 13] Tile 13 returned.
# [mhartid 21] Tile 21 returned.
# [mhartid 29] Tile 29 returned.
# [mhartid 37] Tile 37 returned.
# [mhartid 45] Tile 45 returned.
# [mhartid 53] Tile 53 returned.
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f200e0, obi_addr=0x37200e0, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4460185ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4461790ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 60] Number of errors: 763
# [mhartid 47] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d50, obi_addr=0x2f20080, len=16, std=128, reps=6
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4482260ns
# [mhartid 60] Tile 60 returned.
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4484780ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a60, obi_addr=0x3e200e0, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4493465ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4494610ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1140ns (228 clock cycles)
# [mhartid 62] LAST TIMESLOT
# [mhartid 54] RedMulE with parameter: x=0x3620080, w=0x3620000, y=0x3620140, m=6, n=8, k=8
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 4501665ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 4502830ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017770, obi_addr=0x3f20140, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4517780ns
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x37200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4519035ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1250ns (250 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4519385ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4520550ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 47] iDMA 1D with parameter: dir=0, axi_addr=0x2720140, obi_addr=0x2f20140, len=96
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4536755ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4538335ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3e20080, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4563880ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4566160ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 2275ns (455 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc014a70, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4584890ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4587410ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 55] LAST TIMESLOT
# [mhartid 47] RedMulE with parameter: x=0x2f20080, w=0x2f20000, y=0x2f20140, m=6, n=8, k=8
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 4596025ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 4597190ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 62] iDMA 1D with parameter: dir=0, axi_addr=0x3620140, obi_addr=0x3e20140, len=96
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4615095ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4616675ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x37200e0, obi_addr=0x3f200e0, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4639320ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4640925ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1600ns (320 clock cycles)
# [mhartid 55] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d60, obi_addr=0x3720080, len=16, std=128, reps=6
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4661355ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4663875ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 62] RedMulE with parameter: x=0x3e20080, w=0x3e20000, y=0x3e20140, m=6, n=8, k=8
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4671435ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4672600ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f200e0, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4698630ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4699795ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 55] iDMA 1D with parameter: dir=0, axi_addr=0x2f20140, obi_addr=0x3720140, len=96
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4715790ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4717370ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 62] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d60, obi_addr=0x3e20140, len=16, std=128, reps=6
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 4734720ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 4735875ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start-end pair with latency 1150ns (230 clock cycles)
# [mhartid 6] Tile 6 returned.
# [mhartid 14] Tile 14 returned.
# [mhartid 22] Tile 22 returned.
# [mhartid 30] Tile 30 returned.
# [mhartid 38] Tile 38 returned.
# [mhartid 46] Tile 46 returned.
# [mhartid 54] Tile 54 returned.
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017a70, obi_addr=0x3f200e0, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4765780ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4767025ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1240ns (248 clock cycles)
# [mhartid 63] LAST TIMESLOT
# [mhartid 55] RedMulE with parameter: x=0x3720080, w=0x3720000, y=0x3720140, m=6, n=8, k=8
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 4774945ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 4776110ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 61] Number of errors: 761
# [mhartid 61] Tile 61 returned.
# [mhartid 63] iDMA 2D with parameter: dir=0, axi_addr=0xcc014d70, obi_addr=0x3f20080, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4840660ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4843180ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 2515ns (503 clock cycles)
# [mhartid 63] iDMA 1D with parameter: dir=0, axi_addr=0x3720140, obi_addr=0x3f20140, len=96
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4895170ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4896750ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1575ns (315 clock cycles)
# [mhartid 63] RedMulE with parameter: x=0x3f20080, w=0x3f20000, y=0x3f20140, m=6, n=8, k=8
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 4954445ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 4955610ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1160ns (232 clock cycles)
# [mhartid 63] iDMA 2D with parameter: dir=1, axi_addr=0xcc017d70, obi_addr=0x3f20140, len=16, std=128, reps=6
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 5021510ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 5022760ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start-end pair with latency 1245ns (249 clock cycles)
# [mhartid 7] Tile 7 returned.
# [mhartid 15] Tile 15 returned.
# [mhartid 23] Tile 23 returned.
# [mhartid 31] Tile 31 returned.
# [mhartid 39] Tile 39 returned.
# [mhartid 47] Tile 47 returned.
# [mhartid 55] Tile 55 returned.
# [mhartid 62] Number of errors: 763
# [mhartid 62] Tile 62 returned.
# [mhartid 63] Number of errors: 768
# [mhartid 63] Tile 63 returned.
# SIMULATION FINISHED WITH EXIT CODE: b000afb0af90afb0af50afe0afd0afb08000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800080008000800
# 
# ** Note: $finish    : /scratch/visachi/magia_sdk/profiling/MAGIA/target/sim/src/mesh/magia_tb.sv(51)
#    Time: 5462030 ns  Iteration: 0  Instance: /magia_tb
# End time: 17:33:02 on Sep 17,2025, Elapsed time: 3:42:07
# Errors: 0, Warnings: 64
make[1]: Leaving directory `/scratch/visachi/magia_sdk/profiling/MAGIA'
