Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Apr 18 14:45:04 2024
| Host         : P1-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 134         
LUTAR-1    Warning           LUT drives async reset alert                5           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           
TIMING-16  Warning           Large setup violation                       63          
TIMING-18  Warning           Missing input or output delay               32          
TIMING-20  Warning           Non-clocked latch                           14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (383)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 109 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: gate_select_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pixCounter2_reg[23]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (383)
--------------------------------------------------
 There are 383 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.038     -422.864                    104                 3080        0.057        0.000                      0                 3080        4.500        0.000                       0                  1582  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.038     -422.864                    104                 2945        0.057        0.000                      0                 2945        4.500        0.000                       0                  1582  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             32.947        0.000                      0                  135        0.948        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          104  Failing Endpoints,  Worst Slack       -7.038ns,  Total Violation     -422.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.038ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[29].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.986ns  (logic 2.130ns (17.770%)  route 9.856ns (82.230%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 f  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.933    17.088    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_34__0_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I4_O)        0.124    17.212 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_1__5/O
                         net (fo=1, routed)           0.000    17.212    CPU/INSN_reg_fd_latch/loop1[29].a_dffe/q_reg_4
    SLICE_X11Y124        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[29].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.494     9.916    CPU/INSN_reg_fd_latch/loop1[29].a_dffe/clock
    SLICE_X11Y124        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[29].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.175    
                         clock uncertainty           -0.035    10.140    
    SLICE_X11Y124        FDCE (Setup_fdce_C_D)        0.034    10.174    CPU/INSN_reg_fd_latch/loop1[29].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.174    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 -7.038    

Slack (VIOLATED) :        -7.036ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.985ns  (logic 2.130ns (17.772%)  route 9.855ns (82.228%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 f  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.932    17.087    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_34__0_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I4_O)        0.124    17.211 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_1__7/O
                         net (fo=1, routed)           0.000    17.211    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_1__7_n_0
    SLICE_X11Y124        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.494     9.916    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/clock
    SLICE_X11Y124        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.175    
                         clock uncertainty           -0.035    10.140    
    SLICE_X11Y124        FDCE (Setup_fdce_C_D)        0.035    10.175    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                         -17.211    
  -------------------------------------------------------------------
                         slack                                 -7.036    

Slack (VIOLATED) :        -7.036ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[17].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 2.130ns (17.778%)  route 9.851ns (82.222%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 9.913 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.928    17.083    CPU/pcmux/second/second/q_reg_0
    SLICE_X15Y124        LUT6 (Prop_lut6_I2_O)        0.124    17.207 r  CPU/pcmux/second/second/q_i_1__13/O
                         net (fo=1, routed)           0.000    17.207    CPU/PC_addr/loop1[17].a_dffe/next_pc[0]
    SLICE_X15Y124        FDCE                                         r  CPU/PC_addr/loop1[17].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.491     9.913    CPU/PC_addr/loop1[17].a_dffe/clock
    SLICE_X15Y124        FDCE                                         r  CPU/PC_addr/loop1[17].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.172    
                         clock uncertainty           -0.035    10.137    
    SLICE_X15Y124        FDCE (Setup_fdce_C_D)        0.034    10.171    CPU/PC_addr/loop1[17].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                         -17.207    
  -------------------------------------------------------------------
                         slack                                 -7.036    

Slack (VIOLATED) :        -7.030ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[0].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.977ns  (logic 2.130ns (17.784%)  route 9.847ns (82.216%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 9.915 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.924    17.079    CPU/pcmux/second/second/q_reg_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    17.203 r  CPU/pcmux/second/second/q_i_1__30/O
                         net (fo=1, routed)           0.000    17.203    CPU/PC_addr/loop1[0].a_dffe/next_pc[0]
    SLICE_X13Y123        FDCE                                         r  CPU/PC_addr/loop1[0].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.493     9.915    CPU/PC_addr/loop1[0].a_dffe/clock
    SLICE_X13Y123        FDCE                                         r  CPU/PC_addr/loop1[0].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.174    
                         clock uncertainty           -0.035    10.139    
    SLICE_X13Y123        FDCE (Setup_fdce_C_D)        0.034    10.173    CPU/PC_addr/loop1[0].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.173    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                 -7.030    

Slack (VIOLATED) :        -7.022ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[30].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.970ns  (logic 2.130ns (17.794%)  route 9.840ns (82.206%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 9.915 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.917    17.072    CPU/pcmux/second/second/q_reg_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I2_O)        0.124    17.196 r  CPU/pcmux/second/second/q_i_1__0/O
                         net (fo=1, routed)           0.000    17.196    CPU/PC_addr/loop1[30].a_dffe/next_pc[0]
    SLICE_X13Y123        FDCE                                         r  CPU/PC_addr/loop1[30].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.493     9.915    CPU/PC_addr/loop1[30].a_dffe/clock
    SLICE_X13Y123        FDCE                                         r  CPU/PC_addr/loop1[30].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.174    
                         clock uncertainty           -0.035    10.139    
    SLICE_X13Y123        FDCE (Setup_fdce_C_D)        0.035    10.174    CPU/PC_addr/loop1[30].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.174    
                         arrival time                         -17.196    
  -------------------------------------------------------------------
                         slack                                 -7.022    

Slack (VIOLATED) :        -7.018ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[9].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.985ns  (logic 2.130ns (17.772%)  route 9.855ns (82.228%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.931    17.086    CPU/pcmux/second/second/q_reg_0
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.124    17.210 r  CPU/pcmux/second/second/q_i_1__21/O
                         net (fo=1, routed)           0.000    17.210    CPU/PC_addr/loop1[9].a_dffe/next_pc[0]
    SLICE_X13Y127        FDCE                                         r  CPU/PC_addr/loop1[9].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.494     9.916    CPU/PC_addr/loop1[9].a_dffe/clock
    SLICE_X13Y127        FDCE                                         r  CPU/PC_addr/loop1[9].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.193    
                         clock uncertainty           -0.035    10.158    
    SLICE_X13Y127        FDCE (Setup_fdce_C_D)        0.034    10.192    CPU/PC_addr/loop1[9].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.192    
                         arrival time                         -17.210    
  -------------------------------------------------------------------
                         slack                                 -7.018    

Slack (VIOLATED) :        -7.014ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[2].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.960ns  (logic 2.130ns (17.809%)  route 9.830ns (82.191%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 f  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.907    17.062    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_34__0_0
    SLICE_X11Y124        LUT6 (Prop_lut6_I4_O)        0.124    17.186 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_1__27/O
                         net (fo=1, routed)           0.000    17.186    CPU/INSN_reg_fd_latch/loop1[2].a_dffe/q_reg_2
    SLICE_X11Y124        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[2].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.494     9.916    CPU/INSN_reg_fd_latch/loop1[2].a_dffe/clock
    SLICE_X11Y124        FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[2].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.175    
                         clock uncertainty           -0.035    10.140    
    SLICE_X11Y124        FDCE (Setup_fdce_C_D)        0.032    10.172    CPU/INSN_reg_fd_latch/loop1[2].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                         -17.186    
  -------------------------------------------------------------------
                         slack                                 -7.014    

Slack (VIOLATED) :        -7.007ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[4].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.009ns  (logic 2.130ns (17.737%)  route 9.879ns (82.263%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 f  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.955    17.110    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_34__0_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I4_O)        0.124    17.234 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_1__25/O
                         net (fo=1, routed)           0.000    17.234    CPU/INSN_reg_fd_latch/loop1[4].a_dffe/q_reg_2
    SLICE_X8Y129         FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[4].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.497     9.919    CPU/INSN_reg_fd_latch/loop1[4].a_dffe/clock
    SLICE_X8Y129         FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[4].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.178    
                         clock uncertainty           -0.035    10.143    
    SLICE_X8Y129         FDCE (Setup_fdce_C_D)        0.084    10.227    CPU/INSN_reg_fd_latch/loop1[4].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.227    
                         arrival time                         -17.234    
  -------------------------------------------------------------------
                         slack                                 -7.007    

Slack (VIOLATED) :        -7.005ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/INSN_reg_fd_latch/loop1[22].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.009ns  (logic 2.130ns (17.737%)  route 9.879ns (82.263%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 9.919 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 f  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.955    17.110    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_34__0_0
    SLICE_X8Y129         LUT6 (Prop_lut6_I4_O)        0.124    17.234 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_1__11/O
                         net (fo=1, routed)           0.000    17.234    CPU/INSN_reg_fd_latch/loop1[22].a_dffe/q_reg_3
    SLICE_X8Y129         FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[22].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.497     9.919    CPU/INSN_reg_fd_latch/loop1[22].a_dffe/clock
    SLICE_X8Y129         FDCE                                         r  CPU/INSN_reg_fd_latch/loop1[22].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    10.178    
                         clock uncertainty           -0.035    10.143    
    SLICE_X8Y129         FDCE (Setup_fdce_C_D)        0.086    10.229    CPU/INSN_reg_fd_latch/loop1[22].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.229    
                         arrival time                         -17.234    
  -------------------------------------------------------------------
                         slack                                 -7.005    

Slack (VIOLATED) :        -7.004ns  (required time - arrival time)
  Source:                 RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/PC_addr/loop1[11].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.021ns  (logic 2.130ns (17.719%)  route 9.891ns (82.281%))
  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 9.916 - 5.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.623     5.225    RegisterFile/loop1[22].a_register/loop1[11].a_dffe/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y134        FDCE                                         r  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y134        FDCE (Prop_fdce_C_Q)         0.518     5.743 f  RegisterFile/loop1[22].a_register/loop1[11].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.820     6.563    RegisterFile/loop1[23].a_register/loop1[11].a_dffe/out[22]_21[0]
    SLICE_X14Y130        LUT6 (Prop_lut6_I2_O)        0.124     6.687 f  RegisterFile/loop1[23].a_register/loop1[11].a_dffe/q_i_16__46/O
                         net (fo=1, routed)           0.798     7.486    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_2
    SLICE_X15Y129        LUT6 (Prop_lut6_I3_O)        0.124     7.610 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80/O
                         net (fo=1, routed)           0.542     8.151    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_5__80_n_0
    SLICE_X15Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.275 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63/O
                         net (fo=1, routed)           0.285     8.560    RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_3__63_n_0
    SLICE_X13Y128        LUT2 (Prop_lut2_I0_O)        0.124     8.684 f  RegisterFile/loop1[31].a_register/loop1[11].a_dffe/q_i_2__56/O
                         net (fo=2, routed)           0.731     9.416    CPU/toRdBranchMux/second/second/regB[11]
    SLICE_X7Y125         LUT5 (Prop_lut5_I4_O)        0.124     9.540 f  CPU/toRdBranchMux/second/second/q_i_156/O
                         net (fo=9, routed)           1.123    10.662    CPU/rs_minus_rd_alu/toRd[11]
    SLICE_X9Y123         LUT6 (Prop_lut6_I4_O)        0.124    10.786 r  CPU/rs_minus_rd_alu/q_i_109_replica/O
                         net (fo=6, routed)           0.658    11.444    CPU/rs_minus_rd_alu/q_reg_24_repN
    SLICE_X8Y122         LUT6 (Prop_lut6_I3_O)        0.124    11.568 f  CPU/rs_minus_rd_alu/q_i_253_comp/O
                         net (fo=2, routed)           0.991    12.559    CPU/rs_minus_rd_alu/q_i_253_n_0
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.124    12.683 r  CPU/rs_minus_rd_alu/q_i_173/O
                         net (fo=1, routed)           0.813    13.496    CPU/rs_minus_rd_alu/q_i_173_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I2_O)        0.124    13.620 r  CPU/rs_minus_rd_alu/q_i_89/O
                         net (fo=8, routed)           0.857    14.477    CPU/rs_minus_rd_alu/q_i_176_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I3_O)        0.124    14.601 r  CPU/rs_minus_rd_alu/q_i_39_comp/O
                         net (fo=2, routed)           0.599    15.200    CPU/rs_minus_rd_alu/q_i_87_0
    SLICE_X12Y124        LUT6 (Prop_lut6_I3_O)        0.124    15.324 r  CPU/rs_minus_rd_alu/q_i_20/O
                         net (fo=2, routed)           0.707    16.031    CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_reg_36
    SLICE_X14Y125        LUT6 (Prop_lut6_I2_O)        0.124    16.155 r  CPU/INSN_reg_fd_latch/loop1[26].a_dffe/q_i_7__4/O
                         net (fo=58, routed)          0.967    17.122    CPU/pcmux/second/second/q_reg_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I2_O)        0.124    17.246 r  CPU/pcmux/second/second/q_i_1__19/O
                         net (fo=1, routed)           0.000    17.246    CPU/PC_addr/loop1[11].a_dffe/next_pc[0]
    SLICE_X12Y127        FDCE                                         r  CPU/PC_addr/loop1[11].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.494     9.916    CPU/PC_addr/loop1[11].a_dffe/clock
    SLICE_X12Y127        FDCE                                         r  CPU/PC_addr/loop1[11].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.277    10.193    
                         clock uncertainty           -0.035    10.158    
    SLICE_X12Y127        FDCE (Setup_fdce_C_D)        0.084    10.242    CPU/PC_addr/loop1[11].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         10.242    
                         arrival time                         -17.246    
  -------------------------------------------------------------------
                         slack                                 -7.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/divtest/regR/loop1[23].a_dffe/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[24].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.419ns  (logic 0.191ns (45.535%)  route 0.228ns (54.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 6.988 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.554     6.473    CPU/multdiv_unit/divtest/regR/loop1[23].a_dffe/clock
    SLICE_X51Y116        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[23].a_dffe/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDCE (Prop_fdce_C_Q)         0.146     6.619 r  CPU/multdiv_unit/divtest/regR/loop1[23].a_dffe/q_reg/Q
                         net (fo=4, routed)           0.228     6.848    CPU/multdiv_unit/out_regR[23]
    SLICE_X52Y114        LUT6 (Prop_lut6_I0_O)        0.045     6.893 r  CPU/multdiv_unit/i_/q_i_1__23/O
                         net (fo=1, routed)           0.000     6.893    CPU/multdiv_unit/divtest/regR/loop1[24].a_dffe/q_reg_1
    SLICE_X52Y114        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[24].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.822     6.988    CPU/multdiv_unit/divtest/regR/loop1[24].a_dffe/clock
    SLICE_X52Y114        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[24].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.737    
    SLICE_X52Y114        FDCE (Hold_fdce_C_D)         0.099     6.836    CPU/multdiv_unit/divtest/regR/loop1[24].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.836    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 memAddrIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.564     1.483    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  memAddrIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  memAddrIn_reg[1]/Q
                         net (fo=4, routed)           0.157     1.781    ProcMem/Q[1]
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.873     2.038    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.721    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 memAddrIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.104%)  route 0.211ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.564     1.483    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  memAddrIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  memAddrIn_reg[10]/Q
                         net (fo=4, routed)           0.211     1.835    ProcMem/Q[10]
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.873     2.038    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.721    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multtest/controller/counter/tff2/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.474ns  (logic 0.212ns (44.702%)  route 0.262ns (55.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.555     6.474    CPU/multdiv_unit/multtest/controller/counter/tff2/dff/clock
    SLICE_X50Y134        FDCE                                         r  CPU/multdiv_unit/multtest/controller/counter/tff2/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.167     6.641 r  CPU/multdiv_unit/multtest/controller/counter/tff2/dff/q_reg/Q
                         net (fo=67, routed)          0.262     6.904    CPU/multdiv_unit/multtest/muxed2/q_reg_2
    SLICE_X53Y134        LUT6 (Prop_lut6_I5_O)        0.045     6.949 r  CPU/multdiv_unit/multtest/muxed2/q_i_1__10/O
                         net (fo=1, routed)           0.000     6.949    CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/I1[0]
    SLICE_X53Y134        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.822     6.987    CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/clock
    SLICE_X53Y134        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.736    
    SLICE_X53Y134        FDCE (Hold_fdce_C_D)         0.098     6.834    CPU/multdiv_unit/multtest/reg1/loop1[25].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.834    
                         arrival time                           6.949    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 memAddrIn_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.293%)  route 0.218ns (60.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.564     1.483    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  memAddrIn_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  memAddrIn_reg[11]/Q
                         net (fo=4, routed)           0.218     1.842    ProcMem/Q[11]
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.873     2.038    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.721    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 memAddrIn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.276%)  route 0.218ns (60.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.564     1.483    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y116         FDSE                                         r  memAddrIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  memAddrIn_reg[0]/Q
                         net (fo=4, routed)           0.218     1.842    ProcMem/Q[0]
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.873     2.038    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.721    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multtest/reg1/loop1[2].a_dffe/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.490ns  (logic 0.236ns (48.188%)  route 0.254ns (51.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns = ( 6.985 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.551     6.470    CPU/multdiv_unit/multtest/reg1/loop1[2].a_dffe/clock
    SLICE_X53Y131        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[2].a_dffe/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDCE (Prop_fdce_C_Q)         0.146     6.616 r  CPU/multdiv_unit/multtest/reg1/loop1[2].a_dffe/q_reg/Q
                         net (fo=2, routed)           0.097     6.713    CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/product_reg1[0]
    SLICE_X52Y131        LUT5 (Prop_lut5_I4_O)        0.045     6.758 r  CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/q_i_3__17/O
                         net (fo=3, routed)           0.157     6.915    CPU/multdiv_unit/multtest/muxed2/reg1_added[0]
    SLICE_X51Y131        LUT6 (Prop_lut6_I1_O)        0.045     6.960 r  CPU/multdiv_unit/multtest/muxed2/q_i_1__28/O
                         net (fo=1, routed)           0.000     6.960    CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/I1[0]
    SLICE_X51Y131        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.820     6.985    CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/clock
    SLICE_X51Y131        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.734    
    SLICE_X51Y131        FDCE (Hold_fdce_C_D)         0.098     6.832    CPU/multdiv_unit/multtest/reg1/loop1[0].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           6.960    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 psiface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            psiface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.589     1.508    psiface/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  psiface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.141     1.649 r  psiface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.716    psiface/ps2_data_clean_reg_n_0
    SLICE_X87Y126        FDRE                                         r  psiface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.857     2.023    psiface/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y126        FDRE                                         r  psiface/ps2_data_s_reg/C
                         clock pessimism             -0.514     1.508    
    SLICE_X87Y126        FDRE (Hold_fdre_C_D)         0.075     1.583    psiface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 CPU/multdiv_unit/multtest/controller/counter/tff2/dff/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg1/loop1[23].a_dffe/q_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.498ns  (logic 0.212ns (42.566%)  route 0.286ns (57.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.555     6.474    CPU/multdiv_unit/multtest/controller/counter/tff2/dff/clock
    SLICE_X50Y134        FDCE                                         r  CPU/multdiv_unit/multtest/controller/counter/tff2/dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y134        FDCE (Prop_fdce_C_Q)         0.167     6.641 r  CPU/multdiv_unit/multtest/controller/counter/tff2/dff/q_reg/Q
                         net (fo=67, routed)          0.286     6.927    CPU/multdiv_unit/multtest/muxed2/q_reg_2
    SLICE_X55Y133        LUT6 (Prop_lut6_I5_O)        0.045     6.972 r  CPU/multdiv_unit/multtest/muxed2/q_i_1__9/O
                         net (fo=1, routed)           0.000     6.972    CPU/multdiv_unit/multtest/reg1/loop1[23].a_dffe/I1[0]
    SLICE_X55Y133        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[23].a_dffe/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.821     6.986    CPU/multdiv_unit/multtest/reg1/loop1[23].a_dffe/clock
    SLICE_X55Y133        FDCE                                         r  CPU/multdiv_unit/multtest/reg1/loop1[23].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.735    
    SLICE_X55Y133        FDCE (Hold_fdce_C_D)         0.099     6.834    CPU/multdiv_unit/multtest/reg1/loop1[23].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.834    
                         arrival time                           6.972    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 memAddrIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.635%)  route 0.212ns (56.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.565     1.484    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y115         FDRE                                         r  memAddrIn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  memAddrIn_reg[7]/Q
                         net (fo=4, routed)           0.212     1.860    ProcMem/Q[7]
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.873     2.038    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.500     1.538    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.721    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y10   ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4    ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2    ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2    ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10   ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10   ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6    ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8    ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y11   ImageData/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5    ImageData/MemoryArray_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y118  CPU/INSN_reg_dx_latch/loop1[0].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y118  CPU/INSN_reg_dx_latch/loop1[0].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y121  CPU/INSN_reg_dx_latch/loop1[10].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X31Y121  CPU/INSN_reg_dx_latch/loop1[10].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y122  CPU/INSN_reg_dx_latch/loop1[12].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y122  CPU/INSN_reg_dx_latch/loop1[12].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y118  CPU/INSN_reg_dx_latch/loop1[14].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y118  CPU/INSN_reg_dx_latch/loop1[14].a_dffe/q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y117  CPU/INSN_reg_dx_latch/loop1[15].a_dffe/q_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y117  CPU/INSN_reg_dx_latch/loop1[15].a_dffe/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y112  dataToWrite_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y112  dataToWrite_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y115  dataToWrite_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y115  dataToWrite_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y118  dataToWrite_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y118  dataToWrite_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y128   dataToWrite_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y128   dataToWrite_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y115  dataToWrite_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y115  dataToWrite_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       32.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.947ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.372ns  (logic 0.613ns (9.620%)  route 5.759ns (90.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 49.917 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.914    16.588    CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/reset
    SLICE_X43Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.495    49.917    CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/clock
    SLICE_X43Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.176    
                         clock uncertainty           -0.035    50.141    
    SLICE_X43Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.536    CPU/multdiv_unit/divtest/regR/loop1[3].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.536    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 32.947    

Slack (MET) :             32.947ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[7].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.372ns  (logic 0.613ns (9.620%)  route 5.759ns (90.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 49.917 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.914    16.588    CPU/multdiv_unit/divtest/regR/loop1[7].a_dffe/reset
    SLICE_X43Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[7].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.495    49.917    CPU/multdiv_unit/divtest/regR/loop1[7].a_dffe/clock
    SLICE_X43Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[7].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.176    
                         clock uncertainty           -0.035    50.141    
    SLICE_X43Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.536    CPU/multdiv_unit/divtest/regR/loop1[7].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.536    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 32.947    

Slack (MET) :             32.972ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[6].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.350ns  (logic 0.613ns (9.653%)  route 5.737ns (90.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 49.920 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.892    16.566    CPU/multdiv_unit/divtest/regR/loop1[6].a_dffe/reset
    SLICE_X40Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[6].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.498    49.920    CPU/multdiv_unit/divtest/regR/loop1[6].a_dffe/clock
    SLICE_X40Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[6].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.179    
                         clock uncertainty           -0.035    50.144    
    SLICE_X40Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.539    CPU/multdiv_unit/divtest/regR/loop1[6].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.539    
                         arrival time                         -16.566    
  -------------------------------------------------------------------
                         slack                                 32.972    

Slack (MET) :             33.035ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.372ns  (logic 0.613ns (9.620%)  route 5.759ns (90.380%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 49.917 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.914    16.588    CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/reset
    SLICE_X42Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.495    49.917    CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/clock
    SLICE_X42Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.176    
                         clock uncertainty           -0.035    50.141    
    SLICE_X42Y112        FDCE (Recov_fdce_C_CLR)     -0.517    49.624    CPU/multdiv_unit/divtest/regR/loop1[4].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.624    
                         arrival time                         -16.588    
  -------------------------------------------------------------------
                         slack                                 33.035    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[5].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.338ns  (logic 0.613ns (9.673%)  route 5.725ns (90.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 49.916 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.879    16.554    CPU/multdiv_unit/divtest/regR/loop1[5].a_dffe/reset
    SLICE_X42Y113        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[5].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.494    49.916    CPU/multdiv_unit/divtest/regR/loop1[5].a_dffe/clock
    SLICE_X42Y113        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[5].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.175    
                         clock uncertainty           -0.035    50.140    
    SLICE_X42Y113        FDCE (Recov_fdce_C_CLR)     -0.517    49.623    CPU/multdiv_unit/divtest/regR/loop1[5].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.623    
                         arrival time                         -16.554    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[8].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.108ns  (logic 0.613ns (10.035%)  route 5.495ns (89.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 49.915 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.650    16.325    CPU/multdiv_unit/divtest/regR/loop1[8].a_dffe/reset
    SLICE_X48Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[8].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.493    49.915    CPU/multdiv_unit/divtest/regR/loop1[8].a_dffe/clock
    SLICE_X48Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[8].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.174    
                         clock uncertainty           -0.035    50.139    
    SLICE_X48Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.534    CPU/multdiv_unit/divtest/regR/loop1[8].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.534    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[9].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.108ns  (logic 0.613ns (10.035%)  route 5.495ns (89.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 49.915 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.650    16.325    CPU/multdiv_unit/divtest/regR/loop1[9].a_dffe/reset
    SLICE_X48Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[9].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.493    49.915    CPU/multdiv_unit/divtest/regR/loop1[9].a_dffe/clock
    SLICE_X48Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[9].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.174    
                         clock uncertainty           -0.035    50.139    
    SLICE_X48Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.534    CPU/multdiv_unit/divtest/regR/loop1[9].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.534    
                         arrival time                         -16.325    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.214ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[10].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.104ns  (logic 0.613ns (10.042%)  route 5.491ns (89.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 49.915 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.646    16.320    CPU/multdiv_unit/divtest/regR/loop1[10].a_dffe/reset
    SLICE_X49Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[10].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.493    49.915    CPU/multdiv_unit/divtest/regR/loop1[10].a_dffe/clock
    SLICE_X49Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[10].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.174    
                         clock uncertainty           -0.035    50.139    
    SLICE_X49Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.534    CPU/multdiv_unit/divtest/regR/loop1[10].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.534    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                 33.214    

Slack (MET) :             33.214ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[11].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.104ns  (logic 0.613ns (10.042%)  route 5.491ns (89.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 49.915 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.646    16.320    CPU/multdiv_unit/divtest/regR/loop1[11].a_dffe/reset
    SLICE_X49Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[11].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.493    49.915    CPU/multdiv_unit/divtest/regR/loop1[11].a_dffe/clock
    SLICE_X49Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[11].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.174    
                         clock uncertainty           -0.035    50.139    
    SLICE_X49Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.534    CPU/multdiv_unit/divtest/regR/loop1[11].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.534    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                 33.214    

Slack (MET) :             33.248ns  (required time - arrival time)
  Source:                 CPU/ismultreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin fall@45.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.072ns  (logic 0.613ns (10.096%)  route 5.459ns (89.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 49.917 - 45.000 ) 
    Source Clock Delay      (SCD):    5.216ns = ( 10.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.614    10.216    CPU/ismultreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/ismultreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.459    10.675 f  CPU/ismultreg/q_reg/Q
                         net (fo=2, routed)           0.845    11.521    CPU/ismultreg/isMult_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I0_O)        0.154    11.675 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         4.613    16.288    CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/reset
    SLICE_X44Y112        FDCE                                         f  CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     45.000    45.000 f  
    E3                                                0.000    45.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    45.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    46.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    48.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    48.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        1.495    49.917    CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/clock
    SLICE_X44Y112        FDCE                                         r  CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism              0.259    50.176    
                         clock uncertainty           -0.035    50.141    
    SLICE_X44Y112        FDCE (Recov_fdce_C_CLR)     -0.605    49.536    CPU/multdiv_unit/divtest/regR/loop1[2].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         49.536    
                         arrival time                         -16.288    
  -------------------------------------------------------------------
                         slack                                 33.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.827ns  (logic 0.191ns (23.091%)  route 0.636ns (76.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.440     7.306    CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/reset
    SLICE_X35Y122        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.822     6.987    CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/clock
    SLICE_X35Y122        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.507    
    SLICE_X35Y122        FDCE (Remov_fdce_C_CLR)     -0.150     6.357    CPU/multdiv_unit/multtest/reg0/loop1[5].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           7.306    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.827ns  (logic 0.191ns (23.091%)  route 0.636ns (76.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.440     7.306    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/reset
    SLICE_X35Y122        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.822     6.987    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/clock
    SLICE_X35Y122        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.507    
    SLICE_X35Y122        FDCE (Remov_fdce_C_CLR)     -0.150     6.357    CPU/multdiv_unit/multtest/reg0/loop1[7].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           7.306    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.827ns  (logic 0.191ns (23.091%)  route 0.636ns (76.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.440     7.306    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/reset
    SLICE_X35Y122        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.822     6.987    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/clock
    SLICE_X35Y122        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.507    
    SLICE_X35Y122        FDCE (Remov_fdce_C_CLR)     -0.150     6.357    CPU/multdiv_unit/multtest/reg0/loop1[9].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           7.306    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.913ns  (logic 0.191ns (20.919%)  route 0.722ns (79.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.526     7.391    CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/reset
    SLICE_X38Y121        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.822     6.987    CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/clock
    SLICE_X38Y121        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.507    
    SLICE_X38Y121        FDCE (Remov_fdce_C_CLR)     -0.128     6.379    CPU/multdiv_unit/divtest/regQ/loop1[1].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.379    
                         arrival time                           7.391    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[2].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.913ns  (logic 0.191ns (20.919%)  route 0.722ns (79.081%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.526     7.391    CPU/multdiv_unit/divtest/regQ/loop1[2].a_dffe/reset
    SLICE_X39Y121        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[2].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.822     6.987    CPU/multdiv_unit/divtest/regQ/loop1[2].a_dffe/clock
    SLICE_X39Y121        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[2].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.507    
    SLICE_X39Y121        FDCE (Remov_fdce_C_CLR)     -0.150     6.357    CPU/multdiv_unit/divtest/regQ/loop1[2].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.357    
                         arrival time                           7.391    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[4].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.004ns  (logic 0.191ns (19.032%)  route 0.813ns (80.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.616     7.482    CPU/multdiv_unit/multtest/reg0/loop1[4].a_dffe/reset
    SLICE_X38Y122        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[4].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.821     6.986    CPU/multdiv_unit/multtest/reg0/loop1[4].a_dffe/clock
    SLICE_X38Y122        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[4].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.506    
    SLICE_X38Y122        FDCE (Remov_fdce_C_CLR)     -0.128     6.378    CPU/multdiv_unit/multtest/reg0/loop1[4].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.378    
                         arrival time                           7.482    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.004ns  (logic 0.191ns (19.032%)  route 0.813ns (80.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.616     7.482    CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/reset
    SLICE_X39Y122        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.821     6.986    CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/clock
    SLICE_X39Y122        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.506    
    SLICE_X39Y122        FDCE (Remov_fdce_C_CLR)     -0.150     6.356    CPU/multdiv_unit/multtest/reg0/loop1[6].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.356    
                         arrival time                           7.482    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.030ns  (logic 0.191ns (18.553%)  route 0.839ns (81.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.642     7.508    CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/reset
    SLICE_X39Y119        FDCE                                         f  CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.824     6.989    CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/clock
    SLICE_X39Y119        FDCE                                         r  CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.509    
    SLICE_X39Y119        FDCE (Remov_fdce_C_CLR)     -0.150     6.359    CPU/multdiv_unit/divtest/regQ/loop1[0].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.359    
                         arrival time                           7.508    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.191ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[0].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.067ns  (logic 0.191ns (17.897%)  route 0.876ns (82.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.680     7.546    CPU/multdiv_unit/multtest/reg0/loop1[0].a_dffe/reset
    SLICE_X45Y122        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[0].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.818     6.984    CPU/multdiv_unit/multtest/reg0/loop1[0].a_dffe/clock
    SLICE_X45Y122        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[0].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.504    
    SLICE_X45Y122        FDCE (Remov_fdce_C_CLR)     -0.150     6.354    CPU/multdiv_unit/multtest/reg0/loop1[0].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.354    
                         arrival time                           7.546    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 CPU/isdivreg/q_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.110ns  (logic 0.191ns (17.204%)  route 0.919ns (82.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.559     6.478    CPU/isdivreg/clock
    SLICE_X11Y127        FDCE                                         r  CPU/isdivreg/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y127        FDCE (Prop_fdce_C_Q)         0.146     6.624 f  CPU/isdivreg/q_reg/Q
                         net (fo=2, routed)           0.196     6.821    CPU/ismultreg/isDiv_x
    SLICE_X11Y127        LUT2 (Prop_lut2_I1_O)        0.045     6.866 f  CPU/ismultreg/q_i_3__25/O
                         net (fo=135, routed)         0.723     7.589    CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/reset
    SLICE_X40Y122        FDCE                                         f  CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1581, routed)        0.821     6.986    CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/clock
    SLICE_X40Y122        FDCE                                         r  CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.479     6.506    
    SLICE_X40Y122        FDCE (Remov_fdce_C_CLR)     -0.150     6.356    CPU/multdiv_unit/multtest/reg0/loop1[8].a_dffe/q_reg
  -------------------------------------------------------------------
                         required time                         -6.356    
                         arrival time                           7.589    
  -------------------------------------------------------------------
                         slack                                  1.232    





