# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../8_6.srcs/sources_1/ip/LUT/sim/LUT.v" \
"../../../../8_6.srcs/sources_1/new/main_LUT.v" \
"../../../../8_6.srcs/sim_1/new/tb_main_LUT.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
