digraph "CFG for '_Z29gpu_stencil37_hack2_cp_slicesPdS_S_S_iiiiiiiiiiii' function" {
	label="CFG for '_Z29gpu_stencil37_hack2_cp_slicesPdS_S_S_iiiiiiiiiiii' function";

	Node0x468cc30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%16:\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.z()\l  %18 = mul i32 %17, %15\l  %19 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %20 = mul i32 %19, %14\l  %21 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %22 = getelementptr i8, i8 addrspace(4)* %21, i64 4\l  %23 = bitcast i8 addrspace(4)* %22 to i16 addrspace(4)*\l  %24 = load i16, i16 addrspace(4)* %23, align 4, !range !4, !invariant.load !5\l  %25 = zext i16 %24 to i32\l  %26 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %27 = mul i32 %26, %25\l  %28 = mul nsw i32 %5, %4\l  %29 = mul nsw i32 %8, %7\l  %30 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %31 = add i32 %27, %30\l  %32 = icmp sge i32 %31, %11\l  %33 = icmp sgt i32 %14, 0\l  br i1 %33, label %34, label %74\l|{<s0>T|<s1>F}}"];
	Node0x468cc30:s0 -> Node0x468ca80;
	Node0x468cc30:s1 -> Node0x46900d0;
	Node0x468ca80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%34:\l34:                                               \l  %35 = add nsw i32 %18, 1\l  %36 = icmp sge i32 %35, %12\l  %37 = mul nsw i32 %18, %28\l  %38 = shl i32 %17, 1\l  %39 = mul i32 %38, %29\l  %40 = add i32 %31, %39\l  %41 = add i32 %31, %37\l  %42 = select i1 %36, i1 true, i1 %32\l  %43 = and i32 %14, 1\l  %44 = icmp eq i32 %14, 1\l  br i1 %44, label %47, label %45\l|{<s0>T|<s1>F}}"];
	Node0x468ca80:s0 -> Node0x4690800;
	Node0x468ca80:s1 -> Node0x4690850;
	Node0x4690850 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%45:\l45:                                               \l  %46 = and i32 %14, -2\l  br label %75\l}"];
	Node0x4690850 -> Node0x4690a50;
	Node0x4690800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%47:\l47:                                               \l  %48 = phi i32 [ 0, %34 ], [ %127, %126 ]\l  %49 = icmp eq i32 %43, 0\l  br i1 %49, label %74, label %50\l|{<s0>T|<s1>F}}"];
	Node0x4690800:s0 -> Node0x46900d0;
	Node0x4690800:s1 -> Node0x4690d10;
	Node0x4690d10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%50:\l50:                                               \l  %51 = add i32 %48, %20\l  %52 = icmp sge i32 %51, %10\l  %53 = mul nsw i32 %51, %7\l  %54 = add i32 %40, %53\l  %55 = mul i32 %51, %4\l  %56 = add i32 %41, %55\l  %57 = select i1 %32, i1 true, i1 %52\l  br i1 %57, label %64, label %58\l|{<s0>T|<s1>F}}"];
	Node0x4690d10:s0 -> Node0x4691260;
	Node0x4690d10:s1 -> Node0x46912b0;
	Node0x46912b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%58:\l58:                                               \l  %59 = sext i32 %56 to i64\l  %60 = getelementptr inbounds double, double addrspace(1)* %0, i64 %59\l  %61 = load double, double addrspace(1)* %60, align 8, !tbaa !7\l  %62 = sext i32 %54 to i64\l  %63 = getelementptr inbounds double, double addrspace(1)* %3, i64 %62\l  store double %61, double addrspace(1)* %63, align 8, !tbaa !7\l  br label %64\l}"];
	Node0x46912b0 -> Node0x4691260;
	Node0x4691260 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%64:\l64:                                               \l  %65 = select i1 %42, i1 true, i1 %52\l  br i1 %65, label %74, label %66\l|{<s0>T|<s1>F}}"];
	Node0x4691260:s0 -> Node0x46900d0;
	Node0x4691260:s1 -> Node0x468ff30;
	Node0x468ff30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%66:\l66:                                               \l  %67 = add nsw i32 %56, %28\l  %68 = sext i32 %67 to i64\l  %69 = getelementptr inbounds double, double addrspace(1)* %0, i64 %68\l  %70 = load double, double addrspace(1)* %69, align 8, !tbaa !7\l  %71 = add nsw i32 %54, %29\l  %72 = sext i32 %71 to i64\l  %73 = getelementptr inbounds double, double addrspace(1)* %3, i64 %72\l  store double %70, double addrspace(1)* %73, align 8, !tbaa !7\l  br label %74\l}"];
	Node0x468ff30 -> Node0x46900d0;
	Node0x46900d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%74:\l74:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  ret void\l}"];
	Node0x4690a50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%75:\l75:                                               \l  %76 = phi i32 [ 0, %45 ], [ %127, %126 ]\l  %77 = phi i32 [ 0, %45 ], [ %128, %126 ]\l  %78 = add i32 %76, %20\l  %79 = icmp sge i32 %78, %10\l  %80 = mul nsw i32 %78, %7\l  %81 = add i32 %40, %80\l  %82 = mul i32 %78, %4\l  %83 = add i32 %41, %82\l  %84 = select i1 %32, i1 true, i1 %79\l  br i1 %84, label %91, label %85\l|{<s0>T|<s1>F}}"];
	Node0x4690a50:s0 -> Node0x4692f40;
	Node0x4690a50:s1 -> Node0x4692fd0;
	Node0x4692fd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%85:\l85:                                               \l  %86 = sext i32 %83 to i64\l  %87 = getelementptr inbounds double, double addrspace(1)* %0, i64 %86\l  %88 = load double, double addrspace(1)* %87, align 8, !tbaa !7\l  %89 = sext i32 %81 to i64\l  %90 = getelementptr inbounds double, double addrspace(1)* %3, i64 %89\l  store double %88, double addrspace(1)* %90, align 8, !tbaa !7\l  br label %91\l}"];
	Node0x4692fd0 -> Node0x4692f40;
	Node0x4692f40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%91:\l91:                                               \l  %92 = select i1 %42, i1 true, i1 %79\l  br i1 %92, label %101, label %93\l|{<s0>T|<s1>F}}"];
	Node0x4692f40:s0 -> Node0x4693580;
	Node0x4692f40:s1 -> Node0x46935d0;
	Node0x46935d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%93:\l93:                                               \l  %94 = add nsw i32 %83, %28\l  %95 = sext i32 %94 to i64\l  %96 = getelementptr inbounds double, double addrspace(1)* %0, i64 %95\l  %97 = load double, double addrspace(1)* %96, align 8, !tbaa !7\l  %98 = add nsw i32 %81, %29\l  %99 = sext i32 %98 to i64\l  %100 = getelementptr inbounds double, double addrspace(1)* %3, i64 %99\l  store double %97, double addrspace(1)* %100, align 8, !tbaa !7\l  br label %101\l}"];
	Node0x46935d0 -> Node0x4693580;
	Node0x4693580 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%101:\l101:                                              \l  %102 = or i32 %76, 1\l  %103 = add i32 %102, %20\l  %104 = icmp sge i32 %103, %10\l  %105 = mul nsw i32 %103, %7\l  %106 = add i32 %40, %105\l  %107 = mul i32 %103, %4\l  %108 = add i32 %41, %107\l  %109 = select i1 %32, i1 true, i1 %104\l  br i1 %109, label %116, label %110\l|{<s0>T|<s1>F}}"];
	Node0x4693580:s0 -> Node0x4694020;
	Node0x4693580:s1 -> Node0x4694070;
	Node0x4694070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%110:\l110:                                              \l  %111 = sext i32 %108 to i64\l  %112 = getelementptr inbounds double, double addrspace(1)* %0, i64 %111\l  %113 = load double, double addrspace(1)* %112, align 8, !tbaa !7\l  %114 = sext i32 %106 to i64\l  %115 = getelementptr inbounds double, double addrspace(1)* %3, i64 %114\l  store double %113, double addrspace(1)* %115, align 8, !tbaa !7\l  br label %116\l}"];
	Node0x4694070 -> Node0x4694020;
	Node0x4694020 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%116:\l116:                                              \l  %117 = select i1 %42, i1 true, i1 %104\l  br i1 %117, label %126, label %118\l|{<s0>T|<s1>F}}"];
	Node0x4694020:s0 -> Node0x4690b40;
	Node0x4694020:s1 -> Node0x46945b0;
	Node0x46945b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%118:\l118:                                              \l  %119 = add nsw i32 %108, %28\l  %120 = sext i32 %119 to i64\l  %121 = getelementptr inbounds double, double addrspace(1)* %0, i64 %120\l  %122 = load double, double addrspace(1)* %121, align 8, !tbaa !7\l  %123 = add nsw i32 %106, %29\l  %124 = sext i32 %123 to i64\l  %125 = getelementptr inbounds double, double addrspace(1)* %3, i64 %124\l  store double %122, double addrspace(1)* %125, align 8, !tbaa !7\l  br label %126\l}"];
	Node0x46945b0 -> Node0x4690b40;
	Node0x4690b40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%126:\l126:                                              \l  %127 = add nuw nsw i32 %76, 2\l  %128 = add i32 %77, 2\l  %129 = icmp eq i32 %128, %46\l  br i1 %129, label %47, label %75, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4690b40:s0 -> Node0x4690800;
	Node0x4690b40:s1 -> Node0x4690a50;
}
