Timing Analyzer report for Noise_Eliminator
Tue May 04 07:20:40 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'Noise_Eliminator:inst|ps.Noisechk0'
 13. Slow 1200mV 125C Model Setup: 'Monitoring:inst3|neg_ero'
 14. Slow 1200mV 125C Model Setup: 'clk_50MHz'
 15. Slow 1200mV 125C Model Setup: 'rst'
 16. Slow 1200mV 125C Model Hold: 'clk_50MHz'
 17. Slow 1200mV 125C Model Hold: 'rst'
 18. Slow 1200mV 125C Model Hold: 'Noise_Eliminator:inst|ps.Noisechk0'
 19. Slow 1200mV 125C Model Hold: 'Monitoring:inst3|neg_ero'
 20. Slow 1200mV 125C Model Recovery: 'clk_50MHz'
 21. Slow 1200mV 125C Model Recovery: 'Noise_Eliminator:inst|ps.Noisechk0'
 22. Slow 1200mV 125C Model Recovery: 'Monitoring:inst3|neg_ero'
 23. Slow 1200mV 125C Model Recovery: 'rst'
 24. Slow 1200mV 125C Model Removal: 'rst'
 25. Slow 1200mV 125C Model Removal: 'clk_50MHz'
 26. Slow 1200mV 125C Model Removal: 'Monitoring:inst3|neg_ero'
 27. Slow 1200mV 125C Model Removal: 'Noise_Eliminator:inst|ps.Noisechk0'
 28. Slow 1200mV 125C Model Metastability Summary
 29. Slow 1200mV -40C Model Fmax Summary
 30. Slow 1200mV -40C Model Setup Summary
 31. Slow 1200mV -40C Model Hold Summary
 32. Slow 1200mV -40C Model Recovery Summary
 33. Slow 1200mV -40C Model Removal Summary
 34. Slow 1200mV -40C Model Minimum Pulse Width Summary
 35. Slow 1200mV -40C Model Setup: 'Noise_Eliminator:inst|ps.Noisechk0'
 36. Slow 1200mV -40C Model Setup: 'clk_50MHz'
 37. Slow 1200mV -40C Model Setup: 'Monitoring:inst3|neg_ero'
 38. Slow 1200mV -40C Model Setup: 'rst'
 39. Slow 1200mV -40C Model Hold: 'clk_50MHz'
 40. Slow 1200mV -40C Model Hold: 'rst'
 41. Slow 1200mV -40C Model Hold: 'Noise_Eliminator:inst|ps.Noisechk0'
 42. Slow 1200mV -40C Model Hold: 'Monitoring:inst3|neg_ero'
 43. Slow 1200mV -40C Model Recovery: 'clk_50MHz'
 44. Slow 1200mV -40C Model Recovery: 'Noise_Eliminator:inst|ps.Noisechk0'
 45. Slow 1200mV -40C Model Recovery: 'Monitoring:inst3|neg_ero'
 46. Slow 1200mV -40C Model Recovery: 'rst'
 47. Slow 1200mV -40C Model Removal: 'rst'
 48. Slow 1200mV -40C Model Removal: 'clk_50MHz'
 49. Slow 1200mV -40C Model Removal: 'Monitoring:inst3|neg_ero'
 50. Slow 1200mV -40C Model Removal: 'Noise_Eliminator:inst|ps.Noisechk0'
 51. Slow 1200mV -40C Model Metastability Summary
 52. Fast 1200mV -40C Model Setup Summary
 53. Fast 1200mV -40C Model Hold Summary
 54. Fast 1200mV -40C Model Recovery Summary
 55. Fast 1200mV -40C Model Removal Summary
 56. Fast 1200mV -40C Model Minimum Pulse Width Summary
 57. Fast 1200mV -40C Model Setup: 'Noise_Eliminator:inst|ps.Noisechk0'
 58. Fast 1200mV -40C Model Setup: 'Monitoring:inst3|neg_ero'
 59. Fast 1200mV -40C Model Setup: 'clk_50MHz'
 60. Fast 1200mV -40C Model Setup: 'rst'
 61. Fast 1200mV -40C Model Hold: 'clk_50MHz'
 62. Fast 1200mV -40C Model Hold: 'rst'
 63. Fast 1200mV -40C Model Hold: 'Noise_Eliminator:inst|ps.Noisechk0'
 64. Fast 1200mV -40C Model Hold: 'Monitoring:inst3|neg_ero'
 65. Fast 1200mV -40C Model Recovery: 'clk_50MHz'
 66. Fast 1200mV -40C Model Recovery: 'Noise_Eliminator:inst|ps.Noisechk0'
 67. Fast 1200mV -40C Model Recovery: 'Monitoring:inst3|neg_ero'
 68. Fast 1200mV -40C Model Recovery: 'rst'
 69. Fast 1200mV -40C Model Removal: 'rst'
 70. Fast 1200mV -40C Model Removal: 'clk_50MHz'
 71. Fast 1200mV -40C Model Removal: 'Monitoring:inst3|neg_ero'
 72. Fast 1200mV -40C Model Removal: 'Noise_Eliminator:inst|ps.Noisechk0'
 73. Fast 1200mV -40C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv n40c Model)
 78. Signal Integrity Metrics (Slow 1200mv 125c Model)
 79. Signal Integrity Metrics (Fast 1200mv n40c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Noise_Eliminator                                    ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22A7                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk_50MHz                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50MHz }                          ;
; Monitoring:inst3|neg_ero           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Monitoring:inst3|neg_ero }           ;
; Noise_Eliminator:inst|ps.Noisechk0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Noise_Eliminator:inst|ps.Noisechk0 } ;
; rst                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rst }                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                                               ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 238.61 MHz ; 238.61 MHz      ; clk_50MHz                          ;                                                               ;
; 262.95 MHz ; 262.95 MHz      ; Noise_Eliminator:inst|ps.Noisechk0 ;                                                               ;
; 393.86 MHz ; 250.0 MHz       ; rst                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                        ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; Noise_Eliminator:inst|ps.Noisechk0 ; -3.942 ; -30.523       ;
; Monitoring:inst3|neg_ero           ; -3.529 ; -3.529        ;
; clk_50MHz                          ; -3.232 ; -67.199       ;
; rst                                ; -1.874 ; -15.177       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                         ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -0.269 ; -0.269        ;
; rst                                ; 0.200  ; 0.000         ;
; Noise_Eliminator:inst|ps.Noisechk0 ; 1.405  ; 0.000         ;
; Monitoring:inst3|neg_ero           ; 2.777  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery Summary                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -2.224 ; -30.991       ;
; Noise_Eliminator:inst|ps.Noisechk0 ; -1.228 ; -9.700        ;
; Monitoring:inst3|neg_ero           ; -1.141 ; -1.141        ;
; rst                                ; -0.348 ; -0.348        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 125C Model Removal Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; rst                                ; -0.478 ; -0.478        ;
; clk_50MHz                          ; 0.534  ; 0.000         ;
; Monitoring:inst3|neg_ero           ; 1.192  ; 0.000         ;
; Noise_Eliminator:inst|ps.Noisechk0 ; 1.203  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -3.000 ; -55.045       ;
; rst                                ; -3.000 ; -8.777        ;
; Noise_Eliminator:inst|ps.Noisechk0 ; -1.487 ; -11.896       ;
; Monitoring:inst3|neg_ero           ; -1.487 ; -1.487        ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                                                         ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.942 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.823     ; 3.616      ;
; -3.942 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.823     ; 3.616      ;
; -3.935 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.630     ; 3.802      ;
; -3.912 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.823     ; 3.586      ;
; -3.723 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.824     ; 3.396      ;
; -3.700 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.592     ; 3.605      ;
; -3.698 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.795     ; 3.900      ;
; -3.698 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.592     ; 3.603      ;
; -3.698 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.592     ; 3.603      ;
; -3.696 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.705      ;
; -3.696 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.705      ;
; -3.696 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.592     ; 3.601      ;
; -3.692 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.701      ;
; -3.692 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.701      ;
; -3.669 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.795     ; 3.871      ;
; -3.667 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.676      ;
; -3.662 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.671      ;
; -3.646 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.910     ; 3.733      ;
; -3.579 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.824     ; 3.252      ;
; -3.579 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.824     ; 3.252      ;
; -3.577 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.910     ; 3.664      ;
; -3.556 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.631     ; 3.422      ;
; -3.554 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.717     ; 3.834      ;
; -3.554 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.563      ;
; -3.549 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.824     ; 3.222      ;
; -3.547 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.910     ; 3.634      ;
; -3.546 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.555      ;
; -3.540 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.444      ;
; -3.525 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.534      ;
; -3.525 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.534      ;
; -3.506 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.746      ;
; -3.502 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.795     ; 3.704      ;
; -3.496 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.679     ; 3.814      ;
; -3.495 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.504      ;
; -3.488 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.821     ; 3.164      ;
; -3.482 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.491      ;
; -3.480 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.384      ;
; -3.469 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.631     ; 3.335      ;
; -3.466 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.824     ; 3.139      ;
; -3.454 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.694      ;
; -3.452 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.692      ;
; -3.452 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.692      ;
; -3.450 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.690      ;
; -3.450 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.690      ;
; -3.448 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.688      ;
; -3.448 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.688      ;
; -3.448 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.590     ; 3.355      ;
; -3.446 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.686      ;
; -3.442 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.682      ;
; -3.438 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.824     ; 3.111      ;
; -3.416 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.803     ; 3.110      ;
; -3.403 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.679     ; 3.721      ;
; -3.388 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.795     ; 3.590      ;
; -3.375 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.384      ;
; -3.357 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.366      ;
; -3.337 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.241      ;
; -3.336 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.576      ;
; -3.335 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.239      ;
; -3.335 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.239      ;
; -3.333 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.679     ; 3.651      ;
; -3.333 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.679     ; 3.651      ;
; -3.333 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.237      ;
; -3.325 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.334      ;
; -3.316 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.803     ; 3.010      ;
; -3.311 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.795     ; 3.513      ;
; -3.311 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.551      ;
; -3.300 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.795     ; 3.502      ;
; -3.295 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.304      ;
; -3.294 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.534      ;
; -3.293 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.610     ; 3.180      ;
; -3.287 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.296      ;
; -3.286 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.803     ; 2.980      ;
; -3.283 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.523      ;
; -3.281 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.521      ;
; -3.281 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.521      ;
; -3.279 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.519      ;
; -3.269 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.278      ;
; -3.267 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.821     ; 2.943      ;
; -3.244 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.628     ; 3.113      ;
; -3.237 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.821     ; 2.913      ;
; -3.236 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.590     ; 3.143      ;
; -3.235 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.572     ; 3.160      ;
; -3.230 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.470      ;
; -3.222 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.126      ;
; -3.222 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.593     ; 3.126      ;
; -3.178 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.418      ;
; -3.173 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.572     ; 3.098      ;
; -3.166 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -1.005     ; 2.658      ;
; -3.166 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -1.005     ; 2.658      ;
; -3.143 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.812     ; 2.828      ;
; -3.136 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -1.005     ; 2.628      ;
; -3.135 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.375      ;
; -3.110 ; FrequencyRegulator:inst2|div[6]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.795     ; 3.312      ;
; -3.101 ; FrequencyRegulator:inst2|div[6]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.110      ;
; -3.101 ; FrequencyRegulator:inst2|div[6]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.988     ; 3.110      ;
; -3.101 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.400      ; 4.998      ;
; -3.101 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.400      ; 4.998      ;
; -3.090 ; FrequencyRegulator:inst2|div[6]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.330      ;
; -3.084 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.686     ; 2.895      ;
; -3.081 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.757     ; 3.321      ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'Monitoring:inst3|neg_ero'                                                                                    ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; -3.529 ; Monitoring:inst3|cnt[3] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.977      ;
; -3.469 ; Monitoring:inst3|cnt[1] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.917      ;
; -3.420 ; Monitoring:inst3|cnt[0] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.868      ;
; -3.357 ; Monitoring:inst3|cnt[5] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.805      ;
; -3.270 ; Monitoring:inst3|cnt[2] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.718      ;
; -3.131 ; Monitoring:inst3|cnt[4] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.579      ;
; -3.086 ; Monitoring:inst3|cnt[7] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.534      ;
; -2.957 ; Monitoring:inst3|cnt[6] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 2.405      ;
; -2.434 ; Monitoring:inst3|cnt[8] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.549     ; 1.882      ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clk_50MHz'                                                                                                                  ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.232 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 1.000        ; -2.858     ; 1.361      ;
; -3.191 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.082      ;
; -3.191 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.082      ;
; -3.191 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.082      ;
; -3.191 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.082      ;
; -3.191 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.082      ;
; -3.191 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.082      ;
; -3.191 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.082      ;
; -3.138 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.029      ;
; -3.138 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.029      ;
; -3.138 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.029      ;
; -3.138 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.029      ;
; -3.138 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.029      ;
; -3.138 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.029      ;
; -3.138 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 4.029      ;
; -3.107 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.924      ;
; -3.079 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.896      ;
; -3.022 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.913      ;
; -3.022 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.913      ;
; -3.022 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.913      ;
; -3.022 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.913      ;
; -3.022 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.913      ;
; -3.022 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.913      ;
; -3.022 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.913      ;
; -2.991 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.882      ;
; -2.991 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.882      ;
; -2.991 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.882      ;
; -2.991 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.882      ;
; -2.991 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.882      ;
; -2.991 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.882      ;
; -2.991 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.882      ;
; -2.960 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.777      ;
; -2.913 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.804      ;
; -2.913 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.804      ;
; -2.913 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.804      ;
; -2.913 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.804      ;
; -2.913 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.804      ;
; -2.913 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.804      ;
; -2.913 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.804      ;
; -2.911 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 1.000        ; -2.857     ; 1.041      ;
; -2.910 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.727      ;
; -2.908 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 1.000        ; -2.857     ; 1.038      ;
; -2.889 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.780      ;
; -2.889 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.780      ;
; -2.889 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.780      ;
; -2.889 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.780      ;
; -2.889 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.780      ;
; -2.889 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.780      ;
; -2.889 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.780      ;
; -2.858 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.675      ;
; -2.801 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.618      ;
; -2.741 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.632      ;
; -2.741 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.632      ;
; -2.741 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.632      ;
; -2.741 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.632      ;
; -2.741 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.632      ;
; -2.741 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.632      ;
; -2.741 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.632      ;
; -2.629 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.446      ;
; -2.485 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.427      ;
; -2.458 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.400      ;
; -2.342 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.010     ; 3.329      ;
; -2.331 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.273      ;
; -2.254 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.145      ;
; -2.254 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.145      ;
; -2.254 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.145      ;
; -2.254 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.145      ;
; -2.254 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.145      ;
; -2.254 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.145      ;
; -2.254 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.106     ; 3.145      ;
; -2.223 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.180     ; 3.040      ;
; -2.211 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.010     ; 3.198      ;
; -2.209 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.151      ;
; -2.158 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.100      ;
; -2.158 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.100      ;
; -2.147 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.089      ;
; -2.138 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.080      ;
; -2.131 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 3.073      ;
; -2.103 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.010     ; 3.090      ;
; -2.057 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.010     ; 3.044      ;
; -2.042 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.010     ; 3.029      ;
; -2.028 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.970      ;
; -2.021 ; FrequencyRegulator:inst2|div[4]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.963      ;
; -2.004 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.946      ;
; -2.001 ; FrequencyRegulator:inst2|div[5]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.943      ;
; -1.919 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.010     ; 2.906      ;
; -1.908 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.850      ;
; -1.883 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.010     ; 2.870      ;
; -1.882 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.824      ;
; -1.874 ; FrequencyRegulator:inst2|div[5]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.816      ;
; -1.874 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.816      ;
; -1.845 ; FrequencyRegulator:inst2|div[6]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.787      ;
; -1.842 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.055     ; 2.784      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'rst'                                                                                                                    ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.874 ; FrequencyRegulator:inst2|div[1] ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; clk_50MHz    ; rst         ; 0.500        ; -0.359     ; 1.066      ;
; -1.848 ; FrequencyRegulator:inst2|div[0] ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; clk_50MHz    ; rst         ; 0.500        ; -0.169     ; 1.084      ;
; -1.804 ; FrequencyRegulator:inst2|div[6] ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; clk_50MHz    ; rst         ; 0.500        ; -0.052     ; 1.169      ;
; -1.791 ; FrequencyRegulator:inst2|div[7] ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; clk_50MHz    ; rst         ; 0.500        ; -0.053     ; 1.159      ;
; -1.592 ; FrequencyRegulator:inst2|div[2] ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; clk_50MHz    ; rst         ; 0.500        ; -0.227     ; 0.770      ;
; -1.580 ; FrequencyRegulator:inst2|div[5] ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; clk_50MHz    ; rst         ; 0.500        ; -0.227     ; 0.773      ;
; -1.575 ; FrequencyRegulator:inst2|div[4] ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; clk_50MHz    ; rst         ; 0.500        ; -0.228     ; 0.749      ;
; -1.574 ; FrequencyRegulator:inst2|div[3] ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; clk_50MHz    ; rst         ; 0.500        ; -0.230     ; 0.771      ;
; -1.539 ; Divider:inst1|TFlipFlop:tff|out ; Divider:inst1|TFlipFlop:tff|out       ; rst          ; rst         ; 1.000        ; -1.012     ; 1.544      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clk_50MHz'                                                                                                                   ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.269 ; rst                                  ; Monitoring:inst3|neg_ero             ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 2.358      ;
; 0.289  ; Noise_Eliminator:inst|ns.Stable1     ; Noise_Eliminator:inst|ps.Stable1     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.231      ; 0.709      ;
; 0.303  ; rst                                  ; Monitoring:inst3|neg_ero             ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 2.430      ;
; 0.444  ; Noise_Eliminator:inst|ps.Waitfor1    ; Noise_Eliminator:inst|ns.Stable1     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.708      ;
; 0.446  ; Noise_Eliminator:inst|ns.Waitfor1    ; Noise_Eliminator:inst|ps.Waitfor1    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.710      ;
; 0.457  ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 0.692      ;
; 0.462  ; Monitoring:inst3|cnt[8]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.727      ;
; 0.463  ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.727      ;
; 0.656  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|neg_ero             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.921      ;
; 0.678  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.943      ;
; 0.679  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.944      ;
; 0.680  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.944      ;
; 0.680  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.944      ;
; 0.680  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.945      ;
; 0.681  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.945      ;
; 0.681  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.945      ;
; 0.681  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.945      ;
; 0.681  ; Monitoring:inst3|cnt[7]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.946      ;
; 0.681  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.946      ;
; 0.683  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.948      ;
; 0.684  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.949      ;
; 0.685  ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.949      ;
; 0.708  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[0] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.972      ;
; 0.708  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[0]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 0.973      ;
; 0.729  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|neg_psi     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 0.993      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.763  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[0]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.028      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.930  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[0] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 1.193      ;
; 0.949  ; Noise_Eliminator:inst|ps.Stable1     ; Noise_Eliminator:inst|ns.Noisechk0   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; -0.045     ; 1.093      ;
; 0.952  ; Noise_Eliminator:inst|ps.Stable1     ; Noise_Eliminator:inst|ns.Waitfor1    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; -0.045     ; 1.096      ;
; 1.005  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.270      ;
; 1.006  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.271      ;
; 1.008  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.272      ;
; 1.008  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.272      ;
; 1.009  ; Monitoring:inst3|cnt[7]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.274      ;
; 1.009  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.273      ;
; 1.009  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.274      ;
; 1.017  ; Noise_Eliminator:inst|ns.Noisechk0   ; Noise_Eliminator:inst|ps.Noisechk0   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 1.284      ;
; 1.023  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.287      ;
; 1.023  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.288      ;
; 1.024  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.288      ;
; 1.024  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.288      ;
; 1.024  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.289      ;
; 1.025  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.289      ;
; 1.029  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.294      ;
; 1.029  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.293      ;
; 1.030  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.295      ;
; 1.030  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.295      ;
; 1.030  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.294      ;
; 1.031  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.296      ;
; 1.031  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.296      ;
; 1.032  ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.296      ;
; 1.032  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.297      ;
; 1.138  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.403      ;
; 1.139  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.404      ;
; 1.139  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.404      ;
; 1.140  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.405      ;
; 1.141  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.405      ;
; 1.141  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.405      ;
; 1.142  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.406      ;
; 1.142  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.406      ;
; 1.142  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.407      ;
; 1.143  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.407      ;
; 1.143  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.408      ;
; 1.157  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.421      ;
; 1.157  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.422      ;
; 1.158  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.422      ;
; 1.158  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.422      ;
; 1.158  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.423      ;
; 1.163  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.428      ;
; 1.163  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.427      ;
; 1.164  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.429      ;
; 1.164  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.429      ;
; 1.164  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.428      ;
; 1.165  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.430      ;
; 1.272  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.537      ;
; 1.273  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.538      ;
; 1.273  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.538      ;
; 1.274  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.539      ;
; 1.275  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.539      ;
; 1.276  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.540      ;
; 1.276  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.540      ;
; 1.291  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.555      ;
; 1.297  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.562      ;
; 1.297  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 1.561      ;
; 1.298  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.076      ; 1.563      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'rst'                                                                                                                    ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.200 ; Divider:inst1|TFlipFlop:tff|out ; Divider:inst1|TFlipFlop:tff|out       ; rst          ; rst         ; 0.000        ; 1.012      ; 1.401      ;
; 1.191 ; FrequencyRegulator:inst2|div[4] ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; clk_50MHz    ; rst         ; -0.500       ; -0.075     ; 0.646      ;
; 1.212 ; FrequencyRegulator:inst2|div[5] ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; clk_50MHz    ; rst         ; -0.500       ; -0.074     ; 0.668      ;
; 1.212 ; FrequencyRegulator:inst2|div[2] ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; clk_50MHz    ; rst         ; -0.500       ; -0.074     ; 0.668      ;
; 1.215 ; FrequencyRegulator:inst2|div[3] ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; clk_50MHz    ; rst         ; -0.500       ; -0.077     ; 0.668      ;
; 1.426 ; FrequencyRegulator:inst2|div[7] ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; clk_50MHz    ; rst         ; -0.500       ; 0.107      ; 1.063      ;
; 1.451 ; FrequencyRegulator:inst2|div[6] ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; clk_50MHz    ; rst         ; -0.500       ; 0.108      ; 1.089      ;
; 1.525 ; FrequencyRegulator:inst2|div[0] ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; clk_50MHz    ; rst         ; -0.500       ; -0.021     ; 1.034      ;
; 1.653 ; FrequencyRegulator:inst2|div[1] ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; clk_50MHz    ; rst         ; -0.500       ; -0.212     ; 0.971      ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.405 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.356      ;
; 1.416 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.527     ; 0.598      ;
; 1.533 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.502      ; 3.244      ;
; 1.538 ; Divider:inst1|MyCounter:cnt|cnt[6]~5         ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.594     ; 0.653      ;
; 1.540 ; Divider:inst1|MyCounter:cnt|cnt[7]~1         ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.593     ; 0.656      ;
; 1.552 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.503      ;
; 1.557 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.502      ; 3.268      ;
; 1.560 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.511      ;
; 1.597 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.702      ; 3.508      ;
; 1.639 ; FrequencyRegulator:inst2|div[4]              ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.596     ; 1.252      ;
; 1.718 ; FrequencyRegulator:inst2|div[3]              ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.556     ; 1.371      ;
; 1.733 ; FrequencyRegulator:inst2|div[7]              ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.556     ; 1.386      ;
; 1.739 ; FrequencyRegulator:inst2|div[5]              ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.796     ; 1.152      ;
; 1.741 ; FrequencyRegulator:inst2|div[6]              ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.556     ; 1.394      ;
; 1.748 ; FrequencyRegulator:inst2|div[1]              ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.796     ; 1.161      ;
; 1.748 ; Divider:inst1|MyCounter:cnt|cnt[0]~29        ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.639     ; 0.818      ;
; 1.760 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.070      ; 2.019      ;
; 1.769 ; FrequencyRegulator:inst2|div[0]              ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.722     ; 1.256      ;
; 1.806 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.757      ;
; 1.839 ; Divider:inst1|MyCounter:cnt|cnt[3]~17        ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.416     ; 1.132      ;
; 1.930 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 2.172      ;
; 1.959 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 2.201      ;
; 1.963 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.414      ;
; 1.980 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.502      ; 3.691      ;
; 1.991 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.229      ;
; 2.032 ; Divider:inst1|MyCounter:cnt|cnt[5]~9         ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.659     ; 1.082      ;
; 2.046 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 2.288      ;
; 2.049 ; Divider:inst1|MyCounter:cnt|cnt[4]~13        ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.458     ; 1.300      ;
; 2.055 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.549      ;
; 2.062 ; Divider:inst1|MyCounter:cnt|cnt[2]~21        ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.419     ; 1.352      ;
; 2.069 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.563      ;
; 2.100 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.502      ; 3.311      ;
; 2.102 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.265      ; 2.556      ;
; 2.110 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.561      ;
; 2.115 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.502      ; 3.326      ;
; 2.119 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.265      ; 2.573      ;
; 2.124 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.618      ;
; 2.128 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.622      ;
; 2.141 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.635      ;
; 2.152 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.603      ;
; 2.155 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.393      ;
; 2.164 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.702      ; 3.575      ;
; 2.167 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.110      ; 2.466      ;
; 2.179 ; FrequencyRegulator:inst2|div[2]              ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.556     ; 1.832      ;
; 2.193 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.431      ;
; 2.209 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.447      ;
; 2.251 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.745      ;
; 2.256 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 2.498      ;
; 2.258 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.110      ; 2.557      ;
; 2.321 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.815      ;
; 2.327 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.128     ; 2.388      ;
; 2.327 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.565      ;
; 2.335 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.829      ;
; 2.366 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.604      ;
; 2.378 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.032      ; 2.599      ;
; 2.384 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.835      ;
; 2.388 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.882      ;
; 2.405 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 2.899      ;
; 2.454 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.692      ;
; 2.454 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.692      ;
; 2.495 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 2.737      ;
; 2.509 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 2.751      ;
; 2.519 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.032      ; 2.740      ;
; 2.538 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.502      ; 3.749      ;
; 2.553 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.576      ;
; 2.572 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.032      ; 2.793      ;
; 2.580 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 2.822      ;
; 2.634 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.872      ;
; 2.643 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 3.137      ;
; 2.643 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.305      ; 3.137      ;
; 2.646 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.110      ; 2.945      ;
; 2.646 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.110      ; 2.945      ;
; 2.668 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.906      ;
; 2.678 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.701      ;
; 2.679 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.702      ;
; 2.687 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.925      ;
; 2.697 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.287     ; 2.119      ;
; 2.715 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.953      ;
; 2.717 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.955      ;
; 2.717 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.955      ;
; 2.729 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.967      ;
; 2.731 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.049      ; 2.969      ;
; 2.768 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.327     ; 2.150      ;
; 2.773 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.796      ;
; 2.779 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 3.021      ;
; 2.783 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.128     ; 2.844      ;
; 2.784 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.265      ; 3.238      ;
; 2.790 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.287     ; 2.212      ;
; 2.799 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.822      ;
; 2.805 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.828      ;
; 2.816 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.839      ;
; 2.835 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.032      ; 3.056      ;
; 2.849 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.872      ;
; 2.896 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.128     ; 2.957      ;
; 2.904 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.053      ; 3.146      ;
; 2.917 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.940      ;
; 2.941 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.964      ;
; 2.942 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.965      ;
; 2.956 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.166     ; 2.979      ;
; 2.963 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.287     ; 2.385      ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'Monitoring:inst3|neg_ero'                                                                                    ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; 2.777 ; Monitoring:inst3|cnt[8] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 1.586      ;
; 3.126 ; Monitoring:inst3|cnt[6] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 1.935      ;
; 3.146 ; Monitoring:inst3|cnt[7] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 1.955      ;
; 3.304 ; Monitoring:inst3|cnt[4] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 2.113      ;
; 3.431 ; Monitoring:inst3|cnt[5] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 2.240      ;
; 3.438 ; Monitoring:inst3|cnt[2] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 2.247      ;
; 3.507 ; Monitoring:inst3|cnt[1] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 2.316      ;
; 3.575 ; Monitoring:inst3|cnt[0] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 2.384      ;
; 3.592 ; Monitoring:inst3|cnt[3] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.400     ; 2.401      ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'clk_50MHz'                                                                                    ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -2.224 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 0.500        ; 2.314      ; 5.025      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -1.772 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 1.000        ; 2.314      ; 5.073      ;
; -0.726 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 0.500        ; 2.308      ; 3.521      ;
; -0.673 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 0.500        ; 2.315      ; 3.475      ;
; -0.673 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 0.500        ; 2.315      ; 3.475      ;
; -0.595 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 0.500        ; 2.224      ; 3.306      ;
; -0.591 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 0.500        ; 2.443      ; 3.521      ;
; -0.576 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.576 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 0.500        ; 2.317      ; 3.380      ;
; -0.534 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 0.500        ; 2.310      ; 3.331      ;
; -0.521 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 0.500        ; 2.298      ; 3.306      ;
; -0.521 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 0.500        ; 2.298      ; 3.306      ;
; -0.521 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 0.500        ; 2.298      ; 3.306      ;
; -0.521 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 0.500        ; 2.298      ; 3.306      ;
; -0.521 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 0.500        ; 2.298      ; 3.306      ;
; -0.521 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 0.500        ; 2.298      ; 3.306      ;
; -0.521 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 0.500        ; 2.298      ; 3.306      ;
; -0.212 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 1.000        ; 2.308      ; 3.507      ;
; -0.077 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 1.000        ; 2.315      ; 3.379      ;
; -0.077 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 1.000        ; 2.315      ; 3.379      ;
; -0.077 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 1.000        ; 2.443      ; 3.507      ;
; -0.056 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 1.000        ; 2.224      ; 3.267      ;
; -0.017 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; -0.017 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 1.000        ; 2.317      ; 3.321      ;
; 0.018  ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 1.000        ; 2.298      ; 3.267      ;
; 0.018  ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 1.000        ; 2.298      ; 3.267      ;
; 0.018  ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 1.000        ; 2.298      ; 3.267      ;
; 0.018  ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 1.000        ; 2.298      ; 3.267      ;
; 0.018  ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 1.000        ; 2.298      ; 3.267      ;
; 0.018  ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 1.000        ; 2.298      ; 3.267      ;
; 0.018  ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 1.000        ; 2.298      ; 3.267      ;
; 0.026  ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 1.000        ; 2.310      ; 3.271      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                          ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -1.228 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.400      ; 3.125      ;
; -1.228 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.400      ; 3.125      ;
; -1.228 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.400      ; 3.125      ;
; -1.204 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.593      ; 3.294      ;
; -1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.631      ; 3.331      ;
; -1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.631      ; 3.331      ;
; -1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.631      ; 3.331      ;
; -1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.631      ; 3.331      ;
; -0.698 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.400      ; 3.095      ;
; -0.698 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.400      ; 3.095      ;
; -0.698 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.400      ; 3.095      ;
; -0.663 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.593      ; 3.253      ;
; -0.643 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.631      ; 3.271      ;
; -0.643 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.631      ; 3.271      ;
; -0.643 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.631      ; 3.271      ;
; -0.643 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.631      ; 3.271      ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'Monitoring:inst3|neg_ero'                                                                   ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; -1.141 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 0.500        ; 0.859      ; 2.497      ;
; -0.544 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 1.000        ; 0.859      ; 2.400      ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'rst'                                                                                     ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.348 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 0.500        ; 4.160      ; 5.025      ;
; 0.104  ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 1.000        ; 4.160      ; 5.073      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'rst'                                                                                      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.478 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 0.000        ; 5.172      ; 4.883      ;
; -0.022 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; -0.500       ; 5.172      ; 4.839      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'clk_50MHz'                                                                                    ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.534 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 0.000        ; 2.401      ; 3.154      ;
; 0.543 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 0.000        ; 2.388      ; 3.150      ;
; 0.543 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 0.000        ; 2.388      ; 3.150      ;
; 0.543 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 0.000        ; 2.388      ; 3.150      ;
; 0.543 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 0.000        ; 2.388      ; 3.150      ;
; 0.543 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 0.000        ; 2.388      ; 3.150      ;
; 0.543 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 0.000        ; 2.388      ; 3.150      ;
; 0.543 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 0.000        ; 2.388      ; 3.150      ;
; 0.575 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.575 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 0.000        ; 2.408      ; 3.202      ;
; 0.621 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 0.000        ; 2.310      ; 3.150      ;
; 0.622 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 0.000        ; 2.539      ; 3.380      ;
; 0.633 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 0.000        ; 2.405      ; 3.257      ;
; 0.633 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 0.000        ; 2.405      ; 3.257      ;
; 0.763 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 0.000        ; 2.398      ; 3.380      ;
; 1.082 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; -0.500       ; 2.388      ; 3.189      ;
; 1.082 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; -0.500       ; 2.388      ; 3.189      ;
; 1.082 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; -0.500       ; 2.388      ; 3.189      ;
; 1.082 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; -0.500       ; 2.388      ; 3.189      ;
; 1.082 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; -0.500       ; 2.388      ; 3.189      ;
; 1.082 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; -0.500       ; 2.388      ; 3.189      ;
; 1.082 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; -0.500       ; 2.388      ; 3.189      ;
; 1.092 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; -0.500       ; 2.401      ; 3.212      ;
; 1.133 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.133 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; -0.500       ; 2.408      ; 3.260      ;
; 1.137 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; -0.500       ; 2.539      ; 3.395      ;
; 1.160 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; -0.500       ; 2.310      ; 3.189      ;
; 1.227 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; -0.500       ; 2.405      ; 3.351      ;
; 1.227 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; -0.500       ; 2.405      ; 3.351      ;
; 1.278 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; -0.500       ; 2.398      ; 3.395      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.260 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 0.000        ; 2.404      ; 4.883      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
; 2.716 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; -0.500       ; 2.404      ; 4.839      ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'Monitoring:inst3|neg_ero'                                                                   ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; 1.192 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 0.000        ; 0.917      ; 2.318      ;
; 1.786 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; -0.500       ; 0.917      ; 2.412      ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                          ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.154      ;
; 1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.154      ;
; 1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.154      ;
; 1.203 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.742      ; 3.154      ;
; 1.225 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.702      ; 3.136      ;
; 1.274 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.502      ; 2.985      ;
; 1.274 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.502      ; 2.985      ;
; 1.274 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.502      ; 2.985      ;
; 1.761 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.212      ;
; 1.761 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.212      ;
; 1.761 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.212      ;
; 1.761 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.742      ; 3.212      ;
; 1.767 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.702      ; 3.178      ;
; 1.804 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.502      ; 3.015      ;
; 1.804 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.502      ; 3.015      ;
; 1.804 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.502      ; 3.015      ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                               ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 276.7 MHz  ; 250.0 MHz       ; clk_50MHz                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 313.77 MHz ; 313.77 MHz      ; Noise_Eliminator:inst|ps.Noisechk0 ;                                                               ;
; 446.63 MHz ; 250.0 MHz       ; rst                                ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                        ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; Noise_Eliminator:inst|ps.Noisechk0 ; -3.427 ; -26.439       ;
; clk_50MHz                          ; -2.874 ; -55.377       ;
; Monitoring:inst3|neg_ero           ; -2.776 ; -2.776        ;
; rst                                ; -1.601 ; -12.667       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                         ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -0.157 ; -0.157        ;
; rst                                ; 0.142  ; 0.000         ;
; Noise_Eliminator:inst|ps.Noisechk0 ; 1.223  ; 0.000         ;
; Monitoring:inst3|neg_ero           ; 2.431  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery Summary                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -1.788 ; -23.172       ;
; Noise_Eliminator:inst|ps.Noisechk0 ; -0.925 ; -7.294        ;
; Monitoring:inst3|neg_ero           ; -0.877 ; -0.877        ;
; rst                                ; 0.023  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV -40C Model Removal Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; rst                                ; -0.406 ; -0.406        ;
; clk_50MHz                          ; 0.556  ; 0.000         ;
; Monitoring:inst3|neg_ero           ; 1.074  ; 0.000         ;
; Noise_Eliminator:inst|ps.Noisechk0 ; 1.127  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -3.000 ; -47.975       ;
; rst                                ; -3.000 ; -7.341        ;
; Noise_Eliminator:inst|ps.Noisechk0 ; -1.285 ; -10.280       ;
; Monitoring:inst3|neg_ero           ; -1.285 ; -1.285        ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                                                         ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.427 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.669     ; 3.258      ;
; -3.425 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.669     ; 3.256      ;
; -3.408 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.490     ; 3.418      ;
; -3.387 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.669     ; 3.218      ;
; -3.199 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.459     ; 3.240      ;
; -3.199 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.459     ; 3.240      ;
; -3.198 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.459     ; 3.239      ;
; -3.196 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.459     ; 3.237      ;
; -3.130 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.280      ;
; -3.128 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.278      ;
; -3.111 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.671     ; 3.440      ;
; -3.092 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.924      ;
; -3.090 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.240      ;
; -3.060 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.210      ;
; -3.058 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.208      ;
; -3.054 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.886      ;
; -3.052 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.884      ;
; -3.041 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.671     ; 3.370      ;
; -3.035 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.489     ; 3.046      ;
; -3.020 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.170      ;
; -3.014 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.846      ;
; -3.011 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.791     ; 3.220      ;
; -2.991 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.823      ;
; -2.990 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.791     ; 3.199      ;
; -2.974 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.489     ; 2.985      ;
; -2.973 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.612     ; 3.361      ;
; -2.953 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.785      ;
; -2.952 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.791     ; 3.161      ;
; -2.948 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.990      ;
; -2.902 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.262      ;
; -2.902 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.262      ;
; -2.901 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.261      ;
; -2.901 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.943      ;
; -2.899 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.259      ;
; -2.894 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.726      ;
; -2.886 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.246      ;
; -2.882 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.032      ;
; -2.880 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.030      ;
; -2.875 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.917      ;
; -2.865 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.015      ;
; -2.863 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.671     ; 3.192      ;
; -2.863 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 3.013      ;
; -2.844 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.994      ;
; -2.832 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.192      ;
; -2.832 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.192      ;
; -2.831 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.191      ;
; -2.829 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.979      ;
; -2.829 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.189      ;
; -2.827 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.977      ;
; -2.826 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.868      ;
; -2.826 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.868      ;
; -2.825 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.867      ;
; -2.823 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.865      ;
; -2.821 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.581     ; 3.240      ;
; -2.820 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.581     ; 3.239      ;
; -2.810 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.671     ; 3.139      ;
; -2.810 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.646     ; 2.664      ;
; -2.809 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.169      ;
; -2.789 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.939      ;
; -2.789 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.646     ; 2.643      ;
; -2.787 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.619      ;
; -2.772 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.467     ; 2.805      ;
; -2.770 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.489     ; 2.781      ;
; -2.765 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.807      ;
; -2.765 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.807      ;
; -2.764 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.914      ;
; -2.764 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.581     ; 3.183      ;
; -2.764 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.581     ; 3.183      ;
; -2.756 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.906      ;
; -2.754 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.114      ;
; -2.751 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.646     ; 2.605      ;
; -2.749 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 2.581      ;
; -2.747 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.671     ; 3.076      ;
; -2.739 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.671     ; 3.068      ;
; -2.726 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.876      ;
; -2.718 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.868      ;
; -2.703 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.458     ; 2.745      ;
; -2.674 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.034      ;
; -2.672 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.032      ;
; -2.654 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.014      ;
; -2.654 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.014      ;
; -2.653 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.013      ;
; -2.651 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 3.011      ;
; -2.632 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.233      ; 4.365      ;
; -2.630 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.233      ; 4.363      ;
; -2.625 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.436     ; 2.689      ;
; -2.619 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.436     ; 2.683      ;
; -2.613 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.412      ; 4.525      ;
; -2.602 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 2.962      ;
; -2.601 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 2.961      ;
; -2.600 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.810     ; 2.290      ;
; -2.598 ; FrequencyRegulator:inst2|div[1]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.640     ; 2.958      ;
; -2.598 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.810     ; 2.288      ;
; -2.592 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.233      ; 4.325      ;
; -2.581 ; FrequencyRegulator:inst2|div[6]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.731      ;
; -2.581 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.631     ; 2.450      ;
; -2.579 ; FrequencyRegulator:inst2|div[6]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.850     ; 2.729      ;
; -2.563 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.436     ; 2.627      ;
; -2.563 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.436     ; 2.627      ;
; -2.562 ; FrequencyRegulator:inst2|div[6]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.671     ; 2.891      ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk_50MHz'                                                                                                                  ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.874 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 1.183      ;
; -2.614 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.536      ;
; -2.614 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.536      ;
; -2.614 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.536      ;
; -2.614 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.536      ;
; -2.614 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.536      ;
; -2.614 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.536      ;
; -2.614 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.536      ;
; -2.577 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 0.886      ;
; -2.570 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 1.000        ; -2.681     ; 0.879      ;
; -2.503 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 3.368      ;
; -2.470 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.392      ;
; -2.470 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.392      ;
; -2.470 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.392      ;
; -2.470 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.392      ;
; -2.470 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.392      ;
; -2.470 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.392      ;
; -2.470 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.392      ;
; -2.439 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.361      ;
; -2.439 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.361      ;
; -2.439 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.361      ;
; -2.439 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.361      ;
; -2.439 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.361      ;
; -2.439 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.361      ;
; -2.439 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.361      ;
; -2.401 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.323      ;
; -2.401 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.323      ;
; -2.401 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.323      ;
; -2.401 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.323      ;
; -2.401 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.323      ;
; -2.401 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.323      ;
; -2.401 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.323      ;
; -2.359 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 3.224      ;
; -2.355 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 3.220      ;
; -2.327 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.249      ;
; -2.327 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.249      ;
; -2.327 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.249      ;
; -2.327 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.249      ;
; -2.327 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.249      ;
; -2.327 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.249      ;
; -2.327 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.249      ;
; -2.290 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 3.155      ;
; -2.267 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.189      ;
; -2.267 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.189      ;
; -2.267 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.189      ;
; -2.267 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.189      ;
; -2.267 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.189      ;
; -2.267 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.189      ;
; -2.267 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.189      ;
; -2.255 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.177      ;
; -2.255 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.177      ;
; -2.255 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.177      ;
; -2.255 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.177      ;
; -2.255 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.177      ;
; -2.255 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.177      ;
; -2.255 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 3.177      ;
; -2.245 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 3.110      ;
; -2.163 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 3.028      ;
; -2.144 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 3.009      ;
; -1.926 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.883      ;
; -1.857 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.814      ;
; -1.805 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.762      ;
; -1.769 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.013     ; 2.756      ;
; -1.767 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 2.689      ;
; -1.767 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 2.689      ;
; -1.767 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 2.689      ;
; -1.767 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 2.689      ;
; -1.767 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 2.689      ;
; -1.767 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 2.689      ;
; -1.767 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.078     ; 2.689      ;
; -1.719 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.676      ;
; -1.695 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.652      ;
; -1.681 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.638      ;
; -1.669 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.626      ;
; -1.666 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.135     ; 2.531      ;
; -1.662 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.619      ;
; -1.658 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.013     ; 2.645      ;
; -1.631 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.013     ; 2.618      ;
; -1.594 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.013     ; 2.581      ;
; -1.574 ; FrequencyRegulator:inst2|div[4]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.531      ;
; -1.567 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.524      ;
; -1.565 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.522      ;
; -1.548 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.505      ;
; -1.537 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.013     ; 2.524      ;
; -1.524 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.481      ;
; -1.513 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.013     ; 2.500      ;
; -1.480 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.437      ;
; -1.458 ; FrequencyRegulator:inst2|div[5]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.415      ;
; -1.444 ; FrequencyRegulator:inst2|div[5]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.401      ;
; -1.444 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.401      ;
; -1.436 ; FrequencyRegulator:inst2|div[4]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.393      ;
; -1.429 ; FrequencyRegulator:inst2|div[6]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.386      ;
; -1.429 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.043     ; 2.386      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'Monitoring:inst3|neg_ero'                                                                                    ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; -2.776 ; Monitoring:inst3|cnt[3] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 2.443      ;
; -2.728 ; Monitoring:inst3|cnt[1] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 2.395      ;
; -2.688 ; Monitoring:inst3|cnt[0] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 2.355      ;
; -2.649 ; Monitoring:inst3|cnt[5] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 2.316      ;
; -2.575 ; Monitoring:inst3|cnt[2] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 2.242      ;
; -2.468 ; Monitoring:inst3|cnt[4] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 2.135      ;
; -2.429 ; Monitoring:inst3|cnt[7] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 2.096      ;
; -2.328 ; Monitoring:inst3|cnt[6] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 1.995      ;
; -1.911 ; Monitoring:inst3|cnt[8] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -1.333     ; 1.578      ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'rst'                                                                                                                    ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.601 ; FrequencyRegulator:inst2|div[0] ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; clk_50MHz    ; rst         ; 0.500        ; -0.194     ; 0.976      ;
; -1.559 ; FrequencyRegulator:inst2|div[1] ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; clk_50MHz    ; rst         ; 0.500        ; -0.351     ; 0.901      ;
; -1.528 ; FrequencyRegulator:inst2|div[6] ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; clk_50MHz    ; rst         ; 0.500        ; -0.093     ; 1.013      ;
; -1.502 ; FrequencyRegulator:inst2|div[7] ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; clk_50MHz    ; rst         ; 0.500        ; -0.096     ; 0.992      ;
; -1.321 ; FrequencyRegulator:inst2|div[2] ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; clk_50MHz    ; rst         ; 0.500        ; -0.232     ; 0.658      ;
; -1.312 ; FrequencyRegulator:inst2|div[5] ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; clk_50MHz    ; rst         ; 0.500        ; -0.232     ; 0.660      ;
; -1.303 ; FrequencyRegulator:inst2|div[3] ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; clk_50MHz    ; rst         ; 0.500        ; -0.232     ; 0.658      ;
; -1.302 ; FrequencyRegulator:inst2|div[4] ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; clk_50MHz    ; rst         ; 0.500        ; -0.231     ; 0.639      ;
; -1.239 ; Divider:inst1|TFlipFlop:tff|out ; Divider:inst1|TFlipFlop:tff|out       ; rst          ; rst         ; 1.000        ; -0.900     ; 1.359      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk_50MHz'                                                                                                                   ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.157 ; rst                                  ; Monitoring:inst3|neg_ero             ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.129      ;
; 0.271  ; Noise_Eliminator:inst|ns.Stable1     ; Noise_Eliminator:inst|ps.Stable1     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.189      ; 0.628      ;
; 0.306  ; rst                                  ; Monitoring:inst3|neg_ero             ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.092      ;
; 0.368  ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 0.574      ;
; 0.397  ; Noise_Eliminator:inst|ps.Waitfor1    ; Noise_Eliminator:inst|ns.Stable1     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.627      ;
; 0.397  ; Monitoring:inst3|cnt[8]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.628      ;
; 0.398  ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.628      ;
; 0.398  ; Noise_Eliminator:inst|ns.Waitfor1    ; Noise_Eliminator:inst|ps.Waitfor1    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.628      ;
; 0.576  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|neg_ero             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.807      ;
; 0.591  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.822      ;
; 0.592  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.823      ;
; 0.593  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.823      ;
; 0.595  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.825      ;
; 0.595  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.826      ;
; 0.596  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.826      ;
; 0.596  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.826      ;
; 0.596  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.826      ;
; 0.596  ; Monitoring:inst3|cnt[7]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.827      ;
; 0.596  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.827      ;
; 0.597  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.828      ;
; 0.598  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.829      ;
; 0.599  ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.829      ;
; 0.614  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[0]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.845      ;
; 0.615  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[0] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.845      ;
; 0.632  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|neg_psi     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 0.862      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.696  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[0]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 0.927      ;
; 0.832  ; Noise_Eliminator:inst|ps.Stable1     ; Noise_Eliminator:inst|ns.Noisechk0   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; -0.036     ; 0.964      ;
; 0.836  ; Noise_Eliminator:inst|ps.Stable1     ; Noise_Eliminator:inst|ns.Waitfor1    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; -0.036     ; 0.968      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.853  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[0] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.083      ;
; 0.868  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.099      ;
; 0.868  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.098      ;
; 0.868  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.099      ;
; 0.869  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.100      ;
; 0.869  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.099      ;
; 0.870  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.100      ;
; 0.872  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.103      ;
; 0.873  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.104      ;
; 0.873  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.103      ;
; 0.874  ; Monitoring:inst3|cnt[7]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.105      ;
; 0.874  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.104      ;
; 0.874  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.104      ;
; 0.874  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.105      ;
; 0.874  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.105      ;
; 0.875  ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.105      ;
; 0.882  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.112      ;
; 0.882  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.113      ;
; 0.883  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.113      ;
; 0.886  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.117      ;
; 0.887  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.118      ;
; 0.887  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.117      ;
; 0.888  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.119      ;
; 0.889  ; Noise_Eliminator:inst|ns.Noisechk0   ; Noise_Eliminator:inst|ps.Noisechk0   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.120      ;
; 0.958  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.189      ;
; 0.959  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.190      ;
; 0.960  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.190      ;
; 0.964  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.194      ;
; 0.964  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.194      ;
; 0.964  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.195      ;
; 0.972  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.203      ;
; 0.972  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.202      ;
; 0.972  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.203      ;
; 0.973  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.204      ;
; 0.973  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.203      ;
; 0.976  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.207      ;
; 0.977  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.208      ;
; 0.977  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.207      ;
; 0.978  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.208      ;
; 0.978  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.208      ;
; 0.978  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.209      ;
; 0.986  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.216      ;
; 0.986  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.217      ;
; 0.990  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.221      ;
; 0.991  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.222      ;
; 0.991  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.221      ;
; 1.062  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.293      ;
; 1.063  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.294      ;
; 1.068  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.298      ;
; 1.068  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.298      ;
; 1.076  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.307      ;
; 1.076  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.306      ;
; 1.077  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.308      ;
; 1.080  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.311      ;
; 1.081  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.063      ; 1.312      ;
; 1.081  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.311      ;
; 1.082  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.062      ; 1.312      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'rst'                                                                                                                    ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.142 ; Divider:inst1|TFlipFlop:tff|out ; Divider:inst1|TFlipFlop:tff|out       ; rst          ; rst         ; 0.000        ; 0.900      ; 1.210      ;
; 1.140 ; FrequencyRegulator:inst2|div[4] ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; clk_50MHz    ; rst         ; -0.500       ; -0.107     ; 0.563      ;
; 1.159 ; FrequencyRegulator:inst2|div[2] ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; clk_50MHz    ; rst         ; -0.500       ; -0.108     ; 0.581      ;
; 1.160 ; FrequencyRegulator:inst2|div[3] ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; clk_50MHz    ; rst         ; -0.500       ; -0.108     ; 0.582      ;
; 1.161 ; FrequencyRegulator:inst2|div[5] ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; clk_50MHz    ; rst         ; -0.500       ; -0.108     ; 0.583      ;
; 1.381 ; FrequencyRegulator:inst2|div[7] ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; clk_50MHz    ; rst         ; -0.500       ; 0.034      ; 0.945      ;
; 1.388 ; FrequencyRegulator:inst2|div[6] ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; clk_50MHz    ; rst         ; -0.500       ; 0.037      ; 0.955      ;
; 1.420 ; FrequencyRegulator:inst2|div[0] ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; clk_50MHz    ; rst         ; -0.500       ; -0.073     ; 0.877      ;
; 1.567 ; FrequencyRegulator:inst2|div[1] ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; clk_50MHz    ; rst         ; -0.500       ; -0.230     ; 0.867      ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.223 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.418     ; 0.493      ;
; 1.234 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 2.955      ;
; 1.341 ; Divider:inst1|MyCounter:cnt|cnt[7]~1         ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.454     ; 0.575      ;
; 1.344 ; Divider:inst1|MyCounter:cnt|cnt[6]~5         ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.457     ; 0.575      ;
; 1.373 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 3.094      ;
; 1.390 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.314      ; 2.892      ;
; 1.398 ; FrequencyRegulator:inst2|div[4]              ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.509     ; 1.077      ;
; 1.399 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 3.120      ;
; 1.406 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.314      ; 2.908      ;
; 1.442 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.500      ; 3.130      ;
; 1.458 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.061      ; 1.687      ;
; 1.489 ; FrequencyRegulator:inst2|div[5]              ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.695     ; 0.982      ;
; 1.496 ; FrequencyRegulator:inst2|div[6]              ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.476     ; 1.208      ;
; 1.498 ; FrequencyRegulator:inst2|div[3]              ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.476     ; 1.210      ;
; 1.499 ; FrequencyRegulator:inst2|div[7]              ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.476     ; 1.211      ;
; 1.506 ; Divider:inst1|MyCounter:cnt|cnt[0]~29        ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.516     ; 0.678      ;
; 1.530 ; FrequencyRegulator:inst2|div[1]              ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.695     ; 1.023      ;
; 1.534 ; FrequencyRegulator:inst2|div[0]              ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.638     ; 1.084      ;
; 1.561 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 3.282      ;
; 1.566 ; Divider:inst1|MyCounter:cnt|cnt[3]~17        ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.318     ; 0.936      ;
; 1.657 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 2.878      ;
; 1.663 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 1.874      ;
; 1.678 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 1.891      ;
; 1.683 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 1.896      ;
; 1.724 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.166      ;
; 1.727 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 1.940      ;
; 1.732 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.174      ;
; 1.735 ; Divider:inst1|MyCounter:cnt|cnt[5]~9         ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.537     ; 0.886      ;
; 1.738 ; Divider:inst1|MyCounter:cnt|cnt[4]~13        ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.352     ; 1.074      ;
; 1.748 ; Divider:inst1|MyCounter:cnt|cnt[2]~21        ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.318     ; 1.118      ;
; 1.763 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.314      ; 3.265      ;
; 1.780 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.222      ;
; 1.786 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.241      ; 2.195      ;
; 1.794 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.241      ; 2.203      ;
; 1.796 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 3.017      ;
; 1.797 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.239      ;
; 1.805 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.247      ;
; 1.813 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.314      ; 2.815      ;
; 1.814 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.094      ; 2.076      ;
; 1.821 ; FrequencyRegulator:inst2|div[2]              ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.476     ; 1.533      ;
; 1.823 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 3.044      ;
; 1.824 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.035      ;
; 1.828 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.039      ;
; 1.830 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.314      ; 2.832      ;
; 1.858 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.069      ;
; 1.870 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.500      ; 3.058      ;
; 1.888 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.330      ;
; 1.922 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.094      ; 2.184      ;
; 1.928 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 2.141      ;
; 1.930 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.372      ;
; 1.938 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.380      ;
; 1.968 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.179      ;
; 1.997 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.124     ; 2.041      ;
; 1.997 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.208      ;
; 2.002 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.444      ;
; 2.010 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.452      ;
; 2.017 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 3.238      ;
; 2.057 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.030      ; 2.255      ;
; 2.089 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.300      ;
; 2.089 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.300      ;
; 2.124 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 2.337      ;
; 2.132 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 2.345      ;
; 2.140 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.030      ; 2.338      ;
; 2.186 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.314      ; 3.188      ;
; 2.200 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.030      ; 2.398      ;
; 2.203 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.414      ;
; 2.218 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.231      ;
; 2.221 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 2.434      ;
; 2.225 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.667      ;
; 2.225 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.274      ; 2.667      ;
; 2.239 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.094      ; 2.501      ;
; 2.239 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.094      ; 2.501      ;
; 2.241 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.452      ;
; 2.268 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.479      ;
; 2.288 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.301      ;
; 2.290 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.303      ;
; 2.299 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.199     ; 1.788      ;
; 2.308 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.519      ;
; 2.309 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.520      ;
; 2.309 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.520      ;
; 2.321 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.532      ;
; 2.322 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.043      ; 2.533      ;
; 2.356 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.241      ; 2.765      ;
; 2.366 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.379      ;
; 2.371 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.384      ;
; 2.385 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 2.598      ;
; 2.387 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.232     ; 1.843      ;
; 2.388 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.124     ; 2.432      ;
; 2.398 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.199     ; 1.887      ;
; 2.420 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.030      ; 2.618      ;
; 2.431 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.444      ;
; 2.438 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.451      ;
; 2.441 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.454      ;
; 2.451 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.464      ;
; 2.455 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.045      ; 2.668      ;
; 2.458 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.124     ; 2.502      ;
; 2.505 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.199     ; 1.994      ;
; 2.508 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.521      ;
; 2.510 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.523      ;
; 2.521 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.155     ; 2.534      ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'Monitoring:inst3|neg_ero'                                                                                    ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; 2.431 ; Monitoring:inst3|cnt[8] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 1.410      ;
; 2.725 ; Monitoring:inst3|cnt[6] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 1.704      ;
; 2.752 ; Monitoring:inst3|cnt[7] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 1.731      ;
; 2.871 ; Monitoring:inst3|cnt[4] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 1.850      ;
; 2.975 ; Monitoring:inst3|cnt[2] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 1.954      ;
; 2.989 ; Monitoring:inst3|cnt[5] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 1.968      ;
; 3.020 ; Monitoring:inst3|cnt[1] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 1.999      ;
; 3.080 ; Monitoring:inst3|cnt[0] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 2.059      ;
; 3.111 ; Monitoring:inst3|cnt[3] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -1.209     ; 2.090      ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'clk_50MHz'                                                                                    ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.788 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 4.291      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -1.626 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 4.629      ;
; -0.517 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 0.500        ; 2.008      ; 3.015      ;
; -0.460 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.963      ;
; -0.460 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.963      ;
; -0.407 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 0.500        ; 2.118      ; 3.015      ;
; -0.400 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.400 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 0.500        ; 2.013      ; 2.903      ;
; -0.384 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 0.500        ; 1.952      ; 2.826      ;
; -0.351 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.850      ;
; -0.327 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.826      ;
; -0.327 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.826      ;
; -0.327 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.826      ;
; -0.327 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.826      ;
; -0.327 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.826      ;
; -0.327 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.826      ;
; -0.327 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 0.500        ; 2.009      ; 2.826      ;
; -0.172 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 1.000        ; 2.008      ; 3.170      ;
; -0.062 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 1.000        ; 2.118      ; 3.170      ;
; -0.041 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 3.044      ;
; -0.041 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 3.044      ;
; -0.001 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 1.000        ; 1.952      ; 2.943      ;
; 0.013  ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.013  ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 1.000        ; 2.013      ; 2.990      ;
; 0.045  ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.954      ;
; 0.056  ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.943      ;
; 0.056  ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.943      ;
; 0.056  ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.943      ;
; 0.056  ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.943      ;
; 0.056  ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.943      ;
; 0.056  ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.943      ;
; 0.056  ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 1.000        ; 2.009      ; 2.943      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                          ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -0.925 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.233      ; 2.658      ;
; -0.925 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.233      ; 2.658      ;
; -0.925 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.233      ; 2.658      ;
; -0.907 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.443      ; 2.850      ;
; -0.907 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.443      ; 2.850      ;
; -0.907 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.443      ; 2.850      ;
; -0.907 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.443      ; 2.850      ;
; -0.891 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 1.412      ; 2.803      ;
; -0.557 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.233      ; 2.790      ;
; -0.557 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.233      ; 2.790      ;
; -0.557 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.233      ; 2.790      ;
; -0.514 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.412      ; 2.926      ;
; -0.511 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.443      ; 2.954      ;
; -0.511 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.443      ; 2.954      ;
; -0.511 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.443      ; 2.954      ;
; -0.511 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 1.443      ; 2.954      ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'Monitoring:inst3|neg_ero'                                                                   ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; -0.877 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 0.500        ; 0.755      ; 2.132      ;
; -0.385 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 1.000        ; 0.755      ; 2.140      ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'rst'                                                                                    ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; 0.023 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 0.500        ; 3.794      ; 4.291      ;
; 0.185 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 1.000        ; 3.794      ; 4.629      ;
+-------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'rst'                                                                                      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.406 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 0.000        ; 4.694      ; 4.456      ;
; -0.230 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; -0.500       ; 4.694      ; 4.132      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'clk_50MHz'                                                                                    ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.556 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.837      ;
; 0.556 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.837      ;
; 0.556 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.837      ;
; 0.556 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.837      ;
; 0.556 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.837      ;
; 0.556 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.837      ;
; 0.556 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.837      ;
; 0.567 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 0.000        ; 2.083      ; 2.848      ;
; 0.596 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.596 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 0.000        ; 2.088      ; 2.882      ;
; 0.615 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 0.000        ; 2.024      ; 2.837      ;
; 0.649 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 2.934      ;
; 0.649 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 2.934      ;
; 0.660 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 0.000        ; 2.197      ; 3.055      ;
; 0.775 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 0.000        ; 2.082      ; 3.055      ;
; 0.944 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.725      ;
; 0.944 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.725      ;
; 0.944 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.725      ;
; 0.944 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.725      ;
; 0.944 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.725      ;
; 0.944 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.725      ;
; 0.944 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.725      ;
; 0.967 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; -0.500       ; 2.083      ; 2.748      ;
; 1.003 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; -0.500       ; 2.024      ; 2.725      ;
; 1.012 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; -0.500       ; 2.197      ; 2.907      ;
; 1.013 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.013 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; -0.500       ; 2.088      ; 2.799      ;
; 1.072 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 2.857      ;
; 1.072 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 2.857      ;
; 1.127 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; -0.500       ; 2.082      ; 2.907      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.171 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 0.000        ; 2.087      ; 4.456      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
; 2.347 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; -0.500       ; 2.087      ; 4.132      ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'Monitoring:inst3|neg_ero'                                                                   ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; 1.074 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 0.000        ; 0.804      ; 2.066      ;
; 1.567 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; -0.500       ; 0.804      ; 2.059      ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                          ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 1.127 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 2.848      ;
; 1.127 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 2.848      ;
; 1.127 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 2.848      ;
; 1.127 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.533      ; 2.848      ;
; 1.133 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.500      ; 2.821      ;
; 1.188 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.314      ; 2.690      ;
; 1.188 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.314      ; 2.690      ;
; 1.188 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 1.314      ; 2.690      ;
; 1.515 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.500      ; 2.703      ;
; 1.527 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 2.748      ;
; 1.527 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 2.748      ;
; 1.527 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 2.748      ;
; 1.527 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.533      ; 2.748      ;
; 1.562 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.314      ; 2.564      ;
; 1.562 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.314      ; 2.564      ;
; 1.562 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 1.314      ; 2.564      ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                        ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; Noise_Eliminator:inst|ps.Noisechk0 ; -1.935 ; -15.067       ;
; Monitoring:inst3|neg_ero           ; -1.088 ; -1.088        ;
; clk_50MHz                          ; -0.854 ; -14.640       ;
; rst                                ; -0.302 ; -1.850        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                         ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -0.209 ; -0.209        ;
; rst                                ; 0.093  ; 0.000         ;
; Noise_Eliminator:inst|ps.Noisechk0 ; 0.600  ; 0.000         ;
; Monitoring:inst3|neg_ero           ; 1.250  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery Summary                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -1.250 ; -18.662       ;
; Noise_Eliminator:inst|ps.Noisechk0 ; -0.740 ; -5.817        ;
; Monitoring:inst3|neg_ero           ; -0.611 ; -0.611        ;
; rst                                ; -0.492 ; -0.492        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV -40C Model Removal Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; rst                                ; -0.139 ; -0.139        ;
; clk_50MHz                          ; 0.137  ; 0.000         ;
; Monitoring:inst3|neg_ero           ; 0.528  ; 0.000         ;
; Noise_Eliminator:inst|ps.Noisechk0 ; 0.550  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk_50MHz                          ; -3.000 ; -39.601       ;
; rst                                ; -3.000 ; -6.411        ;
; Noise_Eliminator:inst|ps.Noisechk0 ; -1.000 ; -8.000        ;
; Monitoring:inst3|neg_ero           ; -1.000 ; -1.000        ;
+------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                                                         ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -1.935 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.755     ; 1.668      ;
; -1.934 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.755     ; 1.667      ;
; -1.931 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.668     ; 1.751      ;
; -1.919 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.755     ; 1.652      ;
; -1.839 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.662     ; 1.665      ;
; -1.838 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.662     ; 1.664      ;
; -1.837 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.662     ; 1.663      ;
; -1.834 ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.662     ; 1.660      ;
; -1.785 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.519      ;
; -1.754 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.488      ;
; -1.753 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.487      ;
; -1.750 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.667     ; 1.571      ;
; -1.738 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.472      ;
; -1.716 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.543      ;
; -1.703 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.437      ;
; -1.698 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.432      ;
; -1.695 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.667     ; 1.516      ;
; -1.690 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.517      ;
; -1.688 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.515      ;
; -1.683 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.417      ;
; -1.658 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.485      ;
; -1.657 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.484      ;
; -1.656 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.483      ;
; -1.653 ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.480      ;
; -1.629 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.744     ; 1.373      ;
; -1.628 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.744     ; 1.372      ;
; -1.625 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.657     ; 1.456      ;
; -1.616 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.350      ;
; -1.613 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.667     ; 1.434      ;
; -1.613 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.744     ; 1.357      ;
; -1.606 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.433      ;
; -1.603 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.430      ;
; -1.602 ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.429      ;
; -1.601 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.754     ; 1.335      ;
; -1.571 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.651     ; 1.408      ;
; -1.563 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.846     ; 1.205      ;
; -1.562 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.846     ; 1.204      ;
; -1.559 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.759     ; 1.288      ;
; -1.547 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.846     ; 1.189      ;
; -1.542 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.613      ; 2.643      ;
; -1.541 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.613      ; 2.642      ;
; -1.538 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.700      ; 2.726      ;
; -1.533 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.651     ; 1.370      ;
; -1.532 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.651     ; 1.369      ;
; -1.528 ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.651     ; 1.365      ;
; -1.526 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.613      ; 2.627      ;
; -1.521 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.348      ;
; -1.520 ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.661     ; 1.347      ;
; -1.508 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.848     ; 1.148      ;
; -1.507 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.848     ; 1.147      ;
; -1.504 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.761     ; 1.231      ;
; -1.503 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.702     ; 1.289      ;
; -1.492 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.848     ; 1.132      ;
; -1.490 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.609     ; 1.369      ;
; -1.467 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.753     ; 1.202      ;
; -1.466 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.753     ; 1.201      ;
; -1.465 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.753     ; 1.200      ;
; -1.462 ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.753     ; 1.197      ;
; -1.458 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.702     ; 1.244      ;
; -1.455 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.615     ; 1.328      ;
; -1.446 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 2.640      ;
; -1.445 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 2.639      ;
; -1.444 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 2.638      ;
; -1.443 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.702     ; 1.229      ;
; -1.441 ; rst                                   ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 2.635      ;
; -1.430 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.755     ; 1.163      ;
; -1.412 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.755     ; 1.145      ;
; -1.411 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.755     ; 1.144      ;
; -1.410 ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.755     ; 1.143      ;
; -1.406 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.609     ; 1.285      ;
; -1.365 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.609     ; 1.244      ;
; -1.362 ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; -0.609     ; 1.241      ;
; -1.224 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.665      ;
; -1.223 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.664      ;
; -1.220 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.460     ; 1.748      ;
; -1.208 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.649      ;
; -1.207 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.511     ; 1.684      ;
; -1.206 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.511     ; 1.683      ;
; -1.203 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.424     ; 1.767      ;
; -1.202 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.643      ;
; -1.201 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.642      ;
; -1.198 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.460     ; 1.726      ;
; -1.191 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.511     ; 1.668      ;
; -1.186 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.627      ;
; -1.149 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.418     ; 1.719      ;
; -1.140 ; FrequencyRegulator:inst2|div[2]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.581      ;
; -1.130 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.571      ;
; -1.128 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.454     ; 1.662      ;
; -1.127 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.454     ; 1.661      ;
; -1.126 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.454     ; 1.660      ;
; -1.123 ; FrequencyRegulator:inst2|div[4]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.454     ; 1.657      ;
; -1.120 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.561      ;
; -1.119 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.547     ; 1.560      ;
; -1.117 ; FrequencyRegulator:inst2|div[3]       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.454     ; 1.651      ;
; -1.116 ; FrequencyRegulator:inst2|div[7]       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.460     ; 1.644      ;
; -1.111 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.418     ; 1.681      ;
; -1.110 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.418     ; 1.680      ;
; -1.106 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.454     ; 1.640      ;
; -1.106 ; FrequencyRegulator:inst2|div[0]       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.418     ; 1.676      ;
; -1.105 ; FrequencyRegulator:inst2|div[5]       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz    ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; -0.454     ; 1.639      ;
+--------+---------------------------------------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'Monitoring:inst3|neg_ero'                                                                                    ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; -1.088 ; Monitoring:inst3|cnt[3] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.326      ;
; -1.057 ; Monitoring:inst3|cnt[1] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.295      ;
; -1.031 ; Monitoring:inst3|cnt[0] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.269      ;
; -1.016 ; Monitoring:inst3|cnt[5] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.254      ;
; -0.964 ; Monitoring:inst3|cnt[2] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.202      ;
; -0.900 ; Monitoring:inst3|cnt[4] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.138      ;
; -0.881 ; Monitoring:inst3|cnt[7] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.119      ;
; -0.822 ; Monitoring:inst3|cnt[6] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 1.060      ;
; -0.601 ; Monitoring:inst3|cnt[8] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 1.000        ; -0.750     ; 0.839      ;
+--------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk_50MHz'                                                                                                                  ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.854 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.820      ;
; -0.854 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.820      ;
; -0.854 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.820      ;
; -0.854 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.820      ;
; -0.854 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.820      ;
; -0.854 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.820      ;
; -0.854 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.820      ;
; -0.837 ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.769      ;
; -0.823 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.789      ;
; -0.823 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.789      ;
; -0.823 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.789      ;
; -0.823 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.789      ;
; -0.823 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.789      ;
; -0.823 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.789      ;
; -0.823 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.789      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.808 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.611      ;
; -0.806 ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.738      ;
; -0.788 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.754      ;
; -0.788 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.754      ;
; -0.788 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.754      ;
; -0.788 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.754      ;
; -0.788 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.754      ;
; -0.788 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.754      ;
; -0.788 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.754      ;
; -0.771 ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.703      ;
; -0.746 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.712      ;
; -0.746 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.712      ;
; -0.746 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.712      ;
; -0.746 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.712      ;
; -0.746 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.712      ;
; -0.746 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.712      ;
; -0.746 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.712      ;
; -0.738 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.704      ;
; -0.738 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.704      ;
; -0.738 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.704      ;
; -0.738 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.704      ;
; -0.738 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.704      ;
; -0.738 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.704      ;
; -0.738 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.704      ;
; -0.729 ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.661      ;
; -0.721 ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.653      ;
; -0.696 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.662      ;
; -0.696 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.662      ;
; -0.696 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.662      ;
; -0.696 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.662      ;
; -0.696 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.662      ;
; -0.696 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.662      ;
; -0.696 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.662      ;
; -0.679 ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.611      ;
; -0.668 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.471      ;
; -0.661 ; Divider:inst1|TFlipFlop:tff|out      ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 1.000        ; -1.175     ; 0.464      ;
; -0.622 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.588      ;
; -0.622 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.588      ;
; -0.622 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.588      ;
; -0.622 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.588      ;
; -0.622 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.588      ;
; -0.622 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.588      ;
; -0.622 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.588      ;
; -0.605 ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.537      ;
; -0.594 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.556      ;
; -0.575 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.537      ;
; -0.511 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.473      ;
; -0.506 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.007     ; 1.487      ;
; -0.469 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.007     ; 1.450      ;
; -0.462 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.428      ;
; -0.462 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.428      ;
; -0.462 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.428      ;
; -0.462 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.428      ;
; -0.462 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.428      ;
; -0.462 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.428      ;
; -0.462 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.022     ; 1.428      ;
; -0.462 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.424      ;
; -0.445 ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.056     ; 1.377      ;
; -0.445 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.407      ;
; -0.443 ; FrequencyRegulator:inst2|div[1]      ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.405      ;
; -0.436 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.398      ;
; -0.417 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.379      ;
; -0.393 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.007     ; 1.374      ;
; -0.386 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.007     ; 1.367      ;
; -0.382 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.344      ;
; -0.378 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[4]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.340      ;
; -0.376 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.007     ; 1.357      ;
; -0.356 ; FrequencyRegulator:inst2|div[5]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.318      ;
; -0.353 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.315      ;
; -0.326 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[1]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.007     ; 1.307      ;
; -0.324 ; FrequencyRegulator:inst2|div[4]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.286      ;
; -0.318 ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[2]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.007     ; 1.299      ;
; -0.304 ; FrequencyRegulator:inst2|div[3]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.266      ;
; -0.295 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.257      ;
; -0.292 ; FrequencyRegulator:inst2|div[5]      ; FrequencyRegulator:inst2|div[6]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.254      ;
; -0.269 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[5]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.231      ;
; -0.247 ; FrequencyRegulator:inst2|div[6]      ; FrequencyRegulator:inst2|div[7]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.209      ;
; -0.246 ; FrequencyRegulator:inst2|div[2]      ; FrequencyRegulator:inst2|div[3]      ; clk_50MHz    ; clk_50MHz   ; 1.000        ; -0.026     ; 1.208      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'rst'                                                                                                                    ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.302 ; FrequencyRegulator:inst2|div[0] ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; clk_50MHz    ; rst         ; 0.500        ; 0.203      ; 0.505      ;
; -0.287 ; FrequencyRegulator:inst2|div[1] ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; clk_50MHz    ; rst         ; 0.500        ; 0.128      ; 0.477      ;
; -0.267 ; FrequencyRegulator:inst2|div[6] ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; clk_50MHz    ; rst         ; 0.500        ; 0.268      ; 0.543      ;
; -0.262 ; FrequencyRegulator:inst2|div[7] ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; clk_50MHz    ; rst         ; 0.500        ; 0.266      ; 0.537      ;
; -0.162 ; FrequencyRegulator:inst2|div[2] ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; clk_50MHz    ; rst         ; 0.500        ; 0.177      ; 0.339      ;
; -0.156 ; FrequencyRegulator:inst2|div[5] ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; clk_50MHz    ; rst         ; 0.500        ; 0.177      ; 0.342      ;
; -0.152 ; FrequencyRegulator:inst2|div[4] ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; clk_50MHz    ; rst         ; 0.500        ; 0.178      ; 0.329      ;
; -0.151 ; FrequencyRegulator:inst2|div[3] ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; clk_50MHz    ; rst         ; 0.500        ; 0.177      ; 0.339      ;
; -0.111 ; Divider:inst1|TFlipFlop:tff|out ; Divider:inst1|TFlipFlop:tff|out       ; rst          ; rst         ; 1.000        ; -0.447     ; 0.672      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk_50MHz'                                                                                                                   ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.209 ; rst                                  ; Monitoring:inst3|neg_ero             ; rst          ; clk_50MHz   ; 0.000        ; 1.139      ; 1.042      ;
; 0.093  ; Noise_Eliminator:inst|ns.Stable1     ; Noise_Eliminator:inst|ps.Stable1     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.127      ; 0.302      ;
; 0.186  ; Noise_Eliminator:inst|ps.Waitfor1    ; Noise_Eliminator:inst|ns.Stable1     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.302      ;
; 0.187  ; Noise_Eliminator:inst|ns.Waitfor1    ; Noise_Eliminator:inst|ps.Waitfor1    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.303      ;
; 0.193  ; FrequencyRegulator:inst2|div[0]      ; FrequencyRegulator:inst2|div[0]      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.021      ; 0.296      ;
; 0.195  ; FrequencyRegulator:inst2|duration[7] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.312      ;
; 0.196  ; Monitoring:inst3|cnt[8]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.312      ;
; 0.272  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|neg_ero             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.389      ;
; 0.287  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.404      ;
; 0.288  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.405      ;
; 0.288  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.405      ;
; 0.288  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.404      ;
; 0.289  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.406      ;
; 0.289  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.406      ;
; 0.289  ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.406      ;
; 0.289  ; Monitoring:inst3|cnt[7]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.405      ;
; 0.289  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.405      ;
; 0.289  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.405      ;
; 0.290  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.406      ;
; 0.290  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.406      ;
; 0.290  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.406      ;
; 0.299  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[0] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.416      ;
; 0.300  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[0]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.416      ;
; 0.309  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|neg_psi     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.318  ; Monitoring:inst3|old_ero             ; Monitoring:inst3|cnt[0]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.434      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.381  ; FrequencyRegulator:inst2|old_psi     ; FrequencyRegulator:inst2|duration[0] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.498      ;
; 0.420  ; Noise_Eliminator:inst|ns.Noisechk0   ; Noise_Eliminator:inst|ps.Noisechk0   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.538      ;
; 0.420  ; Noise_Eliminator:inst|ps.Stable1     ; Noise_Eliminator:inst|ns.Noisechk0   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; -0.039     ; 0.463      ;
; 0.423  ; Noise_Eliminator:inst|ps.Stable1     ; Noise_Eliminator:inst|ns.Waitfor1    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; -0.039     ; 0.466      ;
; 0.431  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.548      ;
; 0.432  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.549      ;
; 0.432  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.549      ;
; 0.432  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.548      ;
; 0.433  ; Monitoring:inst3|cnt[7]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.549      ;
; 0.433  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.549      ;
; 0.433  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.549      ;
; 0.441  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[1] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.558      ;
; 0.441  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.558      ;
; 0.441  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.558      ;
; 0.442  ; FrequencyRegulator:inst2|duration[6] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.559      ;
; 0.442  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[1]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.558      ;
; 0.442  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.558      ;
; 0.443  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.559      ;
; 0.443  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.559      ;
; 0.443  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[2] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.560      ;
; 0.443  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.560      ;
; 0.443  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.560      ;
; 0.444  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[2]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.560      ;
; 0.444  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.560      ;
; 0.445  ; Monitoring:inst3|cnt[6]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.561      ;
; 0.445  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.561      ;
; 0.489  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.606      ;
; 0.490  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.607      ;
; 0.490  ; FrequencyRegulator:inst2|duration[5] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.607      ;
; 0.490  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.606      ;
; 0.491  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.607      ;
; 0.491  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.607      ;
; 0.491  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.608      ;
; 0.492  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.609      ;
; 0.492  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.608      ;
; 0.493  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.609      ;
; 0.493  ; Monitoring:inst3|cnt[5]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.609      ;
; 0.501  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[3] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.618      ;
; 0.501  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.618      ;
; 0.501  ; FrequencyRegulator:inst2|duration[4] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.618      ;
; 0.502  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[3]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.618      ;
; 0.502  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.618      ;
; 0.503  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.619      ;
; 0.503  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[4] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.620      ;
; 0.503  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.620      ;
; 0.504  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[4]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.620      ;
; 0.504  ; Monitoring:inst3|cnt[4]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.620      ;
; 0.505  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.621      ;
; 0.549  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.666      ;
; 0.550  ; FrequencyRegulator:inst2|duration[3] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.667      ;
; 0.550  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.666      ;
; 0.551  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.667      ;
; 0.551  ; FrequencyRegulator:inst2|duration[1] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.668      ;
; 0.552  ; Monitoring:inst3|cnt[1]              ; Monitoring:inst3|cnt[6]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.668      ;
; 0.553  ; Monitoring:inst3|cnt[3]              ; Monitoring:inst3|cnt[8]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.669      ;
; 0.561  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[5] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.678      ;
; 0.561  ; FrequencyRegulator:inst2|duration[2] ; FrequencyRegulator:inst2|duration[7] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.678      ;
; 0.562  ; Monitoring:inst3|cnt[0]              ; Monitoring:inst3|cnt[5]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.678      ;
; 0.563  ; Monitoring:inst3|cnt[2]              ; Monitoring:inst3|cnt[7]              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.034      ; 0.679      ;
; 0.563  ; FrequencyRegulator:inst2|duration[0] ; FrequencyRegulator:inst2|duration[6] ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.035      ; 0.680      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'rst'                                                                                                                    ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.093 ; Divider:inst1|TFlipFlop:tff|out ; Divider:inst1|TFlipFlop:tff|out       ; rst          ; rst         ; 0.000        ; 0.447      ; 0.622      ;
; 0.499 ; FrequencyRegulator:inst2|div[4] ; Divider:inst1|MyCounter:cnt|cnt[4]~13 ; clk_50MHz    ; rst         ; -0.500       ; 0.252      ; 0.281      ;
; 0.510 ; FrequencyRegulator:inst2|div[3] ; Divider:inst1|MyCounter:cnt|cnt[3]~17 ; clk_50MHz    ; rst         ; -0.500       ; 0.251      ; 0.291      ;
; 0.510 ; FrequencyRegulator:inst2|div[2] ; Divider:inst1|MyCounter:cnt|cnt[2]~21 ; clk_50MHz    ; rst         ; -0.500       ; 0.251      ; 0.291      ;
; 0.511 ; FrequencyRegulator:inst2|div[5] ; Divider:inst1|MyCounter:cnt|cnt[5]~9  ; clk_50MHz    ; rst         ; -0.500       ; 0.251      ; 0.292      ;
; 0.586 ; FrequencyRegulator:inst2|div[7] ; Divider:inst1|MyCounter:cnt|cnt[7]~1  ; clk_50MHz    ; rst         ; -0.500       ; 0.343      ; 0.459      ;
; 0.589 ; FrequencyRegulator:inst2|div[6] ; Divider:inst1|MyCounter:cnt|cnt[6]~5  ; clk_50MHz    ; rst         ; -0.500       ; 0.345      ; 0.464      ;
; 0.637 ; FrequencyRegulator:inst2|div[0] ; Divider:inst1|MyCounter:cnt|cnt[0]~29 ; clk_50MHz    ; rst         ; -0.500       ; 0.275      ; 0.442      ;
; 0.683 ; FrequencyRegulator:inst2|div[1] ; Divider:inst1|MyCounter:cnt|cnt[1]~25 ; clk_50MHz    ; rst         ; -0.500       ; 0.199      ; 0.412      ;
+-------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.600 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.458      ;
; 0.645 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.659      ; 1.406      ;
; 0.660 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.659      ; 1.421      ;
; 0.662 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.520      ;
; 0.663 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.521      ;
; 0.674 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.750      ; 1.526      ;
; 0.734 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.032      ; 0.848      ;
; 0.778 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.636      ;
; 0.801 ; FrequencyRegulator:inst2|div[4]              ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.366     ; 0.537      ;
; 0.819 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 0.925      ;
; 0.829 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 0.935      ;
; 0.845 ; FrequencyRegulator:inst2|div[3]              ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 0.587      ;
; 0.847 ; FrequencyRegulator:inst2|div[7]              ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 0.589      ;
; 0.847 ; FrequencyRegulator:inst2|div[5]              ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.457     ; 0.492      ;
; 0.849 ; FrequencyRegulator:inst2|div[6]              ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 0.591      ;
; 0.849 ; FrequencyRegulator:inst2|div[1]              ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.457     ; 0.494      ;
; 0.850 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.659      ; 1.611      ;
; 0.852 ; FrequencyRegulator:inst2|div[0]              ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.423     ; 0.531      ;
; 0.852 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 0.957      ;
; 0.866 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 0.972      ;
; 0.890 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.098      ;
; 0.895 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.120      ; 1.097      ;
; 0.896 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.104      ;
; 0.901 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.120      ; 1.103      ;
; 0.915 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.123      ;
; 0.917 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.022      ;
; 0.921 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.129      ;
; 0.927 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.032      ;
; 0.932 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.037      ;
; 0.938 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.146      ;
; 0.942 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.038      ; 1.062      ;
; 0.965 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.173      ;
; 0.966 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.038      ; 1.086      ;
; 0.967 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 1.073      ;
; 0.997 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.026      ; 1.105      ;
; 0.997 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.102      ;
; 1.001 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.106      ;
; 1.003 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.058     ; 1.027      ;
; 1.009 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.217      ;
; 1.015 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.223      ;
; 1.032 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.137      ;
; 1.032 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.137      ;
; 1.033 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.241      ;
; 1.035 ; FrequencyRegulator:inst2|div[2]              ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 0.777      ;
; 1.039 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.247      ;
; 1.055 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.026      ; 1.163      ;
; 1.068 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.086      ;
; 1.071 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.026      ; 1.179      ;
; 1.076 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 1.182      ;
; 1.082 ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 1.188      ;
; 1.087 ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 1.193      ;
; 1.115 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.323      ;
; 1.115 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.126      ; 1.323      ;
; 1.120 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.225      ;
; 1.121 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.139      ;
; 1.123 ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.141      ;
; 1.129 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.038      ; 1.249      ;
; 1.129 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.038      ; 1.249      ;
; 1.129 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.234      ;
; 1.150 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.255      ;
; 1.151 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.256      ;
; 1.151 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.256      ;
; 1.156 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.261      ;
; 1.158 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.263      ;
; 1.159 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.023      ; 1.264      ;
; 1.163 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.120      ; 1.365      ;
; 1.166 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 1.272      ;
; 1.166 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.184      ;
; 1.172 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.190      ;
; 1.174 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.058     ; 1.198      ;
; 1.187 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.205      ;
; 1.190 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.026      ; 1.298      ;
; 1.195 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.213      ;
; 1.215 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.233      ;
; 1.219 ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.024      ; 1.325      ;
; 1.219 ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.237      ;
; 1.227 ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.058     ; 1.251      ;
; 1.240 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.258      ;
; 1.242 ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.260      ;
; 1.248 ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.064     ; 1.266      ;
; 1.280 ; Divider:inst1|MyCounter:cnt|cnt[1]~25        ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.629     ; 0.253      ;
; 1.344 ; Divider:inst1|MyCounter:cnt|cnt[7]~1         ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.670     ; 0.276      ;
; 1.349 ; Divider:inst1|MyCounter:cnt|cnt[6]~5         ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.672     ; 0.279      ;
; 1.422 ; Divider:inst1|MyCounter:cnt|cnt[0]~29        ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.668     ; 0.356      ;
; 1.432 ; FrequencyRegulator:inst2|div[1]              ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 1.174      ;
; 1.452 ; Divider:inst1|MyCounter:cnt|cnt[3]~17        ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.581     ; 0.473      ;
; 1.457 ; FrequencyRegulator:inst2|div[2]              ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 1.199      ;
; 1.473 ; FrequencyRegulator:inst2|div[6]              ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 1.215      ;
; 1.477 ; FrequencyRegulator:inst2|div[0]              ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.326     ; 1.253      ;
; 1.482 ; FrequencyRegulator:inst2|div[0]              ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.332     ; 1.252      ;
; 1.491 ; FrequencyRegulator:inst2|div[1]              ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.366     ; 1.227      ;
; 1.501 ; FrequencyRegulator:inst2|div[2]              ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.366     ; 1.237      ;
; 1.502 ; FrequencyRegulator:inst2|div[0]              ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.326     ; 1.278      ;
; 1.511 ; FrequencyRegulator:inst2|div[1]              ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 1.253      ;
; 1.519 ; rst                                          ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.756      ; 1.877      ;
; 1.535 ; FrequencyRegulator:inst2|div[3]              ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.366     ; 1.271      ;
; 1.537 ; Divider:inst1|MyCounter:cnt|cnt[5]~9         ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.678     ; 0.461      ;
; 1.540 ; Divider:inst1|MyCounter:cnt|cnt[4]~13        ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; -0.588     ; 0.554      ;
; 1.543 ; FrequencyRegulator:inst2|div[0]              ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.423     ; 1.222      ;
; 1.547 ; FrequencyRegulator:inst2|div[5]              ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; -0.360     ; 1.289      ;
+-------+----------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'Monitoring:inst3|neg_ero'                                                                                    ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; 1.250 ; Monitoring:inst3|cnt[8] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 0.670      ;
; 1.405 ; Monitoring:inst3|cnt[6] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 0.825      ;
; 1.407 ; Monitoring:inst3|cnt[7] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 0.827      ;
; 1.480 ; Monitoring:inst3|cnt[4] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 0.900      ;
; 1.533 ; Monitoring:inst3|cnt[5] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 0.953      ;
; 1.539 ; Monitoring:inst3|cnt[2] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 0.959      ;
; 1.574 ; Monitoring:inst3|cnt[1] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 0.994      ;
; 1.601 ; Monitoring:inst3|cnt[0] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 1.021      ;
; 1.604 ; Monitoring:inst3|cnt[3] ; Monitoring:inst3|Fail ; clk_50MHz    ; Monitoring:inst3|neg_ero ; 0.000        ; -0.682     ; 1.024      ;
+-------+-------------------------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'clk_50MHz'                                                                                    ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -1.250 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.823      ;
; -0.466 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 0.500        ; 1.090      ; 2.034      ;
; -0.442 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.015      ;
; -0.442 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 0.500        ; 1.095      ; 2.015      ;
; -0.392 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.392 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 0.500        ; 1.096      ; 1.966      ;
; -0.385 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 0.500        ; 1.171      ; 2.034      ;
; -0.365 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 0.500        ; 1.091      ; 1.934      ;
; -0.360 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 0.500        ; 1.082      ; 1.920      ;
; -0.326 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 0.500        ; 1.116      ; 1.920      ;
; -0.326 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 0.500        ; 1.116      ; 1.920      ;
; -0.326 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 0.500        ; 1.116      ; 1.920      ;
; -0.326 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 0.500        ; 1.116      ; 1.920      ;
; -0.326 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 0.500        ; 1.116      ; 1.920      ;
; -0.326 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 0.500        ; 1.116      ; 1.920      ;
; -0.326 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 0.500        ; 1.116      ; 1.920      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; -0.228 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 2.301      ;
; 0.489  ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 1.000        ; 1.090      ; 1.579      ;
; 0.542  ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 1.531      ;
; 0.542  ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 1.000        ; 1.095      ; 1.531      ;
; 0.564  ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.564  ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 1.000        ; 1.096      ; 1.510      ;
; 0.570  ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 1.000        ; 1.171      ; 1.579      ;
; 0.591  ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 1.000        ; 1.091      ; 1.478      ;
; 0.596  ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 1.000        ; 1.082      ; 1.464      ;
; 0.630  ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 1.000        ; 1.116      ; 1.464      ;
; 0.630  ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 1.000        ; 1.116      ; 1.464      ;
; 0.630  ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 1.000        ; 1.116      ; 1.464      ;
; 0.630  ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 1.000        ; 1.116      ; 1.464      ;
; 0.630  ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 1.000        ; 1.116      ; 1.464      ;
; 0.630  ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 1.000        ; 1.116      ; 1.464      ;
; 0.630  ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 1.000        ; 1.116      ; 1.464      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                          ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -0.740 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 1.934      ;
; -0.740 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 1.934      ;
; -0.740 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 1.934      ;
; -0.740 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.706      ; 1.934      ;
; -0.718 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.700      ; 1.906      ;
; -0.713 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.613      ; 1.814      ;
; -0.713 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.613      ; 1.814      ;
; -0.713 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.500        ; 0.613      ; 1.814      ;
; 0.213  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.613      ; 1.388      ;
; 0.213  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.613      ; 1.388      ;
; 0.213  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.613      ; 1.388      ;
; 0.216  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.706      ; 1.478      ;
; 0.216  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.706      ; 1.478      ;
; 0.216  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.706      ; 1.478      ;
; 0.216  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.706      ; 1.478      ;
; 0.232  ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 1.000        ; 0.700      ; 1.456      ;
+--------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'Monitoring:inst3|neg_ero'                                                                   ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; -0.611 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 0.500        ; 0.388      ; 1.487      ;
; 0.292  ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 1.000        ; 0.388      ; 1.084      ;
+--------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'rst'                                                                                     ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.492 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 0.500        ; 1.823      ; 2.823      ;
; 0.530  ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 1.000        ; 1.823      ; 2.301      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'rst'                                                                                      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.139 ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; 0.000        ; 2.270      ; 2.213      ;
; 0.873  ; rst       ; Divider:inst1|TFlipFlop:tff|out ; rst          ; rst         ; -0.500       ; 2.270      ; 2.725      ;
+--------+-----------+---------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'clk_50MHz'                                                                                    ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.137 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; 0.000        ; 1.160      ; 1.409      ;
; 0.137 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; 0.000        ; 1.160      ; 1.409      ;
; 0.137 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; 0.000        ; 1.160      ; 1.409      ;
; 0.137 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; 0.000        ; 1.160      ; 1.409      ;
; 0.137 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; 0.000        ; 1.160      ; 1.409      ;
; 0.137 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; 0.000        ; 1.160      ; 1.409      ;
; 0.137 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; 0.000        ; 1.160      ; 1.409      ;
; 0.173 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; 0.000        ; 1.124      ; 1.409      ;
; 0.177 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; 0.000        ; 1.134      ; 1.423      ;
; 0.191 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; 0.000        ; 1.217      ; 1.520      ;
; 0.204 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.204 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.454      ;
; 0.224 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.474      ;
; 0.224 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 1.474      ;
; 0.276 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; 0.000        ; 1.132      ; 1.520      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 0.963 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; 0.000        ; 1.138      ; 2.213      ;
; 1.085 ; rst       ; FrequencyRegulator:inst2|div[1]      ; rst          ; clk_50MHz   ; -0.500       ; 1.160      ; 1.857      ;
; 1.085 ; rst       ; FrequencyRegulator:inst2|div[2]      ; rst          ; clk_50MHz   ; -0.500       ; 1.160      ; 1.857      ;
; 1.085 ; rst       ; FrequencyRegulator:inst2|div[3]      ; rst          ; clk_50MHz   ; -0.500       ; 1.160      ; 1.857      ;
; 1.085 ; rst       ; FrequencyRegulator:inst2|div[4]      ; rst          ; clk_50MHz   ; -0.500       ; 1.160      ; 1.857      ;
; 1.085 ; rst       ; FrequencyRegulator:inst2|div[5]      ; rst          ; clk_50MHz   ; -0.500       ; 1.160      ; 1.857      ;
; 1.085 ; rst       ; FrequencyRegulator:inst2|div[6]      ; rst          ; clk_50MHz   ; -0.500       ; 1.160      ; 1.857      ;
; 1.085 ; rst       ; FrequencyRegulator:inst2|div[7]      ; rst          ; clk_50MHz   ; -0.500       ; 1.160      ; 1.857      ;
; 1.121 ; rst       ; FrequencyRegulator:inst2|div[0]      ; rst          ; clk_50MHz   ; -0.500       ; 1.124      ; 1.857      ;
; 1.124 ; rst       ; Noise_Eliminator:inst|ps.Noisechk0   ; rst          ; clk_50MHz   ; -0.500       ; 1.134      ; 1.870      ;
; 1.137 ; rst       ; Noise_Eliminator:inst|ps.Stable1     ; rst          ; clk_50MHz   ; -0.500       ; 1.217      ; 1.966      ;
; 1.152 ; rst       ; Monitoring:inst3|old_ero             ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[0]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[1]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[2]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[3]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[4]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[5]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[6]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[7]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.152 ; rst       ; Monitoring:inst3|cnt[8]              ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.902      ;
; 1.198 ; rst       ; FrequencyRegulator:inst2|old_psi     ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.948      ;
; 1.198 ; rst       ; FrequencyRegulator:inst2|neg_psi     ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 1.948      ;
; 1.222 ; rst       ; Noise_Eliminator:inst|ps.Waitfor1    ; rst          ; clk_50MHz   ; -0.500       ; 1.132      ; 1.966      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[1] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[2] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[3] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[4] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[5] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[6] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[7] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
; 1.975 ; rst       ; FrequencyRegulator:inst2|duration[0] ; rst          ; clk_50MHz   ; -0.500       ; 1.138      ; 2.725      ;
+-------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'Monitoring:inst3|neg_ero'                                                                   ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node               ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+
; 0.528 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; 0.000        ; 0.414      ; 1.044      ;
; 1.426 ; rst       ; Monitoring:inst3|Fail ; rst          ; Monitoring:inst3|neg_ero ; -0.500       ; 0.414      ; 1.442      ;
+-------+-----------+-----------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'Noise_Eliminator:inst|ps.Noisechk0'                                                                                          ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                      ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 0.550 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.750      ; 1.402      ;
; 0.565 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.423      ;
; 0.565 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.423      ;
; 0.565 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.423      ;
; 0.565 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.756      ; 1.423      ;
; 0.576 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.659      ; 1.337      ;
; 0.576 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.659      ; 1.337      ;
; 0.576 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; 0.000        ; 0.659      ; 1.337      ;
; 1.491 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[4]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.750      ; 1.843      ;
; 1.494 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[0]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.659      ; 1.755      ;
; 1.494 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[5]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.659      ; 1.755      ;
; 1.494 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[1]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.659      ; 1.755      ;
; 1.512 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[2]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.756      ; 1.870      ;
; 1.512 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[3]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.756      ; 1.870      ;
; 1.512 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[6]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.756      ; 1.870      ;
; 1.512 ; rst       ; Divider:inst1|MyCounter:cnt|cnt[7]~_emulated ; rst          ; Noise_Eliminator:inst|ps.Noisechk0 ; -0.500       ; 0.756      ; 1.870      ;
+-------+-----------+----------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.983 ns




+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+-------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                               ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                    ; -3.942   ; -0.269 ; -2.224   ; -0.478  ; -3.000              ;
;  Monitoring:inst3|neg_ero           ; -3.529   ; 1.250  ; -1.141   ; 0.528   ; -1.487              ;
;  Noise_Eliminator:inst|ps.Noisechk0 ; -3.942   ; 0.600  ; -1.228   ; 0.550   ; -1.487              ;
;  clk_50MHz                          ; -3.232   ; -0.269 ; -2.224   ; 0.137   ; -3.000              ;
;  rst                                ; -1.874   ; 0.093  ; -0.492   ; -0.478  ; -3.000              ;
; Design-wide TNS                     ; -116.428 ; -0.269 ; -42.18   ; -0.478  ; -77.205             ;
;  Monitoring:inst3|neg_ero           ; -3.529   ; 0.000  ; -1.141   ; 0.000   ; -1.487              ;
;  Noise_Eliminator:inst|ps.Noisechk0 ; -30.523  ; 0.000  ; -9.700   ; 0.000   ; -11.896             ;
;  clk_50MHz                          ; -67.199  ; -0.269 ; -30.991  ; 0.000   ; -55.045             ;
;  rst                                ; -15.177  ; 0.000  ; -0.492   ; -0.478  ; -8.777              ;
+-------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Main_Clock    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; external_ro             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Power_Mode              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fro_min[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_max[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_set[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PSI_min[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; internal_ro             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Main_Clock    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0798 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0798 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Main_Clock    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.33e-06 V                   ; 2.35 V              ; -0.00598 V          ; 0.095 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 3.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.33e-06 V                  ; 2.35 V             ; -0.00598 V         ; 0.095 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 3.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Main_Clock    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_50MHz                          ; clk_50MHz                          ; 443      ; 0        ; 0        ; 0        ;
; rst                                ; clk_50MHz                          ; 11       ; 1        ; 0        ; 0        ;
; clk_50MHz                          ; Monitoring:inst3|neg_ero           ; 9        ; 0        ; 0        ; 0        ;
; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 108      ; 0        ; 0        ; 0        ;
; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 100      ; 0        ; 0        ; 0        ;
; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 100      ; 208      ; 0        ; 0        ;
; clk_50MHz                          ; rst                                ; 0        ; 0        ; 8        ; 0        ;
; rst                                ; rst                                ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clk_50MHz                          ; clk_50MHz                          ; 443      ; 0        ; 0        ; 0        ;
; rst                                ; clk_50MHz                          ; 11       ; 1        ; 0        ; 0        ;
; clk_50MHz                          ; Monitoring:inst3|neg_ero           ; 9        ; 0        ; 0        ; 0        ;
; clk_50MHz                          ; Noise_Eliminator:inst|ps.Noisechk0 ; 108      ; 0        ; 0        ; 0        ;
; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; 100      ; 0        ; 0        ; 0        ;
; rst                                ; Noise_Eliminator:inst|ps.Noisechk0 ; 100      ; 208      ; 0        ; 0        ;
; clk_50MHz                          ; rst                                ; 0        ; 0        ; 8        ; 0        ;
; rst                                ; rst                                ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                          ;
+------------+------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------+----------+----------+----------+----------+
; rst        ; clk_50MHz                          ; 31       ; 31       ; 0        ; 0        ;
; rst        ; Monitoring:inst3|neg_ero           ; 1        ; 1        ; 0        ; 0        ;
; rst        ; Noise_Eliminator:inst|ps.Noisechk0 ; 8        ; 8        ; 0        ; 0        ;
; rst        ; rst                                ; 1        ; 1        ; 0        ; 0        ;
+------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Removal Transfers                                                                           ;
+------------+------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------+----------+----------+----------+----------+
; rst        ; clk_50MHz                          ; 31       ; 31       ; 0        ; 0        ;
; rst        ; Monitoring:inst3|neg_ero           ; 1        ; 1        ; 0        ; 0        ;
; rst        ; Noise_Eliminator:inst|ps.Noisechk0 ; 8        ; 8        ; 0        ; 0        ;
; rst        ; rst                                ; 1        ; 1        ; 0        ; 0        ;
+------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 35    ; 35   ;
; Unconstrained Input Port Paths  ; 216   ; 216  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                         ;
+------------------------------------+------------------------------------+------+-------------+
; Target                             ; Clock                              ; Type ; Status      ;
+------------------------------------+------------------------------------+------+-------------+
; Monitoring:inst3|neg_ero           ; Monitoring:inst3|neg_ero           ; Base ; Constrained ;
; Noise_Eliminator:inst|ps.Noisechk0 ; Noise_Eliminator:inst|ps.Noisechk0 ; Base ; Constrained ;
; clk_50MHz                          ; clk_50MHz                          ; Base ; Constrained ;
; rst                                ; rst                                ; Base ; Constrained ;
+------------------------------------+------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Fro_min[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Power_Mode  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; external_ro ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; internal_ro ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Main_Clock  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Fro_min[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Fro_min[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_max[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_min[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PSI_set[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Power_Mode  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; external_ro ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; internal_ro ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Main_Clock  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue May 04 07:20:37 2021
Info: Command: quartus_sta Noise_Eliminator -c Noise_Eliminator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Noise_Eliminator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50MHz clk_50MHz
    Info (332105): create_clock -period 1.000 -name rst rst
    Info (332105): create_clock -period 1.000 -name Noise_Eliminator:inst|ps.Noisechk0 Noise_Eliminator:inst|ps.Noisechk0
    Info (332105): create_clock -period 1.000 -name Monitoring:inst3|neg_ero Monitoring:inst3|neg_ero
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|cnt|cnt[0]~30  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[1]~26  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[2]~22  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[3]~18  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[4]~14  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[5]~10  from: dataa  to: combout
    Info (332098): Cell: inst1|cnt|cnt[6]~6  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[7]~2  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.942
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.942             -30.523 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -3.529              -3.529 Monitoring:inst3|neg_ero 
    Info (332119):    -3.232             -67.199 clk_50MHz 
    Info (332119):    -1.874             -15.177 rst 
Info (332146): Worst-case hold slack is -0.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.269              -0.269 clk_50MHz 
    Info (332119):     0.200               0.000 rst 
    Info (332119):     1.405               0.000 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):     2.777               0.000 Monitoring:inst3|neg_ero 
Info (332146): Worst-case recovery slack is -2.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.224             -30.991 clk_50MHz 
    Info (332119):    -1.228              -9.700 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -1.141              -1.141 Monitoring:inst3|neg_ero 
    Info (332119):    -0.348              -0.348 rst 
Info (332146): Worst-case removal slack is -0.478
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.478              -0.478 rst 
    Info (332119):     0.534               0.000 clk_50MHz 
    Info (332119):     1.192               0.000 Monitoring:inst3|neg_ero 
    Info (332119):     1.203               0.000 Noise_Eliminator:inst|ps.Noisechk0 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -55.045 clk_50MHz 
    Info (332119):    -3.000              -8.777 rst 
    Info (332119):    -1.487             -11.896 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -1.487              -1.487 Monitoring:inst3|neg_ero 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|cnt|cnt[0]~30  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[1]~26  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[2]~22  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[3]~18  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[4]~14  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[5]~10  from: dataa  to: combout
    Info (332098): Cell: inst1|cnt|cnt[6]~6  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[7]~2  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.427             -26.439 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -2.874             -55.377 clk_50MHz 
    Info (332119):    -2.776              -2.776 Monitoring:inst3|neg_ero 
    Info (332119):    -1.601             -12.667 rst 
Info (332146): Worst-case hold slack is -0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.157              -0.157 clk_50MHz 
    Info (332119):     0.142               0.000 rst 
    Info (332119):     1.223               0.000 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):     2.431               0.000 Monitoring:inst3|neg_ero 
Info (332146): Worst-case recovery slack is -1.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.788             -23.172 clk_50MHz 
    Info (332119):    -0.925              -7.294 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -0.877              -0.877 Monitoring:inst3|neg_ero 
    Info (332119):     0.023               0.000 rst 
Info (332146): Worst-case removal slack is -0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.406              -0.406 rst 
    Info (332119):     0.556               0.000 clk_50MHz 
    Info (332119):     1.074               0.000 Monitoring:inst3|neg_ero 
    Info (332119):     1.127               0.000 Noise_Eliminator:inst|ps.Noisechk0 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -47.975 clk_50MHz 
    Info (332119):    -3.000              -7.341 rst 
    Info (332119):    -1.285             -10.280 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -1.285              -1.285 Monitoring:inst3|neg_ero 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV -40C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|cnt|cnt[0]~30  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[1]~26  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[2]~22  from: datad  to: combout
    Info (332098): Cell: inst1|cnt|cnt[3]~18  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[4]~14  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[5]~10  from: dataa  to: combout
    Info (332098): Cell: inst1|cnt|cnt[6]~6  from: datab  to: combout
    Info (332098): Cell: inst1|cnt|cnt[7]~2  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.935             -15.067 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -1.088              -1.088 Monitoring:inst3|neg_ero 
    Info (332119):    -0.854             -14.640 clk_50MHz 
    Info (332119):    -0.302              -1.850 rst 
Info (332146): Worst-case hold slack is -0.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.209              -0.209 clk_50MHz 
    Info (332119):     0.093               0.000 rst 
    Info (332119):     0.600               0.000 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):     1.250               0.000 Monitoring:inst3|neg_ero 
Info (332146): Worst-case recovery slack is -1.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.250             -18.662 clk_50MHz 
    Info (332119):    -0.740              -5.817 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -0.611              -0.611 Monitoring:inst3|neg_ero 
    Info (332119):    -0.492              -0.492 rst 
Info (332146): Worst-case removal slack is -0.139
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.139              -0.139 rst 
    Info (332119):     0.137               0.000 clk_50MHz 
    Info (332119):     0.528               0.000 Monitoring:inst3|neg_ero 
    Info (332119):     0.550               0.000 Noise_Eliminator:inst|ps.Noisechk0 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -39.601 clk_50MHz 
    Info (332119):    -3.000              -6.411 rst 
    Info (332119):    -1.000              -8.000 Noise_Eliminator:inst|ps.Noisechk0 
    Info (332119):    -1.000              -1.000 Monitoring:inst3|neg_ero 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.983 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4738 megabytes
    Info: Processing ended: Tue May 04 07:20:40 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


