

================================================================
== Synthesis Summary Report of 'conv_combined'
================================================================
+ General Information: 
    * Date:           Tue May 10 01:26:31 2022
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        conv_combined
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |                        Modules                       |  Issue |       | Latency | Latency| Iteration|         | Trip |          |         |         |           |            |     |
    |                        & Loops                       |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+---------+-----------+------------+-----+
    |+ conv_combined                                       |  Timing|   0.00|        -|       -|         -|        -|     -|        no|  2 (~0%)|  11 (5%)|  6264 (5%)|  6052 (11%)|    -|
    | o VITIS_LOOP_42_1                                    |       -|  -7.30|        -|       -|         -|        -|     -|        no|        -|        -|          -|           -|    -|
    |  o VITIS_LOOP_43_2                                   |       -|  -7.30|        -|       -|         3|        1|     -|       yes|        -|        -|          -|           -|    -|
    | o VITIS_LOOP_55_3_VITIS_LOOP_56_4                    |       -|  -7.30|        -|       -|         -|        -|     -|        no|        -|        -|          -|           -|    -|
    |  o VITIS_LOOP_58_5                                   |       -|  -7.30|        -|       -|         -|        -|     -|        no|        -|        -|          -|           -|    -|
    |   o VITIS_LOOP_59_6                                  |       -|  -7.30|        -|       -|         5|        1|     -|       yes|        -|        -|          -|           -|    -|
    | o VITIS_LOOP_70_7                                    |       -|  -7.30|        -|       -|         -|        -|     -|        no|        -|        -|          -|           -|    -|
    |  o VITIS_LOOP_71_8                                   |       -|  -7.30|        -|       -|         3|        1|     -|       yes|        -|        -|          -|           -|    -|
    | o VITIS_LOOP_76_9_VITIS_LOOP_78_11_VITIS_LOOP_79_12  |      II|  -7.30|        -|       -|        11|        2|     -|       yes|        -|        -|          -|           -|    -|
    | o VITIS_LOOP_90_13                                   |       -|  -7.30|        -|       -|         -|        -|     -|        no|        -|        -|          -|           -|    -|
    |  o VITIS_LOOP_91_14                                  |       -|  -7.30|        -|       -|         3|        1|     -|       yes|        -|        -|          -|           -|    -|
    +------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+---------+---------+-----------+------------+-----+

