
3_gpio_bsrr.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000230  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003c8  080003d0  000103d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003c8  080003c8  000103d0  2**0
                  CONTENTS
  4 .ARM          00000000  080003c8  080003c8  000103d0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080003c8  080003d0  000103d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003c8  080003c8  000103c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080003cc  080003cc  000103cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000103d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080003d0  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080003d0  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000103d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010400  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000045a  00000000  00000000  00010443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000177  00000000  00000000  0001089d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000068  00000000  00000000  00010a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000045  00000000  00000000  00010a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000dc72  00000000  00000000  00010ac5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000681  00000000  00000000  0001e737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0004fc20  00000000  00000000  0001edb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000000ec  00000000  00000000  0006e9d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  0006eac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080003b0 	.word	0x080003b0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080003b0 	.word	0x080003b0

080001d8 <main>:
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);
void uart2_tx_init(void);
void uart2_write(int ch);

int main(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
	uart2_tx_init();
 80001de:	f000 f80f 	bl	8000200 <uart2_tx_init>


	while(1)
	{
		uart2_write('Y');
 80001e2:	2059      	movs	r0, #89	; 0x59
 80001e4:	f000 f858 	bl	8000298 <uart2_write>
		for(int i;i<100000;i++);
 80001e8:	e002      	b.n	80001f0 <main+0x18>
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	3301      	adds	r3, #1
 80001ee:	607b      	str	r3, [r7, #4]
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	4a02      	ldr	r2, [pc, #8]	; (80001fc <main+0x24>)
 80001f4:	4293      	cmp	r3, r2
 80001f6:	ddf8      	ble.n	80001ea <main+0x12>
		uart2_write('Y');
 80001f8:	e7f3      	b.n	80001e2 <main+0xa>
 80001fa:	bf00      	nop
 80001fc:	0001869f 	.word	0x0001869f

08000200 <uart2_tx_init>:
	}
}

void uart2_tx_init()
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	/*******************CONFIGURE UART********************/
	//ENABLE CLOCK TO GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 8000204:	4b20      	ldr	r3, [pc, #128]	; (8000288 <uart2_tx_init+0x88>)
 8000206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000208:	4a1f      	ldr	r2, [pc, #124]	; (8000288 <uart2_tx_init+0x88>)
 800020a:	f043 0301 	orr.w	r3, r3, #1
 800020e:	6313      	str	r3, [r2, #48]	; 0x30
	//SET PA2 TO ALTERNATE FUNCTION MODE
	GPIOA->MODER |= (1U<<5);
 8000210:	4b1e      	ldr	r3, [pc, #120]	; (800028c <uart2_tx_init+0x8c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a1d      	ldr	r2, [pc, #116]	; (800028c <uart2_tx_init+0x8c>)
 8000216:	f043 0320 	orr.w	r3, r3, #32
 800021a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~ (1U<<4);
 800021c:	4b1b      	ldr	r3, [pc, #108]	; (800028c <uart2_tx_init+0x8c>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a1a      	ldr	r2, [pc, #104]	; (800028c <uart2_tx_init+0x8c>)
 8000222:	f023 0310 	bic.w	r3, r3, #16
 8000226:	6013      	str	r3, [r2, #0]
	//SET PA2 ALTERNATE FUNCTION TYPE TO UART_TX (AF_07)
	GPIOA->AFR[0] &=~ (1U<<11);
 8000228:	4b18      	ldr	r3, [pc, #96]	; (800028c <uart2_tx_init+0x8c>)
 800022a:	6a1b      	ldr	r3, [r3, #32]
 800022c:	4a17      	ldr	r2, [pc, #92]	; (800028c <uart2_tx_init+0x8c>)
 800022e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000232:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<10);
 8000234:	4b15      	ldr	r3, [pc, #84]	; (800028c <uart2_tx_init+0x8c>)
 8000236:	6a1b      	ldr	r3, [r3, #32]
 8000238:	4a14      	ldr	r2, [pc, #80]	; (800028c <uart2_tx_init+0x8c>)
 800023a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800023e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<9);
 8000240:	4b12      	ldr	r3, [pc, #72]	; (800028c <uart2_tx_init+0x8c>)
 8000242:	6a1b      	ldr	r3, [r3, #32]
 8000244:	4a11      	ldr	r2, [pc, #68]	; (800028c <uart2_tx_init+0x8c>)
 8000246:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800024a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<8);
 800024c:	4b0f      	ldr	r3, [pc, #60]	; (800028c <uart2_tx_init+0x8c>)
 800024e:	6a1b      	ldr	r3, [r3, #32]
 8000250:	4a0e      	ldr	r2, [pc, #56]	; (800028c <uart2_tx_init+0x8c>)
 8000252:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000256:	6213      	str	r3, [r2, #32]
	//***************CONFIGURE UART MODULE****************/
	//ENABLE CLOCK ACCESS TO UART2
	RCC->APB1ENR |= UART2EN; //ENABLE USART2
 8000258:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <uart2_tx_init+0x88>)
 800025a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800025c:	4a0a      	ldr	r2, [pc, #40]	; (8000288 <uart2_tx_init+0x88>)
 800025e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000262:	6413      	str	r3, [r2, #64]	; 0x40
	//CONFIGURE BAUD RATE
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 8000264:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000268:	4909      	ldr	r1, [pc, #36]	; (8000290 <uart2_tx_init+0x90>)
 800026a:	480a      	ldr	r0, [pc, #40]	; (8000294 <uart2_tx_init+0x94>)
 800026c:	f000 f82c 	bl	80002c8 <uart_set_baudrate>
	//CONFIGURE TRANSFER DIRECTION
	USART2->CR1 = CR1_TE;
 8000270:	4b08      	ldr	r3, [pc, #32]	; (8000294 <uart2_tx_init+0x94>)
 8000272:	2208      	movs	r2, #8
 8000274:	60da      	str	r2, [r3, #12]
	//ENABLE UART2
	USART2->CR1 |= CR1_UE;
 8000276:	4b07      	ldr	r3, [pc, #28]	; (8000294 <uart2_tx_init+0x94>)
 8000278:	68db      	ldr	r3, [r3, #12]
 800027a:	4a06      	ldr	r2, [pc, #24]	; (8000294 <uart2_tx_init+0x94>)
 800027c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000280:	60d3      	str	r3, [r2, #12]
}
 8000282:	bf00      	nop
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	40023800 	.word	0x40023800
 800028c:	40020000 	.word	0x40020000
 8000290:	00f42400 	.word	0x00f42400
 8000294:	40004400 	.word	0x40004400

08000298 <uart2_write>:

void uart2_write(int ch)
{
 8000298:	b480      	push	{r7}
 800029a:	b083      	sub	sp, #12
 800029c:	af00      	add	r7, sp, #0
 800029e:	6078      	str	r0, [r7, #4]
	//MAKE SURE TRANSMIT DATA REGISTER IS EMPTY
	while(!(USART2->SR & SR_TXE))
 80002a0:	bf00      	nop
 80002a2:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <uart2_write+0x2c>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d0f9      	beq.n	80002a2 <uart2_write+0xa>

	}
	//WRITE TO TRANSMIT DATA REGISTER


	USART2->DR = (ch & 0xFF);
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	4a04      	ldr	r2, [pc, #16]	; (80002c4 <uart2_write+0x2c>)
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	6053      	str	r3, [r2, #4]
}
 80002b6:	bf00      	nop
 80002b8:	370c      	adds	r7, #12
 80002ba:	46bd      	mov	sp, r7
 80002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	40004400 	.word	0x40004400

080002c8 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b084      	sub	sp, #16
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	60f8      	str	r0, [r7, #12]
 80002d0:	60b9      	str	r1, [r7, #8]
 80002d2:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 80002d4:	6879      	ldr	r1, [r7, #4]
 80002d6:	68b8      	ldr	r0, [r7, #8]
 80002d8:	f000 f808 	bl	80002ec <compute_uart_bd>
 80002dc:	4603      	mov	r3, r0
 80002de:	461a      	mov	r2, r3
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	609a      	str	r2, [r3, #8]
}
 80002e4:	bf00      	nop
 80002e6:	3710      	adds	r7, #16
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}

080002ec <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + BaudRate/2)/BaudRate);
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	085a      	lsrs	r2, r3, #1
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	441a      	add	r2, r3
 80002fe:	683b      	ldr	r3, [r7, #0]
 8000300:	fbb2 f3f3 	udiv	r3, r2, r3
 8000304:	b29b      	uxth	r3, r3
}
 8000306:	4618      	mov	r0, r3
 8000308:	370c      	adds	r7, #12
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
	...

08000314 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000314:	480d      	ldr	r0, [pc, #52]	; (800034c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000316:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000318:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800031c:	480c      	ldr	r0, [pc, #48]	; (8000350 <LoopForever+0x6>)
  ldr r1, =_edata
 800031e:	490d      	ldr	r1, [pc, #52]	; (8000354 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000320:	4a0d      	ldr	r2, [pc, #52]	; (8000358 <LoopForever+0xe>)
  movs r3, #0
 8000322:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000324:	e002      	b.n	800032c <LoopCopyDataInit>

08000326 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000326:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000328:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800032a:	3304      	adds	r3, #4

0800032c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800032c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800032e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000330:	d3f9      	bcc.n	8000326 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000332:	4a0a      	ldr	r2, [pc, #40]	; (800035c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000334:	4c0a      	ldr	r4, [pc, #40]	; (8000360 <LoopForever+0x16>)
  movs r3, #0
 8000336:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000338:	e001      	b.n	800033e <LoopFillZerobss>

0800033a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800033a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800033c:	3204      	adds	r2, #4

0800033e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800033e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000340:	d3fb      	bcc.n	800033a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000342:	f000 f811 	bl	8000368 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000346:	f7ff ff47 	bl	80001d8 <main>

0800034a <LoopForever>:

LoopForever:
  b LoopForever
 800034a:	e7fe      	b.n	800034a <LoopForever>
  ldr   r0, =_estack
 800034c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000350:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000354:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000358:	080003d0 	.word	0x080003d0
  ldr r2, =_sbss
 800035c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000360:	2000001c 	.word	0x2000001c

08000364 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000364:	e7fe      	b.n	8000364 <ADC_IRQHandler>
	...

08000368 <__libc_init_array>:
 8000368:	b570      	push	{r4, r5, r6, lr}
 800036a:	4d0d      	ldr	r5, [pc, #52]	; (80003a0 <__libc_init_array+0x38>)
 800036c:	4c0d      	ldr	r4, [pc, #52]	; (80003a4 <__libc_init_array+0x3c>)
 800036e:	1b64      	subs	r4, r4, r5
 8000370:	10a4      	asrs	r4, r4, #2
 8000372:	2600      	movs	r6, #0
 8000374:	42a6      	cmp	r6, r4
 8000376:	d109      	bne.n	800038c <__libc_init_array+0x24>
 8000378:	4d0b      	ldr	r5, [pc, #44]	; (80003a8 <__libc_init_array+0x40>)
 800037a:	4c0c      	ldr	r4, [pc, #48]	; (80003ac <__libc_init_array+0x44>)
 800037c:	f000 f818 	bl	80003b0 <_init>
 8000380:	1b64      	subs	r4, r4, r5
 8000382:	10a4      	asrs	r4, r4, #2
 8000384:	2600      	movs	r6, #0
 8000386:	42a6      	cmp	r6, r4
 8000388:	d105      	bne.n	8000396 <__libc_init_array+0x2e>
 800038a:	bd70      	pop	{r4, r5, r6, pc}
 800038c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000390:	4798      	blx	r3
 8000392:	3601      	adds	r6, #1
 8000394:	e7ee      	b.n	8000374 <__libc_init_array+0xc>
 8000396:	f855 3b04 	ldr.w	r3, [r5], #4
 800039a:	4798      	blx	r3
 800039c:	3601      	adds	r6, #1
 800039e:	e7f2      	b.n	8000386 <__libc_init_array+0x1e>
 80003a0:	080003c8 	.word	0x080003c8
 80003a4:	080003c8 	.word	0x080003c8
 80003a8:	080003c8 	.word	0x080003c8
 80003ac:	080003cc 	.word	0x080003cc

080003b0 <_init>:
 80003b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003b2:	bf00      	nop
 80003b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003b6:	bc08      	pop	{r3}
 80003b8:	469e      	mov	lr, r3
 80003ba:	4770      	bx	lr

080003bc <_fini>:
 80003bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003be:	bf00      	nop
 80003c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003c2:	bc08      	pop	{r3}
 80003c4:	469e      	mov	lr, r3
 80003c6:	4770      	bx	lr
