---------------------------------------------------
INFO
VSIM path: ~/intelFPGA/20.1/modelsim_ase/bin/vsim
Project: synchronizer
Clock period: 10 ns
Burst lenght: 8
---------------------------------------------------
Start simulation... 
Simulation completed 
DUT is working correctly 
Verification result: PASSED 
