

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_4_5_3_0_ap_fixed_8_4_5_3_0_config8_s'
================================================================
* Date:           Sat Sep 27 22:09:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.554 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      0|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     28|    -|
|Register         |        -|    -|     225|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     225|    188|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+---+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+-------------------+---------+----+---+----+-----+
    |mul_8s_5ns_11_3_0_U9  |mul_8s_5ns_11_3_0  |        0|   1|  0|   0|    0|
    +----------------------+-------------------+---------+----+---+----+-----+
    |Total                 |                   |        0|   1|  0|   0|    0|
    +----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln813_1_fu_217_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln813_2_fu_232_p2  |         +|   0|  0|  15|           8|           5|
    |add_ln813_3_fu_237_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln813_fu_177_p2    |         +|   0|  0|  15|           8|           5|
    |r_V_1_fu_201_p2        |         +|   0|  0|  12|          11|          11|
    |r_V_2_fu_156_p2        |         +|   0|  0|  12|          11|          11|
    |r_V_fu_128_p2          |         -|   0|  0|  12|          11|          11|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  96|          65|          59|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|    8|         24|
    |ap_return_1  |  14|          3|    8|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  28|          6|   16|         48|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln813_1_reg_273    |   8|   0|    8|          0|
    |add_ln813_2_reg_283    |   8|   0|    8|          0|
    |add_ln813_reg_268      |   8|   0|    8|          0|
    |ap_ce_reg              |   1|   0|    1|          0|
    |ap_return_0_int_reg    |   8|   0|    8|          0|
    |ap_return_1_int_reg    |   8|   0|    8|          0|
    |p_read1_int_reg        |   8|   0|    8|          0|
    |p_read2_int_reg        |   8|   0|    8|          0|
    |p_read3_int_reg        |   8|   0|    8|          0|
    |p_read_5_reg_252       |   8|   0|    8|          0|
    |p_read_int_reg         |   8|   0|    8|          0|
    |trunc_ln818_4_reg_278  |   8|   0|    8|          0|
    |trunc_ln_reg_258       |   8|   0|    8|          0|
    |add_ln813_1_reg_273    |  64|  32|    8|          0|
    |trunc_ln_reg_258       |  64|  32|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 225|  64|  113|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config8>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config8>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config8>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config8>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<8, 4, 5, 3, 0>, ap_fixed<8, 4, 5, 3, 0>, config8>|  return value|
|p_read       |   in|    8|     ap_none|                                                                    p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                   p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                   p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                   p_read3|        scalar|
+-------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

