yaml_version: 6

project:
  title:       "NanoTrade: HFT Matching Engine + ML Anomaly Detection"
  author:      "IEEE UofT ASIC Team"
  discord:     ""
  description: "Real-time ASIC combining order book matching with dual-path anomaly detection: rule-based (1-cycle latency) AND a pipelined 16->4->6 MLP neural network (4-cycle latency) trained on synthetic market data. Detects flash crashes, volume surges, spoofing, and order imbalances."
  language:    "Verilog"
  clock_hz:    50000000
  tiles:       "4x4"
  top_module:  "tt_um_nanotrade"

  source_files:
    - "tt_um_nanotrade.v"
    - "order_book.v"
    - "anomaly_detector.v"
    - "feature_extractor.v"
    - "ml_inference_engine.v"

pinout:
  ui[0]: "Data bit 0 (low payload)"
  ui[1]: "Data bit 1"
  ui[2]: "Data bit 2"
  ui[3]: "Data bit 3"
  ui[4]: "Data bit 4"
  ui[5]: "Data bit 5 (MSB of 6-bit payload)"
  ui[6]: "Input type bit 0 (00=price,01=vol,10=buy,11=sell)"
  ui[7]: "Input type bit 1"

  uo[0]: "Alert type bit 0"
  uo[1]: "Alert type bit 1"
  uo[2]: "Alert type bit 2 (0=none..7=flash crash)"
  uo[3]: "Order match valid / UART TX / heartbeat"
  uo[4]: "Alert priority bit 0"
  uo[5]: "Alert priority bit 1"
  uo[6]: "Alert priority bit 2 (7=critical)"
  uo[7]: "Global alert flag (rule OR ML anomaly)"

  uio[0]: "ML confidence nibble bit 0"
  uio[1]: "ML confidence nibble bit 1"
  uio[2]: "ML confidence nibble bit 2"
  uio[3]: "ML confidence nibble bit 3"
  uio[4]: "ML class bit 0"
  uio[5]: "ML class bit 1"
  uio[6]: "ML class bit 2"
  uio[7]: "ML inference valid pulse"