 HDL Direct 16.3-p003 (v16-3-85B) 10/27/2009 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   FASTCOMP(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view tubii_lib.fastcomp:sch_1

Design Entry HDL Direct: Created Netlist.

