<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 6.1.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"example.com","root":"/","scheme":"Muse","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="实现FPGA驱动数码管动态显示 知识点：1、数码管动态扫描实现。2、In system sources and probes editor (ISSP)调试工具的使用。 工程代码 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596">
<meta property="og:type" content="article">
<meta property="og:title" content="学习FPGA（四）">
<meta property="og:url" content="http://example.com/2022/04/17/FPGA-4/index.html">
<meta property="og:site_name" content="Clover的blog">
<meta property="og:description" content="实现FPGA驱动数码管动态显示 知识点：1、数码管动态扫描实现。2、In system sources and probes editor (ISSP)调试工具的使用。 工程代码 12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2022-04-17T02:57:24.000Z">
<meta property="article:modified_time" content="2022-04-18T15:02:08.873Z">
<meta property="article:author" content="Clover">
<meta property="article:tag" content="FPGA, Verilog">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="http://example.com/2022/04/17/FPGA-4/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-CN'
  };
</script>

  <title>学习FPGA（四） | Clover的blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Clover的blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="http://example.com/2022/04/17/FPGA-4/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Clover">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Clover的blog">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          学习FPGA（四）
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2022-04-17 10:57:24" itemprop="dateCreated datePublished" datetime="2022-04-17T10:57:24+08:00">2022-04-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2022-04-18 23:02:08" itemprop="dateModified" datetime="2022-04-18T23:02:08+08:00">2022-04-18</time>
              </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h2 id="实现FPGA驱动数码管动态显示"><a href="#实现FPGA驱动数码管动态显示" class="headerlink" title="实现FPGA驱动数码管动态显示"></a>实现FPGA驱动数码管动态显示</h2><hr>
<p>知识点：<br>1、数码管动态扫描实现。<br>2、In system sources and probes editor (ISSP)调试工具的使用。</p>
<h1 id="工程代码"><a href="#工程代码" class="headerlink" title="工程代码"></a>工程代码</h1><hr>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br></pre></td><td class="code"><pre><span class="line">//实现FPGA驱动数码管动态显示</span><br><span class="line">module digital_display(Clk, Rst_n, En, disp_data, sel, seg);</span><br><span class="line">	input Clk;					//50M，一个周期为20ns</span><br><span class="line">	input Rst_n;</span><br><span class="line">	input En;</span><br><span class="line">	</span><br><span class="line">	input [31:0] disp_data;	//输入要求显示的内容</span><br><span class="line">	</span><br><span class="line">	output reg [7:0] sel;			//数码管位选（当前要显示的数码管）</span><br><span class="line">	output reg [6:0] seg;			//数码管段选（当前要显示的内容）</span><br><span class="line">	</span><br><span class="line">	//divider module</span><br><span class="line">	reg [14:0] divider_cnt;	//产生1ms的时钟，每0.5ms时钟信号需要翻转一次，0.5ms/20ns=25_000=16&#x27;b0110_0001_1010_1000，故需要15位计数器</span><br><span class="line">	reg Clk_1K;</span><br><span class="line">	always@(posedge Clk or negedge Rst_n) begin</span><br><span class="line">		if(~Rst_n) </span><br><span class="line">			divider_cnt &lt;= 15&#x27;d0;</span><br><span class="line">		else if(~En) </span><br><span class="line">			divider_cnt &lt;= 15&#x27;d0;</span><br><span class="line">		else if(divider_cnt== 15&#x27;d24_999) </span><br><span class="line">			divider_cnt &lt;= 15&#x27;d0;</span><br><span class="line">		else </span><br><span class="line">			divider_cnt &lt;= divider_cnt + 1&#x27;b1;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	always@(posedge Clk or negedge Rst_n) begin</span><br><span class="line">		if(~Rst_n) </span><br><span class="line">			Clk_1K &lt;= 1&#x27;b0;</span><br><span class="line">		else if(~En) </span><br><span class="line">			Clk_1K &lt;= 1&#x27;b0;</span><br><span class="line">		else if(divider_cnt== 15&#x27;d24_999) </span><br><span class="line">			Clk_1K &lt;= ~Clk_1K;</span><br><span class="line">		else </span><br><span class="line">			Clk_1K &lt;= Clk_1K;</span><br><span class="line">	end</span><br><span class="line">	//shift8 module</span><br><span class="line">	reg [7:0] sel_r;</span><br><span class="line">	always@(posedge Clk_1K or negedge Rst_n) begin	//注意，分频器的输出信号作为D触发器的时钟信号，在大型设计中是不被允许的，此处设计为数码管驱动模块，影响不大，允许存在这样的毛刺</span><br><span class="line">		if(~Rst_n)</span><br><span class="line">			sel_r &lt;= 8&#x27;b0000_0001;</span><br><span class="line">		else if(sel_r == 8&#x27;b1000_0000)</span><br><span class="line">			sel_r &lt;= 8&#x27;b0000_0001;</span><br><span class="line">		else </span><br><span class="line">			sel_r &lt;= &#123;sel_r[6:0],1&#x27;b0&#125;;	//此句也可改为	sel_r &lt;= sel_r &lt;&lt; 1;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	//MUX8 (combitional)</span><br><span class="line">	reg [3:0] data_tmp;</span><br><span class="line">	always@(*) begin</span><br><span class="line">		case(sel_r)</span><br><span class="line">			8&#x27;b0000_0001: data_tmp = disp_data[3:0];</span><br><span class="line">			8&#x27;b0000_0010: data_tmp = disp_data[7:4];</span><br><span class="line">			8&#x27;b0000_0100: data_tmp = disp_data[11:8];</span><br><span class="line">			8&#x27;b0000_1000: data_tmp = disp_data[15:12];</span><br><span class="line">			</span><br><span class="line">			8&#x27;b0001_0000: data_tmp = disp_data[19:16];</span><br><span class="line">			8&#x27;b0010_0000: data_tmp = disp_data[23:20];</span><br><span class="line">			8&#x27;b0100_0000: data_tmp = disp_data[27:24];</span><br><span class="line">			8&#x27;b1000_0000: data_tmp = disp_data[31:28];</span><br><span class="line">			</span><br><span class="line">			default: data_tmp = 4&#x27;b0000;</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	//MUX2 (combitional)</span><br><span class="line">	always@(*) begin</span><br><span class="line">		if(~En)</span><br><span class="line">			sel = 8&#x27;b0000_0000;</span><br><span class="line">		else </span><br><span class="line">			sel = sel_r;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	//LUT (combitional)</span><br><span class="line">	//注意：数码管灯段在输入为0时亮起，输入为1时熄灭；</span><br><span class="line">	//h段为最高位，a段为最低位；</span><br><span class="line">	always@(*) begin</span><br><span class="line">		case(data_tmp)</span><br><span class="line">			4&#x27;b0000: seg = 7&#x27;b100_0000;	//0</span><br><span class="line">			4&#x27;b0001: seg = 7&#x27;b111_1001;	//1</span><br><span class="line">			4&#x27;b0010: seg = 7&#x27;b010_0100;	//2</span><br><span class="line">			4&#x27;b0011: seg = 7&#x27;b011_0000;	//3</span><br><span class="line">			</span><br><span class="line">			4&#x27;b0100: seg = 7&#x27;b001_1001;	//4</span><br><span class="line">			4&#x27;b0101: seg = 7&#x27;b001_0010;	//5</span><br><span class="line">			4&#x27;b0110: seg = 7&#x27;b000_0010;	//6</span><br><span class="line">			4&#x27;b0111: seg = 7&#x27;b111_1000;	//7</span><br><span class="line">			</span><br><span class="line">			4&#x27;b1000: seg = 7&#x27;b000_0000;	//8</span><br><span class="line">			4&#x27;b1001: seg = 7&#x27;b001_0000;	//9</span><br><span class="line">			4&#x27;b1010: seg = 7&#x27;b000_1000;	//a</span><br><span class="line">			4&#x27;b1011: seg = 7&#x27;b000_0011;	//b</span><br><span class="line">			</span><br><span class="line">			4&#x27;b1100: seg = 7&#x27;b100_0110;	//c</span><br><span class="line">			4&#x27;b1101: seg = 7&#x27;b010_0001;	//d</span><br><span class="line">			4&#x27;b1110: seg = 7&#x27;b000_0110;	//e</span><br><span class="line">			4&#x27;b1111: seg = 7&#x27;b000_1110;	//f</span><br><span class="line">			</span><br><span class="line">			default: seg = 7&#x27;b111_1111;	//全灭</span><br><span class="line">		endcase</span><br><span class="line">	end</span><br><span class="line">endmodule </span><br></pre></td></tr></table></figure>
<h1 id="TestBench"><a href="#TestBench" class="headerlink" title="TestBench"></a>TestBench</h1><hr>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line">`timescale 1 ns/ 1 ps</span><br><span class="line">`define clk_period 20</span><br><span class="line">module digital_display_vlg_tst();</span><br><span class="line"></span><br><span class="line">	reg Clk;</span><br><span class="line">	reg En;</span><br><span class="line">	reg Rst_n;</span><br><span class="line">	reg [31:0] disp_data;</span><br><span class="line"></span><br><span class="line">	wire [6:0]  seg;</span><br><span class="line">	wire [7:0]  sel;</span><br><span class="line"></span><br><span class="line">	digital_display u1 (</span><br><span class="line">		.Clk(Clk),</span><br><span class="line">		.En(En),</span><br><span class="line">		.Rst_n(Rst_n),</span><br><span class="line">		.disp_data(disp_data),</span><br><span class="line">		.seg(seg),</span><br><span class="line">		.sel(sel)</span><br><span class="line">	);</span><br><span class="line">	initial begin</span><br><span class="line">		Clk = 1&#x27;b1;</span><br><span class="line">		forever #(`clk_period/2) Clk = ~Clk;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">	initial begin</span><br><span class="line">		Rst_n = 1&#x27;b0;</span><br><span class="line">		En = 1&#x27;b1;</span><br><span class="line">		disp_data = 32&#x27;h12345678;</span><br><span class="line">		#(`clk_period*20);</span><br><span class="line">		Rst_n = 1&#x27;b1;</span><br><span class="line">		#(`clk_period*20);</span><br><span class="line">		#20_000_000;</span><br><span class="line">		disp_data = 32&#x27;h87654321;</span><br><span class="line">		#20_000_000;</span><br><span class="line">		disp_data = 32&#x27;h89abcdef;</span><br><span class="line">		#20_000_000;</span><br><span class="line">		$stop;</span><br><span class="line">	end</span><br><span class="line">	</span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h1 id="ISSP"><a href="#ISSP" class="headerlink" title="ISSP"></a>ISSP</h1><hr>

    </div>

    
    
    

      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/FPGA-Verilog/" rel="tag"># FPGA, Verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/2022/04/15/FPGA-3/" rel="prev" title="学习FPGA（三）">
      <i class="fa fa-chevron-left"></i> 学习FPGA（三）
    </a></div>
      <div class="post-nav-item">
    <a href="/2022/04/18/cpp-note-1/" rel="next" title="C++笔记（一）">
      C++笔记（一） <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AE%9E%E7%8E%B0FPGA%E9%A9%B1%E5%8A%A8%E6%95%B0%E7%A0%81%E7%AE%A1%E5%8A%A8%E6%80%81%E6%98%BE%E7%A4%BA"><span class="nav-number">1.</span> <span class="nav-text">实现FPGA驱动数码管动态显示</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%B7%A5%E7%A8%8B%E4%BB%A3%E7%A0%81"><span class="nav-number"></span> <span class="nav-text">工程代码</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#TestBench"><span class="nav-number"></span> <span class="nav-text">TestBench</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#ISSP"><span class="nav-number"></span> <span class="nav-text">ISSP</span></a></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Clover</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">8</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
        <span class="site-state-item-count">4</span>
        <span class="site-state-item-name">标签</span>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2022</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Clover</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://muse.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Muse</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

</body>
</html>
