#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov  3 09:59:44 2020
# Process ID: 10472
# Current directory: E:/fpga_proj/hdmi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13712 E:\fpga_proj\hdmi\hdmi.xpr
# Log file: E:/fpga_proj/hdmi/vivado.log
# Journal file: E:/fpga_proj/hdmi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_proj/hdmi/hdmi.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/v_osd_0/v_osd_0.xci] -no_script -reset -force -quiet
remove_files  -fileset v_osd_0 E:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/v_osd_0/v_osd_0.xci
create_bd_design "design_1"
set_property  ip_repo_paths  E:/fpga_proj/hdmi/user [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:hdmi_display:1.0 hdmi_display_0
endgroup
open_bd_design {E:/fpga_proj/hdmi/hdmi.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {1 130 -1} [get_bd_cells hdmi_display_0]
export_ip_user_files -of_objects  [get_files E:/fpga_proj/hdmi/hdmi.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  E:/fpga_proj/hdmi/hdmi.srcs/sources_1/bd/design_1/design_1.bd
file delete -force E:/fpga_proj/hdmi/hdmi.srcs/sources_1/bd/design_1
file mkdir E:/fpga_proj/hdmi/hdmi.srcs/sources_1/new
close [ open E:/fpga_proj/hdmi/hdmi.srcs/sources_1/new/top.v w ]
add_files E:/fpga_proj/hdmi/hdmi.srcs/sources_1/new/top.v
create_ip -name hdmi_display -vendor xilinx.com -library user -version 1.0 -module_name hdmi_display_0 -dir e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.xci]
generate_target all [get_files  e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.xci]
catch { config_ip_cache -export [get_ips -all hdmi_display_0] }
export_ip_user_files -of_objects [get_files e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.xci]
launch_runs hdmi_display_0_synth_1 -jobs 8
wait_on_run hdmi_display_0_synth_1
export_simulation -of_objects [get_files e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/hdmi_display_0/hdmi_display_0.xci] -directory E:/fpga_proj/hdmi/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/fpga_proj/hdmi/hdmi.ip_user_files -ipstatic_source_dir E:/fpga_proj/hdmi/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/modelsim} {questa=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/questa} {riviera=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/riviera} {activehdl=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT1_PORT {clk_out74_25} CONFIG.CLK_OUT2_PORT {clk_out74_25_90} CONFIG.CLK_OUT3_PORT {clk_out100} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {74.25} CONFIG.CLKOUT2_REQUESTED_PHASE {90.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {100} CONFIG.RESET_TYPE {ACTIVE_HIGH} CONFIG.MMCM_CLKFBOUT_MULT_F {11.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {16.000} CONFIG.MMCM_CLKOUT1_DIVIDE {16} CONFIG.MMCM_CLKOUT1_PHASE {90.000} CONFIG.MMCM_CLKOUT2_DIVIDE {12} CONFIG.NUM_OUT_CLKS {3} CONFIG.RESET_PORT {reset} CONFIG.CLKOUT1_JITTER {123.264} CONFIG.CLKOUT1_PHASE_ERROR {87.466} CONFIG.CLKOUT2_JITTER {123.264} CONFIG.CLKOUT2_PHASE_ERROR {87.466} CONFIG.CLKOUT3_JITTER {116.618} CONFIG.CLKOUT3_PHASE_ERROR {87.466}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 8
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files e:/fpga_proj/hdmi/hdmi.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory E:/fpga_proj/hdmi/hdmi.ip_user_files/sim_scripts -ip_user_files_dir E:/fpga_proj/hdmi/hdmi.ip_user_files -ipstatic_source_dir E:/fpga_proj/hdmi/hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/modelsim} {questa=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/questa} {riviera=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/riviera} {activehdl=E:/fpga_proj/hdmi/hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close [ open E:/fpga_proj/hdmi/hdmi.srcs/sources_1/new/create_color.v w ]
add_files E:/fpga_proj/hdmi/hdmi.srcs/sources_1/new/create_color.v
update_compile_order -fileset sources_1
