

================================================================
== Vitis HLS Report for 'linear_combination_1'
================================================================
* Date:           Tue Jun 28 01:00:36 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        computeP2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.354 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    19371|    19371|  0.194 ms|  0.194 ms|  19371|  19371|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |       60|       60|         1|          -|          -|    60|        no|
        |- LOOP_LC1    |    16968|    16968|       303|          -|          -|    56|        no|
        | + LOOP_LC12  |      300|      300|         5|          -|          -|    60|        no|
        |- LOOP_LC2    |     2340|     2340|        39|          -|          -|    60|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 10 
4 --> 5 
5 --> 6 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %out_r"   --->   Operation 49 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%coeffs_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %coeffs"   --->   Operation 50 'read' 'coeffs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%vecs_offset_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %vecs_offset"   --->   Operation 51 'read' 'vecs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P2, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %oil_space, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%accumulators = alloca i64 1" [computeP2/c/computeP2.cpp:95]   --->   Operation 54 'alloca' 'accumulators' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln95 = br void %memset.loop" [computeP2/c/computeP2.cpp:95]   --->   Operation 55 'br' 'br_ln95' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = phi i6 0, void, i6 %empty_25, void %memset.loop.split"   --->   Operation 56 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%empty_25 = add i6 %empty, i6 1"   --->   Operation 57 'add' 'empty_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_cast3 = zext i6 %empty"   --->   Operation 58 'zext' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.42ns)   --->   "%exitcond136 = icmp_eq  i6 %empty, i6 60"   --->   Operation 59 'icmp' 'exitcond136' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 60 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond136, void %memset.loop.split, void %.lr.ph.preheader"   --->   Operation 61 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%accumulators_addr = getelementptr i32 %accumulators, i64 0, i64 %p_cast3"   --->   Operation 62 'getelementptr' 'accumulators_addr' <Predicate = (!exitcond136)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln0 = store i32 0, i6 %accumulators_addr"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!exitcond136)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!exitcond136)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln97 = br void %.lr.ph" [computeP2/c/computeP2.cpp:97]   --->   Operation 65 'br' 'br_ln97' <Predicate = (exitcond136)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln97, void, i6 0, void %.lr.ph.preheader" [computeP2/c/computeP2.cpp:97]   --->   Operation 66 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln97 = add i6 %i, i6 1" [computeP2/c/computeP2.cpp:97]   --->   Operation 67 'add' 'add_ln97' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i6 %i" [computeP2/c/computeP2.cpp:97]   --->   Operation 68 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.42ns)   --->   "%icmp_ln97 = icmp_eq  i6 %i, i6 56" [computeP2/c/computeP2.cpp:97]   --->   Operation 69 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 56, i64 56, i64 56"   --->   Operation 70 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split4, void %._crit_edge.preheader" [computeP2/c/computeP2.cpp:97]   --->   Operation 71 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i, i6 0" [computeP2/c/computeP2.cpp:97]   --->   Operation 72 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i12 %p_shl" [computeP2/c/computeP2.cpp:97]   --->   Operation 73 'zext' 'p_shl_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0" [computeP2/c/computeP2.cpp:97]   --->   Operation 74 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i8 %p_shl2" [computeP2/c/computeP2.cpp:97]   --->   Operation 75 'zext' 'p_shl2_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (1.54ns)   --->   "%empty_28 = sub i13 %p_shl_cast, i13 %p_shl2_cast" [computeP2/c/computeP2.cpp:97]   --->   Operation 76 'sub' 'empty_28' <Predicate = (!icmp_ln97)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_cast = sext i13 %empty_28" [computeP2/c/computeP2.cpp:97]   --->   Operation 77 'sext' 'p_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.82ns)   --->   "%empty_29 = add i9 %zext_ln97, i9 %coeffs_read" [computeP2/c/computeP2.cpp:97]   --->   Operation 78 'add' 'empty_29' <Predicate = (!icmp_ln97)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast5 = zext i9 %empty_29" [computeP2/c/computeP2.cpp:97]   --->   Operation 79 'zext' 'p_cast5' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%oil_space_addr = getelementptr i8 %oil_space, i64 0, i64 %p_cast5" [computeP2/c/computeP2.cpp:97]   --->   Operation 80 'getelementptr' 'oil_space_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%oil_space_load = load i9 %oil_space_addr" [computeP2/c/computeP2.cpp:97]   --->   Operation 81 'load' 'oil_space_load' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 336> <RAM>
ST_3 : Operation 82 [1/1] (1.94ns)   --->   "%add_ln103 = add i15 %p_cast, i15 %vecs_offset_read" [computeP2/c/computeP2.cpp:103]   --->   Operation 82 'add' 'add_ln103' <Predicate = (!icmp_ln97)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln107 = br void %._crit_edge" [computeP2/c/computeP2.cpp:107]   --->   Operation 83 'br' 'br_ln107' <Predicate = (icmp_ln97)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln97 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [computeP2/c/computeP2.cpp:97]   --->   Operation 84 'specloopname' 'specloopname_ln97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%oil_space_load = load i9 %oil_space_addr" [computeP2/c/computeP2.cpp:97]   --->   Operation 85 'load' 'oil_space_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 336> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %oil_space_load" [computeP2/c/computeP2.cpp:101]   --->   Operation 86 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln101 = br void" [computeP2/c/computeP2.cpp:101]   --->   Operation 87 'br' 'br_ln101' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln101, void %.split2, i6 0, void %.split4" [computeP2/c/computeP2.cpp:101]   --->   Operation 88 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln101 = add i6 %j, i6 1" [computeP2/c/computeP2.cpp:101]   --->   Operation 89 'add' 'add_ln101' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i6 %j" [computeP2/c/computeP2.cpp:101]   --->   Operation 90 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i6 %j" [computeP2/c/computeP2.cpp:101]   --->   Operation 91 'zext' 'zext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (1.42ns)   --->   "%icmp_ln101 = icmp_eq  i6 %j, i6 60" [computeP2/c/computeP2.cpp:101]   --->   Operation 92 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 93 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split2, void" [computeP2/c/computeP2.cpp:101]   --->   Operation 94 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.94ns)   --->   "%add_ln103_3 = add i15 %add_ln103, i15 %zext_ln101_4" [computeP2/c/computeP2.cpp:103]   --->   Operation 95 'add' 'add_ln103_3' <Predicate = (!icmp_ln101)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i15 %add_ln103_3" [computeP2/c/computeP2.cpp:103]   --->   Operation 96 'zext' 'zext_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%vecs_addr = getelementptr i5 %vecs, i64 0, i64 %zext_ln103" [computeP2/c/computeP2.cpp:103]   --->   Operation 97 'getelementptr' 'vecs_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%vecs_load = load i15 %vecs_addr" [computeP2/c/computeP2.cpp:103]   --->   Operation 98 'load' 'vecs_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%accumulators_addr_4 = getelementptr i32 %accumulators, i64 0, i64 %zext_ln101_3" [computeP2/c/computeP2.cpp:103]   --->   Operation 99 'getelementptr' 'accumulators_addr_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 100 'br' 'br_ln0' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.30>
ST_6 : Operation 101 [1/2] (3.25ns)   --->   "%vecs_load = load i15 %vecs_addr" [computeP2/c/computeP2.cpp:103]   --->   Operation 101 'load' 'vecs_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20160> <RAM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln103_3 = zext i5 %vecs_load" [computeP2/c/computeP2.cpp:103]   --->   Operation 102 'zext' 'zext_ln103_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [3/3] (1.05ns) (grouped into DSP with root node add_ln103_2)   --->   "%mul_ln103 = mul i13 %zext_ln103_3, i13 %zext_ln101" [computeP2/c/computeP2.cpp:103]   --->   Operation 103 'mul' 'mul_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 104 [2/3] (1.05ns) (grouped into DSP with root node add_ln103_2)   --->   "%mul_ln103 = mul i13 %zext_ln103_3, i13 %zext_ln101" [computeP2/c/computeP2.cpp:103]   --->   Operation 104 'mul' 'mul_ln103' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [2/2] (3.25ns)   --->   "%accumulators_load_2 = load i6 %accumulators_addr_4" [computeP2/c/computeP2.cpp:103]   --->   Operation 105 'load' 'accumulators_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 8 <SV = 7> <Delay = 5.35>
ST_8 : Operation 106 [1/3] (0.00ns) (grouped into DSP with root node add_ln103_2)   --->   "%mul_ln103 = mul i13 %zext_ln103_3, i13 %zext_ln101" [computeP2/c/computeP2.cpp:103]   --->   Operation 106 'mul' 'mul_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into DSP with root node add_ln103_2)   --->   "%zext_ln103_4 = zext i13 %mul_ln103" [computeP2/c/computeP2.cpp:103]   --->   Operation 107 'zext' 'zext_ln103_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/2] (3.25ns)   --->   "%accumulators_load_2 = load i6 %accumulators_addr_4" [computeP2/c/computeP2.cpp:103]   --->   Operation 108 'load' 'accumulators_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 109 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln103_2 = add i32 %accumulators_load_2, i32 %zext_ln103_4" [computeP2/c/computeP2.cpp:103]   --->   Operation 109 'add' 'add_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 5.35>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [computeP2/c/computeP2.cpp:101]   --->   Operation 110 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln103_2 = add i32 %accumulators_load_2, i32 %zext_ln103_4" [computeP2/c/computeP2.cpp:103]   --->   Operation 111 'add' 'add_ln103_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln103 = store i32 %add_ln103_2, i6 %accumulators_addr_4" [computeP2/c/computeP2.cpp:103]   --->   Operation 112 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%i_2 = phi i6 %add_ln107, void %.split, i6 0, void %._crit_edge.preheader" [computeP2/c/computeP2.cpp:107]   --->   Operation 114 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (1.82ns)   --->   "%add_ln107 = add i6 %i_2, i6 1" [computeP2/c/computeP2.cpp:107]   --->   Operation 115 'add' 'add_ln107' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i6 %i_2" [computeP2/c/computeP2.cpp:107]   --->   Operation 116 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i6 %i_2" [computeP2/c/computeP2.cpp:107]   --->   Operation 117 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.42ns)   --->   "%icmp_ln107 = icmp_eq  i6 %i_2, i6 60" [computeP2/c/computeP2.cpp:107]   --->   Operation 118 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 60, i64 60, i64 60"   --->   Operation 119 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %.split, void" [computeP2/c/computeP2.cpp:107]   --->   Operation 120 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%accumulators_addr_3 = getelementptr i32 %accumulators, i64 0, i64 %zext_ln107" [computeP2/c/computeP2.cpp:111]   --->   Operation 121 'getelementptr' 'accumulators_addr_3' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (3.25ns)   --->   "%accumulators_load = load i6 %accumulators_addr_3" [computeP2/c/computeP2.cpp:111]   --->   Operation 122 'load' 'accumulators_load' <Predicate = (!icmp_ln107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 123 [1/1] (1.63ns)   --->   "%add_ln111 = add i11 %zext_ln107_1, i11 %out_read" [computeP2/c/computeP2.cpp:111]   --->   Operation 123 'add' 'add_ln111' <Predicate = (!icmp_ln107)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln113 = ret" [computeP2/c/computeP2.cpp:113]   --->   Operation 124 'ret' 'ret_ln113' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 125 [1/2] (3.25ns)   --->   "%accumulators_load = load i6 %accumulators_addr_3" [computeP2/c/computeP2.cpp:111]   --->   Operation 125 'load' 'accumulators_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 12 <SV = 5> <Delay = 4.13>
ST_12 : Operation 126 [36/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 126 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 4.13>
ST_13 : Operation 127 [35/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 127 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 4.13>
ST_14 : Operation 128 [34/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 128 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 4.13>
ST_15 : Operation 129 [33/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 129 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 4.13>
ST_16 : Operation 130 [32/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 130 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 4.13>
ST_17 : Operation 131 [31/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 131 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 4.13>
ST_18 : Operation 132 [30/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 132 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 4.13>
ST_19 : Operation 133 [29/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 133 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 13> <Delay = 4.13>
ST_20 : Operation 134 [28/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 134 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 14> <Delay = 4.13>
ST_21 : Operation 135 [27/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 135 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 4.13>
ST_22 : Operation 136 [26/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 136 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 16> <Delay = 4.13>
ST_23 : Operation 137 [25/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 137 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 17> <Delay = 4.13>
ST_24 : Operation 138 [24/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 138 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 18> <Delay = 4.13>
ST_25 : Operation 139 [23/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 139 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 19> <Delay = 4.13>
ST_26 : Operation 140 [22/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 140 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 20> <Delay = 4.13>
ST_27 : Operation 141 [21/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 141 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 21> <Delay = 4.13>
ST_28 : Operation 142 [20/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 142 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.13>
ST_29 : Operation 143 [19/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 143 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 23> <Delay = 4.13>
ST_30 : Operation 144 [18/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 144 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 24> <Delay = 4.13>
ST_31 : Operation 145 [17/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 145 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 25> <Delay = 4.13>
ST_32 : Operation 146 [16/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 146 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 26> <Delay = 4.13>
ST_33 : Operation 147 [15/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 147 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 27> <Delay = 4.13>
ST_34 : Operation 148 [14/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 148 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 28> <Delay = 4.13>
ST_35 : Operation 149 [13/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 149 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 29> <Delay = 4.13>
ST_36 : Operation 150 [12/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 150 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 30> <Delay = 4.13>
ST_37 : Operation 151 [11/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 151 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 31> <Delay = 4.13>
ST_38 : Operation 152 [10/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 152 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 32> <Delay = 4.13>
ST_39 : Operation 153 [9/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 153 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 33> <Delay = 4.13>
ST_40 : Operation 154 [8/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 154 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 34> <Delay = 4.13>
ST_41 : Operation 155 [7/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 155 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 35> <Delay = 4.13>
ST_42 : Operation 156 [6/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 156 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 36> <Delay = 4.13>
ST_43 : Operation 157 [5/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 157 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 37> <Delay = 4.13>
ST_44 : Operation 158 [4/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 158 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 38> <Delay = 4.13>
ST_45 : Operation 159 [3/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 159 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 39> <Delay = 4.13>
ST_46 : Operation 160 [2/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 160 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 40> <Delay = 4.13>
ST_47 : Operation 161 [1/36] (4.13ns)   --->   "%urem_ln111 = urem i32 %accumulators_load, i32 31" [computeP2/c/computeP2.cpp:111]   --->   Operation 161 'urem' 'urem_ln111' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 41> <Delay = 3.25>
ST_48 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [computeP2/c/computeP2.cpp:107]   --->   Operation 162 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i8 %urem_ln111" [computeP2/c/computeP2.cpp:111]   --->   Operation 163 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i11 %add_ln111" [computeP2/c/computeP2.cpp:111]   --->   Operation 164 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 165 [1/1] (0.00ns)   --->   "%P2_addr = getelementptr i8 %P2, i64 0, i64 %zext_ln111" [computeP2/c/computeP2.cpp:111]   --->   Operation 165 'getelementptr' 'P2_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln111 = store i8 %trunc_ln111, i11 %P2_addr" [computeP2/c/computeP2.cpp:111]   --->   Operation 166 'store' 'store_ln111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1260> <RAM>
ST_48 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 167 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_25') [15]  (1.59 ns)

 <State 2>: 4.68ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_25') [15]  (0 ns)
	'getelementptr' operation ('accumulators_addr') [22]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on array 'accumulators', computeP2/c/computeP2.cpp:95 [23]  (3.25 ns)
	blocking operation 1.43 ns on control path)

 <State 3>: 5.08ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:97) with incoming values : ('add_ln97', computeP2/c/computeP2.cpp:97) [28]  (0 ns)
	'add' operation ('empty_29', computeP2/c/computeP2.cpp:97) [42]  (1.82 ns)
	'getelementptr' operation ('oil_space_addr', computeP2/c/computeP2.cpp:97) [44]  (0 ns)
	'load' operation ('oil_space_load', computeP2/c/computeP2.cpp:97) on array 'oil_space' [45]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('oil_space_load', computeP2/c/computeP2.cpp:97) on array 'oil_space' [45]  (3.25 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j', computeP2/c/computeP2.cpp:101) with incoming values : ('add_ln101', computeP2/c/computeP2.cpp:101) [50]  (0 ns)
	'add' operation ('add_ln103_3', computeP2/c/computeP2.cpp:103) [59]  (1.94 ns)
	'getelementptr' operation ('vecs_addr', computeP2/c/computeP2.cpp:103) [61]  (0 ns)
	'load' operation ('vecs_load', computeP2/c/computeP2.cpp:103) on array 'vecs' [62]  (3.25 ns)

 <State 6>: 4.3ns
The critical path consists of the following:
	'load' operation ('vecs_load', computeP2/c/computeP2.cpp:103) on array 'vecs' [62]  (3.25 ns)
	'mul' operation of DSP[68] ('mul_ln103', computeP2/c/computeP2.cpp:103) [64]  (1.05 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('accumulators_load_2', computeP2/c/computeP2.cpp:103) on array 'accumulators', computeP2/c/computeP2.cpp:95 [67]  (3.25 ns)

 <State 8>: 5.35ns
The critical path consists of the following:
	'load' operation ('accumulators_load_2', computeP2/c/computeP2.cpp:103) on array 'accumulators', computeP2/c/computeP2.cpp:95 [67]  (3.25 ns)
	'add' operation of DSP[68] ('add_ln103_2', computeP2/c/computeP2.cpp:103) [68]  (2.1 ns)

 <State 9>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[68] ('add_ln103_2', computeP2/c/computeP2.cpp:103) [68]  (2.1 ns)
	'store' operation ('store_ln103', computeP2/c/computeP2.cpp:103) of variable 'add_ln103_2', computeP2/c/computeP2.cpp:103 on array 'accumulators', computeP2/c/computeP2.cpp:95 [69]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', computeP2/c/computeP2.cpp:107) with incoming values : ('add_ln107', computeP2/c/computeP2.cpp:107) [76]  (0 ns)
	'getelementptr' operation ('accumulators_addr_3', computeP2/c/computeP2.cpp:111) [85]  (0 ns)
	'load' operation ('accumulators_load', computeP2/c/computeP2.cpp:111) on array 'accumulators', computeP2/c/computeP2.cpp:95 [86]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('accumulators_load', computeP2/c/computeP2.cpp:111) on array 'accumulators', computeP2/c/computeP2.cpp:95 [86]  (3.25 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'urem' operation ('urem_ln111', computeP2/c/computeP2.cpp:111) [87]  (4.13 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln111', computeP2/c/computeP2.cpp:111) of variable 'trunc_ln111', computeP2/c/computeP2.cpp:111 on array 'P2' [92]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
