// Seed: 3707093885
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output supply0 id_5,
    output wand id_6,
    input supply0 id_7
    , id_17,
    input tri1 id_8,
    input uwire id_9,
    input wire id_10
    , id_18,
    input wand id_11,
    input supply1 id_12,
    input wand id_13,
    output supply1 id_14,
    input wand id_15
);
  wire id_19;
  ;
  localparam id_20 = ~1;
  assign module_1.id_2 = 0;
  id_21 :
  assert property (@(~-1 or posedge -1) -1'b0 <-> id_12)
  else;
  wire id_22;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1
    , id_11,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    input supply1 id_7,
    input tri id_8,
    input wor id_9
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_7,
      id_2,
      id_2,
      id_8,
      id_3,
      id_6,
      id_3,
      id_8,
      id_6,
      id_3,
      id_2,
      id_9
  );
endmodule
