<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: access interface class type with scope resolution operator
rc: 10 (means success: 0)
should_fail: 0
tags: 8.26.3
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-8
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>
defines: 
time_elapsed: 1.088s
ram usage: 39148 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpk99uw4wl/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_class_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-8 <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-7" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:7</a>: No timescale set for &#34;class_tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-7" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:7</a>: Compile module &#34;work@class_tb&#34;.

[INF:CP0302] <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-13" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:13</a>: Compile class &#34;work@class_tb::Hello&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html#l-7" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv:7</a>: Top level module &#34;work@class_tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_class_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@class_tb), id:8
|vpiName:work@class_tb
|uhdmallPackages:
\_package: builtin, id:9, parent:work@class_tb
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:10
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:11
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:12
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:13
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallClasses:
\_class_defn: (work@class_tb::Hello), id:14, file:<a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>, line:13
  |vpiName:work@class_tb::Hello
  |vpiFullName:work@class_tb.work@class_tb::Hello
|uhdmallModules:
\_module: work@class_tb, id:15, file:<a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>, line:7, parent:work@class_tb
  |vpiDefName:work@class_tb
  |vpiFullName:work@class_tb
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_begin: , id:1, line:21
      |vpiFullName:work@class_tb
      |vpiStmt:
      \_assignment: , id:4, line:22
        |vpiBlocking:1
        |vpiLhs:
        \_unsupported_expr: , id:2, line:7
        |vpiRhs:
        \_unsupported_expr: , id:3, line:7
      |vpiStmt:
      \_func_call: (obj.hello), id:5, line:23
        |vpiName:obj.hello
        |vpiArgument:
        \_constant: , id:6, line:23
          |vpiConstType:7
          |vpiSize:32
          |INT:12
  |vpiNet:
  \_logic_net: (obj), id:16, line:19
    |vpiName:obj
    |vpiFullName:work@class_tb.obj
  |vpiClassDefn:
  \_class_defn: (work@class_tb::Hello), id:14, file:<a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>, line:13
    |vpiName:work@class_tb::Hello
    |vpiFullName:work@class_tb.work@class_tb::Hello
|uhdmtopModules:
\_module: work@class_tb (work@class_tb), id:17, file:<a href="../../../tests/chapter-8/8.26.3--type_access_implements.sv.html" target="file-frame">tests/chapter-8/8.26.3--type_access_implements.sv</a>, line:7
  |vpiDefName:work@class_tb
  |vpiName:work@class_tb
  |vpiNet:
  \_logic_net: (obj), id:7, line:19, parent:work@class_tb
    |vpiName:obj
    |vpiFullName:work@class_tb.obj

Object: work_class_tb of type 32 @ 7
Object:  of type 24 @ 0
Object: work_class_tb of type 4 @ 21
Object:  of type 3 @ 22
Object:  of type 4001 @ 7
%Error: 	! Unhandled type: 4001
Object:  of type 4001 @ 7
Object: obj.hello of type 19 @ 23
Object:  of type 7 @ 23
Object: builtin of type 600 @ 0
Object: work_class_tb of type 32 @ 7
Object: obj of type 36 @ 19
%Error: 	! Unhandled net type: 0
%Error: Exiting due to 2 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_class_tb --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>