
final.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ce8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00002ce8  00002d7c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800078  00800078  00002d94  2**0
                  ALLOC
  3 .stab         00003030  00000000  00000000  00002d94  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001b64  00000000  00000000  00005dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007928  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00007bd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00009821  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000a70c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000b4bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000b61c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b8a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c077  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 04 09 	jmp	0x1208	; 0x1208 <__vector_1>
       8:	0c 94 37 09 	jmp	0x126e	; 0x126e <__vector_2>
       c:	0c 94 6a 09 	jmp	0x12d4	; 0x12d4 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ee       	ldi	r30, 0xE8	; 232
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a4 38       	cpi	r26, 0x84	; 132
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 76 15 	call	0x2aec	; 0x2aec <main>
      8a:	0c 94 72 16 	jmp	0x2ce4	; 0x2ce4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 3b 16 	jmp	0x2c76	; 0x2c76 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 57 16 	jmp	0x2cae	; 0x2cae <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 47 16 	jmp	0x2c8e	; 0x2c8e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 63 16 	jmp	0x2cc6	; 0x2cc6 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 47 16 	jmp	0x2c8e	; 0x2c8e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 63 16 	jmp	0x2cc6	; 0x2cc6 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 3b 16 	jmp	0x2c76	; 0x2c76 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 57 16 	jmp	0x2cae	; 0x2cae <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 47 16 	jmp	0x2c8e	; 0x2c8e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 63 16 	jmp	0x2cc6	; 0x2cc6 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 47 16 	jmp	0x2c8e	; 0x2c8e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 63 16 	jmp	0x2cc6	; 0x2cc6 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 47 16 	jmp	0x2c8e	; 0x2c8e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 63 16 	jmp	0x2cc6	; 0x2cc6 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 4b 16 	jmp	0x2c96	; 0x2c96 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 67 16 	jmp	0x2cce	; 0x2cce <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <GIE_enuEnable>:
#include "GIE_priv.h"
/**********************************************************/

//ErrorStatus_t GIE_enuInit(void);

ErrorStatus_t GIE_enuEnable(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	0f 92       	push	r0
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
     b50:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_OFF ){
     b52:	ef e5       	ldi	r30, 0x5F	; 95
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	88 23       	and	r24, r24
     b5a:	4c f0       	brlt	.+18     	; 0xb6e <GIE_enuEnable+0x28>

		SREG |= (1 << I_BIT);
     b5c:	af e5       	ldi	r26, 0x5F	; 95
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	ef e5       	ldi	r30, 0x5F	; 95
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	80 68       	ori	r24, 0x80	; 128
     b68:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
     b6e:	89 81       	ldd	r24, Y+1	; 0x01
}
     b70:	0f 90       	pop	r0
     b72:	cf 91       	pop	r28
     b74:	df 91       	pop	r29
     b76:	08 95       	ret

00000b78 <GIE_enuDisable>:


ErrorStatus_t GIE_enuDisable(void){
     b78:	df 93       	push	r29
     b7a:	cf 93       	push	r28
     b7c:	0f 92       	push	r0
     b7e:	cd b7       	in	r28, 0x3d	; 61
     b80:	de b7       	in	r29, 0x3e	; 62
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
     b82:	19 82       	std	Y+1, r1	; 0x01


	if( ((SREG >> I_BIT)&&1) == BIT_ON){
     b84:	ef e5       	ldi	r30, 0x5F	; 95
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	80 81       	ld	r24, Z
     b8a:	88 23       	and	r24, r24
     b8c:	4c f4       	brge	.+18     	; 0xba0 <GIE_enuDisable+0x28>

		SREG &= ~(1 << I_BIT);
     b8e:	af e5       	ldi	r26, 0x5F	; 95
     b90:	b0 e0       	ldi	r27, 0x00	; 0
     b92:	ef e5       	ldi	r30, 0x5F	; 95
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	80 81       	ld	r24, Z
     b98:	8f 77       	andi	r24, 0x7F	; 127
     b9a:	8c 93       	st	X, r24
		Local_enu_ErrorState = ERROR_STATUS_OK;
     b9c:	81 e0       	ldi	r24, 0x01	; 1
     b9e:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enu_ErrorState;
     ba0:	89 81       	ldd	r24, Y+1	; 0x01
}
     ba2:	0f 90       	pop	r0
     ba4:	cf 91       	pop	r28
     ba6:	df 91       	pop	r29
     ba8:	08 95       	ret

00000baa <EXTI_enuInit>:

static void (*EXTI_pfunISRFun[NUM_INT])(void) = {NULL, NULL, NULL};



ErrorStatus_t EXTI_enuInit(EXTI* Copy_pu8GroupConfig){
     baa:	df 93       	push	r29
     bac:	cf 93       	push	r28
     bae:	cd b7       	in	r28, 0x3d	; 61
     bb0:	de b7       	in	r29, 0x3e	; 62
     bb2:	2a 97       	sbiw	r28, 0x0a	; 10
     bb4:	0f b6       	in	r0, 0x3f	; 63
     bb6:	f8 94       	cli
     bb8:	de bf       	out	0x3e, r29	; 62
     bba:	0f be       	out	0x3f, r0	; 63
     bbc:	cd bf       	out	0x3d, r28	; 61
     bbe:	9b 83       	std	Y+3, r25	; 0x03
     bc0:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
     bc2:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8GroupConfig == NULL){
     bc4:	8a 81       	ldd	r24, Y+2	; 0x02
     bc6:	9b 81       	ldd	r25, Y+3	; 0x03
     bc8:	00 97       	sbiw	r24, 0x00	; 0
     bca:	19 f4       	brne	.+6      	; 0xbd2 <EXTI_enuInit+0x28>

		return Local_enuErrorStatus;
     bcc:	29 81       	ldd	r18, Y+1	; 0x01
     bce:	2a 87       	std	Y+10, r18	; 0x0a
     bd0:	3c c1       	rjmp	.+632    	; 0xe4a <EXTI_enuInit+0x2a0>
	}


	else{
		/**************** INT0 Configuration ****************/
		if(Copy_pu8GroupConfig[INT0].Int_State == ENABLED){
     bd2:	8a 81       	ldd	r24, Y+2	; 0x02
     bd4:	9b 81       	ldd	r25, Y+3	; 0x03
     bd6:	fc 01       	movw	r30, r24
     bd8:	3c 96       	adiw	r30, 0x0c	; 12
     bda:	80 81       	ld	r24, Z
     bdc:	81 30       	cpi	r24, 0x01	; 1
     bde:	09 f0       	breq	.+2      	; 0xbe2 <EXTI_enuInit+0x38>
     be0:	66 c0       	rjmp	.+204    	; 0xcae <EXTI_enuInit+0x104>

			GICR |= (1<<INT0_switch);
     be2:	ab e5       	ldi	r26, 0x5B	; 91
     be4:	b0 e0       	ldi	r27, 0x00	; 0
     be6:	eb e5       	ldi	r30, 0x5B	; 91
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	80 64       	ori	r24, 0x40	; 64
     bee:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT0].Sence_Level){
     bf0:	8a 81       	ldd	r24, Y+2	; 0x02
     bf2:	9b 81       	ldd	r25, Y+3	; 0x03
     bf4:	fc 01       	movw	r30, r24
     bf6:	3c 96       	adiw	r30, 0x0c	; 12
     bf8:	81 81       	ldd	r24, Z+1	; 0x01
     bfa:	28 2f       	mov	r18, r24
     bfc:	30 e0       	ldi	r19, 0x00	; 0
     bfe:	39 87       	std	Y+9, r19	; 0x09
     c00:	28 87       	std	Y+8, r18	; 0x08
     c02:	88 85       	ldd	r24, Y+8	; 0x08
     c04:	99 85       	ldd	r25, Y+9	; 0x09
     c06:	81 30       	cpi	r24, 0x01	; 1
     c08:	91 05       	cpc	r25, r1
     c0a:	21 f1       	breq	.+72     	; 0xc54 <EXTI_enuInit+0xaa>
     c0c:	28 85       	ldd	r18, Y+8	; 0x08
     c0e:	39 85       	ldd	r19, Y+9	; 0x09
     c10:	22 30       	cpi	r18, 0x02	; 2
     c12:	31 05       	cpc	r19, r1
     c14:	2c f4       	brge	.+10     	; 0xc20 <EXTI_enuInit+0x76>
     c16:	88 85       	ldd	r24, Y+8	; 0x08
     c18:	99 85       	ldd	r25, Y+9	; 0x09
     c1a:	00 97       	sbiw	r24, 0x00	; 0
     c1c:	61 f0       	breq	.+24     	; 0xc36 <EXTI_enuInit+0x8c>
     c1e:	55 c0       	rjmp	.+170    	; 0xcca <EXTI_enuInit+0x120>
     c20:	28 85       	ldd	r18, Y+8	; 0x08
     c22:	39 85       	ldd	r19, Y+9	; 0x09
     c24:	22 30       	cpi	r18, 0x02	; 2
     c26:	31 05       	cpc	r19, r1
     c28:	21 f1       	breq	.+72     	; 0xc72 <EXTI_enuInit+0xc8>
     c2a:	88 85       	ldd	r24, Y+8	; 0x08
     c2c:	99 85       	ldd	r25, Y+9	; 0x09
     c2e:	83 30       	cpi	r24, 0x03	; 3
     c30:	91 05       	cpc	r25, r1
     c32:	71 f1       	breq	.+92     	; 0xc90 <EXTI_enuInit+0xe6>
     c34:	4a c0       	rjmp	.+148    	; 0xcca <EXTI_enuInit+0x120>
				case ANY_lOGICALCHANGE:

					MCUCCR |=  (1 << ISC00);
     c36:	a5 e5       	ldi	r26, 0x55	; 85
     c38:	b0 e0       	ldi	r27, 0x00	; 0
     c3a:	e5 e5       	ldi	r30, 0x55	; 85
     c3c:	f0 e0       	ldi	r31, 0x00	; 0
     c3e:	80 81       	ld	r24, Z
     c40:	81 60       	ori	r24, 0x01	; 1
     c42:	8c 93       	st	X, r24
					MCUCCR &= ~(1 << ISC01);
     c44:	a5 e5       	ldi	r26, 0x55	; 85
     c46:	b0 e0       	ldi	r27, 0x00	; 0
     c48:	e5 e5       	ldi	r30, 0x55	; 85
     c4a:	f0 e0       	ldi	r31, 0x00	; 0
     c4c:	80 81       	ld	r24, Z
     c4e:	8d 7f       	andi	r24, 0xFD	; 253
     c50:	8c 93       	st	X, r24
     c52:	3b c0       	rjmp	.+118    	; 0xcca <EXTI_enuInit+0x120>

					break;

				case LOW_LEVEL:

					MCUCCR &= ~(1 << ISC00);
     c54:	a5 e5       	ldi	r26, 0x55	; 85
     c56:	b0 e0       	ldi	r27, 0x00	; 0
     c58:	e5 e5       	ldi	r30, 0x55	; 85
     c5a:	f0 e0       	ldi	r31, 0x00	; 0
     c5c:	80 81       	ld	r24, Z
     c5e:	8e 7f       	andi	r24, 0xFE	; 254
     c60:	8c 93       	st	X, r24
					MCUCCR &= ~(1 << ISC01);
     c62:	a5 e5       	ldi	r26, 0x55	; 85
     c64:	b0 e0       	ldi	r27, 0x00	; 0
     c66:	e5 e5       	ldi	r30, 0x55	; 85
     c68:	f0 e0       	ldi	r31, 0x00	; 0
     c6a:	80 81       	ld	r24, Z
     c6c:	8d 7f       	andi	r24, 0xFD	; 253
     c6e:	8c 93       	st	X, r24
     c70:	2c c0       	rjmp	.+88     	; 0xcca <EXTI_enuInit+0x120>

					break;

				case FALLING_EDGE:

					MCUCCR &= ~(1 << ISC00);
     c72:	a5 e5       	ldi	r26, 0x55	; 85
     c74:	b0 e0       	ldi	r27, 0x00	; 0
     c76:	e5 e5       	ldi	r30, 0x55	; 85
     c78:	f0 e0       	ldi	r31, 0x00	; 0
     c7a:	80 81       	ld	r24, Z
     c7c:	8e 7f       	andi	r24, 0xFE	; 254
     c7e:	8c 93       	st	X, r24
					MCUCCR |=  (1 << ISC01);
     c80:	a5 e5       	ldi	r26, 0x55	; 85
     c82:	b0 e0       	ldi	r27, 0x00	; 0
     c84:	e5 e5       	ldi	r30, 0x55	; 85
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	82 60       	ori	r24, 0x02	; 2
     c8c:	8c 93       	st	X, r24
     c8e:	1d c0       	rjmp	.+58     	; 0xcca <EXTI_enuInit+0x120>

					break;

				case RISING_EDGE:

					MCUCCR |=  (1 << ISC00);
     c90:	a5 e5       	ldi	r26, 0x55	; 85
     c92:	b0 e0       	ldi	r27, 0x00	; 0
     c94:	e5 e5       	ldi	r30, 0x55	; 85
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	80 81       	ld	r24, Z
     c9a:	81 60       	ori	r24, 0x01	; 1
     c9c:	8c 93       	st	X, r24
					MCUCCR |=  (1 << ISC01);
     c9e:	a5 e5       	ldi	r26, 0x55	; 85
     ca0:	b0 e0       	ldi	r27, 0x00	; 0
     ca2:	e5 e5       	ldi	r30, 0x55	; 85
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	80 81       	ld	r24, Z
     ca8:	82 60       	ori	r24, 0x02	; 2
     caa:	8c 93       	st	X, r24
     cac:	0e c0       	rjmp	.+28     	; 0xcca <EXTI_enuInit+0x120>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT0].Int_State == DISABLED){
     cae:	8a 81       	ldd	r24, Y+2	; 0x02
     cb0:	9b 81       	ldd	r25, Y+3	; 0x03
     cb2:	fc 01       	movw	r30, r24
     cb4:	3c 96       	adiw	r30, 0x0c	; 12
     cb6:	80 81       	ld	r24, Z
     cb8:	88 23       	and	r24, r24
     cba:	39 f4       	brne	.+14     	; 0xcca <EXTI_enuInit+0x120>

			GICR &= ~(1<<INT0_switch);
     cbc:	ab e5       	ldi	r26, 0x5B	; 91
     cbe:	b0 e0       	ldi	r27, 0x00	; 0
     cc0:	eb e5       	ldi	r30, 0x5B	; 91
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	8f 7b       	andi	r24, 0xBF	; 191
     cc8:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT1 Configuration ****************/
		if(Copy_pu8GroupConfig[INT1].Int_State == ENABLED){
     cca:	8a 81       	ldd	r24, Y+2	; 0x02
     ccc:	9b 81       	ldd	r25, Y+3	; 0x03
     cce:	fc 01       	movw	r30, r24
     cd0:	3e 96       	adiw	r30, 0x0e	; 14
     cd2:	80 81       	ld	r24, Z
     cd4:	81 30       	cpi	r24, 0x01	; 1
     cd6:	09 f0       	breq	.+2      	; 0xcda <EXTI_enuInit+0x130>
     cd8:	66 c0       	rjmp	.+204    	; 0xda6 <EXTI_enuInit+0x1fc>

			GICR |= (1<<INT1_switch);
     cda:	ab e5       	ldi	r26, 0x5B	; 91
     cdc:	b0 e0       	ldi	r27, 0x00	; 0
     cde:	eb e5       	ldi	r30, 0x5B	; 91
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	80 68       	ori	r24, 0x80	; 128
     ce6:	8c 93       	st	X, r24


			switch(Copy_pu8GroupConfig[INT1].Sence_Level){
     ce8:	8a 81       	ldd	r24, Y+2	; 0x02
     cea:	9b 81       	ldd	r25, Y+3	; 0x03
     cec:	fc 01       	movw	r30, r24
     cee:	3e 96       	adiw	r30, 0x0e	; 14
     cf0:	81 81       	ldd	r24, Z+1	; 0x01
     cf2:	28 2f       	mov	r18, r24
     cf4:	30 e0       	ldi	r19, 0x00	; 0
     cf6:	3f 83       	std	Y+7, r19	; 0x07
     cf8:	2e 83       	std	Y+6, r18	; 0x06
     cfa:	8e 81       	ldd	r24, Y+6	; 0x06
     cfc:	9f 81       	ldd	r25, Y+7	; 0x07
     cfe:	81 30       	cpi	r24, 0x01	; 1
     d00:	91 05       	cpc	r25, r1
     d02:	21 f1       	breq	.+72     	; 0xd4c <EXTI_enuInit+0x1a2>
     d04:	2e 81       	ldd	r18, Y+6	; 0x06
     d06:	3f 81       	ldd	r19, Y+7	; 0x07
     d08:	22 30       	cpi	r18, 0x02	; 2
     d0a:	31 05       	cpc	r19, r1
     d0c:	2c f4       	brge	.+10     	; 0xd18 <EXTI_enuInit+0x16e>
     d0e:	8e 81       	ldd	r24, Y+6	; 0x06
     d10:	9f 81       	ldd	r25, Y+7	; 0x07
     d12:	00 97       	sbiw	r24, 0x00	; 0
     d14:	61 f0       	breq	.+24     	; 0xd2e <EXTI_enuInit+0x184>
     d16:	55 c0       	rjmp	.+170    	; 0xdc2 <EXTI_enuInit+0x218>
     d18:	2e 81       	ldd	r18, Y+6	; 0x06
     d1a:	3f 81       	ldd	r19, Y+7	; 0x07
     d1c:	22 30       	cpi	r18, 0x02	; 2
     d1e:	31 05       	cpc	r19, r1
     d20:	21 f1       	breq	.+72     	; 0xd6a <EXTI_enuInit+0x1c0>
     d22:	8e 81       	ldd	r24, Y+6	; 0x06
     d24:	9f 81       	ldd	r25, Y+7	; 0x07
     d26:	83 30       	cpi	r24, 0x03	; 3
     d28:	91 05       	cpc	r25, r1
     d2a:	71 f1       	breq	.+92     	; 0xd88 <EXTI_enuInit+0x1de>
     d2c:	4a c0       	rjmp	.+148    	; 0xdc2 <EXTI_enuInit+0x218>
				case ANY_lOGICALCHANGE:

					MCUCCR |=   (1 << ISC10);
     d2e:	a5 e5       	ldi	r26, 0x55	; 85
     d30:	b0 e0       	ldi	r27, 0x00	; 0
     d32:	e5 e5       	ldi	r30, 0x55	; 85
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	80 81       	ld	r24, Z
     d38:	84 60       	ori	r24, 0x04	; 4
     d3a:	8c 93       	st	X, r24
					MCUCCR &=  ~(1 << ISC11);
     d3c:	a5 e5       	ldi	r26, 0x55	; 85
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	e5 e5       	ldi	r30, 0x55	; 85
     d42:	f0 e0       	ldi	r31, 0x00	; 0
     d44:	80 81       	ld	r24, Z
     d46:	87 7f       	andi	r24, 0xF7	; 247
     d48:	8c 93       	st	X, r24
     d4a:	3b c0       	rjmp	.+118    	; 0xdc2 <EXTI_enuInit+0x218>

					break;

				case LOW_LEVEL:

					MCUCCR &=  ~(1 << ISC10);
     d4c:	a5 e5       	ldi	r26, 0x55	; 85
     d4e:	b0 e0       	ldi	r27, 0x00	; 0
     d50:	e5 e5       	ldi	r30, 0x55	; 85
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	80 81       	ld	r24, Z
     d56:	8b 7f       	andi	r24, 0xFB	; 251
     d58:	8c 93       	st	X, r24
					MCUCCR &=  ~(1 << ISC11);
     d5a:	a5 e5       	ldi	r26, 0x55	; 85
     d5c:	b0 e0       	ldi	r27, 0x00	; 0
     d5e:	e5 e5       	ldi	r30, 0x55	; 85
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	80 81       	ld	r24, Z
     d64:	87 7f       	andi	r24, 0xF7	; 247
     d66:	8c 93       	st	X, r24
     d68:	2c c0       	rjmp	.+88     	; 0xdc2 <EXTI_enuInit+0x218>

					break;

				case FALLING_EDGE:

					MCUCCR &=  ~(1 << ISC10);
     d6a:	a5 e5       	ldi	r26, 0x55	; 85
     d6c:	b0 e0       	ldi	r27, 0x00	; 0
     d6e:	e5 e5       	ldi	r30, 0x55	; 85
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	80 81       	ld	r24, Z
     d74:	8b 7f       	andi	r24, 0xFB	; 251
     d76:	8c 93       	st	X, r24
					MCUCCR |=   (1 << ISC11);
     d78:	a5 e5       	ldi	r26, 0x55	; 85
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e5 e5       	ldi	r30, 0x55	; 85
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	88 60       	ori	r24, 0x08	; 8
     d84:	8c 93       	st	X, r24
     d86:	1d c0       	rjmp	.+58     	; 0xdc2 <EXTI_enuInit+0x218>

					break;

				case RISING_EDGE:

					MCUCCR |=  (1 << ISC10);
     d88:	a5 e5       	ldi	r26, 0x55	; 85
     d8a:	b0 e0       	ldi	r27, 0x00	; 0
     d8c:	e5 e5       	ldi	r30, 0x55	; 85
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	80 81       	ld	r24, Z
     d92:	84 60       	ori	r24, 0x04	; 4
     d94:	8c 93       	st	X, r24
					MCUCCR |=  (1 << ISC11);
     d96:	a5 e5       	ldi	r26, 0x55	; 85
     d98:	b0 e0       	ldi	r27, 0x00	; 0
     d9a:	e5 e5       	ldi	r30, 0x55	; 85
     d9c:	f0 e0       	ldi	r31, 0x00	; 0
     d9e:	80 81       	ld	r24, Z
     da0:	88 60       	ori	r24, 0x08	; 8
     da2:	8c 93       	st	X, r24
     da4:	0e c0       	rjmp	.+28     	; 0xdc2 <EXTI_enuInit+0x218>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT1].Int_State == DISABLED){
     da6:	8a 81       	ldd	r24, Y+2	; 0x02
     da8:	9b 81       	ldd	r25, Y+3	; 0x03
     daa:	fc 01       	movw	r30, r24
     dac:	3e 96       	adiw	r30, 0x0e	; 14
     dae:	80 81       	ld	r24, Z
     db0:	88 23       	and	r24, r24
     db2:	39 f4       	brne	.+14     	; 0xdc2 <EXTI_enuInit+0x218>

			GICR &= ~(1<<INT1_switch);
     db4:	ab e5       	ldi	r26, 0x5B	; 91
     db6:	b0 e0       	ldi	r27, 0x00	; 0
     db8:	eb e5       	ldi	r30, 0x5B	; 91
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	80 81       	ld	r24, Z
     dbe:	8f 77       	andi	r24, 0x7F	; 127
     dc0:	8c 93       	st	X, r24
		}
		/***************************************************/


		/**************** INT2 Configuration ****************/
		if(Copy_pu8GroupConfig[INT2].Int_State == ENABLED){
     dc2:	8a 81       	ldd	r24, Y+2	; 0x02
     dc4:	9b 81       	ldd	r25, Y+3	; 0x03
     dc6:	fc 01       	movw	r30, r24
     dc8:	3a 96       	adiw	r30, 0x0a	; 10
     dca:	80 81       	ld	r24, Z
     dcc:	81 30       	cpi	r24, 0x01	; 1
     dce:	59 f5       	brne	.+86     	; 0xe26 <EXTI_enuInit+0x27c>
			GICR |= (1<<INT2_switch);
     dd0:	ab e5       	ldi	r26, 0x5B	; 91
     dd2:	b0 e0       	ldi	r27, 0x00	; 0
     dd4:	eb e5       	ldi	r30, 0x5B	; 91
     dd6:	f0 e0       	ldi	r31, 0x00	; 0
     dd8:	80 81       	ld	r24, Z
     dda:	80 62       	ori	r24, 0x20	; 32
     ddc:	8c 93       	st	X, r24

			switch(Copy_pu8GroupConfig[INT2].Sence_Level){
     dde:	8a 81       	ldd	r24, Y+2	; 0x02
     de0:	9b 81       	ldd	r25, Y+3	; 0x03
     de2:	fc 01       	movw	r30, r24
     de4:	3a 96       	adiw	r30, 0x0a	; 10
     de6:	81 81       	ldd	r24, Z+1	; 0x01
     de8:	28 2f       	mov	r18, r24
     dea:	30 e0       	ldi	r19, 0x00	; 0
     dec:	3d 83       	std	Y+5, r19	; 0x05
     dee:	2c 83       	std	Y+4, r18	; 0x04
     df0:	8c 81       	ldd	r24, Y+4	; 0x04
     df2:	9d 81       	ldd	r25, Y+5	; 0x05
     df4:	82 30       	cpi	r24, 0x02	; 2
     df6:	91 05       	cpc	r25, r1
     df8:	31 f0       	breq	.+12     	; 0xe06 <EXTI_enuInit+0x25c>
     dfa:	2c 81       	ldd	r18, Y+4	; 0x04
     dfc:	3d 81       	ldd	r19, Y+5	; 0x05
     dfe:	23 30       	cpi	r18, 0x03	; 3
     e00:	31 05       	cpc	r19, r1
     e02:	49 f0       	breq	.+18     	; 0xe16 <EXTI_enuInit+0x26c>
     e04:	1e c0       	rjmp	.+60     	; 0xe42 <EXTI_enuInit+0x298>

				case FALLING_EDGE:
					MCUCSR &= ~(1 << ISC2);
     e06:	a4 e5       	ldi	r26, 0x54	; 84
     e08:	b0 e0       	ldi	r27, 0x00	; 0
     e0a:	e4 e5       	ldi	r30, 0x54	; 84
     e0c:	f0 e0       	ldi	r31, 0x00	; 0
     e0e:	80 81       	ld	r24, Z
     e10:	8f 7b       	andi	r24, 0xBF	; 191
     e12:	8c 93       	st	X, r24
     e14:	16 c0       	rjmp	.+44     	; 0xe42 <EXTI_enuInit+0x298>

					break;

				case RISING_EDGE:

					MCUCSR |= (1 << ISC2);
     e16:	a4 e5       	ldi	r26, 0x54	; 84
     e18:	b0 e0       	ldi	r27, 0x00	; 0
     e1a:	e4 e5       	ldi	r30, 0x54	; 84
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	80 81       	ld	r24, Z
     e20:	80 64       	ori	r24, 0x40	; 64
     e22:	8c 93       	st	X, r24
     e24:	0e c0       	rjmp	.+28     	; 0xe42 <EXTI_enuInit+0x298>
					break;
			}


		}
		else if (Copy_pu8GroupConfig[INT2].Int_State == DISABLED){
     e26:	8a 81       	ldd	r24, Y+2	; 0x02
     e28:	9b 81       	ldd	r25, Y+3	; 0x03
     e2a:	fc 01       	movw	r30, r24
     e2c:	3a 96       	adiw	r30, 0x0a	; 10
     e2e:	80 81       	ld	r24, Z
     e30:	88 23       	and	r24, r24
     e32:	39 f4       	brne	.+14     	; 0xe42 <EXTI_enuInit+0x298>

			GICR &= ~(1<<INT2_switch);
     e34:	ab e5       	ldi	r26, 0x5B	; 91
     e36:	b0 e0       	ldi	r27, 0x00	; 0
     e38:	eb e5       	ldi	r30, 0x5B	; 91
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	80 81       	ld	r24, Z
     e3e:	8f 7d       	andi	r24, 0xDF	; 223
     e40:	8c 93       	st	X, r24





		Local_enuErrorStatus = ERROR_STATUS_OK;
     e42:	81 e0       	ldi	r24, 0x01	; 1
     e44:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
     e46:	39 81       	ldd	r19, Y+1	; 0x01
     e48:	3a 87       	std	Y+10, r19	; 0x0a
     e4a:	8a 85       	ldd	r24, Y+10	; 0x0a
}
     e4c:	2a 96       	adiw	r28, 0x0a	; 10
     e4e:	0f b6       	in	r0, 0x3f	; 63
     e50:	f8 94       	cli
     e52:	de bf       	out	0x3e, r29	; 62
     e54:	0f be       	out	0x3f, r0	; 63
     e56:	cd bf       	out	0x3d, r28	; 61
     e58:	cf 91       	pop	r28
     e5a:	df 91       	pop	r29
     e5c:	08 95       	ret

00000e5e <EXTI_enuEnableInterrupt>:


ErrorStatus_t EXTI_enuEnableInterrupt(uint8_t Copy_u8IntNumber){
     e5e:	df 93       	push	r29
     e60:	cf 93       	push	r28
     e62:	00 d0       	rcall	.+0      	; 0xe64 <EXTI_enuEnableInterrupt+0x6>
     e64:	00 d0       	rcall	.+0      	; 0xe66 <EXTI_enuEnableInterrupt+0x8>
     e66:	0f 92       	push	r0
     e68:	cd b7       	in	r28, 0x3d	; 61
     e6a:	de b7       	in	r29, 0x3e	; 62
     e6c:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
     e6e:	19 82       	std	Y+1, r1	; 0x01

	if( (Copy_u8IntNumber > INT2)){
     e70:	8a 81       	ldd	r24, Y+2	; 0x02
     e72:	86 30       	cpi	r24, 0x06	; 6
     e74:	18 f0       	brcs	.+6      	; 0xe7c <EXTI_enuEnableInterrupt+0x1e>
		return Local_enuErrorStatus;
     e76:	29 81       	ldd	r18, Y+1	; 0x01
     e78:	2d 83       	std	Y+5, r18	; 0x05
     e7a:	30 c0       	rjmp	.+96     	; 0xedc <EXTI_enuEnableInterrupt+0x7e>
	}

	else{

		switch(Copy_u8IntNumber){
     e7c:	8a 81       	ldd	r24, Y+2	; 0x02
     e7e:	28 2f       	mov	r18, r24
     e80:	30 e0       	ldi	r19, 0x00	; 0
     e82:	3c 83       	std	Y+4, r19	; 0x04
     e84:	2b 83       	std	Y+3, r18	; 0x03
     e86:	8b 81       	ldd	r24, Y+3	; 0x03
     e88:	9c 81       	ldd	r25, Y+4	; 0x04
     e8a:	86 30       	cpi	r24, 0x06	; 6
     e8c:	91 05       	cpc	r25, r1
     e8e:	59 f0       	breq	.+22     	; 0xea6 <EXTI_enuEnableInterrupt+0x48>
     e90:	2b 81       	ldd	r18, Y+3	; 0x03
     e92:	3c 81       	ldd	r19, Y+4	; 0x04
     e94:	27 30       	cpi	r18, 0x07	; 7
     e96:	31 05       	cpc	r19, r1
     e98:	71 f0       	breq	.+28     	; 0xeb6 <EXTI_enuEnableInterrupt+0x58>
     e9a:	8b 81       	ldd	r24, Y+3	; 0x03
     e9c:	9c 81       	ldd	r25, Y+4	; 0x04
     e9e:	85 30       	cpi	r24, 0x05	; 5
     ea0:	91 05       	cpc	r25, r1
     ea2:	89 f0       	breq	.+34     	; 0xec6 <EXTI_enuEnableInterrupt+0x68>
     ea4:	17 c0       	rjmp	.+46     	; 0xed4 <EXTI_enuEnableInterrupt+0x76>
		case INT0:

			GICR |= (1<<INT0_switch);
     ea6:	ab e5       	ldi	r26, 0x5B	; 91
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	eb e5       	ldi	r30, 0x5B	; 91
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	80 64       	ori	r24, 0x40	; 64
     eb2:	8c 93       	st	X, r24
     eb4:	0f c0       	rjmp	.+30     	; 0xed4 <EXTI_enuEnableInterrupt+0x76>
			break;

		case INT1:

			GICR |= (1<<INT1_switch);
     eb6:	ab e5       	ldi	r26, 0x5B	; 91
     eb8:	b0 e0       	ldi	r27, 0x00	; 0
     eba:	eb e5       	ldi	r30, 0x5B	; 91
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	80 81       	ld	r24, Z
     ec0:	80 68       	ori	r24, 0x80	; 128
     ec2:	8c 93       	st	X, r24
     ec4:	07 c0       	rjmp	.+14     	; 0xed4 <EXTI_enuEnableInterrupt+0x76>
			break;

		case INT2:
			GICR |= (1<<INT2_switch);
     ec6:	ab e5       	ldi	r26, 0x5B	; 91
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	eb e5       	ldi	r30, 0x5B	; 91
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	80 62       	ori	r24, 0x20	; 32
     ed2:	8c 93       	st	X, r24

		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
     ed4:	81 e0       	ldi	r24, 0x01	; 1
     ed6:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
     ed8:	99 81       	ldd	r25, Y+1	; 0x01
     eda:	9d 83       	std	Y+5, r25	; 0x05
     edc:	8d 81       	ldd	r24, Y+5	; 0x05
}
     ede:	0f 90       	pop	r0
     ee0:	0f 90       	pop	r0
     ee2:	0f 90       	pop	r0
     ee4:	0f 90       	pop	r0
     ee6:	0f 90       	pop	r0
     ee8:	cf 91       	pop	r28
     eea:	df 91       	pop	r29
     eec:	08 95       	ret

00000eee <EXTI_enuDisableInterrupt>:


ErrorStatus_t EXTI_enuDisableInterrupt(uint8_t Copy_u8IntNumber){
     eee:	df 93       	push	r29
     ef0:	cf 93       	push	r28
     ef2:	00 d0       	rcall	.+0      	; 0xef4 <EXTI_enuDisableInterrupt+0x6>
     ef4:	00 d0       	rcall	.+0      	; 0xef6 <EXTI_enuDisableInterrupt+0x8>
     ef6:	0f 92       	push	r0
     ef8:	cd b7       	in	r28, 0x3d	; 61
     efa:	de b7       	in	r29, 0x3e	; 62
     efc:	8a 83       	std	Y+2, r24	; 0x02

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
     efe:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8IntNumber > INT2){
     f00:	8a 81       	ldd	r24, Y+2	; 0x02
     f02:	86 30       	cpi	r24, 0x06	; 6
     f04:	18 f0       	brcs	.+6      	; 0xf0c <EXTI_enuDisableInterrupt+0x1e>
		return Local_enuErrorStatus;
     f06:	29 81       	ldd	r18, Y+1	; 0x01
     f08:	2d 83       	std	Y+5, r18	; 0x05
     f0a:	30 c0       	rjmp	.+96     	; 0xf6c <EXTI_enuDisableInterrupt+0x7e>
	}

	else{

		switch(Copy_u8IntNumber){
     f0c:	8a 81       	ldd	r24, Y+2	; 0x02
     f0e:	28 2f       	mov	r18, r24
     f10:	30 e0       	ldi	r19, 0x00	; 0
     f12:	3c 83       	std	Y+4, r19	; 0x04
     f14:	2b 83       	std	Y+3, r18	; 0x03
     f16:	8b 81       	ldd	r24, Y+3	; 0x03
     f18:	9c 81       	ldd	r25, Y+4	; 0x04
     f1a:	86 30       	cpi	r24, 0x06	; 6
     f1c:	91 05       	cpc	r25, r1
     f1e:	59 f0       	breq	.+22     	; 0xf36 <EXTI_enuDisableInterrupt+0x48>
     f20:	2b 81       	ldd	r18, Y+3	; 0x03
     f22:	3c 81       	ldd	r19, Y+4	; 0x04
     f24:	27 30       	cpi	r18, 0x07	; 7
     f26:	31 05       	cpc	r19, r1
     f28:	71 f0       	breq	.+28     	; 0xf46 <EXTI_enuDisableInterrupt+0x58>
     f2a:	8b 81       	ldd	r24, Y+3	; 0x03
     f2c:	9c 81       	ldd	r25, Y+4	; 0x04
     f2e:	85 30       	cpi	r24, 0x05	; 5
     f30:	91 05       	cpc	r25, r1
     f32:	89 f0       	breq	.+34     	; 0xf56 <EXTI_enuDisableInterrupt+0x68>
     f34:	17 c0       	rjmp	.+46     	; 0xf64 <EXTI_enuDisableInterrupt+0x76>
		case INT0:

			GICR &= ~(1<<INT0_switch);
     f36:	ab e5       	ldi	r26, 0x5B	; 91
     f38:	b0 e0       	ldi	r27, 0x00	; 0
     f3a:	eb e5       	ldi	r30, 0x5B	; 91
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	80 81       	ld	r24, Z
     f40:	8f 7b       	andi	r24, 0xBF	; 191
     f42:	8c 93       	st	X, r24
     f44:	0f c0       	rjmp	.+30     	; 0xf64 <EXTI_enuDisableInterrupt+0x76>
			break;

		case INT1:

			GICR &= ~(1<<INT1_switch);
     f46:	ab e5       	ldi	r26, 0x5B	; 91
     f48:	b0 e0       	ldi	r27, 0x00	; 0
     f4a:	eb e5       	ldi	r30, 0x5B	; 91
     f4c:	f0 e0       	ldi	r31, 0x00	; 0
     f4e:	80 81       	ld	r24, Z
     f50:	8f 77       	andi	r24, 0x7F	; 127
     f52:	8c 93       	st	X, r24
     f54:	07 c0       	rjmp	.+14     	; 0xf64 <EXTI_enuDisableInterrupt+0x76>
			break;

		case INT2:

			GICR &= ~(1<<INT2_switch);
     f56:	ab e5       	ldi	r26, 0x5B	; 91
     f58:	b0 e0       	ldi	r27, 0x00	; 0
     f5a:	eb e5       	ldi	r30, 0x5B	; 91
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	80 81       	ld	r24, Z
     f60:	8f 7d       	andi	r24, 0xDF	; 223
     f62:	8c 93       	st	X, r24
		}

		Local_enuErrorStatus = ERROR_STATUS_OK;
     f64:	81 e0       	ldi	r24, 0x01	; 1
     f66:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorStatus;
     f68:	99 81       	ldd	r25, Y+1	; 0x01
     f6a:	9d 83       	std	Y+5, r25	; 0x05
     f6c:	8d 81       	ldd	r24, Y+5	; 0x05
}
     f6e:	0f 90       	pop	r0
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	0f 90       	pop	r0
     f76:	0f 90       	pop	r0
     f78:	cf 91       	pop	r28
     f7a:	df 91       	pop	r29
     f7c:	08 95       	ret

00000f7e <EXTI_enuSetSenseLevel>:


ErrorStatus_t EXTI_enuSetSenseLevel(uint8_t Copy_u8IntNumber,  uint8_t Copy_u8SenseLevel){
     f7e:	df 93       	push	r29
     f80:	cf 93       	push	r28
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
     f86:	2c 97       	sbiw	r28, 0x0c	; 12
     f88:	0f b6       	in	r0, 0x3f	; 63
     f8a:	f8 94       	cli
     f8c:	de bf       	out	0x3e, r29	; 62
     f8e:	0f be       	out	0x3f, r0	; 63
     f90:	cd bf       	out	0x3d, r28	; 61
     f92:	8a 83       	std	Y+2, r24	; 0x02
     f94:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
     f96:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_u8IntNumber > INT2) || Copy_u8SenseLevel > RISING_EDGE){
     f98:	8a 81       	ldd	r24, Y+2	; 0x02
     f9a:	86 30       	cpi	r24, 0x06	; 6
     f9c:	18 f4       	brcc	.+6      	; 0xfa4 <EXTI_enuSetSenseLevel+0x26>
     f9e:	8b 81       	ldd	r24, Y+3	; 0x03
     fa0:	84 30       	cpi	r24, 0x04	; 4
     fa2:	18 f0       	brcs	.+6      	; 0xfaa <EXTI_enuSetSenseLevel+0x2c>

		return Local_enuErrorStatus;
     fa4:	29 81       	ldd	r18, Y+1	; 0x01
     fa6:	2c 87       	std	Y+12, r18	; 0x0c
     fa8:	f0 c0       	rjmp	.+480    	; 0x118a <EXTI_enuSetSenseLevel+0x20c>
	}

	else{

		switch(Copy_u8IntNumber){
     faa:	8a 81       	ldd	r24, Y+2	; 0x02
     fac:	28 2f       	mov	r18, r24
     fae:	30 e0       	ldi	r19, 0x00	; 0
     fb0:	3b 87       	std	Y+11, r19	; 0x0b
     fb2:	2a 87       	std	Y+10, r18	; 0x0a
     fb4:	8a 85       	ldd	r24, Y+10	; 0x0a
     fb6:	9b 85       	ldd	r25, Y+11	; 0x0b
     fb8:	86 30       	cpi	r24, 0x06	; 6
     fba:	91 05       	cpc	r25, r1
     fbc:	69 f0       	breq	.+26     	; 0xfd8 <EXTI_enuSetSenseLevel+0x5a>
     fbe:	2a 85       	ldd	r18, Y+10	; 0x0a
     fc0:	3b 85       	ldd	r19, Y+11	; 0x0b
     fc2:	27 30       	cpi	r18, 0x07	; 7
     fc4:	31 05       	cpc	r19, r1
     fc6:	09 f4       	brne	.+2      	; 0xfca <EXTI_enuSetSenseLevel+0x4c>
     fc8:	62 c0       	rjmp	.+196    	; 0x108e <EXTI_enuSetSenseLevel+0x110>
     fca:	8a 85       	ldd	r24, Y+10	; 0x0a
     fcc:	9b 85       	ldd	r25, Y+11	; 0x0b
     fce:	85 30       	cpi	r24, 0x05	; 5
     fd0:	91 05       	cpc	r25, r1
     fd2:	09 f4       	brne	.+2      	; 0xfd6 <EXTI_enuSetSenseLevel+0x58>
     fd4:	b7 c0       	rjmp	.+366    	; 0x1144 <EXTI_enuSetSenseLevel+0x1c6>
     fd6:	d5 c0       	rjmp	.+426    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>
		case INT0:

			/**************** INT0 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
     fd8:	8b 81       	ldd	r24, Y+3	; 0x03
     fda:	28 2f       	mov	r18, r24
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	39 87       	std	Y+9, r19	; 0x09
     fe0:	28 87       	std	Y+8, r18	; 0x08
     fe2:	88 85       	ldd	r24, Y+8	; 0x08
     fe4:	99 85       	ldd	r25, Y+9	; 0x09
     fe6:	81 30       	cpi	r24, 0x01	; 1
     fe8:	91 05       	cpc	r25, r1
     fea:	21 f1       	breq	.+72     	; 0x1034 <EXTI_enuSetSenseLevel+0xb6>
     fec:	28 85       	ldd	r18, Y+8	; 0x08
     fee:	39 85       	ldd	r19, Y+9	; 0x09
     ff0:	22 30       	cpi	r18, 0x02	; 2
     ff2:	31 05       	cpc	r19, r1
     ff4:	2c f4       	brge	.+10     	; 0x1000 <EXTI_enuSetSenseLevel+0x82>
     ff6:	88 85       	ldd	r24, Y+8	; 0x08
     ff8:	99 85       	ldd	r25, Y+9	; 0x09
     ffa:	00 97       	sbiw	r24, 0x00	; 0
     ffc:	61 f0       	breq	.+24     	; 0x1016 <EXTI_enuSetSenseLevel+0x98>
     ffe:	c1 c0       	rjmp	.+386    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>
    1000:	28 85       	ldd	r18, Y+8	; 0x08
    1002:	39 85       	ldd	r19, Y+9	; 0x09
    1004:	22 30       	cpi	r18, 0x02	; 2
    1006:	31 05       	cpc	r19, r1
    1008:	21 f1       	breq	.+72     	; 0x1052 <EXTI_enuSetSenseLevel+0xd4>
    100a:	88 85       	ldd	r24, Y+8	; 0x08
    100c:	99 85       	ldd	r25, Y+9	; 0x09
    100e:	83 30       	cpi	r24, 0x03	; 3
    1010:	91 05       	cpc	r25, r1
    1012:	71 f1       	breq	.+92     	; 0x1070 <EXTI_enuSetSenseLevel+0xf2>
    1014:	b6 c0       	rjmp	.+364    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>
				case ANY_lOGICALCHANGE:

					MCUCCR |=  (1 << ISC00);
    1016:	a5 e5       	ldi	r26, 0x55	; 85
    1018:	b0 e0       	ldi	r27, 0x00	; 0
    101a:	e5 e5       	ldi	r30, 0x55	; 85
    101c:	f0 e0       	ldi	r31, 0x00	; 0
    101e:	80 81       	ld	r24, Z
    1020:	81 60       	ori	r24, 0x01	; 1
    1022:	8c 93       	st	X, r24
					MCUCCR &= ~(1 << ISC01);
    1024:	a5 e5       	ldi	r26, 0x55	; 85
    1026:	b0 e0       	ldi	r27, 0x00	; 0
    1028:	e5 e5       	ldi	r30, 0x55	; 85
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	8d 7f       	andi	r24, 0xFD	; 253
    1030:	8c 93       	st	X, r24
    1032:	a7 c0       	rjmp	.+334    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

					break;

				case LOW_LEVEL:

					MCUCCR &= ~(1 << ISC00);
    1034:	a5 e5       	ldi	r26, 0x55	; 85
    1036:	b0 e0       	ldi	r27, 0x00	; 0
    1038:	e5 e5       	ldi	r30, 0x55	; 85
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 81       	ld	r24, Z
    103e:	8e 7f       	andi	r24, 0xFE	; 254
    1040:	8c 93       	st	X, r24
					MCUCCR &= ~(1 << ISC01);
    1042:	a5 e5       	ldi	r26, 0x55	; 85
    1044:	b0 e0       	ldi	r27, 0x00	; 0
    1046:	e5 e5       	ldi	r30, 0x55	; 85
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	80 81       	ld	r24, Z
    104c:	8d 7f       	andi	r24, 0xFD	; 253
    104e:	8c 93       	st	X, r24
    1050:	98 c0       	rjmp	.+304    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

					break;

				case FALLING_EDGE:

					MCUCCR &= ~(1 << ISC00);
    1052:	a5 e5       	ldi	r26, 0x55	; 85
    1054:	b0 e0       	ldi	r27, 0x00	; 0
    1056:	e5 e5       	ldi	r30, 0x55	; 85
    1058:	f0 e0       	ldi	r31, 0x00	; 0
    105a:	80 81       	ld	r24, Z
    105c:	8e 7f       	andi	r24, 0xFE	; 254
    105e:	8c 93       	st	X, r24
					MCUCCR |=  (1 << ISC01);
    1060:	a5 e5       	ldi	r26, 0x55	; 85
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	e5 e5       	ldi	r30, 0x55	; 85
    1066:	f0 e0       	ldi	r31, 0x00	; 0
    1068:	80 81       	ld	r24, Z
    106a:	82 60       	ori	r24, 0x02	; 2
    106c:	8c 93       	st	X, r24
    106e:	89 c0       	rjmp	.+274    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

					break;

				case RISING_EDGE:

					MCUCCR |=  (1 << ISC00);
    1070:	a5 e5       	ldi	r26, 0x55	; 85
    1072:	b0 e0       	ldi	r27, 0x00	; 0
    1074:	e5 e5       	ldi	r30, 0x55	; 85
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	80 81       	ld	r24, Z
    107a:	81 60       	ori	r24, 0x01	; 1
    107c:	8c 93       	st	X, r24
					MCUCCR |=  (1 << ISC01);
    107e:	a5 e5       	ldi	r26, 0x55	; 85
    1080:	b0 e0       	ldi	r27, 0x00	; 0
    1082:	e5 e5       	ldi	r30, 0x55	; 85
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	80 81       	ld	r24, Z
    1088:	82 60       	ori	r24, 0x02	; 2
    108a:	8c 93       	st	X, r24
    108c:	7a c0       	rjmp	.+244    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>
			/**************************************************/

		case INT1:

			/**************** INT1 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    108e:	8b 81       	ldd	r24, Y+3	; 0x03
    1090:	28 2f       	mov	r18, r24
    1092:	30 e0       	ldi	r19, 0x00	; 0
    1094:	3f 83       	std	Y+7, r19	; 0x07
    1096:	2e 83       	std	Y+6, r18	; 0x06
    1098:	8e 81       	ldd	r24, Y+6	; 0x06
    109a:	9f 81       	ldd	r25, Y+7	; 0x07
    109c:	81 30       	cpi	r24, 0x01	; 1
    109e:	91 05       	cpc	r25, r1
    10a0:	21 f1       	breq	.+72     	; 0x10ea <EXTI_enuSetSenseLevel+0x16c>
    10a2:	2e 81       	ldd	r18, Y+6	; 0x06
    10a4:	3f 81       	ldd	r19, Y+7	; 0x07
    10a6:	22 30       	cpi	r18, 0x02	; 2
    10a8:	31 05       	cpc	r19, r1
    10aa:	2c f4       	brge	.+10     	; 0x10b6 <EXTI_enuSetSenseLevel+0x138>
    10ac:	8e 81       	ldd	r24, Y+6	; 0x06
    10ae:	9f 81       	ldd	r25, Y+7	; 0x07
    10b0:	00 97       	sbiw	r24, 0x00	; 0
    10b2:	61 f0       	breq	.+24     	; 0x10cc <EXTI_enuSetSenseLevel+0x14e>
    10b4:	66 c0       	rjmp	.+204    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>
    10b6:	2e 81       	ldd	r18, Y+6	; 0x06
    10b8:	3f 81       	ldd	r19, Y+7	; 0x07
    10ba:	22 30       	cpi	r18, 0x02	; 2
    10bc:	31 05       	cpc	r19, r1
    10be:	21 f1       	breq	.+72     	; 0x1108 <EXTI_enuSetSenseLevel+0x18a>
    10c0:	8e 81       	ldd	r24, Y+6	; 0x06
    10c2:	9f 81       	ldd	r25, Y+7	; 0x07
    10c4:	83 30       	cpi	r24, 0x03	; 3
    10c6:	91 05       	cpc	r25, r1
    10c8:	71 f1       	breq	.+92     	; 0x1126 <EXTI_enuSetSenseLevel+0x1a8>
    10ca:	5b c0       	rjmp	.+182    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>
			case ANY_lOGICALCHANGE:

				MCUCCR |=   (1 << ISC10);
    10cc:	a5 e5       	ldi	r26, 0x55	; 85
    10ce:	b0 e0       	ldi	r27, 0x00	; 0
    10d0:	e5 e5       	ldi	r30, 0x55	; 85
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	80 81       	ld	r24, Z
    10d6:	84 60       	ori	r24, 0x04	; 4
    10d8:	8c 93       	st	X, r24
				MCUCCR &=  ~(1 << ISC11);
    10da:	a5 e5       	ldi	r26, 0x55	; 85
    10dc:	b0 e0       	ldi	r27, 0x00	; 0
    10de:	e5 e5       	ldi	r30, 0x55	; 85
    10e0:	f0 e0       	ldi	r31, 0x00	; 0
    10e2:	80 81       	ld	r24, Z
    10e4:	87 7f       	andi	r24, 0xF7	; 247
    10e6:	8c 93       	st	X, r24
    10e8:	4c c0       	rjmp	.+152    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

				break;

			case LOW_LEVEL:

				MCUCCR &=  ~(1 << ISC10);
    10ea:	a5 e5       	ldi	r26, 0x55	; 85
    10ec:	b0 e0       	ldi	r27, 0x00	; 0
    10ee:	e5 e5       	ldi	r30, 0x55	; 85
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	80 81       	ld	r24, Z
    10f4:	8b 7f       	andi	r24, 0xFB	; 251
    10f6:	8c 93       	st	X, r24
				MCUCCR &=  ~(1 << ISC11);
    10f8:	a5 e5       	ldi	r26, 0x55	; 85
    10fa:	b0 e0       	ldi	r27, 0x00	; 0
    10fc:	e5 e5       	ldi	r30, 0x55	; 85
    10fe:	f0 e0       	ldi	r31, 0x00	; 0
    1100:	80 81       	ld	r24, Z
    1102:	87 7f       	andi	r24, 0xF7	; 247
    1104:	8c 93       	st	X, r24
    1106:	3d c0       	rjmp	.+122    	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

				break;

			case FALLING_EDGE:

				MCUCCR &=  ~(1 << ISC10);
    1108:	a5 e5       	ldi	r26, 0x55	; 85
    110a:	b0 e0       	ldi	r27, 0x00	; 0
    110c:	e5 e5       	ldi	r30, 0x55	; 85
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	80 81       	ld	r24, Z
    1112:	8b 7f       	andi	r24, 0xFB	; 251
    1114:	8c 93       	st	X, r24
				MCUCCR |=   (1 << ISC11);
    1116:	a5 e5       	ldi	r26, 0x55	; 85
    1118:	b0 e0       	ldi	r27, 0x00	; 0
    111a:	e5 e5       	ldi	r30, 0x55	; 85
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	88 60       	ori	r24, 0x08	; 8
    1122:	8c 93       	st	X, r24
    1124:	2e c0       	rjmp	.+92     	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

				break;

			case RISING_EDGE:

				MCUCCR |=  (1 << ISC10);
    1126:	a5 e5       	ldi	r26, 0x55	; 85
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	e5 e5       	ldi	r30, 0x55	; 85
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	80 81       	ld	r24, Z
    1130:	84 60       	ori	r24, 0x04	; 4
    1132:	8c 93       	st	X, r24
				MCUCCR |=  (1 << ISC11);
    1134:	a5 e5       	ldi	r26, 0x55	; 85
    1136:	b0 e0       	ldi	r27, 0x00	; 0
    1138:	e5 e5       	ldi	r30, 0x55	; 85
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	80 81       	ld	r24, Z
    113e:	88 60       	ori	r24, 0x08	; 8
    1140:	8c 93       	st	X, r24
    1142:	1f c0       	rjmp	.+62     	; 0x1182 <EXTI_enuSetSenseLevel+0x204>


		case INT2:

			/**************** INT2 Sense_LEVEL ****************/
			switch(Copy_u8SenseLevel){
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
    1146:	28 2f       	mov	r18, r24
    1148:	30 e0       	ldi	r19, 0x00	; 0
    114a:	3d 83       	std	Y+5, r19	; 0x05
    114c:	2c 83       	std	Y+4, r18	; 0x04
    114e:	8c 81       	ldd	r24, Y+4	; 0x04
    1150:	9d 81       	ldd	r25, Y+5	; 0x05
    1152:	82 30       	cpi	r24, 0x02	; 2
    1154:	91 05       	cpc	r25, r1
    1156:	31 f0       	breq	.+12     	; 0x1164 <EXTI_enuSetSenseLevel+0x1e6>
    1158:	2c 81       	ldd	r18, Y+4	; 0x04
    115a:	3d 81       	ldd	r19, Y+5	; 0x05
    115c:	23 30       	cpi	r18, 0x03	; 3
    115e:	31 05       	cpc	r19, r1
    1160:	49 f0       	breq	.+18     	; 0x1174 <EXTI_enuSetSenseLevel+0x1f6>
    1162:	0f c0       	rjmp	.+30     	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

				case FALLING_EDGE:
					MCUCSR &= ~(1 << ISC2);
    1164:	a4 e5       	ldi	r26, 0x54	; 84
    1166:	b0 e0       	ldi	r27, 0x00	; 0
    1168:	e4 e5       	ldi	r30, 0x54	; 84
    116a:	f0 e0       	ldi	r31, 0x00	; 0
    116c:	80 81       	ld	r24, Z
    116e:	8f 7b       	andi	r24, 0xBF	; 191
    1170:	8c 93       	st	X, r24
    1172:	07 c0       	rjmp	.+14     	; 0x1182 <EXTI_enuSetSenseLevel+0x204>

					break;

				case RISING_EDGE:

					MCUCSR |= (1 << ISC2);
    1174:	a4 e5       	ldi	r26, 0x54	; 84
    1176:	b0 e0       	ldi	r27, 0x00	; 0
    1178:	e4 e5       	ldi	r30, 0x54	; 84
    117a:	f0 e0       	ldi	r31, 0x00	; 0
    117c:	80 81       	ld	r24, Z
    117e:	80 64       	ori	r24, 0x40	; 64
    1180:	8c 93       	st	X, r24

			/**************************************************/
		}


		Local_enuErrorStatus = ERROR_STATUS_OK;
    1182:	81 e0       	ldi	r24, 0x01	; 1
    1184:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorStatus;
    1186:	39 81       	ldd	r19, Y+1	; 0x01
    1188:	3c 87       	std	Y+12, r19	; 0x0c
    118a:	8c 85       	ldd	r24, Y+12	; 0x0c
}
    118c:	2c 96       	adiw	r28, 0x0c	; 12
    118e:	0f b6       	in	r0, 0x3f	; 63
    1190:	f8 94       	cli
    1192:	de bf       	out	0x3e, r29	; 62
    1194:	0f be       	out	0x3f, r0	; 63
    1196:	cd bf       	out	0x3d, r28	; 61
    1198:	cf 91       	pop	r28
    119a:	df 91       	pop	r29
    119c:	08 95       	ret

0000119e <EXTI_enuCallBack>:


ErrorStatus_t EXTI_enuCallBack( void (*Copy_pfunAppFun)(void), uint8_t Copy_u8IntNumber){
    119e:	df 93       	push	r29
    11a0:	cf 93       	push	r28
    11a2:	00 d0       	rcall	.+0      	; 0x11a4 <EXTI_enuCallBack+0x6>
    11a4:	00 d0       	rcall	.+0      	; 0x11a6 <EXTI_enuCallBack+0x8>
    11a6:	0f 92       	push	r0
    11a8:	cd b7       	in	r28, 0x3d	; 61
    11aa:	de b7       	in	r29, 0x3e	; 62
    11ac:	9b 83       	std	Y+3, r25	; 0x03
    11ae:	8a 83       	std	Y+2, r24	; 0x02
    11b0:	6c 83       	std	Y+4, r22	; 0x04

	ErrorStatus_t Local_enuErrorStatus = ERROR_STATUS_FAILURE;
    11b2:	19 82       	std	Y+1, r1	; 0x01


	if( (Copy_pfunAppFun == NULL ) ){
    11b4:	8a 81       	ldd	r24, Y+2	; 0x02
    11b6:	9b 81       	ldd	r25, Y+3	; 0x03
    11b8:	00 97       	sbiw	r24, 0x00	; 0
    11ba:	29 f4       	brne	.+10     	; 0x11c6 <EXTI_enuCallBack+0x28>


		Local_enuErrorStatus = ERROR_STATUS_NULL_POINTER;
    11bc:	83 e0       	ldi	r24, 0x03	; 3
    11be:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    11c0:	89 81       	ldd	r24, Y+1	; 0x01
    11c2:	8d 83       	std	Y+5, r24	; 0x05
    11c4:	18 c0       	rjmp	.+48     	; 0x11f6 <EXTI_enuCallBack+0x58>
	}

	else if(Copy_u8IntNumber > INT2){
    11c6:	8c 81       	ldd	r24, Y+4	; 0x04
    11c8:	86 30       	cpi	r24, 0x06	; 6
    11ca:	28 f0       	brcs	.+10     	; 0x11d6 <EXTI_enuCallBack+0x38>

		Local_enuErrorStatus = ERROR_OUT_OF_RANGE;
    11cc:	84 e0       	ldi	r24, 0x04	; 4
    11ce:	89 83       	std	Y+1, r24	; 0x01
		return Local_enuErrorStatus;
    11d0:	89 81       	ldd	r24, Y+1	; 0x01
    11d2:	8d 83       	std	Y+5, r24	; 0x05
    11d4:	10 c0       	rjmp	.+32     	; 0x11f6 <EXTI_enuCallBack+0x58>
	}

	else{
		EXTI_pfunISRFun[Copy_u8IntNumber] = Copy_pfunAppFun;
    11d6:	8c 81       	ldd	r24, Y+4	; 0x04
    11d8:	88 2f       	mov	r24, r24
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	88 0f       	add	r24, r24
    11de:	99 1f       	adc	r25, r25
    11e0:	fc 01       	movw	r30, r24
    11e2:	e2 58       	subi	r30, 0x82	; 130
    11e4:	ff 4f       	sbci	r31, 0xFF	; 255
    11e6:	8a 81       	ldd	r24, Y+2	; 0x02
    11e8:	9b 81       	ldd	r25, Y+3	; 0x03
    11ea:	91 83       	std	Z+1, r25	; 0x01
    11ec:	80 83       	st	Z, r24
	}


	Local_enuErrorStatus = ERROR_STATUS_OK;
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorStatus;
    11f2:	89 81       	ldd	r24, Y+1	; 0x01
    11f4:	8d 83       	std	Y+5, r24	; 0x05
    11f6:	8d 81       	ldd	r24, Y+5	; 0x05
}
    11f8:	0f 90       	pop	r0
    11fa:	0f 90       	pop	r0
    11fc:	0f 90       	pop	r0
    11fe:	0f 90       	pop	r0
    1200:	0f 90       	pop	r0
    1202:	cf 91       	pop	r28
    1204:	df 91       	pop	r29
    1206:	08 95       	ret

00001208 <__vector_1>:


ISR(INT0_vect){
    1208:	1f 92       	push	r1
    120a:	0f 92       	push	r0
    120c:	0f b6       	in	r0, 0x3f	; 63
    120e:	0f 92       	push	r0
    1210:	11 24       	eor	r1, r1
    1212:	2f 93       	push	r18
    1214:	3f 93       	push	r19
    1216:	4f 93       	push	r20
    1218:	5f 93       	push	r21
    121a:	6f 93       	push	r22
    121c:	7f 93       	push	r23
    121e:	8f 93       	push	r24
    1220:	9f 93       	push	r25
    1222:	af 93       	push	r26
    1224:	bf 93       	push	r27
    1226:	ef 93       	push	r30
    1228:	ff 93       	push	r31
    122a:	df 93       	push	r29
    122c:	cf 93       	push	r28
    122e:	cd b7       	in	r28, 0x3d	; 61
    1230:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT0] != NULL){
    1232:	80 91 8a 00 	lds	r24, 0x008A
    1236:	90 91 8b 00 	lds	r25, 0x008B
    123a:	00 97       	sbiw	r24, 0x00	; 0
    123c:	29 f0       	breq	.+10     	; 0x1248 <__vector_1+0x40>
			EXTI_pfunISRFun[INT0]();
    123e:	e0 91 8a 00 	lds	r30, 0x008A
    1242:	f0 91 8b 00 	lds	r31, 0x008B
    1246:	09 95       	icall
		}
}
    1248:	cf 91       	pop	r28
    124a:	df 91       	pop	r29
    124c:	ff 91       	pop	r31
    124e:	ef 91       	pop	r30
    1250:	bf 91       	pop	r27
    1252:	af 91       	pop	r26
    1254:	9f 91       	pop	r25
    1256:	8f 91       	pop	r24
    1258:	7f 91       	pop	r23
    125a:	6f 91       	pop	r22
    125c:	5f 91       	pop	r21
    125e:	4f 91       	pop	r20
    1260:	3f 91       	pop	r19
    1262:	2f 91       	pop	r18
    1264:	0f 90       	pop	r0
    1266:	0f be       	out	0x3f, r0	; 63
    1268:	0f 90       	pop	r0
    126a:	1f 90       	pop	r1
    126c:	18 95       	reti

0000126e <__vector_2>:

ISR(INT1_vect){
    126e:	1f 92       	push	r1
    1270:	0f 92       	push	r0
    1272:	0f b6       	in	r0, 0x3f	; 63
    1274:	0f 92       	push	r0
    1276:	11 24       	eor	r1, r1
    1278:	2f 93       	push	r18
    127a:	3f 93       	push	r19
    127c:	4f 93       	push	r20
    127e:	5f 93       	push	r21
    1280:	6f 93       	push	r22
    1282:	7f 93       	push	r23
    1284:	8f 93       	push	r24
    1286:	9f 93       	push	r25
    1288:	af 93       	push	r26
    128a:	bf 93       	push	r27
    128c:	ef 93       	push	r30
    128e:	ff 93       	push	r31
    1290:	df 93       	push	r29
    1292:	cf 93       	push	r28
    1294:	cd b7       	in	r28, 0x3d	; 61
    1296:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT1] != NULL){
    1298:	80 91 8c 00 	lds	r24, 0x008C
    129c:	90 91 8d 00 	lds	r25, 0x008D
    12a0:	00 97       	sbiw	r24, 0x00	; 0
    12a2:	29 f0       	breq	.+10     	; 0x12ae <__vector_2+0x40>
			EXTI_pfunISRFun[INT1]();
    12a4:	e0 91 8c 00 	lds	r30, 0x008C
    12a8:	f0 91 8d 00 	lds	r31, 0x008D
    12ac:	09 95       	icall
		}
}
    12ae:	cf 91       	pop	r28
    12b0:	df 91       	pop	r29
    12b2:	ff 91       	pop	r31
    12b4:	ef 91       	pop	r30
    12b6:	bf 91       	pop	r27
    12b8:	af 91       	pop	r26
    12ba:	9f 91       	pop	r25
    12bc:	8f 91       	pop	r24
    12be:	7f 91       	pop	r23
    12c0:	6f 91       	pop	r22
    12c2:	5f 91       	pop	r21
    12c4:	4f 91       	pop	r20
    12c6:	3f 91       	pop	r19
    12c8:	2f 91       	pop	r18
    12ca:	0f 90       	pop	r0
    12cc:	0f be       	out	0x3f, r0	; 63
    12ce:	0f 90       	pop	r0
    12d0:	1f 90       	pop	r1
    12d2:	18 95       	reti

000012d4 <__vector_3>:


ISR(INT2_vect){
    12d4:	1f 92       	push	r1
    12d6:	0f 92       	push	r0
    12d8:	0f b6       	in	r0, 0x3f	; 63
    12da:	0f 92       	push	r0
    12dc:	11 24       	eor	r1, r1
    12de:	2f 93       	push	r18
    12e0:	3f 93       	push	r19
    12e2:	4f 93       	push	r20
    12e4:	5f 93       	push	r21
    12e6:	6f 93       	push	r22
    12e8:	7f 93       	push	r23
    12ea:	8f 93       	push	r24
    12ec:	9f 93       	push	r25
    12ee:	af 93       	push	r26
    12f0:	bf 93       	push	r27
    12f2:	ef 93       	push	r30
    12f4:	ff 93       	push	r31
    12f6:	df 93       	push	r29
    12f8:	cf 93       	push	r28
    12fa:	cd b7       	in	r28, 0x3d	; 61
    12fc:	de b7       	in	r29, 0x3e	; 62

		if(EXTI_pfunISRFun[INT2] != NULL){
    12fe:	80 91 88 00 	lds	r24, 0x0088
    1302:	90 91 89 00 	lds	r25, 0x0089
    1306:	00 97       	sbiw	r24, 0x00	; 0
    1308:	29 f0       	breq	.+10     	; 0x1314 <__vector_3+0x40>
			EXTI_pfunISRFun[INT2]();
    130a:	e0 91 88 00 	lds	r30, 0x0088
    130e:	f0 91 89 00 	lds	r31, 0x0089
    1312:	09 95       	icall
		}
}
    1314:	cf 91       	pop	r28
    1316:	df 91       	pop	r29
    1318:	ff 91       	pop	r31
    131a:	ef 91       	pop	r30
    131c:	bf 91       	pop	r27
    131e:	af 91       	pop	r26
    1320:	9f 91       	pop	r25
    1322:	8f 91       	pop	r24
    1324:	7f 91       	pop	r23
    1326:	6f 91       	pop	r22
    1328:	5f 91       	pop	r21
    132a:	4f 91       	pop	r20
    132c:	3f 91       	pop	r19
    132e:	2f 91       	pop	r18
    1330:	0f 90       	pop	r0
    1332:	0f be       	out	0x3f, r0	; 63
    1334:	0f 90       	pop	r0
    1336:	1f 90       	pop	r1
    1338:	18 95       	reti

0000133a <DIO_enuInit>:



///********************************** Module intialization **********************************/
ErrorStatus_t DIO_enuInit(void)
{
    133a:	df 93       	push	r29
    133c:	cf 93       	push	r28
    133e:	0f 92       	push	r0
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1344:	19 82       	std	Y+1, r1	; 0x01

	/***************** Group A *****************/
	DDRA = CONC(DIO_u8PA0_DIR, DIO_u8PA1_DIR,
    1346:	ea e3       	ldi	r30, 0x3A	; 58
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 ef       	ldi	r24, 0xF0	; 240
    134c:	80 83       	st	Z, r24
				DIO_u8PA2_DIR, DIO_u8PA3_DIR,
				DIO_u8PA4_DIR, DIO_u8PA5_DIR,
				DIO_u8PA6_DIR, DIO_u8PA7_DIR);

	PORTA = CONC(DIO_u8PA0_VALUE, DIO_u8PA1_VALUE,
    134e:	eb e3       	ldi	r30, 0x3B	; 59
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	83 ec       	ldi	r24, 0xC3	; 195
    1354:	80 83       	st	Z, r24
				DIO_u8PA6_VALUE, DIO_u8PA7_VALUE);
	/******************************************/


	/***************** Group B *****************/
	DDRB = CONC(DIO_u8PB0_DIR, DIO_u8PB1_DIR,
    1356:	e7 e3       	ldi	r30, 0x37	; 55
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	80 ef       	ldi	r24, 0xF0	; 240
    135c:	80 83       	st	Z, r24
				DIO_u8PB2_DIR, DIO_u8PB3_DIR,
				DIO_u8PB4_DIR, DIO_u8PB5_DIR,
				DIO_u8PB6_DIR, DIO_u8PB7_DIR);

	PORTB = CONC(DIO_u8PB0_VALUE, DIO_u8PB1_VALUE,
    135e:	e8 e3       	ldi	r30, 0x38	; 56
    1360:	f0 e0       	ldi	r31, 0x00	; 0
    1362:	83 ec       	ldi	r24, 0xC3	; 195
    1364:	80 83       	st	Z, r24
				DIO_u8PB6_VALUE, DIO_u8PB7_VALUE);
	/******************************************/


	/***************** Group C *****************/
	DDRC = CONC(DIO_u8PC0_DIR, DIO_u8PC1_DIR,
    1366:	e4 e3       	ldi	r30, 0x34	; 52
    1368:	f0 e0       	ldi	r31, 0x00	; 0
    136a:	80 ef       	ldi	r24, 0xF0	; 240
    136c:	80 83       	st	Z, r24
				DIO_u8PC2_DIR, DIO_u8PC3_DIR,
				DIO_u8PC4_DIR, DIO_u8PC5_DIR,
				DIO_u8PC6_DIR, DIO_u8PC7_DIR);

	PORTC = CONC(DIO_u8PC0_VALUE, DIO_u8PC1_VALUE,
    136e:	e5 e3       	ldi	r30, 0x35	; 53
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	83 ec       	ldi	r24, 0xC3	; 195
    1374:	80 83       	st	Z, r24
				DIO_u8PC6_VALUE, DIO_u8PC7_VALUE);
	/******************************************/


	/***************** Group D *****************/
	DDRD = CONC(DIO_u8PD0_DIR, DIO_u8PD1_DIR,
    1376:	e1 e3       	ldi	r30, 0x31	; 49
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 ef       	ldi	r24, 0xF0	; 240
    137c:	80 83       	st	Z, r24
				DIO_u8PD2_DIR, DIO_u8PD3_DIR,
				DIO_u8PD4_DIR, DIO_u8PD5_DIR,
				DIO_u8PD6_DIR, DIO_u8PD7_DIR);

	PORTD = CONC(DIO_u8PD0_VALUE, DIO_u8PD1_VALUE,
    137e:	e2 e3       	ldi	r30, 0x32	; 50
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	83 ec       	ldi	r24, 0xC3	; 195
    1384:	80 83       	st	Z, r24
	/******************************************/
	
	//! (Now we either check if values are set or not ) 


    return Local_enu_ErrorState;
    1386:	89 81       	ldd	r24, Y+1	; 0x01
}
    1388:	0f 90       	pop	r0
    138a:	cf 91       	pop	r28
    138c:	df 91       	pop	r29
    138e:	08 95       	ret

00001390 <DIO_enuSetPinDirection>:
///********************************** Control Pin by Pin **********************************/
// 1. set pin as output or output
ErrorStatus_t DIO_enuSetPinDirection(
	uint8_t Copy_u8PortID,
	uint8_t Copy_u8PinID,
	uint8_t Copy_u8Direction){
    1390:	df 93       	push	r29
    1392:	cf 93       	push	r28
    1394:	cd b7       	in	r28, 0x3d	; 61
    1396:	de b7       	in	r29, 0x3e	; 62
    1398:	27 97       	sbiw	r28, 0x07	; 7
    139a:	0f b6       	in	r0, 0x3f	; 63
    139c:	f8 94       	cli
    139e:	de bf       	out	0x3e, r29	; 62
    13a0:	0f be       	out	0x3f, r0	; 63
    13a2:	cd bf       	out	0x3d, r28	; 61
    13a4:	8a 83       	std	Y+2, r24	; 0x02
    13a6:	6b 83       	std	Y+3, r22	; 0x03
    13a8:	4c 83       	std	Y+4, r20	; 0x04

	
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    13aa:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Direction <= DIO_u8OUTPUT){
    13ac:	8a 81       	ldd	r24, Y+2	; 0x02
    13ae:	84 30       	cpi	r24, 0x04	; 4
    13b0:	08 f0       	brcs	.+2      	; 0x13b4 <DIO_enuSetPinDirection+0x24>
    13b2:	de c0       	rjmp	.+444    	; 0x1570 <DIO_enuSetPinDirection+0x1e0>
    13b4:	8b 81       	ldd	r24, Y+3	; 0x03
    13b6:	88 30       	cpi	r24, 0x08	; 8
    13b8:	08 f0       	brcs	.+2      	; 0x13bc <DIO_enuSetPinDirection+0x2c>
    13ba:	da c0       	rjmp	.+436    	; 0x1570 <DIO_enuSetPinDirection+0x1e0>
    13bc:	8c 81       	ldd	r24, Y+4	; 0x04
    13be:	82 30       	cpi	r24, 0x02	; 2
    13c0:	08 f0       	brcs	.+2      	; 0x13c4 <DIO_enuSetPinDirection+0x34>
    13c2:	d6 c0       	rjmp	.+428    	; 0x1570 <DIO_enuSetPinDirection+0x1e0>

		switch(Copy_u8PortID){
    13c4:	8a 81       	ldd	r24, Y+2	; 0x02
    13c6:	28 2f       	mov	r18, r24
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	3f 83       	std	Y+7, r19	; 0x07
    13cc:	2e 83       	std	Y+6, r18	; 0x06
    13ce:	8e 81       	ldd	r24, Y+6	; 0x06
    13d0:	9f 81       	ldd	r25, Y+7	; 0x07
    13d2:	81 30       	cpi	r24, 0x01	; 1
    13d4:	91 05       	cpc	r25, r1
    13d6:	09 f4       	brne	.+2      	; 0x13da <DIO_enuSetPinDirection+0x4a>
    13d8:	43 c0       	rjmp	.+134    	; 0x1460 <DIO_enuSetPinDirection+0xd0>
    13da:	2e 81       	ldd	r18, Y+6	; 0x06
    13dc:	3f 81       	ldd	r19, Y+7	; 0x07
    13de:	22 30       	cpi	r18, 0x02	; 2
    13e0:	31 05       	cpc	r19, r1
    13e2:	2c f4       	brge	.+10     	; 0x13ee <DIO_enuSetPinDirection+0x5e>
    13e4:	8e 81       	ldd	r24, Y+6	; 0x06
    13e6:	9f 81       	ldd	r25, Y+7	; 0x07
    13e8:	00 97       	sbiw	r24, 0x00	; 0
    13ea:	71 f0       	breq	.+28     	; 0x1408 <DIO_enuSetPinDirection+0x78>
    13ec:	bc c0       	rjmp	.+376    	; 0x1566 <DIO_enuSetPinDirection+0x1d6>
    13ee:	2e 81       	ldd	r18, Y+6	; 0x06
    13f0:	3f 81       	ldd	r19, Y+7	; 0x07
    13f2:	22 30       	cpi	r18, 0x02	; 2
    13f4:	31 05       	cpc	r19, r1
    13f6:	09 f4       	brne	.+2      	; 0x13fa <DIO_enuSetPinDirection+0x6a>
    13f8:	5f c0       	rjmp	.+190    	; 0x14b8 <DIO_enuSetPinDirection+0x128>
    13fa:	8e 81       	ldd	r24, Y+6	; 0x06
    13fc:	9f 81       	ldd	r25, Y+7	; 0x07
    13fe:	83 30       	cpi	r24, 0x03	; 3
    1400:	91 05       	cpc	r25, r1
    1402:	09 f4       	brne	.+2      	; 0x1406 <DIO_enuSetPinDirection+0x76>
    1404:	85 c0       	rjmp	.+266    	; 0x1510 <DIO_enuSetPinDirection+0x180>
    1406:	af c0       	rjmp	.+350    	; 0x1566 <DIO_enuSetPinDirection+0x1d6>
			case DIO_u8PortA:
				
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1408:	8c 81       	ldd	r24, Y+4	; 0x04
    140a:	81 30       	cpi	r24, 0x01	; 1
    140c:	a1 f4       	brne	.+40     	; 0x1436 <DIO_enuSetPinDirection+0xa6>
					SET_BIT(DDRA, Copy_u8PinID);
    140e:	aa e3       	ldi	r26, 0x3A	; 58
    1410:	b0 e0       	ldi	r27, 0x00	; 0
    1412:	ea e3       	ldi	r30, 0x3A	; 58
    1414:	f0 e0       	ldi	r31, 0x00	; 0
    1416:	80 81       	ld	r24, Z
    1418:	48 2f       	mov	r20, r24
    141a:	8b 81       	ldd	r24, Y+3	; 0x03
    141c:	28 2f       	mov	r18, r24
    141e:	30 e0       	ldi	r19, 0x00	; 0
    1420:	81 e0       	ldi	r24, 0x01	; 1
    1422:	90 e0       	ldi	r25, 0x00	; 0
    1424:	02 2e       	mov	r0, r18
    1426:	02 c0       	rjmp	.+4      	; 0x142c <DIO_enuSetPinDirection+0x9c>
    1428:	88 0f       	add	r24, r24
    142a:	99 1f       	adc	r25, r25
    142c:	0a 94       	dec	r0
    142e:	e2 f7       	brpl	.-8      	; 0x1428 <DIO_enuSetPinDirection+0x98>
    1430:	84 2b       	or	r24, r20
    1432:	8c 93       	st	X, r24
    1434:	98 c0       	rjmp	.+304    	; 0x1566 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRA, Copy_u8PinID);
    1436:	aa e3       	ldi	r26, 0x3A	; 58
    1438:	b0 e0       	ldi	r27, 0x00	; 0
    143a:	ea e3       	ldi	r30, 0x3A	; 58
    143c:	f0 e0       	ldi	r31, 0x00	; 0
    143e:	80 81       	ld	r24, Z
    1440:	48 2f       	mov	r20, r24
    1442:	8b 81       	ldd	r24, Y+3	; 0x03
    1444:	28 2f       	mov	r18, r24
    1446:	30 e0       	ldi	r19, 0x00	; 0
    1448:	81 e0       	ldi	r24, 0x01	; 1
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	02 2e       	mov	r0, r18
    144e:	02 c0       	rjmp	.+4      	; 0x1454 <DIO_enuSetPinDirection+0xc4>
    1450:	88 0f       	add	r24, r24
    1452:	99 1f       	adc	r25, r25
    1454:	0a 94       	dec	r0
    1456:	e2 f7       	brpl	.-8      	; 0x1450 <DIO_enuSetPinDirection+0xc0>
    1458:	80 95       	com	r24
    145a:	84 23       	and	r24, r20
    145c:	8c 93       	st	X, r24
    145e:	83 c0       	rjmp	.+262    	; 0x1566 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortB:
			
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1460:	8c 81       	ldd	r24, Y+4	; 0x04
    1462:	81 30       	cpi	r24, 0x01	; 1
    1464:	a1 f4       	brne	.+40     	; 0x148e <DIO_enuSetPinDirection+0xfe>
					SET_BIT(DDRB, Copy_u8PinID);
    1466:	a7 e3       	ldi	r26, 0x37	; 55
    1468:	b0 e0       	ldi	r27, 0x00	; 0
    146a:	e7 e3       	ldi	r30, 0x37	; 55
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	80 81       	ld	r24, Z
    1470:	48 2f       	mov	r20, r24
    1472:	8b 81       	ldd	r24, Y+3	; 0x03
    1474:	28 2f       	mov	r18, r24
    1476:	30 e0       	ldi	r19, 0x00	; 0
    1478:	81 e0       	ldi	r24, 0x01	; 1
    147a:	90 e0       	ldi	r25, 0x00	; 0
    147c:	02 2e       	mov	r0, r18
    147e:	02 c0       	rjmp	.+4      	; 0x1484 <DIO_enuSetPinDirection+0xf4>
    1480:	88 0f       	add	r24, r24
    1482:	99 1f       	adc	r25, r25
    1484:	0a 94       	dec	r0
    1486:	e2 f7       	brpl	.-8      	; 0x1480 <DIO_enuSetPinDirection+0xf0>
    1488:	84 2b       	or	r24, r20
    148a:	8c 93       	st	X, r24
    148c:	6c c0       	rjmp	.+216    	; 0x1566 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRB, Copy_u8PinID);
    148e:	a7 e3       	ldi	r26, 0x37	; 55
    1490:	b0 e0       	ldi	r27, 0x00	; 0
    1492:	e7 e3       	ldi	r30, 0x37	; 55
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	48 2f       	mov	r20, r24
    149a:	8b 81       	ldd	r24, Y+3	; 0x03
    149c:	28 2f       	mov	r18, r24
    149e:	30 e0       	ldi	r19, 0x00	; 0
    14a0:	81 e0       	ldi	r24, 0x01	; 1
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	02 2e       	mov	r0, r18
    14a6:	02 c0       	rjmp	.+4      	; 0x14ac <DIO_enuSetPinDirection+0x11c>
    14a8:	88 0f       	add	r24, r24
    14aa:	99 1f       	adc	r25, r25
    14ac:	0a 94       	dec	r0
    14ae:	e2 f7       	brpl	.-8      	; 0x14a8 <DIO_enuSetPinDirection+0x118>
    14b0:	80 95       	com	r24
    14b2:	84 23       	and	r24, r20
    14b4:	8c 93       	st	X, r24
    14b6:	57 c0       	rjmp	.+174    	; 0x1566 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortC:

				if(Copy_u8Direction == DIO_u8OUTPUT){
    14b8:	8c 81       	ldd	r24, Y+4	; 0x04
    14ba:	81 30       	cpi	r24, 0x01	; 1
    14bc:	a1 f4       	brne	.+40     	; 0x14e6 <DIO_enuSetPinDirection+0x156>
					SET_BIT(DDRC, Copy_u8PinID);
    14be:	a4 e3       	ldi	r26, 0x34	; 52
    14c0:	b0 e0       	ldi	r27, 0x00	; 0
    14c2:	e4 e3       	ldi	r30, 0x34	; 52
    14c4:	f0 e0       	ldi	r31, 0x00	; 0
    14c6:	80 81       	ld	r24, Z
    14c8:	48 2f       	mov	r20, r24
    14ca:	8b 81       	ldd	r24, Y+3	; 0x03
    14cc:	28 2f       	mov	r18, r24
    14ce:	30 e0       	ldi	r19, 0x00	; 0
    14d0:	81 e0       	ldi	r24, 0x01	; 1
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	02 2e       	mov	r0, r18
    14d6:	02 c0       	rjmp	.+4      	; 0x14dc <DIO_enuSetPinDirection+0x14c>
    14d8:	88 0f       	add	r24, r24
    14da:	99 1f       	adc	r25, r25
    14dc:	0a 94       	dec	r0
    14de:	e2 f7       	brpl	.-8      	; 0x14d8 <DIO_enuSetPinDirection+0x148>
    14e0:	84 2b       	or	r24, r20
    14e2:	8c 93       	st	X, r24
    14e4:	40 c0       	rjmp	.+128    	; 0x1566 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRC, Copy_u8PinID);
    14e6:	a4 e3       	ldi	r26, 0x34	; 52
    14e8:	b0 e0       	ldi	r27, 0x00	; 0
    14ea:	e4 e3       	ldi	r30, 0x34	; 52
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	80 81       	ld	r24, Z
    14f0:	48 2f       	mov	r20, r24
    14f2:	8b 81       	ldd	r24, Y+3	; 0x03
    14f4:	28 2f       	mov	r18, r24
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	81 e0       	ldi	r24, 0x01	; 1
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	02 2e       	mov	r0, r18
    14fe:	02 c0       	rjmp	.+4      	; 0x1504 <DIO_enuSetPinDirection+0x174>
    1500:	88 0f       	add	r24, r24
    1502:	99 1f       	adc	r25, r25
    1504:	0a 94       	dec	r0
    1506:	e2 f7       	brpl	.-8      	; 0x1500 <DIO_enuSetPinDirection+0x170>
    1508:	80 95       	com	r24
    150a:	84 23       	and	r24, r20
    150c:	8c 93       	st	X, r24
    150e:	2b c0       	rjmp	.+86     	; 0x1566 <DIO_enuSetPinDirection+0x1d6>

			break;

			case DIO_u8PortD:
		
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1510:	8c 81       	ldd	r24, Y+4	; 0x04
    1512:	81 30       	cpi	r24, 0x01	; 1
    1514:	a1 f4       	brne	.+40     	; 0x153e <DIO_enuSetPinDirection+0x1ae>
					SET_BIT(DDRD, Copy_u8PinID);
    1516:	a1 e3       	ldi	r26, 0x31	; 49
    1518:	b0 e0       	ldi	r27, 0x00	; 0
    151a:	e1 e3       	ldi	r30, 0x31	; 49
    151c:	f0 e0       	ldi	r31, 0x00	; 0
    151e:	80 81       	ld	r24, Z
    1520:	48 2f       	mov	r20, r24
    1522:	8b 81       	ldd	r24, Y+3	; 0x03
    1524:	28 2f       	mov	r18, r24
    1526:	30 e0       	ldi	r19, 0x00	; 0
    1528:	81 e0       	ldi	r24, 0x01	; 1
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	02 2e       	mov	r0, r18
    152e:	02 c0       	rjmp	.+4      	; 0x1534 <DIO_enuSetPinDirection+0x1a4>
    1530:	88 0f       	add	r24, r24
    1532:	99 1f       	adc	r25, r25
    1534:	0a 94       	dec	r0
    1536:	e2 f7       	brpl	.-8      	; 0x1530 <DIO_enuSetPinDirection+0x1a0>
    1538:	84 2b       	or	r24, r20
    153a:	8c 93       	st	X, r24
    153c:	14 c0       	rjmp	.+40     	; 0x1566 <DIO_enuSetPinDirection+0x1d6>
				}else{
					
					/* setting pin as input */

					//! input pullup-float is not cacluated
					CLR_BIT(DDRD, Copy_u8PinID);
    153e:	a1 e3       	ldi	r26, 0x31	; 49
    1540:	b0 e0       	ldi	r27, 0x00	; 0
    1542:	e1 e3       	ldi	r30, 0x31	; 49
    1544:	f0 e0       	ldi	r31, 0x00	; 0
    1546:	80 81       	ld	r24, Z
    1548:	48 2f       	mov	r20, r24
    154a:	8b 81       	ldd	r24, Y+3	; 0x03
    154c:	28 2f       	mov	r18, r24
    154e:	30 e0       	ldi	r19, 0x00	; 0
    1550:	81 e0       	ldi	r24, 0x01	; 1
    1552:	90 e0       	ldi	r25, 0x00	; 0
    1554:	02 2e       	mov	r0, r18
    1556:	02 c0       	rjmp	.+4      	; 0x155c <DIO_enuSetPinDirection+0x1cc>
    1558:	88 0f       	add	r24, r24
    155a:	99 1f       	adc	r25, r25
    155c:	0a 94       	dec	r0
    155e:	e2 f7       	brpl	.-8      	; 0x1558 <DIO_enuSetPinDirection+0x1c8>
    1560:	80 95       	com	r24
    1562:	84 23       	and	r24, r20
    1564:	8c 93       	st	X, r24
				}

		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	89 83       	std	Y+1, r24	; 0x01
	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
	}
	
	return Local_enu_ErrorState;
    156a:	99 81       	ldd	r25, Y+1	; 0x01
    156c:	9d 83       	std	Y+5, r25	; 0x05
    156e:	02 c0       	rjmp	.+4      	; 0x1574 <DIO_enuSetPinDirection+0x1e4>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		// one of arguments are not valid
		return Local_enu_ErrorState;
    1570:	29 81       	ldd	r18, Y+1	; 0x01
    1572:	2d 83       	std	Y+5, r18	; 0x05
    1574:	8d 81       	ldd	r24, Y+5	; 0x05
	}
	
	return Local_enu_ErrorState;
   }
    1576:	27 96       	adiw	r28, 0x07	; 7
    1578:	0f b6       	in	r0, 0x3f	; 63
    157a:	f8 94       	cli
    157c:	de bf       	out	0x3e, r29	; 62
    157e:	0f be       	out	0x3f, r0	; 63
    1580:	cd bf       	out	0x3d, r28	; 61
    1582:	cf 91       	pop	r28
    1584:	df 91       	pop	r29
    1586:	08 95       	ret

00001588 <DIO_enuSetPinValue>:

// 2. set value for pin as high or low 
ErrorStatus_t DIO_enuSetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t Copy_u8Value){
    1588:	df 93       	push	r29
    158a:	cf 93       	push	r28
    158c:	cd b7       	in	r28, 0x3d	; 61
    158e:	de b7       	in	r29, 0x3e	; 62
    1590:	27 97       	sbiw	r28, 0x07	; 7
    1592:	0f b6       	in	r0, 0x3f	; 63
    1594:	f8 94       	cli
    1596:	de bf       	out	0x3e, r29	; 62
    1598:	0f be       	out	0x3f, r0	; 63
    159a:	cd bf       	out	0x3d, r28	; 61
    159c:	8a 83       	std	Y+2, r24	; 0x02
    159e:	6b 83       	std	Y+3, r22	; 0x03
    15a0:	4c 83       	std	Y+4, r20	; 0x04


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    15a2:	19 82       	std	Y+1, r1	; 0x01


	// DIO_u8PULLUP - 1
	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7 && Copy_u8Value <= DIO_u8PULLUP){
    15a4:	8a 81       	ldd	r24, Y+2	; 0x02
    15a6:	84 30       	cpi	r24, 0x04	; 4
    15a8:	08 f0       	brcs	.+2      	; 0x15ac <DIO_enuSetPinValue+0x24>
    15aa:	de c0       	rjmp	.+444    	; 0x1768 <DIO_enuSetPinValue+0x1e0>
    15ac:	8b 81       	ldd	r24, Y+3	; 0x03
    15ae:	88 30       	cpi	r24, 0x08	; 8
    15b0:	08 f0       	brcs	.+2      	; 0x15b4 <DIO_enuSetPinValue+0x2c>
    15b2:	da c0       	rjmp	.+436    	; 0x1768 <DIO_enuSetPinValue+0x1e0>
    15b4:	8c 81       	ldd	r24, Y+4	; 0x04
    15b6:	82 30       	cpi	r24, 0x02	; 2
    15b8:	08 f0       	brcs	.+2      	; 0x15bc <DIO_enuSetPinValue+0x34>
    15ba:	d6 c0       	rjmp	.+428    	; 0x1768 <DIO_enuSetPinValue+0x1e0>
		
		switch (Copy_u8PortID){
    15bc:	8a 81       	ldd	r24, Y+2	; 0x02
    15be:	28 2f       	mov	r18, r24
    15c0:	30 e0       	ldi	r19, 0x00	; 0
    15c2:	3f 83       	std	Y+7, r19	; 0x07
    15c4:	2e 83       	std	Y+6, r18	; 0x06
    15c6:	8e 81       	ldd	r24, Y+6	; 0x06
    15c8:	9f 81       	ldd	r25, Y+7	; 0x07
    15ca:	81 30       	cpi	r24, 0x01	; 1
    15cc:	91 05       	cpc	r25, r1
    15ce:	09 f4       	brne	.+2      	; 0x15d2 <DIO_enuSetPinValue+0x4a>
    15d0:	43 c0       	rjmp	.+134    	; 0x1658 <DIO_enuSetPinValue+0xd0>
    15d2:	2e 81       	ldd	r18, Y+6	; 0x06
    15d4:	3f 81       	ldd	r19, Y+7	; 0x07
    15d6:	22 30       	cpi	r18, 0x02	; 2
    15d8:	31 05       	cpc	r19, r1
    15da:	2c f4       	brge	.+10     	; 0x15e6 <DIO_enuSetPinValue+0x5e>
    15dc:	8e 81       	ldd	r24, Y+6	; 0x06
    15de:	9f 81       	ldd	r25, Y+7	; 0x07
    15e0:	00 97       	sbiw	r24, 0x00	; 0
    15e2:	71 f0       	breq	.+28     	; 0x1600 <DIO_enuSetPinValue+0x78>
    15e4:	bc c0       	rjmp	.+376    	; 0x175e <DIO_enuSetPinValue+0x1d6>
    15e6:	2e 81       	ldd	r18, Y+6	; 0x06
    15e8:	3f 81       	ldd	r19, Y+7	; 0x07
    15ea:	22 30       	cpi	r18, 0x02	; 2
    15ec:	31 05       	cpc	r19, r1
    15ee:	09 f4       	brne	.+2      	; 0x15f2 <DIO_enuSetPinValue+0x6a>
    15f0:	5f c0       	rjmp	.+190    	; 0x16b0 <DIO_enuSetPinValue+0x128>
    15f2:	8e 81       	ldd	r24, Y+6	; 0x06
    15f4:	9f 81       	ldd	r25, Y+7	; 0x07
    15f6:	83 30       	cpi	r24, 0x03	; 3
    15f8:	91 05       	cpc	r25, r1
    15fa:	09 f4       	brne	.+2      	; 0x15fe <DIO_enuSetPinValue+0x76>
    15fc:	85 c0       	rjmp	.+266    	; 0x1708 <DIO_enuSetPinValue+0x180>
    15fe:	af c0       	rjmp	.+350    	; 0x175e <DIO_enuSetPinValue+0x1d6>
		
			case DIO_u8PortA:
				if(Copy_u8Value){
    1600:	8c 81       	ldd	r24, Y+4	; 0x04
    1602:	88 23       	and	r24, r24
    1604:	a1 f0       	breq	.+40     	; 0x162e <DIO_enuSetPinValue+0xa6>

					// if the value is set to HIGH
					SET_BIT(PORTA, Copy_u8PinID);
    1606:	ab e3       	ldi	r26, 0x3B	; 59
    1608:	b0 e0       	ldi	r27, 0x00	; 0
    160a:	eb e3       	ldi	r30, 0x3B	; 59
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	80 81       	ld	r24, Z
    1610:	48 2f       	mov	r20, r24
    1612:	8b 81       	ldd	r24, Y+3	; 0x03
    1614:	28 2f       	mov	r18, r24
    1616:	30 e0       	ldi	r19, 0x00	; 0
    1618:	81 e0       	ldi	r24, 0x01	; 1
    161a:	90 e0       	ldi	r25, 0x00	; 0
    161c:	02 2e       	mov	r0, r18
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <DIO_enuSetPinValue+0x9c>
    1620:	88 0f       	add	r24, r24
    1622:	99 1f       	adc	r25, r25
    1624:	0a 94       	dec	r0
    1626:	e2 f7       	brpl	.-8      	; 0x1620 <DIO_enuSetPinValue+0x98>
    1628:	84 2b       	or	r24, r20
    162a:	8c 93       	st	X, r24
    162c:	98 c0       	rjmp	.+304    	; 0x175e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTA, Copy_u8PinID);
    162e:	ab e3       	ldi	r26, 0x3B	; 59
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	eb e3       	ldi	r30, 0x3B	; 59
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	48 2f       	mov	r20, r24
    163a:	8b 81       	ldd	r24, Y+3	; 0x03
    163c:	28 2f       	mov	r18, r24
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	81 e0       	ldi	r24, 0x01	; 1
    1642:	90 e0       	ldi	r25, 0x00	; 0
    1644:	02 2e       	mov	r0, r18
    1646:	02 c0       	rjmp	.+4      	; 0x164c <DIO_enuSetPinValue+0xc4>
    1648:	88 0f       	add	r24, r24
    164a:	99 1f       	adc	r25, r25
    164c:	0a 94       	dec	r0
    164e:	e2 f7       	brpl	.-8      	; 0x1648 <DIO_enuSetPinValue+0xc0>
    1650:	80 95       	com	r24
    1652:	84 23       	and	r24, r20
    1654:	8c 93       	st	X, r24
    1656:	83 c0       	rjmp	.+262    	; 0x175e <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			
			case DIO_u8PortB:
				if(Copy_u8Value){
    1658:	8c 81       	ldd	r24, Y+4	; 0x04
    165a:	88 23       	and	r24, r24
    165c:	a1 f0       	breq	.+40     	; 0x1686 <DIO_enuSetPinValue+0xfe>

					// if the value is set to HIGH
					SET_BIT(PORTB, Copy_u8PinID);
    165e:	a8 e3       	ldi	r26, 0x38	; 56
    1660:	b0 e0       	ldi	r27, 0x00	; 0
    1662:	e8 e3       	ldi	r30, 0x38	; 56
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	48 2f       	mov	r20, r24
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	28 2f       	mov	r18, r24
    166e:	30 e0       	ldi	r19, 0x00	; 0
    1670:	81 e0       	ldi	r24, 0x01	; 1
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	02 2e       	mov	r0, r18
    1676:	02 c0       	rjmp	.+4      	; 0x167c <DIO_enuSetPinValue+0xf4>
    1678:	88 0f       	add	r24, r24
    167a:	99 1f       	adc	r25, r25
    167c:	0a 94       	dec	r0
    167e:	e2 f7       	brpl	.-8      	; 0x1678 <DIO_enuSetPinValue+0xf0>
    1680:	84 2b       	or	r24, r20
    1682:	8c 93       	st	X, r24
    1684:	6c c0       	rjmp	.+216    	; 0x175e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTB, Copy_u8PinID);
    1686:	a8 e3       	ldi	r26, 0x38	; 56
    1688:	b0 e0       	ldi	r27, 0x00	; 0
    168a:	e8 e3       	ldi	r30, 0x38	; 56
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	48 2f       	mov	r20, r24
    1692:	8b 81       	ldd	r24, Y+3	; 0x03
    1694:	28 2f       	mov	r18, r24
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	81 e0       	ldi	r24, 0x01	; 1
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	02 2e       	mov	r0, r18
    169e:	02 c0       	rjmp	.+4      	; 0x16a4 <DIO_enuSetPinValue+0x11c>
    16a0:	88 0f       	add	r24, r24
    16a2:	99 1f       	adc	r25, r25
    16a4:	0a 94       	dec	r0
    16a6:	e2 f7       	brpl	.-8      	; 0x16a0 <DIO_enuSetPinValue+0x118>
    16a8:	80 95       	com	r24
    16aa:	84 23       	and	r24, r20
    16ac:	8c 93       	st	X, r24
    16ae:	57 c0       	rjmp	.+174    	; 0x175e <DIO_enuSetPinValue+0x1d6>
				}	
			
			break;

			case DIO_u8PortC:
				if(Copy_u8Value){
    16b0:	8c 81       	ldd	r24, Y+4	; 0x04
    16b2:	88 23       	and	r24, r24
    16b4:	a1 f0       	breq	.+40     	; 0x16de <DIO_enuSetPinValue+0x156>

					// if the value is set to HIGH
					SET_BIT(PORTC, Copy_u8PinID);
    16b6:	a5 e3       	ldi	r26, 0x35	; 53
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	e5 e3       	ldi	r30, 0x35	; 53
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	80 81       	ld	r24, Z
    16c0:	48 2f       	mov	r20, r24
    16c2:	8b 81       	ldd	r24, Y+3	; 0x03
    16c4:	28 2f       	mov	r18, r24
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	81 e0       	ldi	r24, 0x01	; 1
    16ca:	90 e0       	ldi	r25, 0x00	; 0
    16cc:	02 2e       	mov	r0, r18
    16ce:	02 c0       	rjmp	.+4      	; 0x16d4 <DIO_enuSetPinValue+0x14c>
    16d0:	88 0f       	add	r24, r24
    16d2:	99 1f       	adc	r25, r25
    16d4:	0a 94       	dec	r0
    16d6:	e2 f7       	brpl	.-8      	; 0x16d0 <DIO_enuSetPinValue+0x148>
    16d8:	84 2b       	or	r24, r20
    16da:	8c 93       	st	X, r24
    16dc:	40 c0       	rjmp	.+128    	; 0x175e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTC, Copy_u8PinID);
    16de:	a5 e3       	ldi	r26, 0x35	; 53
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	e5 e3       	ldi	r30, 0x35	; 53
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	80 81       	ld	r24, Z
    16e8:	48 2f       	mov	r20, r24
    16ea:	8b 81       	ldd	r24, Y+3	; 0x03
    16ec:	28 2f       	mov	r18, r24
    16ee:	30 e0       	ldi	r19, 0x00	; 0
    16f0:	81 e0       	ldi	r24, 0x01	; 1
    16f2:	90 e0       	ldi	r25, 0x00	; 0
    16f4:	02 2e       	mov	r0, r18
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <DIO_enuSetPinValue+0x174>
    16f8:	88 0f       	add	r24, r24
    16fa:	99 1f       	adc	r25, r25
    16fc:	0a 94       	dec	r0
    16fe:	e2 f7       	brpl	.-8      	; 0x16f8 <DIO_enuSetPinValue+0x170>
    1700:	80 95       	com	r24
    1702:	84 23       	and	r24, r20
    1704:	8c 93       	st	X, r24
    1706:	2b c0       	rjmp	.+86     	; 0x175e <DIO_enuSetPinValue+0x1d6>
				}	

			break;
			case DIO_u8PortD:
				if(Copy_u8Value){
    1708:	8c 81       	ldd	r24, Y+4	; 0x04
    170a:	88 23       	and	r24, r24
    170c:	a1 f0       	breq	.+40     	; 0x1736 <DIO_enuSetPinValue+0x1ae>

					// if the value is set to HIGH
					SET_BIT(PORTD, Copy_u8PinID);
    170e:	a2 e3       	ldi	r26, 0x32	; 50
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	e2 e3       	ldi	r30, 0x32	; 50
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	80 81       	ld	r24, Z
    1718:	48 2f       	mov	r20, r24
    171a:	8b 81       	ldd	r24, Y+3	; 0x03
    171c:	28 2f       	mov	r18, r24
    171e:	30 e0       	ldi	r19, 0x00	; 0
    1720:	81 e0       	ldi	r24, 0x01	; 1
    1722:	90 e0       	ldi	r25, 0x00	; 0
    1724:	02 2e       	mov	r0, r18
    1726:	02 c0       	rjmp	.+4      	; 0x172c <DIO_enuSetPinValue+0x1a4>
    1728:	88 0f       	add	r24, r24
    172a:	99 1f       	adc	r25, r25
    172c:	0a 94       	dec	r0
    172e:	e2 f7       	brpl	.-8      	; 0x1728 <DIO_enuSetPinValue+0x1a0>
    1730:	84 2b       	or	r24, r20
    1732:	8c 93       	st	X, r24
    1734:	14 c0       	rjmp	.+40     	; 0x175e <DIO_enuSetPinValue+0x1d6>
				}else{
					CLR_BIT(PORTD, Copy_u8PinID);
    1736:	a2 e3       	ldi	r26, 0x32	; 50
    1738:	b0 e0       	ldi	r27, 0x00	; 0
    173a:	e2 e3       	ldi	r30, 0x32	; 50
    173c:	f0 e0       	ldi	r31, 0x00	; 0
    173e:	80 81       	ld	r24, Z
    1740:	48 2f       	mov	r20, r24
    1742:	8b 81       	ldd	r24, Y+3	; 0x03
    1744:	28 2f       	mov	r18, r24
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	81 e0       	ldi	r24, 0x01	; 1
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	02 2e       	mov	r0, r18
    174e:	02 c0       	rjmp	.+4      	; 0x1754 <DIO_enuSetPinValue+0x1cc>
    1750:	88 0f       	add	r24, r24
    1752:	99 1f       	adc	r25, r25
    1754:	0a 94       	dec	r0
    1756:	e2 f7       	brpl	.-8      	; 0x1750 <DIO_enuSetPinValue+0x1c8>
    1758:	80 95       	com	r24
    175a:	84 23       	and	r24, r20
    175c:	8c 93       	st	X, r24
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    175e:	81 e0       	ldi	r24, 0x01	; 1
    1760:	89 83       	std	Y+1, r24	; 0x01

    }else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    1762:	99 81       	ldd	r25, Y+1	; 0x01
    1764:	9d 83       	std	Y+5, r25	; 0x05
    1766:	02 c0       	rjmp	.+4      	; 0x176c <DIO_enuSetPinValue+0x1e4>
				}
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

    }else{
		return Local_enu_ErrorState;
    1768:	29 81       	ldd	r18, Y+1	; 0x01
    176a:	2d 83       	std	Y+5, r18	; 0x05
    176c:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enu_ErrorState;
   }
    176e:	27 96       	adiw	r28, 0x07	; 7
    1770:	0f b6       	in	r0, 0x3f	; 63
    1772:	f8 94       	cli
    1774:	de bf       	out	0x3e, r29	; 62
    1776:	0f be       	out	0x3f, r0	; 63
    1778:	cd bf       	out	0x3d, r28	; 61
    177a:	cf 91       	pop	r28
    177c:	df 91       	pop	r29
    177e:	08 95       	ret

00001780 <DIO_enuGetPinValue>:

// 3. read pin value 
ErrorStatus_t DIO_enuGetPinValue(
   uint8_t Copy_u8PortID,
   uint8_t Copy_u8PinID,
   uint8_t *Copy_pu8Value){
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	cd b7       	in	r28, 0x3d	; 61
    1786:	de b7       	in	r29, 0x3e	; 62
    1788:	28 97       	sbiw	r28, 0x08	; 8
    178a:	0f b6       	in	r0, 0x3f	; 63
    178c:	f8 94       	cli
    178e:	de bf       	out	0x3e, r29	; 62
    1790:	0f be       	out	0x3f, r0	; 63
    1792:	cd bf       	out	0x3d, r28	; 61
    1794:	8a 83       	std	Y+2, r24	; 0x02
    1796:	6b 83       	std	Y+3, r22	; 0x03
    1798:	5d 83       	std	Y+5, r21	; 0x05
    179a:	4c 83       	std	Y+4, r20	; 0x04

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    179c:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_pu8Value == NULL){
    179e:	8c 81       	ldd	r24, Y+4	; 0x04
    17a0:	9d 81       	ldd	r25, Y+5	; 0x05
    17a2:	00 97       	sbiw	r24, 0x00	; 0
    17a4:	29 f4       	brne	.+10     	; 0x17b0 <DIO_enuGetPinValue+0x30>

		Local_enu_ErrorState = ERROR_STATUS_NULL_POINTER;
    17a6:	83 e0       	ldi	r24, 0x03	; 3
    17a8:	89 83       	std	Y+1, r24	; 0x01
		return Local_enu_ErrorState;
    17aa:	29 81       	ldd	r18, Y+1	; 0x01
    17ac:	28 87       	std	Y+8, r18	; 0x08
    17ae:	7f c0       	rjmp	.+254    	; 0x18ae <DIO_enuGetPinValue+0x12e>
	}


	else if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    17b0:	8a 81       	ldd	r24, Y+2	; 0x02
    17b2:	84 30       	cpi	r24, 0x04	; 4
    17b4:	08 f0       	brcs	.+2      	; 0x17b8 <DIO_enuGetPinValue+0x38>
    17b6:	79 c0       	rjmp	.+242    	; 0x18aa <DIO_enuGetPinValue+0x12a>
    17b8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ba:	88 30       	cpi	r24, 0x08	; 8
    17bc:	08 f0       	brcs	.+2      	; 0x17c0 <DIO_enuGetPinValue+0x40>
    17be:	75 c0       	rjmp	.+234    	; 0x18aa <DIO_enuGetPinValue+0x12a>

		switch(Copy_u8PortID){
    17c0:	8a 81       	ldd	r24, Y+2	; 0x02
    17c2:	48 2f       	mov	r20, r24
    17c4:	50 e0       	ldi	r21, 0x00	; 0
    17c6:	5f 83       	std	Y+7, r21	; 0x07
    17c8:	4e 83       	std	Y+6, r20	; 0x06
    17ca:	8e 81       	ldd	r24, Y+6	; 0x06
    17cc:	9f 81       	ldd	r25, Y+7	; 0x07
    17ce:	81 30       	cpi	r24, 0x01	; 1
    17d0:	91 05       	cpc	r25, r1
    17d2:	59 f1       	breq	.+86     	; 0x182a <DIO_enuGetPinValue+0xaa>
    17d4:	2e 81       	ldd	r18, Y+6	; 0x06
    17d6:	3f 81       	ldd	r19, Y+7	; 0x07
    17d8:	22 30       	cpi	r18, 0x02	; 2
    17da:	31 05       	cpc	r19, r1
    17dc:	34 f4       	brge	.+12     	; 0x17ea <DIO_enuGetPinValue+0x6a>
    17de:	4e 81       	ldd	r20, Y+6	; 0x06
    17e0:	5f 81       	ldd	r21, Y+7	; 0x07
    17e2:	41 15       	cp	r20, r1
    17e4:	51 05       	cpc	r21, r1
    17e6:	69 f0       	breq	.+26     	; 0x1802 <DIO_enuGetPinValue+0x82>
    17e8:	5b c0       	rjmp	.+182    	; 0x18a0 <DIO_enuGetPinValue+0x120>
    17ea:	8e 81       	ldd	r24, Y+6	; 0x06
    17ec:	9f 81       	ldd	r25, Y+7	; 0x07
    17ee:	82 30       	cpi	r24, 0x02	; 2
    17f0:	91 05       	cpc	r25, r1
    17f2:	79 f1       	breq	.+94     	; 0x1852 <DIO_enuGetPinValue+0xd2>
    17f4:	2e 81       	ldd	r18, Y+6	; 0x06
    17f6:	3f 81       	ldd	r19, Y+7	; 0x07
    17f8:	23 30       	cpi	r18, 0x03	; 3
    17fa:	31 05       	cpc	r19, r1
    17fc:	09 f4       	brne	.+2      	; 0x1800 <DIO_enuGetPinValue+0x80>
    17fe:	3d c0       	rjmp	.+122    	; 0x187a <DIO_enuGetPinValue+0xfa>
    1800:	4f c0       	rjmp	.+158    	; 0x18a0 <DIO_enuGetPinValue+0x120>
			case DIO_u8PortA:
				*Copy_pu8Value = GET_BIT(PINA, Copy_u8PinID);
    1802:	e9 e3       	ldi	r30, 0x39	; 57
    1804:	f0 e0       	ldi	r31, 0x00	; 0
    1806:	80 81       	ld	r24, Z
    1808:	28 2f       	mov	r18, r24
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	8b 81       	ldd	r24, Y+3	; 0x03
    180e:	88 2f       	mov	r24, r24
    1810:	90 e0       	ldi	r25, 0x00	; 0
    1812:	a9 01       	movw	r20, r18
    1814:	02 c0       	rjmp	.+4      	; 0x181a <DIO_enuGetPinValue+0x9a>
    1816:	55 95       	asr	r21
    1818:	47 95       	ror	r20
    181a:	8a 95       	dec	r24
    181c:	e2 f7       	brpl	.-8      	; 0x1816 <DIO_enuGetPinValue+0x96>
    181e:	ca 01       	movw	r24, r20
    1820:	81 70       	andi	r24, 0x01	; 1
    1822:	ec 81       	ldd	r30, Y+4	; 0x04
    1824:	fd 81       	ldd	r31, Y+5	; 0x05
    1826:	80 83       	st	Z, r24
    1828:	3b c0       	rjmp	.+118    	; 0x18a0 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortB:
				*Copy_pu8Value = GET_BIT(PINB, Copy_u8PinID);
    182a:	e6 e3       	ldi	r30, 0x36	; 54
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	80 81       	ld	r24, Z
    1830:	28 2f       	mov	r18, r24
    1832:	30 e0       	ldi	r19, 0x00	; 0
    1834:	8b 81       	ldd	r24, Y+3	; 0x03
    1836:	88 2f       	mov	r24, r24
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	a9 01       	movw	r20, r18
    183c:	02 c0       	rjmp	.+4      	; 0x1842 <DIO_enuGetPinValue+0xc2>
    183e:	55 95       	asr	r21
    1840:	47 95       	ror	r20
    1842:	8a 95       	dec	r24
    1844:	e2 f7       	brpl	.-8      	; 0x183e <DIO_enuGetPinValue+0xbe>
    1846:	ca 01       	movw	r24, r20
    1848:	81 70       	andi	r24, 0x01	; 1
    184a:	ec 81       	ldd	r30, Y+4	; 0x04
    184c:	fd 81       	ldd	r31, Y+5	; 0x05
    184e:	80 83       	st	Z, r24
    1850:	27 c0       	rjmp	.+78     	; 0x18a0 <DIO_enuGetPinValue+0x120>
			break;

			case DIO_u8PortC:
				*Copy_pu8Value = GET_BIT(PINC, Copy_u8PinID);
    1852:	e3 e3       	ldi	r30, 0x33	; 51
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	80 81       	ld	r24, Z
    1858:	28 2f       	mov	r18, r24
    185a:	30 e0       	ldi	r19, 0x00	; 0
    185c:	8b 81       	ldd	r24, Y+3	; 0x03
    185e:	88 2f       	mov	r24, r24
    1860:	90 e0       	ldi	r25, 0x00	; 0
    1862:	a9 01       	movw	r20, r18
    1864:	02 c0       	rjmp	.+4      	; 0x186a <DIO_enuGetPinValue+0xea>
    1866:	55 95       	asr	r21
    1868:	47 95       	ror	r20
    186a:	8a 95       	dec	r24
    186c:	e2 f7       	brpl	.-8      	; 0x1866 <DIO_enuGetPinValue+0xe6>
    186e:	ca 01       	movw	r24, r20
    1870:	81 70       	andi	r24, 0x01	; 1
    1872:	ec 81       	ldd	r30, Y+4	; 0x04
    1874:	fd 81       	ldd	r31, Y+5	; 0x05
    1876:	80 83       	st	Z, r24
    1878:	13 c0       	rjmp	.+38     	; 0x18a0 <DIO_enuGetPinValue+0x120>
			break;
			
			case DIO_u8PortD:
				*Copy_pu8Value = GET_BIT(PIND, Copy_u8PinID);
    187a:	e0 e3       	ldi	r30, 0x30	; 48
    187c:	f0 e0       	ldi	r31, 0x00	; 0
    187e:	80 81       	ld	r24, Z
    1880:	28 2f       	mov	r18, r24
    1882:	30 e0       	ldi	r19, 0x00	; 0
    1884:	8b 81       	ldd	r24, Y+3	; 0x03
    1886:	88 2f       	mov	r24, r24
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	a9 01       	movw	r20, r18
    188c:	02 c0       	rjmp	.+4      	; 0x1892 <DIO_enuGetPinValue+0x112>
    188e:	55 95       	asr	r21
    1890:	47 95       	ror	r20
    1892:	8a 95       	dec	r24
    1894:	e2 f7       	brpl	.-8      	; 0x188e <DIO_enuGetPinValue+0x10e>
    1896:	ca 01       	movw	r24, r20
    1898:	81 70       	andi	r24, 0x01	; 1
    189a:	ec 81       	ldd	r30, Y+4	; 0x04
    189c:	fd 81       	ldd	r31, Y+5	; 0x05
    189e:	80 83       	st	Z, r24
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    18a0:	81 e0       	ldi	r24, 0x01	; 1
    18a2:	89 83       	std	Y+1, r24	; 0x01

	}else{
		return Local_enu_ErrorState;
	}

	return Local_enu_ErrorState;
    18a4:	59 81       	ldd	r21, Y+1	; 0x01
    18a6:	58 87       	std	Y+8, r21	; 0x08
    18a8:	02 c0       	rjmp	.+4      	; 0x18ae <DIO_enuGetPinValue+0x12e>
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;


	}else{
		return Local_enu_ErrorState;
    18aa:	89 81       	ldd	r24, Y+1	; 0x01
    18ac:	88 87       	std	Y+8, r24	; 0x08
    18ae:	88 85       	ldd	r24, Y+8	; 0x08
	}

	return Local_enu_ErrorState;
   }
    18b0:	28 96       	adiw	r28, 0x08	; 8
    18b2:	0f b6       	in	r0, 0x3f	; 63
    18b4:	f8 94       	cli
    18b6:	de bf       	out	0x3e, r29	; 62
    18b8:	0f be       	out	0x3f, r0	; 63
    18ba:	cd bf       	out	0x3d, r28	; 61
    18bc:	cf 91       	pop	r28
    18be:	df 91       	pop	r29
    18c0:	08 95       	ret

000018c2 <DIO_enuTogglePinValue>:




// 4. if it (1) change it to (0) and vice versa
ErrorStatus_t DIO_enuTogglePinValue(uint8_t Copy_u8PortID, uint8_t Copy_u8PinID){
    18c2:	df 93       	push	r29
    18c4:	cf 93       	push	r28
    18c6:	00 d0       	rcall	.+0      	; 0x18c8 <DIO_enuTogglePinValue+0x6>
    18c8:	00 d0       	rcall	.+0      	; 0x18ca <DIO_enuTogglePinValue+0x8>
    18ca:	00 d0       	rcall	.+0      	; 0x18cc <DIO_enuTogglePinValue+0xa>
    18cc:	cd b7       	in	r28, 0x3d	; 61
    18ce:	de b7       	in	r29, 0x3e	; 62
    18d0:	8a 83       	std	Y+2, r24	; 0x02
    18d2:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    18d4:	19 82       	std	Y+1, r1	; 0x01


	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8PinID <= DIO_u8PIN7){
    18d6:	8a 81       	ldd	r24, Y+2	; 0x02
    18d8:	84 30       	cpi	r24, 0x04	; 4
    18da:	08 f0       	brcs	.+2      	; 0x18de <DIO_enuTogglePinValue+0x1c>
    18dc:	77 c0       	rjmp	.+238    	; 0x19cc <DIO_enuTogglePinValue+0x10a>
    18de:	8b 81       	ldd	r24, Y+3	; 0x03
    18e0:	88 30       	cpi	r24, 0x08	; 8
    18e2:	08 f0       	brcs	.+2      	; 0x18e6 <DIO_enuTogglePinValue+0x24>
    18e4:	73 c0       	rjmp	.+230    	; 0x19cc <DIO_enuTogglePinValue+0x10a>

		switch(Copy_u8PortID){
    18e6:	8a 81       	ldd	r24, Y+2	; 0x02
    18e8:	28 2f       	mov	r18, r24
    18ea:	30 e0       	ldi	r19, 0x00	; 0
    18ec:	3e 83       	std	Y+6, r19	; 0x06
    18ee:	2d 83       	std	Y+5, r18	; 0x05
    18f0:	8d 81       	ldd	r24, Y+5	; 0x05
    18f2:	9e 81       	ldd	r25, Y+6	; 0x06
    18f4:	81 30       	cpi	r24, 0x01	; 1
    18f6:	91 05       	cpc	r25, r1
    18f8:	49 f1       	breq	.+82     	; 0x194c <DIO_enuTogglePinValue+0x8a>
    18fa:	2d 81       	ldd	r18, Y+5	; 0x05
    18fc:	3e 81       	ldd	r19, Y+6	; 0x06
    18fe:	22 30       	cpi	r18, 0x02	; 2
    1900:	31 05       	cpc	r19, r1
    1902:	2c f4       	brge	.+10     	; 0x190e <DIO_enuTogglePinValue+0x4c>
    1904:	8d 81       	ldd	r24, Y+5	; 0x05
    1906:	9e 81       	ldd	r25, Y+6	; 0x06
    1908:	00 97       	sbiw	r24, 0x00	; 0
    190a:	61 f0       	breq	.+24     	; 0x1924 <DIO_enuTogglePinValue+0x62>
    190c:	5a c0       	rjmp	.+180    	; 0x19c2 <DIO_enuTogglePinValue+0x100>
    190e:	2d 81       	ldd	r18, Y+5	; 0x05
    1910:	3e 81       	ldd	r19, Y+6	; 0x06
    1912:	22 30       	cpi	r18, 0x02	; 2
    1914:	31 05       	cpc	r19, r1
    1916:	71 f1       	breq	.+92     	; 0x1974 <DIO_enuTogglePinValue+0xb2>
    1918:	8d 81       	ldd	r24, Y+5	; 0x05
    191a:	9e 81       	ldd	r25, Y+6	; 0x06
    191c:	83 30       	cpi	r24, 0x03	; 3
    191e:	91 05       	cpc	r25, r1
    1920:	e9 f1       	breq	.+122    	; 0x199c <DIO_enuTogglePinValue+0xda>
    1922:	4f c0       	rjmp	.+158    	; 0x19c2 <DIO_enuTogglePinValue+0x100>
			case DIO_u8PortA:
				TOG_BIT(PORTA, Copy_u8PinID);
    1924:	ab e3       	ldi	r26, 0x3B	; 59
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	eb e3       	ldi	r30, 0x3B	; 59
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	48 2f       	mov	r20, r24
    1930:	8b 81       	ldd	r24, Y+3	; 0x03
    1932:	28 2f       	mov	r18, r24
    1934:	30 e0       	ldi	r19, 0x00	; 0
    1936:	81 e0       	ldi	r24, 0x01	; 1
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	02 2e       	mov	r0, r18
    193c:	02 c0       	rjmp	.+4      	; 0x1942 <DIO_enuTogglePinValue+0x80>
    193e:	88 0f       	add	r24, r24
    1940:	99 1f       	adc	r25, r25
    1942:	0a 94       	dec	r0
    1944:	e2 f7       	brpl	.-8      	; 0x193e <DIO_enuTogglePinValue+0x7c>
    1946:	84 27       	eor	r24, r20
    1948:	8c 93       	st	X, r24
    194a:	3b c0       	rjmp	.+118    	; 0x19c2 <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortB:
				TOG_BIT(PORTB, Copy_u8PinID);
    194c:	a8 e3       	ldi	r26, 0x38	; 56
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	e8 e3       	ldi	r30, 0x38	; 56
    1952:	f0 e0       	ldi	r31, 0x00	; 0
    1954:	80 81       	ld	r24, Z
    1956:	48 2f       	mov	r20, r24
    1958:	8b 81       	ldd	r24, Y+3	; 0x03
    195a:	28 2f       	mov	r18, r24
    195c:	30 e0       	ldi	r19, 0x00	; 0
    195e:	81 e0       	ldi	r24, 0x01	; 1
    1960:	90 e0       	ldi	r25, 0x00	; 0
    1962:	02 2e       	mov	r0, r18
    1964:	02 c0       	rjmp	.+4      	; 0x196a <DIO_enuTogglePinValue+0xa8>
    1966:	88 0f       	add	r24, r24
    1968:	99 1f       	adc	r25, r25
    196a:	0a 94       	dec	r0
    196c:	e2 f7       	brpl	.-8      	; 0x1966 <DIO_enuTogglePinValue+0xa4>
    196e:	84 27       	eor	r24, r20
    1970:	8c 93       	st	X, r24
    1972:	27 c0       	rjmp	.+78     	; 0x19c2 <DIO_enuTogglePinValue+0x100>
			break;

			case DIO_u8PortC:
				TOG_BIT(PORTC, Copy_u8PinID);
    1974:	a5 e3       	ldi	r26, 0x35	; 53
    1976:	b0 e0       	ldi	r27, 0x00	; 0
    1978:	e5 e3       	ldi	r30, 0x35	; 53
    197a:	f0 e0       	ldi	r31, 0x00	; 0
    197c:	80 81       	ld	r24, Z
    197e:	48 2f       	mov	r20, r24
    1980:	8b 81       	ldd	r24, Y+3	; 0x03
    1982:	28 2f       	mov	r18, r24
    1984:	30 e0       	ldi	r19, 0x00	; 0
    1986:	81 e0       	ldi	r24, 0x01	; 1
    1988:	90 e0       	ldi	r25, 0x00	; 0
    198a:	02 2e       	mov	r0, r18
    198c:	02 c0       	rjmp	.+4      	; 0x1992 <DIO_enuTogglePinValue+0xd0>
    198e:	88 0f       	add	r24, r24
    1990:	99 1f       	adc	r25, r25
    1992:	0a 94       	dec	r0
    1994:	e2 f7       	brpl	.-8      	; 0x198e <DIO_enuTogglePinValue+0xcc>
    1996:	84 27       	eor	r24, r20
    1998:	8c 93       	st	X, r24
    199a:	13 c0       	rjmp	.+38     	; 0x19c2 <DIO_enuTogglePinValue+0x100>
			break;
			
			case DIO_u8PortD:
				TOG_BIT(PORTD, Copy_u8PinID);
    199c:	a2 e3       	ldi	r26, 0x32	; 50
    199e:	b0 e0       	ldi	r27, 0x00	; 0
    19a0:	e2 e3       	ldi	r30, 0x32	; 50
    19a2:	f0 e0       	ldi	r31, 0x00	; 0
    19a4:	80 81       	ld	r24, Z
    19a6:	48 2f       	mov	r20, r24
    19a8:	8b 81       	ldd	r24, Y+3	; 0x03
    19aa:	28 2f       	mov	r18, r24
    19ac:	30 e0       	ldi	r19, 0x00	; 0
    19ae:	81 e0       	ldi	r24, 0x01	; 1
    19b0:	90 e0       	ldi	r25, 0x00	; 0
    19b2:	02 2e       	mov	r0, r18
    19b4:	02 c0       	rjmp	.+4      	; 0x19ba <DIO_enuTogglePinValue+0xf8>
    19b6:	88 0f       	add	r24, r24
    19b8:	99 1f       	adc	r25, r25
    19ba:	0a 94       	dec	r0
    19bc:	e2 f7       	brpl	.-8      	; 0x19b6 <DIO_enuTogglePinValue+0xf4>
    19be:	84 27       	eor	r24, r20
    19c0:	8c 93       	st	X, r24
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    19c2:	81 e0       	ldi	r24, 0x01	; 1
    19c4:	89 83       	std	Y+1, r24	; 0x01

		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    19c6:	99 81       	ldd	r25, Y+1	; 0x01
    19c8:	9c 83       	std	Y+4, r25	; 0x04
    19ca:	02 c0       	rjmp	.+4      	; 0x19d0 <DIO_enuTogglePinValue+0x10e>

		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{

		return Local_enu_ErrorState;
    19cc:	29 81       	ldd	r18, Y+1	; 0x01
    19ce:	2c 83       	std	Y+4, r18	; 0x04
    19d0:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    19d2:	26 96       	adiw	r28, 0x06	; 6
    19d4:	0f b6       	in	r0, 0x3f	; 63
    19d6:	f8 94       	cli
    19d8:	de bf       	out	0x3e, r29	; 62
    19da:	0f be       	out	0x3f, r0	; 63
    19dc:	cd bf       	out	0x3d, r28	; 61
    19de:	cf 91       	pop	r28
    19e0:	df 91       	pop	r29
    19e2:	08 95       	ret

000019e4 <DIO_enuSetPortDirection>:
///****************************************************************************************/


///********************************** Control Entire Port **********************************/
// 1. set entire port as OUTPUT
ErrorStatus_t DIO_enuSetPortDirection(uint8_t Copy_u8PortID, uint8_t Copy_u8Direction){
    19e4:	df 93       	push	r29
    19e6:	cf 93       	push	r28
    19e8:	00 d0       	rcall	.+0      	; 0x19ea <DIO_enuSetPortDirection+0x6>
    19ea:	00 d0       	rcall	.+0      	; 0x19ec <DIO_enuSetPortDirection+0x8>
    19ec:	00 d0       	rcall	.+0      	; 0x19ee <DIO_enuSetPortDirection+0xa>
    19ee:	cd b7       	in	r28, 0x3d	; 61
    19f0:	de b7       	in	r29, 0x3e	; 62
    19f2:	8a 83       	std	Y+2, r24	; 0x02
    19f4:	6b 83       	std	Y+3, r22	; 0x03

	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    19f6:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Direction <= DIO_u8OUTPUT){
    19f8:	8a 81       	ldd	r24, Y+2	; 0x02
    19fa:	84 30       	cpi	r24, 0x04	; 4
    19fc:	08 f0       	brcs	.+2      	; 0x1a00 <DIO_enuSetPortDirection+0x1c>
    19fe:	57 c0       	rjmp	.+174    	; 0x1aae <DIO_enuSetPortDirection+0xca>
    1a00:	8b 81       	ldd	r24, Y+3	; 0x03
    1a02:	82 30       	cpi	r24, 0x02	; 2
    1a04:	08 f0       	brcs	.+2      	; 0x1a08 <DIO_enuSetPortDirection+0x24>
    1a06:	53 c0       	rjmp	.+166    	; 0x1aae <DIO_enuSetPortDirection+0xca>

		switch (Copy_u8PortID){
    1a08:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0a:	28 2f       	mov	r18, r24
    1a0c:	30 e0       	ldi	r19, 0x00	; 0
    1a0e:	3e 83       	std	Y+6, r19	; 0x06
    1a10:	2d 83       	std	Y+5, r18	; 0x05
    1a12:	8d 81       	ldd	r24, Y+5	; 0x05
    1a14:	9e 81       	ldd	r25, Y+6	; 0x06
    1a16:	81 30       	cpi	r24, 0x01	; 1
    1a18:	91 05       	cpc	r25, r1
    1a1a:	09 f1       	breq	.+66     	; 0x1a5e <DIO_enuSetPortDirection+0x7a>
    1a1c:	2d 81       	ldd	r18, Y+5	; 0x05
    1a1e:	3e 81       	ldd	r19, Y+6	; 0x06
    1a20:	22 30       	cpi	r18, 0x02	; 2
    1a22:	31 05       	cpc	r19, r1
    1a24:	2c f4       	brge	.+10     	; 0x1a30 <DIO_enuSetPortDirection+0x4c>
    1a26:	8d 81       	ldd	r24, Y+5	; 0x05
    1a28:	9e 81       	ldd	r25, Y+6	; 0x06
    1a2a:	00 97       	sbiw	r24, 0x00	; 0
    1a2c:	61 f0       	breq	.+24     	; 0x1a46 <DIO_enuSetPortDirection+0x62>
    1a2e:	3a c0       	rjmp	.+116    	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
    1a30:	2d 81       	ldd	r18, Y+5	; 0x05
    1a32:	3e 81       	ldd	r19, Y+6	; 0x06
    1a34:	22 30       	cpi	r18, 0x02	; 2
    1a36:	31 05       	cpc	r19, r1
    1a38:	f1 f0       	breq	.+60     	; 0x1a76 <DIO_enuSetPortDirection+0x92>
    1a3a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a3c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a3e:	83 30       	cpi	r24, 0x03	; 3
    1a40:	91 05       	cpc	r25, r1
    1a42:	29 f1       	breq	.+74     	; 0x1a8e <DIO_enuSetPortDirection+0xaa>
    1a44:	2f c0       	rjmp	.+94     	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>

			case DIO_u8PortA:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1a46:	8b 81       	ldd	r24, Y+3	; 0x03
    1a48:	81 30       	cpi	r24, 0x01	; 1
    1a4a:	29 f4       	brne	.+10     	; 0x1a56 <DIO_enuSetPortDirection+0x72>
					DDRA = 0xFF;
    1a4c:	ea e3       	ldi	r30, 0x3A	; 58
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	8f ef       	ldi	r24, 0xFF	; 255
    1a52:	80 83       	st	Z, r24
    1a54:	27 c0       	rjmp	.+78     	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRA = 0x00;
    1a56:	ea e3       	ldi	r30, 0x3A	; 58
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	10 82       	st	Z, r1
    1a5c:	23 c0       	rjmp	.+70     	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1a5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a60:	81 30       	cpi	r24, 0x01	; 1
    1a62:	29 f4       	brne	.+10     	; 0x1a6e <DIO_enuSetPortDirection+0x8a>
					DDRB = 0xFF;
    1a64:	e7 e3       	ldi	r30, 0x37	; 55
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	8f ef       	ldi	r24, 0xFF	; 255
    1a6a:	80 83       	st	Z, r24
    1a6c:	1b c0       	rjmp	.+54     	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRB = 0x00;
    1a6e:	e7 e3       	ldi	r30, 0x37	; 55
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	10 82       	st	Z, r1
    1a74:	17 c0       	rjmp	.+46     	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
				}				

			break;

			case DIO_u8PortC:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1a76:	8b 81       	ldd	r24, Y+3	; 0x03
    1a78:	81 30       	cpi	r24, 0x01	; 1
    1a7a:	29 f4       	brne	.+10     	; 0x1a86 <DIO_enuSetPortDirection+0xa2>
					DDRC = 0xFF;
    1a7c:	e4 e3       	ldi	r30, 0x34	; 52
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	8f ef       	ldi	r24, 0xFF	; 255
    1a82:	80 83       	st	Z, r24
    1a84:	0f c0       	rjmp	.+30     	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRC = 0x00;
    1a86:	e4 e3       	ldi	r30, 0x34	; 52
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	10 82       	st	Z, r1
    1a8c:	0b c0       	rjmp	.+22     	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
				}
			break;

			case DIO_u8PortD:
				if(Copy_u8Direction == DIO_u8OUTPUT){
    1a8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a90:	81 30       	cpi	r24, 0x01	; 1
    1a92:	29 f4       	brne	.+10     	; 0x1a9e <DIO_enuSetPortDirection+0xba>
					DDRD = 0xFF;
    1a94:	e1 e3       	ldi	r30, 0x31	; 49
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	8f ef       	ldi	r24, 0xFF	; 255
    1a9a:	80 83       	st	Z, r24
    1a9c:	03 c0       	rjmp	.+6      	; 0x1aa4 <DIO_enuSetPortDirection+0xc0>
				}else{

					// set them as Input
					DDRD = 0x00;
    1a9e:	e1 e3       	ldi	r30, 0x31	; 49
    1aa0:	f0 e0       	ldi	r31, 0x00	; 0
    1aa2:	10 82       	st	Z, r1
				}
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    1aa8:	99 81       	ldd	r25, Y+1	; 0x01
    1aaa:	9c 83       	std	Y+4, r25	; 0x04
    1aac:	02 c0       	rjmp	.+4      	; 0x1ab2 <DIO_enuSetPortDirection+0xce>
			break;	
		}
		Local_enu_ErrorState = ERROR_STATUS_OK;

	}else{
		return Local_enu_ErrorState;
    1aae:	29 81       	ldd	r18, Y+1	; 0x01
    1ab0:	2c 83       	std	Y+4, r18	; 0x04
    1ab2:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    1ab4:	26 96       	adiw	r28, 0x06	; 6
    1ab6:	0f b6       	in	r0, 0x3f	; 63
    1ab8:	f8 94       	cli
    1aba:	de bf       	out	0x3e, r29	; 62
    1abc:	0f be       	out	0x3f, r0	; 63
    1abe:	cd bf       	out	0x3d, r28	; 61
    1ac0:	cf 91       	pop	r28
    1ac2:	df 91       	pop	r29
    1ac4:	08 95       	ret

00001ac6 <DIO_enuSetPortValue>:

//! why ??? would you read entire port ?!
//ErrorStatus_t DIO_enuGetPortValue    (uint8_t Copy_u8PortID, uint8_t *Copy_pu8Value);


ErrorStatus_t DIO_enuSetPortValue(uint8_t Copy_u8PortID, uint8_t Copy_u8Value){
    1ac6:	df 93       	push	r29
    1ac8:	cf 93       	push	r28
    1aca:	00 d0       	rcall	.+0      	; 0x1acc <DIO_enuSetPortValue+0x6>
    1acc:	00 d0       	rcall	.+0      	; 0x1ace <DIO_enuSetPortValue+0x8>
    1ace:	00 d0       	rcall	.+0      	; 0x1ad0 <DIO_enuSetPortValue+0xa>
    1ad0:	cd b7       	in	r28, 0x3d	; 61
    1ad2:	de b7       	in	r29, 0x3e	; 62
    1ad4:	8a 83       	std	Y+2, r24	; 0x02
    1ad6:	6b 83       	std	Y+3, r22	; 0x03
	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    1ad8:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PortD && Copy_u8Value <= DIO_u8PULLUP){
    1ada:	8a 81       	ldd	r24, Y+2	; 0x02
    1adc:	84 30       	cpi	r24, 0x04	; 4
    1ade:	08 f0       	brcs	.+2      	; 0x1ae2 <DIO_enuSetPortValue+0x1c>
    1ae0:	57 c0       	rjmp	.+174    	; 0x1b90 <DIO_enuSetPortValue+0xca>
    1ae2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ae4:	82 30       	cpi	r24, 0x02	; 2
    1ae6:	08 f0       	brcs	.+2      	; 0x1aea <DIO_enuSetPortValue+0x24>
    1ae8:	53 c0       	rjmp	.+166    	; 0x1b90 <DIO_enuSetPortValue+0xca>
		
		switch (Copy_u8PortID){
    1aea:	8a 81       	ldd	r24, Y+2	; 0x02
    1aec:	28 2f       	mov	r18, r24
    1aee:	30 e0       	ldi	r19, 0x00	; 0
    1af0:	3e 83       	std	Y+6, r19	; 0x06
    1af2:	2d 83       	std	Y+5, r18	; 0x05
    1af4:	8d 81       	ldd	r24, Y+5	; 0x05
    1af6:	9e 81       	ldd	r25, Y+6	; 0x06
    1af8:	81 30       	cpi	r24, 0x01	; 1
    1afa:	91 05       	cpc	r25, r1
    1afc:	09 f1       	breq	.+66     	; 0x1b40 <DIO_enuSetPortValue+0x7a>
    1afe:	2d 81       	ldd	r18, Y+5	; 0x05
    1b00:	3e 81       	ldd	r19, Y+6	; 0x06
    1b02:	22 30       	cpi	r18, 0x02	; 2
    1b04:	31 05       	cpc	r19, r1
    1b06:	2c f4       	brge	.+10     	; 0x1b12 <DIO_enuSetPortValue+0x4c>
    1b08:	8d 81       	ldd	r24, Y+5	; 0x05
    1b0a:	9e 81       	ldd	r25, Y+6	; 0x06
    1b0c:	00 97       	sbiw	r24, 0x00	; 0
    1b0e:	61 f0       	breq	.+24     	; 0x1b28 <DIO_enuSetPortValue+0x62>
    1b10:	3a c0       	rjmp	.+116    	; 0x1b86 <DIO_enuSetPortValue+0xc0>
    1b12:	2d 81       	ldd	r18, Y+5	; 0x05
    1b14:	3e 81       	ldd	r19, Y+6	; 0x06
    1b16:	22 30       	cpi	r18, 0x02	; 2
    1b18:	31 05       	cpc	r19, r1
    1b1a:	f1 f0       	breq	.+60     	; 0x1b58 <DIO_enuSetPortValue+0x92>
    1b1c:	8d 81       	ldd	r24, Y+5	; 0x05
    1b1e:	9e 81       	ldd	r25, Y+6	; 0x06
    1b20:	83 30       	cpi	r24, 0x03	; 3
    1b22:	91 05       	cpc	r25, r1
    1b24:	29 f1       	breq	.+74     	; 0x1b70 <DIO_enuSetPortValue+0xaa>
    1b26:	2f c0       	rjmp	.+94     	; 0x1b86 <DIO_enuSetPortValue+0xc0>
			case DIO_u8PortA:
				if(Copy_u8Value){
    1b28:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2a:	88 23       	and	r24, r24
    1b2c:	29 f0       	breq	.+10     	; 0x1b38 <DIO_enuSetPortValue+0x72>
					PORTA = 0xFF;
    1b2e:	eb e3       	ldi	r30, 0x3B	; 59
    1b30:	f0 e0       	ldi	r31, 0x00	; 0
    1b32:	8f ef       	ldi	r24, 0xFF	; 255
    1b34:	80 83       	st	Z, r24
    1b36:	27 c0       	rjmp	.+78     	; 0x1b86 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTA = 0x00;
    1b38:	eb e3       	ldi	r30, 0x3B	; 59
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	10 82       	st	Z, r1
    1b3e:	23 c0       	rjmp	.+70     	; 0x1b86 <DIO_enuSetPortValue+0xc0>
				}
			break;

			case DIO_u8PortB:
				if(Copy_u8Value){
    1b40:	8b 81       	ldd	r24, Y+3	; 0x03
    1b42:	88 23       	and	r24, r24
    1b44:	29 f0       	breq	.+10     	; 0x1b50 <DIO_enuSetPortValue+0x8a>
					PORTB = 0xFF;
    1b46:	e8 e3       	ldi	r30, 0x38	; 56
    1b48:	f0 e0       	ldi	r31, 0x00	; 0
    1b4a:	8f ef       	ldi	r24, 0xFF	; 255
    1b4c:	80 83       	st	Z, r24
    1b4e:	1b c0       	rjmp	.+54     	; 0x1b86 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTB = 0x00;
    1b50:	e8 e3       	ldi	r30, 0x38	; 56
    1b52:	f0 e0       	ldi	r31, 0x00	; 0
    1b54:	10 82       	st	Z, r1
    1b56:	17 c0       	rjmp	.+46     	; 0x1b86 <DIO_enuSetPortValue+0xc0>
				}
			break;

			
			case DIO_u8PortC:
				if(Copy_u8Value){
    1b58:	8b 81       	ldd	r24, Y+3	; 0x03
    1b5a:	88 23       	and	r24, r24
    1b5c:	29 f0       	breq	.+10     	; 0x1b68 <DIO_enuSetPortValue+0xa2>
					PORTC = 0xFF;
    1b5e:	e5 e3       	ldi	r30, 0x35	; 53
    1b60:	f0 e0       	ldi	r31, 0x00	; 0
    1b62:	8f ef       	ldi	r24, 0xFF	; 255
    1b64:	80 83       	st	Z, r24
    1b66:	0f c0       	rjmp	.+30     	; 0x1b86 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTC = 0x00;
    1b68:	e5 e3       	ldi	r30, 0x35	; 53
    1b6a:	f0 e0       	ldi	r31, 0x00	; 0
    1b6c:	10 82       	st	Z, r1
    1b6e:	0b c0       	rjmp	.+22     	; 0x1b86 <DIO_enuSetPortValue+0xc0>
				}
			break;
	
			case DIO_u8PortD:
				if(Copy_u8Value){
    1b70:	8b 81       	ldd	r24, Y+3	; 0x03
    1b72:	88 23       	and	r24, r24
    1b74:	29 f0       	breq	.+10     	; 0x1b80 <DIO_enuSetPortValue+0xba>
					PORTD = 0xFF;
    1b76:	e2 e3       	ldi	r30, 0x32	; 50
    1b78:	f0 e0       	ldi	r31, 0x00	; 0
    1b7a:	8f ef       	ldi	r24, 0xFF	; 255
    1b7c:	80 83       	st	Z, r24
    1b7e:	03 c0       	rjmp	.+6      	; 0x1b86 <DIO_enuSetPortValue+0xc0>
				}else{
					PORTD = 0x00;
    1b80:	e2 e3       	ldi	r30, 0x32	; 50
    1b82:	f0 e0       	ldi	r31, 0x00	; 0
    1b84:	10 82       	st	Z, r1
				}
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
    1b86:	81 e0       	ldi	r24, 0x01	; 1
    1b88:	89 83       	std	Y+1, r24	; 0x01
	}else{
		return Local_enu_ErrorState;
	}


	return Local_enu_ErrorState;
    1b8a:	99 81       	ldd	r25, Y+1	; 0x01
    1b8c:	9c 83       	std	Y+4, r25	; 0x04
    1b8e:	02 c0       	rjmp	.+4      	; 0x1b94 <DIO_enuSetPortValue+0xce>
			break;
		}

		Local_enu_ErrorState = ERROR_STATUS_OK;
	}else{
		return Local_enu_ErrorState;
    1b90:	29 81       	ldd	r18, Y+1	; 0x01
    1b92:	2c 83       	std	Y+4, r18	; 0x04
    1b94:	8c 81       	ldd	r24, Y+4	; 0x04
	}


	return Local_enu_ErrorState;
}
    1b96:	26 96       	adiw	r28, 0x06	; 6
    1b98:	0f b6       	in	r0, 0x3f	; 63
    1b9a:	f8 94       	cli
    1b9c:	de bf       	out	0x3e, r29	; 62
    1b9e:	0f be       	out	0x3f, r0	; 63
    1ba0:	cd bf       	out	0x3d, r28	; 61
    1ba2:	cf 91       	pop	r28
    1ba4:	df 91       	pop	r29
    1ba6:	08 95       	ret

00001ba8 <keypad_enuInit>:
#include "keypad_HAL_config.h"
#include "keypad_HAL_interface.h"
///**********************************************************/


ErrorStatus_t keypad_enuInit(void){
    1ba8:	df 93       	push	r29
    1baa:	cf 93       	push	r28
    1bac:	0f 92       	push	r0
    1bae:	cd b7       	in	r28, 0x3d	; 61
    1bb0:	de b7       	in	r29, 0x3e	; 62

	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    1bb2:	19 82       	std	Y+1, r1	; 0x01

	/************************ !Columns Pins! ************************/
	 DIO_enuSetPinDirection(KEYPAD_COL1_PORT, KEYPAD_COL1_PIN, DIO_u8OUTPUT);
    1bb4:	83 e0       	ldi	r24, 0x03	; 3
    1bb6:	62 e0       	ldi	r22, 0x02	; 2
    1bb8:	41 e0       	ldi	r20, 0x01	; 1
    1bba:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_COL2_PORT, KEYPAD_COL2_PIN, DIO_u8OUTPUT);
    1bbe:	83 e0       	ldi	r24, 0x03	; 3
    1bc0:	63 e0       	ldi	r22, 0x03	; 3
    1bc2:	41 e0       	ldi	r20, 0x01	; 1
    1bc4:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_COL3_PORT, KEYPAD_COL3_PIN, DIO_u8OUTPUT);
    1bc8:	83 e0       	ldi	r24, 0x03	; 3
    1bca:	64 e0       	ldi	r22, 0x04	; 4
    1bcc:	41 e0       	ldi	r20, 0x01	; 1
    1bce:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_COL4_PORT, KEYPAD_COL4_PIN, DIO_u8OUTPUT);
    1bd2:	83 e0       	ldi	r24, 0x03	; 3
    1bd4:	65 e0       	ldi	r22, 0x05	; 5
    1bd6:	41 e0       	ldi	r20, 0x01	; 1
    1bd8:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	/****************************************************************/


	/************************* !Rows Pins! **************************/
	 DIO_enuSetPinDirection(KEYPAD_ROW1_PORT, KEYPAD_ROW1_PIN, DIO_u8INPUT);
    1bdc:	81 e0       	ldi	r24, 0x01	; 1
    1bde:	64 e0       	ldi	r22, 0x04	; 4
    1be0:	40 e0       	ldi	r20, 0x00	; 0
    1be2:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_ROW2_PORT, KEYPAD_ROW2_PIN, DIO_u8INPUT);
    1be6:	81 e0       	ldi	r24, 0x01	; 1
    1be8:	65 e0       	ldi	r22, 0x05	; 5
    1bea:	40 e0       	ldi	r20, 0x00	; 0
    1bec:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_ROW3_PORT, KEYPAD_ROW3_PIN, DIO_u8INPUT);
    1bf0:	81 e0       	ldi	r24, 0x01	; 1
    1bf2:	66 e0       	ldi	r22, 0x06	; 6
    1bf4:	40 e0       	ldi	r20, 0x00	; 0
    1bf6:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	 DIO_enuSetPinDirection(KEYPAD_ROW4_PORT, KEYPAD_ROW4_PIN, DIO_u8INPUT);
    1bfa:	81 e0       	ldi	r24, 0x01	; 1
    1bfc:	67 e0       	ldi	r22, 0x07	; 7
    1bfe:	40 e0       	ldi	r20, 0x00	; 0
    1c00:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>

	// To activate internal input-pull resistor we set corresponding
	// pin to high
	 DIO_enuSetPinValue(KEYPAD_ROW1_PORT, KEYPAD_ROW1_PIN, DIO_u8HIGH);
    1c04:	81 e0       	ldi	r24, 0x01	; 1
    1c06:	64 e0       	ldi	r22, 0x04	; 4
    1c08:	41 e0       	ldi	r20, 0x01	; 1
    1c0a:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_ROW2_PORT, KEYPAD_ROW2_PIN, DIO_u8HIGH);
    1c0e:	81 e0       	ldi	r24, 0x01	; 1
    1c10:	65 e0       	ldi	r22, 0x05	; 5
    1c12:	41 e0       	ldi	r20, 0x01	; 1
    1c14:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_ROW3_PORT, KEYPAD_ROW3_PIN, DIO_u8HIGH);
    1c18:	81 e0       	ldi	r24, 0x01	; 1
    1c1a:	66 e0       	ldi	r22, 0x06	; 6
    1c1c:	41 e0       	ldi	r20, 0x01	; 1
    1c1e:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
	 DIO_enuSetPinValue(KEYPAD_ROW4_PORT, KEYPAD_ROW4_PIN, DIO_u8HIGH);
    1c22:	81 e0       	ldi	r24, 0x01	; 1
    1c24:	67 e0       	ldi	r22, 0x07	; 7
    1c26:	41 e0       	ldi	r20, 0x01	; 1
    1c28:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>

	/****************************************************************/


	Local_enuErrrorState = ERROR_STATUS_OK;
    1c2c:	81 e0       	ldi	r24, 0x01	; 1
    1c2e:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrrorState;
    1c30:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c32:	0f 90       	pop	r0
    1c34:	cf 91       	pop	r28
    1c36:	df 91       	pop	r29
    1c38:	08 95       	ret

00001c3a <LCD_vidSetRowPattern>:

static void LCD_vidSetRowPattern(uint8_t Copy_u8Row){
    1c3a:	df 93       	push	r29
    1c3c:	cf 93       	push	r28
    1c3e:	cd b7       	in	r28, 0x3d	; 61
    1c40:	de b7       	in	r29, 0x3e	; 62
    1c42:	2a 97       	sbiw	r28, 0x0a	; 10
    1c44:	0f b6       	in	r0, 0x3f	; 63
    1c46:	f8 94       	cli
    1c48:	de bf       	out	0x3e, r29	; 62
    1c4a:	0f be       	out	0x3f, r0	; 63
    1c4c:	cd bf       	out	0x3d, r28	; 61
    1c4e:	8a 87       	std	Y+10, r24	; 0x0a

	uint8_t Local_u8RowIterator = 0;
    1c50:	19 82       	std	Y+1, r1	; 0x01

	// since we working with index of arrays
	Copy_u8Row -= 1;
    1c52:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c54:	81 50       	subi	r24, 0x01	; 1
    1c56:	8a 87       	std	Y+10, r24	; 0x0a

	uint8_t Local_u8RowsArrayPORT[KEYPAD_ROW_NUM] = {
			KEYPAD_ROW1_PORT, KEYPAD_ROW2_PORT,
			KEYPAD_ROW3_PORT, KEYPAD_ROW4_PORT};
    1c58:	81 e0       	ldi	r24, 0x01	; 1
    1c5a:	8a 83       	std	Y+2, r24	; 0x02
    1c5c:	81 e0       	ldi	r24, 0x01	; 1
    1c5e:	8b 83       	std	Y+3, r24	; 0x03
    1c60:	81 e0       	ldi	r24, 0x01	; 1
    1c62:	8c 83       	std	Y+4, r24	; 0x04
    1c64:	81 e0       	ldi	r24, 0x01	; 1
    1c66:	8d 83       	std	Y+5, r24	; 0x05

	uint8_t Local_u8RowsArrayPIN[KEYPAD_ROW_NUM] = {
			KEYPAD_ROW1_PIN, KEYPAD_ROW2_PIN,
			KEYPAD_ROW3_PIN, KEYPAD_ROW4_PIN
	};
    1c68:	84 e0       	ldi	r24, 0x04	; 4
    1c6a:	8e 83       	std	Y+6, r24	; 0x06
    1c6c:	85 e0       	ldi	r24, 0x05	; 5
    1c6e:	8f 83       	std	Y+7, r24	; 0x07
    1c70:	86 e0       	ldi	r24, 0x06	; 6
    1c72:	88 87       	std	Y+8, r24	; 0x08
    1c74:	87 e0       	ldi	r24, 0x07	; 7
    1c76:	89 87       	std	Y+9, r24	; 0x09

	for(Local_u8RowIterator = 0; Local_u8RowIterator< KEYPAD_ROW_NUM; Local_u8RowIterator++){
    1c78:	19 82       	std	Y+1, r1	; 0x01
    1c7a:	36 c0       	rjmp	.+108    	; 0x1ce8 <LCD_vidSetRowPattern+0xae>

		if(Local_u8RowIterator == Copy_u8Row){
    1c7c:	99 81       	ldd	r25, Y+1	; 0x01
    1c7e:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c80:	98 17       	cp	r25, r24
    1c82:	c1 f4       	brne	.+48     	; 0x1cb4 <LCD_vidSetRowPattern+0x7a>

			DIO_enuSetPinValue(
    1c84:	89 81       	ldd	r24, Y+1	; 0x01
    1c86:	28 2f       	mov	r18, r24
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	ce 01       	movw	r24, r28
    1c8c:	02 96       	adiw	r24, 0x02	; 2
    1c8e:	fc 01       	movw	r30, r24
    1c90:	e2 0f       	add	r30, r18
    1c92:	f3 1f       	adc	r31, r19
    1c94:	40 81       	ld	r20, Z
    1c96:	89 81       	ldd	r24, Y+1	; 0x01
    1c98:	28 2f       	mov	r18, r24
    1c9a:	30 e0       	ldi	r19, 0x00	; 0
    1c9c:	ce 01       	movw	r24, r28
    1c9e:	06 96       	adiw	r24, 0x06	; 6
    1ca0:	fc 01       	movw	r30, r24
    1ca2:	e2 0f       	add	r30, r18
    1ca4:	f3 1f       	adc	r31, r19
    1ca6:	90 81       	ld	r25, Z
    1ca8:	84 2f       	mov	r24, r20
    1caa:	69 2f       	mov	r22, r25
    1cac:	40 e0       	ldi	r20, 0x00	; 0
    1cae:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    1cb2:	17 c0       	rjmp	.+46     	; 0x1ce2 <LCD_vidSetRowPattern+0xa8>
					Local_u8RowsArrayPIN[Local_u8RowIterator],
					DIO_u8LOW);
		}

		else{
			DIO_enuSetPinValue(
    1cb4:	89 81       	ldd	r24, Y+1	; 0x01
    1cb6:	28 2f       	mov	r18, r24
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	ce 01       	movw	r24, r28
    1cbc:	02 96       	adiw	r24, 0x02	; 2
    1cbe:	fc 01       	movw	r30, r24
    1cc0:	e2 0f       	add	r30, r18
    1cc2:	f3 1f       	adc	r31, r19
    1cc4:	40 81       	ld	r20, Z
    1cc6:	89 81       	ldd	r24, Y+1	; 0x01
    1cc8:	28 2f       	mov	r18, r24
    1cca:	30 e0       	ldi	r19, 0x00	; 0
    1ccc:	ce 01       	movw	r24, r28
    1cce:	06 96       	adiw	r24, 0x06	; 6
    1cd0:	fc 01       	movw	r30, r24
    1cd2:	e2 0f       	add	r30, r18
    1cd4:	f3 1f       	adc	r31, r19
    1cd6:	90 81       	ld	r25, Z
    1cd8:	84 2f       	mov	r24, r20
    1cda:	69 2f       	mov	r22, r25
    1cdc:	41 e0       	ldi	r20, 0x01	; 1
    1cde:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
	uint8_t Local_u8RowsArrayPIN[KEYPAD_ROW_NUM] = {
			KEYPAD_ROW1_PIN, KEYPAD_ROW2_PIN,
			KEYPAD_ROW3_PIN, KEYPAD_ROW4_PIN
	};

	for(Local_u8RowIterator = 0; Local_u8RowIterator< KEYPAD_ROW_NUM; Local_u8RowIterator++){
    1ce2:	89 81       	ldd	r24, Y+1	; 0x01
    1ce4:	8f 5f       	subi	r24, 0xFF	; 255
    1ce6:	89 83       	std	Y+1, r24	; 0x01
    1ce8:	89 81       	ldd	r24, Y+1	; 0x01
    1cea:	84 30       	cpi	r24, 0x04	; 4
    1cec:	38 f2       	brcs	.-114    	; 0x1c7c <LCD_vidSetRowPattern+0x42>
					DIO_u8HIGH);
		}
	}


}
    1cee:	2a 96       	adiw	r28, 0x0a	; 10
    1cf0:	0f b6       	in	r0, 0x3f	; 63
    1cf2:	f8 94       	cli
    1cf4:	de bf       	out	0x3e, r29	; 62
    1cf6:	0f be       	out	0x3f, r0	; 63
    1cf8:	cd bf       	out	0x3d, r28	; 61
    1cfa:	cf 91       	pop	r28
    1cfc:	df 91       	pop	r29
    1cfe:	08 95       	ret

00001d00 <keypad_enuGetPressedKey>:

ErrorStatus_t keypad_enuGetPressedKey(uint8_t* Copy_pu8KeyValue){
    1d00:	df 93       	push	r29
    1d02:	cf 93       	push	r28
    1d04:	cd b7       	in	r28, 0x3d	; 61
    1d06:	de b7       	in	r29, 0x3e	; 62
    1d08:	2f 97       	sbiw	r28, 0x0f	; 15
    1d0a:	0f b6       	in	r0, 0x3f	; 63
    1d0c:	f8 94       	cli
    1d0e:	de bf       	out	0x3e, r29	; 62
    1d10:	0f be       	out	0x3f, r0	; 63
    1d12:	cd bf       	out	0x3d, r28	; 61
    1d14:	9e 87       	std	Y+14, r25	; 0x0e
    1d16:	8d 87       	std	Y+13, r24	; 0x0d
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    1d18:	1b 82       	std	Y+3, r1	; 0x03


	if(Copy_pu8KeyValue == NULL){
    1d1a:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d1c:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d1e:	00 97       	sbiw	r24, 0x00	; 0
    1d20:	19 f4       	brne	.+6      	; 0x1d28 <keypad_enuGetPressedKey+0x28>
		return Local_enuErrrorState;
    1d22:	8b 81       	ldd	r24, Y+3	; 0x03
    1d24:	8f 87       	std	Y+15, r24	; 0x0f
    1d26:	61 c0       	rjmp	.+194    	; 0x1dea <keypad_enuGetPressedKey+0xea>
	}

	else{
		uint8_t Local_u8RowIterator = 0;
    1d28:	1a 82       	std	Y+2, r1	; 0x02
		uint8_t Local_u8COLIterator = 0;
    1d2a:	19 82       	std	Y+1, r1	; 0x01
		uint8_t Local_u8KeyStatus = 1;
    1d2c:	81 e0       	ldi	r24, 0x01	; 1
    1d2e:	8c 83       	std	Y+4, r24	; 0x04

		uint8_t Local_u8Columns_ArrayPORT[KEYPAD_ROW_NUM] = {
				KEYPAD_COL1_PORT, KEYPAD_COL2_PORT,
				KEYPAD_COL3_PORT, KEYPAD_COL4_PORT};
    1d30:	83 e0       	ldi	r24, 0x03	; 3
    1d32:	8d 83       	std	Y+5, r24	; 0x05
    1d34:	83 e0       	ldi	r24, 0x03	; 3
    1d36:	8e 83       	std	Y+6, r24	; 0x06
    1d38:	83 e0       	ldi	r24, 0x03	; 3
    1d3a:	8f 83       	std	Y+7, r24	; 0x07
    1d3c:	83 e0       	ldi	r24, 0x03	; 3
    1d3e:	88 87       	std	Y+8, r24	; 0x08

		uint8_t Local_u8Columns_ArrayPIN[KEYPAD_ROW_NUM] = {
				KEYPAD_COL1_PIN, KEYPAD_COL2_PIN,
				KEYPAD_COL3_PIN, KEYPAD_COL4_PIN
		};
    1d40:	82 e0       	ldi	r24, 0x02	; 2
    1d42:	89 87       	std	Y+9, r24	; 0x09
    1d44:	83 e0       	ldi	r24, 0x03	; 3
    1d46:	8a 87       	std	Y+10, r24	; 0x0a
    1d48:	84 e0       	ldi	r24, 0x04	; 4
    1d4a:	8b 87       	std	Y+11, r24	; 0x0b
    1d4c:	85 e0       	ldi	r24, 0x05	; 5
    1d4e:	8c 87       	std	Y+12, r24	; 0x0c

		for(Local_u8RowIterator = 0; Local_u8RowIterator <  KEYPAD_ROW_NUM; Local_u8RowIterator++){
    1d50:	1a 82       	std	Y+2, r1	; 0x02
    1d52:	43 c0       	rjmp	.+134    	; 0x1dda <keypad_enuGetPressedKey+0xda>

			LCD_vidSetRowPattern(Local_u8RowIterator);
    1d54:	8a 81       	ldd	r24, Y+2	; 0x02
    1d56:	0e 94 1d 0e 	call	0x1c3a	; 0x1c3a <LCD_vidSetRowPattern>


			for(Local_u8COLIterator = 0; (Local_u8COLIterator <  KEYPAD_ROW_NUM)&&Local_u8KeyStatus; Local_u8COLIterator++){
    1d5a:	19 82       	std	Y+1, r1	; 0x01
    1d5c:	1d c0       	rjmp	.+58     	; 0x1d98 <keypad_enuGetPressedKey+0x98>

				DIO_enuGetPinValue(
    1d5e:	89 81       	ldd	r24, Y+1	; 0x01
    1d60:	28 2f       	mov	r18, r24
    1d62:	30 e0       	ldi	r19, 0x00	; 0
    1d64:	ce 01       	movw	r24, r28
    1d66:	05 96       	adiw	r24, 0x05	; 5
    1d68:	fc 01       	movw	r30, r24
    1d6a:	e2 0f       	add	r30, r18
    1d6c:	f3 1f       	adc	r31, r19
    1d6e:	40 81       	ld	r20, Z
    1d70:	89 81       	ldd	r24, Y+1	; 0x01
    1d72:	28 2f       	mov	r18, r24
    1d74:	30 e0       	ldi	r19, 0x00	; 0
    1d76:	ce 01       	movw	r24, r28
    1d78:	09 96       	adiw	r24, 0x09	; 9
    1d7a:	fc 01       	movw	r30, r24
    1d7c:	e2 0f       	add	r30, r18
    1d7e:	f3 1f       	adc	r31, r19
    1d80:	90 81       	ld	r25, Z
    1d82:	9e 01       	movw	r18, r28
    1d84:	2c 5f       	subi	r18, 0xFC	; 252
    1d86:	3f 4f       	sbci	r19, 0xFF	; 255
    1d88:	84 2f       	mov	r24, r20
    1d8a:	69 2f       	mov	r22, r25
    1d8c:	a9 01       	movw	r20, r18
    1d8e:	0e 94 c0 0b 	call	0x1780	; 0x1780 <DIO_enuGetPinValue>
		for(Local_u8RowIterator = 0; Local_u8RowIterator <  KEYPAD_ROW_NUM; Local_u8RowIterator++){

			LCD_vidSetRowPattern(Local_u8RowIterator);


			for(Local_u8COLIterator = 0; (Local_u8COLIterator <  KEYPAD_ROW_NUM)&&Local_u8KeyStatus; Local_u8COLIterator++){
    1d92:	89 81       	ldd	r24, Y+1	; 0x01
    1d94:	8f 5f       	subi	r24, 0xFF	; 255
    1d96:	89 83       	std	Y+1, r24	; 0x01
    1d98:	89 81       	ldd	r24, Y+1	; 0x01
    1d9a:	84 30       	cpi	r24, 0x04	; 4
    1d9c:	18 f4       	brcc	.+6      	; 0x1da4 <keypad_enuGetPressedKey+0xa4>
    1d9e:	8c 81       	ldd	r24, Y+4	; 0x04
    1da0:	88 23       	and	r24, r24
    1da2:	e9 f6       	brne	.-70     	; 0x1d5e <keypad_enuGetPressedKey+0x5e>
						Local_u8Columns_ArrayPIN[Local_u8COLIterator],
						&Local_u8KeyStatus);

			}

			if(Local_u8KeyStatus == 0){
    1da4:	8c 81       	ldd	r24, Y+4	; 0x04
    1da6:	88 23       	and	r24, r24
    1da8:	a9 f4       	brne	.+42     	; 0x1dd4 <keypad_enuGetPressedKey+0xd4>
				/**
				 * Negative one because in for loop last sequence we add one then checker fails
				 * */

				*Copy_pu8KeyValue= keypadOutput[(KEYPAD_ROW_NUM*Local_u8RowIterator) + Local_u8COLIterator-1];
    1daa:	8a 81       	ldd	r24, Y+2	; 0x02
    1dac:	88 2f       	mov	r24, r24
    1dae:	90 e0       	ldi	r25, 0x00	; 0
    1db0:	9c 01       	movw	r18, r24
    1db2:	22 0f       	add	r18, r18
    1db4:	33 1f       	adc	r19, r19
    1db6:	22 0f       	add	r18, r18
    1db8:	33 1f       	adc	r19, r19
    1dba:	89 81       	ldd	r24, Y+1	; 0x01
    1dbc:	88 2f       	mov	r24, r24
    1dbe:	90 e0       	ldi	r25, 0x00	; 0
    1dc0:	82 0f       	add	r24, r18
    1dc2:	93 1f       	adc	r25, r19
    1dc4:	01 97       	sbiw	r24, 0x01	; 1
    1dc6:	fc 01       	movw	r30, r24
    1dc8:	e8 59       	subi	r30, 0x98	; 152
    1dca:	ff 4f       	sbci	r31, 0xFF	; 255
    1dcc:	80 81       	ld	r24, Z
    1dce:	ed 85       	ldd	r30, Y+13	; 0x0d
    1dd0:	fe 85       	ldd	r31, Y+14	; 0x0e
    1dd2:	80 83       	st	Z, r24
		uint8_t Local_u8Columns_ArrayPIN[KEYPAD_ROW_NUM] = {
				KEYPAD_COL1_PIN, KEYPAD_COL2_PIN,
				KEYPAD_COL3_PIN, KEYPAD_COL4_PIN
		};

		for(Local_u8RowIterator = 0; Local_u8RowIterator <  KEYPAD_ROW_NUM; Local_u8RowIterator++){
    1dd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd6:	8f 5f       	subi	r24, 0xFF	; 255
    1dd8:	8a 83       	std	Y+2, r24	; 0x02
    1dda:	8a 81       	ldd	r24, Y+2	; 0x02
    1ddc:	84 30       	cpi	r24, 0x04	; 4
    1dde:	08 f4       	brcc	.+2      	; 0x1de2 <keypad_enuGetPressedKey+0xe2>
    1de0:	b9 cf       	rjmp	.-142    	; 0x1d54 <keypad_enuGetPressedKey+0x54>

				*Copy_pu8KeyValue= keypadOutput[(KEYPAD_ROW_NUM*Local_u8RowIterator) + Local_u8COLIterator-1];
			}

		}
		Local_enuErrrorState = ERROR_STATUS_OK;
    1de2:	81 e0       	ldi	r24, 0x01	; 1
    1de4:	8b 83       	std	Y+3, r24	; 0x03
	}


	return Local_enuErrrorState;
    1de6:	8b 81       	ldd	r24, Y+3	; 0x03
    1de8:	8f 87       	std	Y+15, r24	; 0x0f
    1dea:	8f 85       	ldd	r24, Y+15	; 0x0f
}
    1dec:	2f 96       	adiw	r28, 0x0f	; 15
    1dee:	0f b6       	in	r0, 0x3f	; 63
    1df0:	f8 94       	cli
    1df2:	de bf       	out	0x3e, r29	; 62
    1df4:	0f be       	out	0x3f, r0	; 63
    1df6:	cd bf       	out	0x3d, r28	; 61
    1df8:	cf 91       	pop	r28
    1dfa:	df 91       	pop	r29
    1dfc:	08 95       	ret

00001dfe <LCD_enuInit>:
static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data);

/**********************************************************/


ErrorStatus_t LCD_enuInit(void){
    1dfe:	0f 93       	push	r16
    1e00:	1f 93       	push	r17
    1e02:	df 93       	push	r29
    1e04:	cf 93       	push	r28
    1e06:	cd b7       	in	r28, 0x3d	; 61
    1e08:	de b7       	in	r29, 0x3e	; 62
    1e0a:	c7 54       	subi	r28, 0x47	; 71
    1e0c:	d0 40       	sbci	r29, 0x00	; 0
    1e0e:	0f b6       	in	r0, 0x3f	; 63
    1e10:	f8 94       	cli
    1e12:	de bf       	out	0x3e, r29	; 62
    1e14:	0f be       	out	0x3f, r0	; 63
    1e16:	cd bf       	out	0x3d, r28	; 61



	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    1e18:	fe 01       	movw	r30, r28
    1e1a:	e9 5b       	subi	r30, 0xB9	; 185
    1e1c:	ff 4f       	sbci	r31, 0xFF	; 255
    1e1e:	10 82       	st	Z, r1


	/******************* !Control Pins! *******************/
	DIO_enuSetPinDirection(RS_PORT, RS_PIN, DIO_u8OUTPUT);
    1e20:	81 e0       	ldi	r24, 0x01	; 1
    1e22:	61 e0       	ldi	r22, 0x01	; 1
    1e24:	41 e0       	ldi	r20, 0x01	; 1
    1e26:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, RW_PIN, DIO_u8OUTPUT);
    1e2a:	81 e0       	ldi	r24, 0x01	; 1
    1e2c:	62 e0       	ldi	r22, 0x02	; 2
    1e2e:	41 e0       	ldi	r20, 0x01	; 1
    1e30:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RS_PORT, EN_PIN, DIO_u8OUTPUT);
    1e34:	81 e0       	ldi	r24, 0x01	; 1
    1e36:	63 e0       	ldi	r22, 0x03	; 3
    1e38:	41 e0       	ldi	r20, 0x01	; 1
    1e3a:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>


	/******************** !Data Pins! ********************/
	// I choose these pins because they are common
	// among 4bit and 8bit lcd modes.
	DIO_enuSetPinDirection(DB7_PORT, DB7_PIN, DIO_u8OUTPUT);
    1e3e:	80 e0       	ldi	r24, 0x00	; 0
    1e40:	67 e0       	ldi	r22, 0x07	; 7
    1e42:	41 e0       	ldi	r20, 0x01	; 1
    1e44:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB6_PORT, DB6_PIN, DIO_u8OUTPUT);
    1e48:	80 e0       	ldi	r24, 0x00	; 0
    1e4a:	66 e0       	ldi	r22, 0x06	; 6
    1e4c:	41 e0       	ldi	r20, 0x01	; 1
    1e4e:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB5_PORT, DB5_PIN, DIO_u8OUTPUT);
    1e52:	80 e0       	ldi	r24, 0x00	; 0
    1e54:	65 e0       	ldi	r22, 0x05	; 5
    1e56:	41 e0       	ldi	r20, 0x01	; 1
    1e58:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(DB4_PORT, DB4_PIN, DIO_u8OUTPUT);
    1e5c:	80 e0       	ldi	r24, 0x00	; 0
    1e5e:	64 e0       	ldi	r22, 0x04	; 4
    1e60:	41 e0       	ldi	r20, 0x01	; 1
    1e62:	0e 94 c8 09 	call	0x1390	; 0x1390 <DIO_enuSetPinDirection>
    1e66:	fe 01       	movw	r30, r28
    1e68:	ed 5b       	subi	r30, 0xBD	; 189
    1e6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e6c:	80 e0       	ldi	r24, 0x00	; 0
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	ac e0       	ldi	r26, 0x0C	; 12
    1e72:	b2 e4       	ldi	r27, 0x42	; 66
    1e74:	80 83       	st	Z, r24
    1e76:	91 83       	std	Z+1, r25	; 0x01
    1e78:	a2 83       	std	Z+2, r26	; 0x02
    1e7a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e7c:	8e 01       	movw	r16, r28
    1e7e:	01 5c       	subi	r16, 0xC1	; 193
    1e80:	1f 4f       	sbci	r17, 0xFF	; 255
    1e82:	fe 01       	movw	r30, r28
    1e84:	ed 5b       	subi	r30, 0xBD	; 189
    1e86:	ff 4f       	sbci	r31, 0xFF	; 255
    1e88:	60 81       	ld	r22, Z
    1e8a:	71 81       	ldd	r23, Z+1	; 0x01
    1e8c:	82 81       	ldd	r24, Z+2	; 0x02
    1e8e:	93 81       	ldd	r25, Z+3	; 0x03
    1e90:	20 e0       	ldi	r18, 0x00	; 0
    1e92:	30 e0       	ldi	r19, 0x00	; 0
    1e94:	4a e7       	ldi	r20, 0x7A	; 122
    1e96:	55 e4       	ldi	r21, 0x45	; 69
    1e98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e9c:	dc 01       	movw	r26, r24
    1e9e:	cb 01       	movw	r24, r22
    1ea0:	f8 01       	movw	r30, r16
    1ea2:	80 83       	st	Z, r24
    1ea4:	91 83       	std	Z+1, r25	; 0x01
    1ea6:	a2 83       	std	Z+2, r26	; 0x02
    1ea8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1eaa:	fe 01       	movw	r30, r28
    1eac:	ff 96       	adiw	r30, 0x3f	; 63
    1eae:	60 81       	ld	r22, Z
    1eb0:	71 81       	ldd	r23, Z+1	; 0x01
    1eb2:	82 81       	ldd	r24, Z+2	; 0x02
    1eb4:	93 81       	ldd	r25, Z+3	; 0x03
    1eb6:	20 e0       	ldi	r18, 0x00	; 0
    1eb8:	30 e0       	ldi	r19, 0x00	; 0
    1eba:	40 e8       	ldi	r20, 0x80	; 128
    1ebc:	5f e3       	ldi	r21, 0x3F	; 63
    1ebe:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ec2:	88 23       	and	r24, r24
    1ec4:	2c f4       	brge	.+10     	; 0x1ed0 <LCD_enuInit+0xd2>
		__ticks = 1;
    1ec6:	81 e0       	ldi	r24, 0x01	; 1
    1ec8:	90 e0       	ldi	r25, 0x00	; 0
    1eca:	9e af       	std	Y+62, r25	; 0x3e
    1ecc:	8d af       	std	Y+61, r24	; 0x3d
    1ece:	46 c0       	rjmp	.+140    	; 0x1f5c <LCD_enuInit+0x15e>
	else if (__tmp > 65535)
    1ed0:	fe 01       	movw	r30, r28
    1ed2:	ff 96       	adiw	r30, 0x3f	; 63
    1ed4:	60 81       	ld	r22, Z
    1ed6:	71 81       	ldd	r23, Z+1	; 0x01
    1ed8:	82 81       	ldd	r24, Z+2	; 0x02
    1eda:	93 81       	ldd	r25, Z+3	; 0x03
    1edc:	20 e0       	ldi	r18, 0x00	; 0
    1ede:	3f ef       	ldi	r19, 0xFF	; 255
    1ee0:	4f e7       	ldi	r20, 0x7F	; 127
    1ee2:	57 e4       	ldi	r21, 0x47	; 71
    1ee4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ee8:	18 16       	cp	r1, r24
    1eea:	64 f5       	brge	.+88     	; 0x1f44 <LCD_enuInit+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1eec:	fe 01       	movw	r30, r28
    1eee:	ed 5b       	subi	r30, 0xBD	; 189
    1ef0:	ff 4f       	sbci	r31, 0xFF	; 255
    1ef2:	60 81       	ld	r22, Z
    1ef4:	71 81       	ldd	r23, Z+1	; 0x01
    1ef6:	82 81       	ldd	r24, Z+2	; 0x02
    1ef8:	93 81       	ldd	r25, Z+3	; 0x03
    1efa:	20 e0       	ldi	r18, 0x00	; 0
    1efc:	30 e0       	ldi	r19, 0x00	; 0
    1efe:	40 e2       	ldi	r20, 0x20	; 32
    1f00:	51 e4       	ldi	r21, 0x41	; 65
    1f02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f06:	dc 01       	movw	r26, r24
    1f08:	cb 01       	movw	r24, r22
    1f0a:	bc 01       	movw	r22, r24
    1f0c:	cd 01       	movw	r24, r26
    1f0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f12:	dc 01       	movw	r26, r24
    1f14:	cb 01       	movw	r24, r22
    1f16:	9e af       	std	Y+62, r25	; 0x3e
    1f18:	8d af       	std	Y+61, r24	; 0x3d
    1f1a:	0f c0       	rjmp	.+30     	; 0x1f3a <LCD_enuInit+0x13c>
    1f1c:	80 e9       	ldi	r24, 0x90	; 144
    1f1e:	91 e0       	ldi	r25, 0x01	; 1
    1f20:	9c af       	std	Y+60, r25	; 0x3c
    1f22:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1f24:	8b ad       	ldd	r24, Y+59	; 0x3b
    1f26:	9c ad       	ldd	r25, Y+60	; 0x3c
    1f28:	01 97       	sbiw	r24, 0x01	; 1
    1f2a:	f1 f7       	brne	.-4      	; 0x1f28 <LCD_enuInit+0x12a>
    1f2c:	9c af       	std	Y+60, r25	; 0x3c
    1f2e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f30:	8d ad       	ldd	r24, Y+61	; 0x3d
    1f32:	9e ad       	ldd	r25, Y+62	; 0x3e
    1f34:	01 97       	sbiw	r24, 0x01	; 1
    1f36:	9e af       	std	Y+62, r25	; 0x3e
    1f38:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f3a:	8d ad       	ldd	r24, Y+61	; 0x3d
    1f3c:	9e ad       	ldd	r25, Y+62	; 0x3e
    1f3e:	00 97       	sbiw	r24, 0x00	; 0
    1f40:	69 f7       	brne	.-38     	; 0x1f1c <LCD_enuInit+0x11e>
    1f42:	16 c0       	rjmp	.+44     	; 0x1f70 <LCD_enuInit+0x172>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f44:	fe 01       	movw	r30, r28
    1f46:	ff 96       	adiw	r30, 0x3f	; 63
    1f48:	60 81       	ld	r22, Z
    1f4a:	71 81       	ldd	r23, Z+1	; 0x01
    1f4c:	82 81       	ldd	r24, Z+2	; 0x02
    1f4e:	93 81       	ldd	r25, Z+3	; 0x03
    1f50:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f54:	dc 01       	movw	r26, r24
    1f56:	cb 01       	movw	r24, r22
    1f58:	9e af       	std	Y+62, r25	; 0x3e
    1f5a:	8d af       	std	Y+61, r24	; 0x3d
    1f5c:	8d ad       	ldd	r24, Y+61	; 0x3d
    1f5e:	9e ad       	ldd	r25, Y+62	; 0x3e
    1f60:	9a af       	std	Y+58, r25	; 0x3a
    1f62:	89 af       	std	Y+57, r24	; 0x39
    1f64:	89 ad       	ldd	r24, Y+57	; 0x39
    1f66:	9a ad       	ldd	r25, Y+58	; 0x3a
    1f68:	01 97       	sbiw	r24, 0x01	; 1
    1f6a:	f1 f7       	brne	.-4      	; 0x1f68 <LCD_enuInit+0x16a>
    1f6c:	9a af       	std	Y+58, r25	; 0x3a
    1f6e:	89 af       	std	Y+57, r24	; 0x39
		 * 		(0 - 5x7dot matrix)
		 * 			means 5dot in width and 7dot in height
		 * */


		LCD_enuSendCommand(0b00000010);
    1f70:	82 e0       	ldi	r24, 0x02	; 2
    1f72:	0e 94 17 14 	call	0x282e	; 0x282e <LCD_enuSendCommand>
		SEND_ENABLE_PULSE();
    1f76:	81 e0       	ldi	r24, 0x01	; 1
    1f78:	63 e0       	ldi	r22, 0x03	; 3
    1f7a:	41 e0       	ldi	r20, 0x01	; 1
    1f7c:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    1f80:	80 e0       	ldi	r24, 0x00	; 0
    1f82:	90 e0       	ldi	r25, 0x00	; 0
    1f84:	a0 e8       	ldi	r26, 0x80	; 128
    1f86:	bf e3       	ldi	r27, 0x3F	; 63
    1f88:	8d ab       	std	Y+53, r24	; 0x35
    1f8a:	9e ab       	std	Y+54, r25	; 0x36
    1f8c:	af ab       	std	Y+55, r26	; 0x37
    1f8e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f90:	6d a9       	ldd	r22, Y+53	; 0x35
    1f92:	7e a9       	ldd	r23, Y+54	; 0x36
    1f94:	8f a9       	ldd	r24, Y+55	; 0x37
    1f96:	98 ad       	ldd	r25, Y+56	; 0x38
    1f98:	20 e0       	ldi	r18, 0x00	; 0
    1f9a:	30 e0       	ldi	r19, 0x00	; 0
    1f9c:	4a e7       	ldi	r20, 0x7A	; 122
    1f9e:	55 e4       	ldi	r21, 0x45	; 69
    1fa0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fa4:	dc 01       	movw	r26, r24
    1fa6:	cb 01       	movw	r24, r22
    1fa8:	89 ab       	std	Y+49, r24	; 0x31
    1faa:	9a ab       	std	Y+50, r25	; 0x32
    1fac:	ab ab       	std	Y+51, r26	; 0x33
    1fae:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1fb0:	69 a9       	ldd	r22, Y+49	; 0x31
    1fb2:	7a a9       	ldd	r23, Y+50	; 0x32
    1fb4:	8b a9       	ldd	r24, Y+51	; 0x33
    1fb6:	9c a9       	ldd	r25, Y+52	; 0x34
    1fb8:	20 e0       	ldi	r18, 0x00	; 0
    1fba:	30 e0       	ldi	r19, 0x00	; 0
    1fbc:	40 e8       	ldi	r20, 0x80	; 128
    1fbe:	5f e3       	ldi	r21, 0x3F	; 63
    1fc0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1fc4:	88 23       	and	r24, r24
    1fc6:	2c f4       	brge	.+10     	; 0x1fd2 <LCD_enuInit+0x1d4>
		__ticks = 1;
    1fc8:	81 e0       	ldi	r24, 0x01	; 1
    1fca:	90 e0       	ldi	r25, 0x00	; 0
    1fcc:	98 ab       	std	Y+48, r25	; 0x30
    1fce:	8f a7       	std	Y+47, r24	; 0x2f
    1fd0:	3f c0       	rjmp	.+126    	; 0x2050 <LCD_enuInit+0x252>
	else if (__tmp > 65535)
    1fd2:	69 a9       	ldd	r22, Y+49	; 0x31
    1fd4:	7a a9       	ldd	r23, Y+50	; 0x32
    1fd6:	8b a9       	ldd	r24, Y+51	; 0x33
    1fd8:	9c a9       	ldd	r25, Y+52	; 0x34
    1fda:	20 e0       	ldi	r18, 0x00	; 0
    1fdc:	3f ef       	ldi	r19, 0xFF	; 255
    1fde:	4f e7       	ldi	r20, 0x7F	; 127
    1fe0:	57 e4       	ldi	r21, 0x47	; 71
    1fe2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1fe6:	18 16       	cp	r1, r24
    1fe8:	4c f5       	brge	.+82     	; 0x203c <LCD_enuInit+0x23e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fea:	6d a9       	ldd	r22, Y+53	; 0x35
    1fec:	7e a9       	ldd	r23, Y+54	; 0x36
    1fee:	8f a9       	ldd	r24, Y+55	; 0x37
    1ff0:	98 ad       	ldd	r25, Y+56	; 0x38
    1ff2:	20 e0       	ldi	r18, 0x00	; 0
    1ff4:	30 e0       	ldi	r19, 0x00	; 0
    1ff6:	40 e2       	ldi	r20, 0x20	; 32
    1ff8:	51 e4       	ldi	r21, 0x41	; 65
    1ffa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ffe:	dc 01       	movw	r26, r24
    2000:	cb 01       	movw	r24, r22
    2002:	bc 01       	movw	r22, r24
    2004:	cd 01       	movw	r24, r26
    2006:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    200a:	dc 01       	movw	r26, r24
    200c:	cb 01       	movw	r24, r22
    200e:	98 ab       	std	Y+48, r25	; 0x30
    2010:	8f a7       	std	Y+47, r24	; 0x2f
    2012:	0f c0       	rjmp	.+30     	; 0x2032 <LCD_enuInit+0x234>
    2014:	80 e9       	ldi	r24, 0x90	; 144
    2016:	91 e0       	ldi	r25, 0x01	; 1
    2018:	9e a7       	std	Y+46, r25	; 0x2e
    201a:	8d a7       	std	Y+45, r24	; 0x2d
    201c:	8d a5       	ldd	r24, Y+45	; 0x2d
    201e:	9e a5       	ldd	r25, Y+46	; 0x2e
    2020:	01 97       	sbiw	r24, 0x01	; 1
    2022:	f1 f7       	brne	.-4      	; 0x2020 <LCD_enuInit+0x222>
    2024:	9e a7       	std	Y+46, r25	; 0x2e
    2026:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2028:	8f a5       	ldd	r24, Y+47	; 0x2f
    202a:	98 a9       	ldd	r25, Y+48	; 0x30
    202c:	01 97       	sbiw	r24, 0x01	; 1
    202e:	98 ab       	std	Y+48, r25	; 0x30
    2030:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2032:	8f a5       	ldd	r24, Y+47	; 0x2f
    2034:	98 a9       	ldd	r25, Y+48	; 0x30
    2036:	00 97       	sbiw	r24, 0x00	; 0
    2038:	69 f7       	brne	.-38     	; 0x2014 <LCD_enuInit+0x216>
    203a:	14 c0       	rjmp	.+40     	; 0x2064 <LCD_enuInit+0x266>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    203c:	69 a9       	ldd	r22, Y+49	; 0x31
    203e:	7a a9       	ldd	r23, Y+50	; 0x32
    2040:	8b a9       	ldd	r24, Y+51	; 0x33
    2042:	9c a9       	ldd	r25, Y+52	; 0x34
    2044:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2048:	dc 01       	movw	r26, r24
    204a:	cb 01       	movw	r24, r22
    204c:	98 ab       	std	Y+48, r25	; 0x30
    204e:	8f a7       	std	Y+47, r24	; 0x2f
    2050:	8f a5       	ldd	r24, Y+47	; 0x2f
    2052:	98 a9       	ldd	r25, Y+48	; 0x30
    2054:	9c a7       	std	Y+44, r25	; 0x2c
    2056:	8b a7       	std	Y+43, r24	; 0x2b
    2058:	8b a5       	ldd	r24, Y+43	; 0x2b
    205a:	9c a5       	ldd	r25, Y+44	; 0x2c
    205c:	01 97       	sbiw	r24, 0x01	; 1
    205e:	f1 f7       	brne	.-4      	; 0x205c <LCD_enuInit+0x25e>
    2060:	9c a7       	std	Y+44, r25	; 0x2c
    2062:	8b a7       	std	Y+43, r24	; 0x2b
    2064:	81 e0       	ldi	r24, 0x01	; 1
    2066:	63 e0       	ldi	r22, 0x03	; 3
    2068:	40 e0       	ldi	r20, 0x00	; 0
    206a:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    206e:	80 e0       	ldi	r24, 0x00	; 0
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	a0 e8       	ldi	r26, 0x80	; 128
    2074:	bf e3       	ldi	r27, 0x3F	; 63
    2076:	8f a3       	std	Y+39, r24	; 0x27
    2078:	98 a7       	std	Y+40, r25	; 0x28
    207a:	a9 a7       	std	Y+41, r26	; 0x29
    207c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    207e:	6f a1       	ldd	r22, Y+39	; 0x27
    2080:	78 a5       	ldd	r23, Y+40	; 0x28
    2082:	89 a5       	ldd	r24, Y+41	; 0x29
    2084:	9a a5       	ldd	r25, Y+42	; 0x2a
    2086:	20 e0       	ldi	r18, 0x00	; 0
    2088:	30 e0       	ldi	r19, 0x00	; 0
    208a:	4a e7       	ldi	r20, 0x7A	; 122
    208c:	55 e4       	ldi	r21, 0x45	; 69
    208e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2092:	dc 01       	movw	r26, r24
    2094:	cb 01       	movw	r24, r22
    2096:	8b a3       	std	Y+35, r24	; 0x23
    2098:	9c a3       	std	Y+36, r25	; 0x24
    209a:	ad a3       	std	Y+37, r26	; 0x25
    209c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    209e:	6b a1       	ldd	r22, Y+35	; 0x23
    20a0:	7c a1       	ldd	r23, Y+36	; 0x24
    20a2:	8d a1       	ldd	r24, Y+37	; 0x25
    20a4:	9e a1       	ldd	r25, Y+38	; 0x26
    20a6:	20 e0       	ldi	r18, 0x00	; 0
    20a8:	30 e0       	ldi	r19, 0x00	; 0
    20aa:	40 e8       	ldi	r20, 0x80	; 128
    20ac:	5f e3       	ldi	r21, 0x3F	; 63
    20ae:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    20b2:	88 23       	and	r24, r24
    20b4:	2c f4       	brge	.+10     	; 0x20c0 <LCD_enuInit+0x2c2>
		__ticks = 1;
    20b6:	81 e0       	ldi	r24, 0x01	; 1
    20b8:	90 e0       	ldi	r25, 0x00	; 0
    20ba:	9a a3       	std	Y+34, r25	; 0x22
    20bc:	89 a3       	std	Y+33, r24	; 0x21
    20be:	3f c0       	rjmp	.+126    	; 0x213e <LCD_enuInit+0x340>
	else if (__tmp > 65535)
    20c0:	6b a1       	ldd	r22, Y+35	; 0x23
    20c2:	7c a1       	ldd	r23, Y+36	; 0x24
    20c4:	8d a1       	ldd	r24, Y+37	; 0x25
    20c6:	9e a1       	ldd	r25, Y+38	; 0x26
    20c8:	20 e0       	ldi	r18, 0x00	; 0
    20ca:	3f ef       	ldi	r19, 0xFF	; 255
    20cc:	4f e7       	ldi	r20, 0x7F	; 127
    20ce:	57 e4       	ldi	r21, 0x47	; 71
    20d0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20d4:	18 16       	cp	r1, r24
    20d6:	4c f5       	brge	.+82     	; 0x212a <LCD_enuInit+0x32c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20d8:	6f a1       	ldd	r22, Y+39	; 0x27
    20da:	78 a5       	ldd	r23, Y+40	; 0x28
    20dc:	89 a5       	ldd	r24, Y+41	; 0x29
    20de:	9a a5       	ldd	r25, Y+42	; 0x2a
    20e0:	20 e0       	ldi	r18, 0x00	; 0
    20e2:	30 e0       	ldi	r19, 0x00	; 0
    20e4:	40 e2       	ldi	r20, 0x20	; 32
    20e6:	51 e4       	ldi	r21, 0x41	; 65
    20e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20ec:	dc 01       	movw	r26, r24
    20ee:	cb 01       	movw	r24, r22
    20f0:	bc 01       	movw	r22, r24
    20f2:	cd 01       	movw	r24, r26
    20f4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20f8:	dc 01       	movw	r26, r24
    20fa:	cb 01       	movw	r24, r22
    20fc:	9a a3       	std	Y+34, r25	; 0x22
    20fe:	89 a3       	std	Y+33, r24	; 0x21
    2100:	0f c0       	rjmp	.+30     	; 0x2120 <LCD_enuInit+0x322>
    2102:	80 e9       	ldi	r24, 0x90	; 144
    2104:	91 e0       	ldi	r25, 0x01	; 1
    2106:	98 a3       	std	Y+32, r25	; 0x20
    2108:	8f 8f       	std	Y+31, r24	; 0x1f
    210a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    210c:	98 a1       	ldd	r25, Y+32	; 0x20
    210e:	01 97       	sbiw	r24, 0x01	; 1
    2110:	f1 f7       	brne	.-4      	; 0x210e <LCD_enuInit+0x310>
    2112:	98 a3       	std	Y+32, r25	; 0x20
    2114:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2116:	89 a1       	ldd	r24, Y+33	; 0x21
    2118:	9a a1       	ldd	r25, Y+34	; 0x22
    211a:	01 97       	sbiw	r24, 0x01	; 1
    211c:	9a a3       	std	Y+34, r25	; 0x22
    211e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2120:	89 a1       	ldd	r24, Y+33	; 0x21
    2122:	9a a1       	ldd	r25, Y+34	; 0x22
    2124:	00 97       	sbiw	r24, 0x00	; 0
    2126:	69 f7       	brne	.-38     	; 0x2102 <LCD_enuInit+0x304>
    2128:	14 c0       	rjmp	.+40     	; 0x2152 <LCD_enuInit+0x354>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    212a:	6b a1       	ldd	r22, Y+35	; 0x23
    212c:	7c a1       	ldd	r23, Y+36	; 0x24
    212e:	8d a1       	ldd	r24, Y+37	; 0x25
    2130:	9e a1       	ldd	r25, Y+38	; 0x26
    2132:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2136:	dc 01       	movw	r26, r24
    2138:	cb 01       	movw	r24, r22
    213a:	9a a3       	std	Y+34, r25	; 0x22
    213c:	89 a3       	std	Y+33, r24	; 0x21
    213e:	89 a1       	ldd	r24, Y+33	; 0x21
    2140:	9a a1       	ldd	r25, Y+34	; 0x22
    2142:	9e 8f       	std	Y+30, r25	; 0x1e
    2144:	8d 8f       	std	Y+29, r24	; 0x1d
    2146:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2148:	9e 8d       	ldd	r25, Y+30	; 0x1e
    214a:	01 97       	sbiw	r24, 0x01	; 1
    214c:	f1 f7       	brne	.-4      	; 0x214a <LCD_enuInit+0x34c>
    214e:	9e 8f       	std	Y+30, r25	; 0x1e
    2150:	8d 8f       	std	Y+29, r24	; 0x1d
		LCD_enuSendCommand(0x28);
    2152:	88 e2       	ldi	r24, 0x28	; 40
    2154:	0e 94 17 14 	call	0x282e	; 0x282e <LCD_enuSendCommand>
		SEND_ENABLE_PULSE();
    2158:	81 e0       	ldi	r24, 0x01	; 1
    215a:	63 e0       	ldi	r22, 0x03	; 3
    215c:	41 e0       	ldi	r20, 0x01	; 1
    215e:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    2162:	80 e0       	ldi	r24, 0x00	; 0
    2164:	90 e0       	ldi	r25, 0x00	; 0
    2166:	a0 e8       	ldi	r26, 0x80	; 128
    2168:	bf e3       	ldi	r27, 0x3F	; 63
    216a:	89 8f       	std	Y+25, r24	; 0x19
    216c:	9a 8f       	std	Y+26, r25	; 0x1a
    216e:	ab 8f       	std	Y+27, r26	; 0x1b
    2170:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2172:	69 8d       	ldd	r22, Y+25	; 0x19
    2174:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2176:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2178:	9c 8d       	ldd	r25, Y+28	; 0x1c
    217a:	20 e0       	ldi	r18, 0x00	; 0
    217c:	30 e0       	ldi	r19, 0x00	; 0
    217e:	4a e7       	ldi	r20, 0x7A	; 122
    2180:	55 e4       	ldi	r21, 0x45	; 69
    2182:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2186:	dc 01       	movw	r26, r24
    2188:	cb 01       	movw	r24, r22
    218a:	8d 8b       	std	Y+21, r24	; 0x15
    218c:	9e 8b       	std	Y+22, r25	; 0x16
    218e:	af 8b       	std	Y+23, r26	; 0x17
    2190:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2192:	6d 89       	ldd	r22, Y+21	; 0x15
    2194:	7e 89       	ldd	r23, Y+22	; 0x16
    2196:	8f 89       	ldd	r24, Y+23	; 0x17
    2198:	98 8d       	ldd	r25, Y+24	; 0x18
    219a:	20 e0       	ldi	r18, 0x00	; 0
    219c:	30 e0       	ldi	r19, 0x00	; 0
    219e:	40 e8       	ldi	r20, 0x80	; 128
    21a0:	5f e3       	ldi	r21, 0x3F	; 63
    21a2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21a6:	88 23       	and	r24, r24
    21a8:	2c f4       	brge	.+10     	; 0x21b4 <LCD_enuInit+0x3b6>
		__ticks = 1;
    21aa:	81 e0       	ldi	r24, 0x01	; 1
    21ac:	90 e0       	ldi	r25, 0x00	; 0
    21ae:	9c 8b       	std	Y+20, r25	; 0x14
    21b0:	8b 8b       	std	Y+19, r24	; 0x13
    21b2:	3f c0       	rjmp	.+126    	; 0x2232 <LCD_enuInit+0x434>
	else if (__tmp > 65535)
    21b4:	6d 89       	ldd	r22, Y+21	; 0x15
    21b6:	7e 89       	ldd	r23, Y+22	; 0x16
    21b8:	8f 89       	ldd	r24, Y+23	; 0x17
    21ba:	98 8d       	ldd	r25, Y+24	; 0x18
    21bc:	20 e0       	ldi	r18, 0x00	; 0
    21be:	3f ef       	ldi	r19, 0xFF	; 255
    21c0:	4f e7       	ldi	r20, 0x7F	; 127
    21c2:	57 e4       	ldi	r21, 0x47	; 71
    21c4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21c8:	18 16       	cp	r1, r24
    21ca:	4c f5       	brge	.+82     	; 0x221e <LCD_enuInit+0x420>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21cc:	69 8d       	ldd	r22, Y+25	; 0x19
    21ce:	7a 8d       	ldd	r23, Y+26	; 0x1a
    21d0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    21d2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    21d4:	20 e0       	ldi	r18, 0x00	; 0
    21d6:	30 e0       	ldi	r19, 0x00	; 0
    21d8:	40 e2       	ldi	r20, 0x20	; 32
    21da:	51 e4       	ldi	r21, 0x41	; 65
    21dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21e0:	dc 01       	movw	r26, r24
    21e2:	cb 01       	movw	r24, r22
    21e4:	bc 01       	movw	r22, r24
    21e6:	cd 01       	movw	r24, r26
    21e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21ec:	dc 01       	movw	r26, r24
    21ee:	cb 01       	movw	r24, r22
    21f0:	9c 8b       	std	Y+20, r25	; 0x14
    21f2:	8b 8b       	std	Y+19, r24	; 0x13
    21f4:	0f c0       	rjmp	.+30     	; 0x2214 <LCD_enuInit+0x416>
    21f6:	80 e9       	ldi	r24, 0x90	; 144
    21f8:	91 e0       	ldi	r25, 0x01	; 1
    21fa:	9a 8b       	std	Y+18, r25	; 0x12
    21fc:	89 8b       	std	Y+17, r24	; 0x11
    21fe:	89 89       	ldd	r24, Y+17	; 0x11
    2200:	9a 89       	ldd	r25, Y+18	; 0x12
    2202:	01 97       	sbiw	r24, 0x01	; 1
    2204:	f1 f7       	brne	.-4      	; 0x2202 <LCD_enuInit+0x404>
    2206:	9a 8b       	std	Y+18, r25	; 0x12
    2208:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    220a:	8b 89       	ldd	r24, Y+19	; 0x13
    220c:	9c 89       	ldd	r25, Y+20	; 0x14
    220e:	01 97       	sbiw	r24, 0x01	; 1
    2210:	9c 8b       	std	Y+20, r25	; 0x14
    2212:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2214:	8b 89       	ldd	r24, Y+19	; 0x13
    2216:	9c 89       	ldd	r25, Y+20	; 0x14
    2218:	00 97       	sbiw	r24, 0x00	; 0
    221a:	69 f7       	brne	.-38     	; 0x21f6 <LCD_enuInit+0x3f8>
    221c:	14 c0       	rjmp	.+40     	; 0x2246 <LCD_enuInit+0x448>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    221e:	6d 89       	ldd	r22, Y+21	; 0x15
    2220:	7e 89       	ldd	r23, Y+22	; 0x16
    2222:	8f 89       	ldd	r24, Y+23	; 0x17
    2224:	98 8d       	ldd	r25, Y+24	; 0x18
    2226:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    222a:	dc 01       	movw	r26, r24
    222c:	cb 01       	movw	r24, r22
    222e:	9c 8b       	std	Y+20, r25	; 0x14
    2230:	8b 8b       	std	Y+19, r24	; 0x13
    2232:	8b 89       	ldd	r24, Y+19	; 0x13
    2234:	9c 89       	ldd	r25, Y+20	; 0x14
    2236:	98 8b       	std	Y+16, r25	; 0x10
    2238:	8f 87       	std	Y+15, r24	; 0x0f
    223a:	8f 85       	ldd	r24, Y+15	; 0x0f
    223c:	98 89       	ldd	r25, Y+16	; 0x10
    223e:	01 97       	sbiw	r24, 0x01	; 1
    2240:	f1 f7       	brne	.-4      	; 0x223e <LCD_enuInit+0x440>
    2242:	98 8b       	std	Y+16, r25	; 0x10
    2244:	8f 87       	std	Y+15, r24	; 0x0f
    2246:	81 e0       	ldi	r24, 0x01	; 1
    2248:	63 e0       	ldi	r22, 0x03	; 3
    224a:	40 e0       	ldi	r20, 0x00	; 0
    224c:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    2250:	80 e0       	ldi	r24, 0x00	; 0
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	a0 e8       	ldi	r26, 0x80	; 128
    2256:	bf e3       	ldi	r27, 0x3F	; 63
    2258:	8b 87       	std	Y+11, r24	; 0x0b
    225a:	9c 87       	std	Y+12, r25	; 0x0c
    225c:	ad 87       	std	Y+13, r26	; 0x0d
    225e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2260:	6b 85       	ldd	r22, Y+11	; 0x0b
    2262:	7c 85       	ldd	r23, Y+12	; 0x0c
    2264:	8d 85       	ldd	r24, Y+13	; 0x0d
    2266:	9e 85       	ldd	r25, Y+14	; 0x0e
    2268:	20 e0       	ldi	r18, 0x00	; 0
    226a:	30 e0       	ldi	r19, 0x00	; 0
    226c:	4a e7       	ldi	r20, 0x7A	; 122
    226e:	55 e4       	ldi	r21, 0x45	; 69
    2270:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2274:	dc 01       	movw	r26, r24
    2276:	cb 01       	movw	r24, r22
    2278:	8f 83       	std	Y+7, r24	; 0x07
    227a:	98 87       	std	Y+8, r25	; 0x08
    227c:	a9 87       	std	Y+9, r26	; 0x09
    227e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2280:	6f 81       	ldd	r22, Y+7	; 0x07
    2282:	78 85       	ldd	r23, Y+8	; 0x08
    2284:	89 85       	ldd	r24, Y+9	; 0x09
    2286:	9a 85       	ldd	r25, Y+10	; 0x0a
    2288:	20 e0       	ldi	r18, 0x00	; 0
    228a:	30 e0       	ldi	r19, 0x00	; 0
    228c:	40 e8       	ldi	r20, 0x80	; 128
    228e:	5f e3       	ldi	r21, 0x3F	; 63
    2290:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2294:	88 23       	and	r24, r24
    2296:	2c f4       	brge	.+10     	; 0x22a2 <LCD_enuInit+0x4a4>
		__ticks = 1;
    2298:	81 e0       	ldi	r24, 0x01	; 1
    229a:	90 e0       	ldi	r25, 0x00	; 0
    229c:	9e 83       	std	Y+6, r25	; 0x06
    229e:	8d 83       	std	Y+5, r24	; 0x05
    22a0:	3f c0       	rjmp	.+126    	; 0x2320 <LCD_enuInit+0x522>
	else if (__tmp > 65535)
    22a2:	6f 81       	ldd	r22, Y+7	; 0x07
    22a4:	78 85       	ldd	r23, Y+8	; 0x08
    22a6:	89 85       	ldd	r24, Y+9	; 0x09
    22a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    22aa:	20 e0       	ldi	r18, 0x00	; 0
    22ac:	3f ef       	ldi	r19, 0xFF	; 255
    22ae:	4f e7       	ldi	r20, 0x7F	; 127
    22b0:	57 e4       	ldi	r21, 0x47	; 71
    22b2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    22b6:	18 16       	cp	r1, r24
    22b8:	4c f5       	brge	.+82     	; 0x230c <LCD_enuInit+0x50e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22ba:	6b 85       	ldd	r22, Y+11	; 0x0b
    22bc:	7c 85       	ldd	r23, Y+12	; 0x0c
    22be:	8d 85       	ldd	r24, Y+13	; 0x0d
    22c0:	9e 85       	ldd	r25, Y+14	; 0x0e
    22c2:	20 e0       	ldi	r18, 0x00	; 0
    22c4:	30 e0       	ldi	r19, 0x00	; 0
    22c6:	40 e2       	ldi	r20, 0x20	; 32
    22c8:	51 e4       	ldi	r21, 0x41	; 65
    22ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22ce:	dc 01       	movw	r26, r24
    22d0:	cb 01       	movw	r24, r22
    22d2:	bc 01       	movw	r22, r24
    22d4:	cd 01       	movw	r24, r26
    22d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22da:	dc 01       	movw	r26, r24
    22dc:	cb 01       	movw	r24, r22
    22de:	9e 83       	std	Y+6, r25	; 0x06
    22e0:	8d 83       	std	Y+5, r24	; 0x05
    22e2:	0f c0       	rjmp	.+30     	; 0x2302 <LCD_enuInit+0x504>
    22e4:	80 e9       	ldi	r24, 0x90	; 144
    22e6:	91 e0       	ldi	r25, 0x01	; 1
    22e8:	9c 83       	std	Y+4, r25	; 0x04
    22ea:	8b 83       	std	Y+3, r24	; 0x03
    22ec:	8b 81       	ldd	r24, Y+3	; 0x03
    22ee:	9c 81       	ldd	r25, Y+4	; 0x04
    22f0:	01 97       	sbiw	r24, 0x01	; 1
    22f2:	f1 f7       	brne	.-4      	; 0x22f0 <LCD_enuInit+0x4f2>
    22f4:	9c 83       	std	Y+4, r25	; 0x04
    22f6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22f8:	8d 81       	ldd	r24, Y+5	; 0x05
    22fa:	9e 81       	ldd	r25, Y+6	; 0x06
    22fc:	01 97       	sbiw	r24, 0x01	; 1
    22fe:	9e 83       	std	Y+6, r25	; 0x06
    2300:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2302:	8d 81       	ldd	r24, Y+5	; 0x05
    2304:	9e 81       	ldd	r25, Y+6	; 0x06
    2306:	00 97       	sbiw	r24, 0x00	; 0
    2308:	69 f7       	brne	.-38     	; 0x22e4 <LCD_enuInit+0x4e6>
    230a:	14 c0       	rjmp	.+40     	; 0x2334 <LCD_enuInit+0x536>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    230c:	6f 81       	ldd	r22, Y+7	; 0x07
    230e:	78 85       	ldd	r23, Y+8	; 0x08
    2310:	89 85       	ldd	r24, Y+9	; 0x09
    2312:	9a 85       	ldd	r25, Y+10	; 0x0a
    2314:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2318:	dc 01       	movw	r26, r24
    231a:	cb 01       	movw	r24, r22
    231c:	9e 83       	std	Y+6, r25	; 0x06
    231e:	8d 83       	std	Y+5, r24	; 0x05
    2320:	8d 81       	ldd	r24, Y+5	; 0x05
    2322:	9e 81       	ldd	r25, Y+6	; 0x06
    2324:	9a 83       	std	Y+2, r25	; 0x02
    2326:	89 83       	std	Y+1, r24	; 0x01
    2328:	89 81       	ldd	r24, Y+1	; 0x01
    232a:	9a 81       	ldd	r25, Y+2	; 0x02
    232c:	01 97       	sbiw	r24, 0x01	; 1
    232e:	f1 f7       	brne	.-4      	; 0x232c <LCD_enuInit+0x52e>
    2330:	9a 83       	std	Y+2, r25	; 0x02
    2332:	89 83       	std	Y+1, r24	; 0x01
     * B - Control Blinking of cursor position
     * x - don't care
     * */


	LCD_enuSendCommand(0b00001100);
    2334:	8c e0       	ldi	r24, 0x0C	; 12
    2336:	0e 94 17 14 	call	0x282e	; 0x282e <LCD_enuSendCommand>

	/******************************************************/


	/******************* !Display CLEAR! *******************/
	LCD_enuSendCommand(CLEAR);
    233a:	81 e0       	ldi	r24, 0x01	; 1
    233c:	0e 94 17 14 	call	0x282e	; 0x282e <LCD_enuSendCommand>
	/******************************************************/


	/******************* !Entry Mode Set! *******************/
	LCD_enuSendCommand(0b00000110);
    2340:	86 e0       	ldi	r24, 0x06	; 6
    2342:	0e 94 17 14 	call	0x282e	; 0x282e <LCD_enuSendCommand>
	#ifndef LCD_MODE
		#warning "LCD_MODE Macro is not defined"
		return Local_enuErrrorState;
	#endif

	Local_enuErrrorState = ERROR_STATUS_OK;
    2346:	fe 01       	movw	r30, r28
    2348:	e9 5b       	subi	r30, 0xB9	; 185
    234a:	ff 4f       	sbci	r31, 0xFF	; 255
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	80 83       	st	Z, r24

	return Local_enuErrrorState;
    2350:	fe 01       	movw	r30, r28
    2352:	e9 5b       	subi	r30, 0xB9	; 185
    2354:	ff 4f       	sbci	r31, 0xFF	; 255
    2356:	80 81       	ld	r24, Z
}
    2358:	c9 5b       	subi	r28, 0xB9	; 185
    235a:	df 4f       	sbci	r29, 0xFF	; 255
    235c:	0f b6       	in	r0, 0x3f	; 63
    235e:	f8 94       	cli
    2360:	de bf       	out	0x3e, r29	; 62
    2362:	0f be       	out	0x3f, r0	; 63
    2364:	cd bf       	out	0x3d, r28	; 61
    2366:	cf 91       	pop	r28
    2368:	df 91       	pop	r29
    236a:	1f 91       	pop	r17
    236c:	0f 91       	pop	r16
    236e:	08 95       	ret

00002370 <WriteNLatch>:


static ErrorStatus_t WriteNLatch(uint8_t Copy_u8Data){
    2370:	df 93       	push	r29
    2372:	cf 93       	push	r28
    2374:	cd b7       	in	r28, 0x3d	; 61
    2376:	de b7       	in	r29, 0x3e	; 62
    2378:	ea 97       	sbiw	r28, 0x3a	; 58
    237a:	0f b6       	in	r0, 0x3f	; 63
    237c:	f8 94       	cli
    237e:	de bf       	out	0x3e, r29	; 62
    2380:	0f be       	out	0x3f, r0	; 63
    2382:	cd bf       	out	0x3d, r28	; 61
    2384:	8a af       	std	Y+58, r24	; 0x3a

    ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2386:	19 ae       	std	Y+57, r1	; 0x39

    #if(LCD_MODE == FOUR_BIT)

        // Send Higher Nibble
        DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_5));
    2388:	8a ad       	ldd	r24, Y+58	; 0x3a
    238a:	82 95       	swap	r24
    238c:	8f 70       	andi	r24, 0x0F	; 15
    238e:	98 2f       	mov	r25, r24
    2390:	91 70       	andi	r25, 0x01	; 1
    2392:	80 e0       	ldi	r24, 0x00	; 0
    2394:	64 e0       	ldi	r22, 0x04	; 4
    2396:	49 2f       	mov	r20, r25
    2398:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_6));
    239c:	8a ad       	ldd	r24, Y+58	; 0x3a
    239e:	82 95       	swap	r24
    23a0:	86 95       	lsr	r24
    23a2:	87 70       	andi	r24, 0x07	; 7
    23a4:	98 2f       	mov	r25, r24
    23a6:	91 70       	andi	r25, 0x01	; 1
    23a8:	80 e0       	ldi	r24, 0x00	; 0
    23aa:	65 e0       	ldi	r22, 0x05	; 5
    23ac:	49 2f       	mov	r20, r25
    23ae:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_7));
    23b2:	8a ad       	ldd	r24, Y+58	; 0x3a
    23b4:	82 95       	swap	r24
    23b6:	86 95       	lsr	r24
    23b8:	86 95       	lsr	r24
    23ba:	83 70       	andi	r24, 0x03	; 3
    23bc:	98 2f       	mov	r25, r24
    23be:	91 70       	andi	r25, 0x01	; 1
    23c0:	80 e0       	ldi	r24, 0x00	; 0
    23c2:	66 e0       	ldi	r22, 0x06	; 6
    23c4:	49 2f       	mov	r20, r25
    23c6:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_8));
    23ca:	8a ad       	ldd	r24, Y+58	; 0x3a
    23cc:	98 2f       	mov	r25, r24
    23ce:	99 1f       	adc	r25, r25
    23d0:	99 27       	eor	r25, r25
    23d2:	99 1f       	adc	r25, r25
    23d4:	80 e0       	ldi	r24, 0x00	; 0
    23d6:	67 e0       	ldi	r22, 0x07	; 7
    23d8:	49 2f       	mov	r20, r25
    23da:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>

        SEND_ENABLE_PULSE();
    23de:	81 e0       	ldi	r24, 0x01	; 1
    23e0:	63 e0       	ldi	r22, 0x03	; 3
    23e2:	41 e0       	ldi	r20, 0x01	; 1
    23e4:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    23e8:	80 e0       	ldi	r24, 0x00	; 0
    23ea:	90 e0       	ldi	r25, 0x00	; 0
    23ec:	a0 e8       	ldi	r26, 0x80	; 128
    23ee:	bf e3       	ldi	r27, 0x3F	; 63
    23f0:	8d ab       	std	Y+53, r24	; 0x35
    23f2:	9e ab       	std	Y+54, r25	; 0x36
    23f4:	af ab       	std	Y+55, r26	; 0x37
    23f6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23f8:	6d a9       	ldd	r22, Y+53	; 0x35
    23fa:	7e a9       	ldd	r23, Y+54	; 0x36
    23fc:	8f a9       	ldd	r24, Y+55	; 0x37
    23fe:	98 ad       	ldd	r25, Y+56	; 0x38
    2400:	20 e0       	ldi	r18, 0x00	; 0
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	4a e7       	ldi	r20, 0x7A	; 122
    2406:	55 e4       	ldi	r21, 0x45	; 69
    2408:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    240c:	dc 01       	movw	r26, r24
    240e:	cb 01       	movw	r24, r22
    2410:	89 ab       	std	Y+49, r24	; 0x31
    2412:	9a ab       	std	Y+50, r25	; 0x32
    2414:	ab ab       	std	Y+51, r26	; 0x33
    2416:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2418:	69 a9       	ldd	r22, Y+49	; 0x31
    241a:	7a a9       	ldd	r23, Y+50	; 0x32
    241c:	8b a9       	ldd	r24, Y+51	; 0x33
    241e:	9c a9       	ldd	r25, Y+52	; 0x34
    2420:	20 e0       	ldi	r18, 0x00	; 0
    2422:	30 e0       	ldi	r19, 0x00	; 0
    2424:	40 e8       	ldi	r20, 0x80	; 128
    2426:	5f e3       	ldi	r21, 0x3F	; 63
    2428:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    242c:	88 23       	and	r24, r24
    242e:	2c f4       	brge	.+10     	; 0x243a <WriteNLatch+0xca>
		__ticks = 1;
    2430:	81 e0       	ldi	r24, 0x01	; 1
    2432:	90 e0       	ldi	r25, 0x00	; 0
    2434:	98 ab       	std	Y+48, r25	; 0x30
    2436:	8f a7       	std	Y+47, r24	; 0x2f
    2438:	3f c0       	rjmp	.+126    	; 0x24b8 <WriteNLatch+0x148>
	else if (__tmp > 65535)
    243a:	69 a9       	ldd	r22, Y+49	; 0x31
    243c:	7a a9       	ldd	r23, Y+50	; 0x32
    243e:	8b a9       	ldd	r24, Y+51	; 0x33
    2440:	9c a9       	ldd	r25, Y+52	; 0x34
    2442:	20 e0       	ldi	r18, 0x00	; 0
    2444:	3f ef       	ldi	r19, 0xFF	; 255
    2446:	4f e7       	ldi	r20, 0x7F	; 127
    2448:	57 e4       	ldi	r21, 0x47	; 71
    244a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    244e:	18 16       	cp	r1, r24
    2450:	4c f5       	brge	.+82     	; 0x24a4 <WriteNLatch+0x134>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2452:	6d a9       	ldd	r22, Y+53	; 0x35
    2454:	7e a9       	ldd	r23, Y+54	; 0x36
    2456:	8f a9       	ldd	r24, Y+55	; 0x37
    2458:	98 ad       	ldd	r25, Y+56	; 0x38
    245a:	20 e0       	ldi	r18, 0x00	; 0
    245c:	30 e0       	ldi	r19, 0x00	; 0
    245e:	40 e2       	ldi	r20, 0x20	; 32
    2460:	51 e4       	ldi	r21, 0x41	; 65
    2462:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2466:	dc 01       	movw	r26, r24
    2468:	cb 01       	movw	r24, r22
    246a:	bc 01       	movw	r22, r24
    246c:	cd 01       	movw	r24, r26
    246e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2472:	dc 01       	movw	r26, r24
    2474:	cb 01       	movw	r24, r22
    2476:	98 ab       	std	Y+48, r25	; 0x30
    2478:	8f a7       	std	Y+47, r24	; 0x2f
    247a:	0f c0       	rjmp	.+30     	; 0x249a <WriteNLatch+0x12a>
    247c:	80 e9       	ldi	r24, 0x90	; 144
    247e:	91 e0       	ldi	r25, 0x01	; 1
    2480:	9e a7       	std	Y+46, r25	; 0x2e
    2482:	8d a7       	std	Y+45, r24	; 0x2d
    2484:	8d a5       	ldd	r24, Y+45	; 0x2d
    2486:	9e a5       	ldd	r25, Y+46	; 0x2e
    2488:	01 97       	sbiw	r24, 0x01	; 1
    248a:	f1 f7       	brne	.-4      	; 0x2488 <WriteNLatch+0x118>
    248c:	9e a7       	std	Y+46, r25	; 0x2e
    248e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2490:	8f a5       	ldd	r24, Y+47	; 0x2f
    2492:	98 a9       	ldd	r25, Y+48	; 0x30
    2494:	01 97       	sbiw	r24, 0x01	; 1
    2496:	98 ab       	std	Y+48, r25	; 0x30
    2498:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    249a:	8f a5       	ldd	r24, Y+47	; 0x2f
    249c:	98 a9       	ldd	r25, Y+48	; 0x30
    249e:	00 97       	sbiw	r24, 0x00	; 0
    24a0:	69 f7       	brne	.-38     	; 0x247c <WriteNLatch+0x10c>
    24a2:	14 c0       	rjmp	.+40     	; 0x24cc <WriteNLatch+0x15c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24a4:	69 a9       	ldd	r22, Y+49	; 0x31
    24a6:	7a a9       	ldd	r23, Y+50	; 0x32
    24a8:	8b a9       	ldd	r24, Y+51	; 0x33
    24aa:	9c a9       	ldd	r25, Y+52	; 0x34
    24ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24b0:	dc 01       	movw	r26, r24
    24b2:	cb 01       	movw	r24, r22
    24b4:	98 ab       	std	Y+48, r25	; 0x30
    24b6:	8f a7       	std	Y+47, r24	; 0x2f
    24b8:	8f a5       	ldd	r24, Y+47	; 0x2f
    24ba:	98 a9       	ldd	r25, Y+48	; 0x30
    24bc:	9c a7       	std	Y+44, r25	; 0x2c
    24be:	8b a7       	std	Y+43, r24	; 0x2b
    24c0:	8b a5       	ldd	r24, Y+43	; 0x2b
    24c2:	9c a5       	ldd	r25, Y+44	; 0x2c
    24c4:	01 97       	sbiw	r24, 0x01	; 1
    24c6:	f1 f7       	brne	.-4      	; 0x24c4 <WriteNLatch+0x154>
    24c8:	9c a7       	std	Y+44, r25	; 0x2c
    24ca:	8b a7       	std	Y+43, r24	; 0x2b
    24cc:	81 e0       	ldi	r24, 0x01	; 1
    24ce:	63 e0       	ldi	r22, 0x03	; 3
    24d0:	40 e0       	ldi	r20, 0x00	; 0
    24d2:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    24d6:	80 e0       	ldi	r24, 0x00	; 0
    24d8:	90 e0       	ldi	r25, 0x00	; 0
    24da:	a0 e8       	ldi	r26, 0x80	; 128
    24dc:	bf e3       	ldi	r27, 0x3F	; 63
    24de:	8f a3       	std	Y+39, r24	; 0x27
    24e0:	98 a7       	std	Y+40, r25	; 0x28
    24e2:	a9 a7       	std	Y+41, r26	; 0x29
    24e4:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24e6:	6f a1       	ldd	r22, Y+39	; 0x27
    24e8:	78 a5       	ldd	r23, Y+40	; 0x28
    24ea:	89 a5       	ldd	r24, Y+41	; 0x29
    24ec:	9a a5       	ldd	r25, Y+42	; 0x2a
    24ee:	20 e0       	ldi	r18, 0x00	; 0
    24f0:	30 e0       	ldi	r19, 0x00	; 0
    24f2:	4a e7       	ldi	r20, 0x7A	; 122
    24f4:	55 e4       	ldi	r21, 0x45	; 69
    24f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24fa:	dc 01       	movw	r26, r24
    24fc:	cb 01       	movw	r24, r22
    24fe:	8b a3       	std	Y+35, r24	; 0x23
    2500:	9c a3       	std	Y+36, r25	; 0x24
    2502:	ad a3       	std	Y+37, r26	; 0x25
    2504:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2506:	6b a1       	ldd	r22, Y+35	; 0x23
    2508:	7c a1       	ldd	r23, Y+36	; 0x24
    250a:	8d a1       	ldd	r24, Y+37	; 0x25
    250c:	9e a1       	ldd	r25, Y+38	; 0x26
    250e:	20 e0       	ldi	r18, 0x00	; 0
    2510:	30 e0       	ldi	r19, 0x00	; 0
    2512:	40 e8       	ldi	r20, 0x80	; 128
    2514:	5f e3       	ldi	r21, 0x3F	; 63
    2516:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    251a:	88 23       	and	r24, r24
    251c:	2c f4       	brge	.+10     	; 0x2528 <WriteNLatch+0x1b8>
		__ticks = 1;
    251e:	81 e0       	ldi	r24, 0x01	; 1
    2520:	90 e0       	ldi	r25, 0x00	; 0
    2522:	9a a3       	std	Y+34, r25	; 0x22
    2524:	89 a3       	std	Y+33, r24	; 0x21
    2526:	3f c0       	rjmp	.+126    	; 0x25a6 <WriteNLatch+0x236>
	else if (__tmp > 65535)
    2528:	6b a1       	ldd	r22, Y+35	; 0x23
    252a:	7c a1       	ldd	r23, Y+36	; 0x24
    252c:	8d a1       	ldd	r24, Y+37	; 0x25
    252e:	9e a1       	ldd	r25, Y+38	; 0x26
    2530:	20 e0       	ldi	r18, 0x00	; 0
    2532:	3f ef       	ldi	r19, 0xFF	; 255
    2534:	4f e7       	ldi	r20, 0x7F	; 127
    2536:	57 e4       	ldi	r21, 0x47	; 71
    2538:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    253c:	18 16       	cp	r1, r24
    253e:	4c f5       	brge	.+82     	; 0x2592 <WriteNLatch+0x222>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2540:	6f a1       	ldd	r22, Y+39	; 0x27
    2542:	78 a5       	ldd	r23, Y+40	; 0x28
    2544:	89 a5       	ldd	r24, Y+41	; 0x29
    2546:	9a a5       	ldd	r25, Y+42	; 0x2a
    2548:	20 e0       	ldi	r18, 0x00	; 0
    254a:	30 e0       	ldi	r19, 0x00	; 0
    254c:	40 e2       	ldi	r20, 0x20	; 32
    254e:	51 e4       	ldi	r21, 0x41	; 65
    2550:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2554:	dc 01       	movw	r26, r24
    2556:	cb 01       	movw	r24, r22
    2558:	bc 01       	movw	r22, r24
    255a:	cd 01       	movw	r24, r26
    255c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2560:	dc 01       	movw	r26, r24
    2562:	cb 01       	movw	r24, r22
    2564:	9a a3       	std	Y+34, r25	; 0x22
    2566:	89 a3       	std	Y+33, r24	; 0x21
    2568:	0f c0       	rjmp	.+30     	; 0x2588 <WriteNLatch+0x218>
    256a:	80 e9       	ldi	r24, 0x90	; 144
    256c:	91 e0       	ldi	r25, 0x01	; 1
    256e:	98 a3       	std	Y+32, r25	; 0x20
    2570:	8f 8f       	std	Y+31, r24	; 0x1f
    2572:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2574:	98 a1       	ldd	r25, Y+32	; 0x20
    2576:	01 97       	sbiw	r24, 0x01	; 1
    2578:	f1 f7       	brne	.-4      	; 0x2576 <WriteNLatch+0x206>
    257a:	98 a3       	std	Y+32, r25	; 0x20
    257c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    257e:	89 a1       	ldd	r24, Y+33	; 0x21
    2580:	9a a1       	ldd	r25, Y+34	; 0x22
    2582:	01 97       	sbiw	r24, 0x01	; 1
    2584:	9a a3       	std	Y+34, r25	; 0x22
    2586:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2588:	89 a1       	ldd	r24, Y+33	; 0x21
    258a:	9a a1       	ldd	r25, Y+34	; 0x22
    258c:	00 97       	sbiw	r24, 0x00	; 0
    258e:	69 f7       	brne	.-38     	; 0x256a <WriteNLatch+0x1fa>
    2590:	14 c0       	rjmp	.+40     	; 0x25ba <WriteNLatch+0x24a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2592:	6b a1       	ldd	r22, Y+35	; 0x23
    2594:	7c a1       	ldd	r23, Y+36	; 0x24
    2596:	8d a1       	ldd	r24, Y+37	; 0x25
    2598:	9e a1       	ldd	r25, Y+38	; 0x26
    259a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    259e:	dc 01       	movw	r26, r24
    25a0:	cb 01       	movw	r24, r22
    25a2:	9a a3       	std	Y+34, r25	; 0x22
    25a4:	89 a3       	std	Y+33, r24	; 0x21
    25a6:	89 a1       	ldd	r24, Y+33	; 0x21
    25a8:	9a a1       	ldd	r25, Y+34	; 0x22
    25aa:	9e 8f       	std	Y+30, r25	; 0x1e
    25ac:	8d 8f       	std	Y+29, r24	; 0x1d
    25ae:	8d 8d       	ldd	r24, Y+29	; 0x1d
    25b0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    25b2:	01 97       	sbiw	r24, 0x01	; 1
    25b4:	f1 f7       	brne	.-4      	; 0x25b2 <WriteNLatch+0x242>
    25b6:	9e 8f       	std	Y+30, r25	; 0x1e
    25b8:	8d 8f       	std	Y+29, r24	; 0x1d

        // Send Lower Nibble
        DIO_enuSetPinValue(LCD_DATA_PORT, DB4_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_1));
    25ba:	8a ad       	ldd	r24, Y+58	; 0x3a
    25bc:	98 2f       	mov	r25, r24
    25be:	91 70       	andi	r25, 0x01	; 1
    25c0:	80 e0       	ldi	r24, 0x00	; 0
    25c2:	64 e0       	ldi	r22, 0x04	; 4
    25c4:	49 2f       	mov	r20, r25
    25c6:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB5_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_2));
    25ca:	8a ad       	ldd	r24, Y+58	; 0x3a
    25cc:	86 95       	lsr	r24
    25ce:	98 2f       	mov	r25, r24
    25d0:	91 70       	andi	r25, 0x01	; 1
    25d2:	80 e0       	ldi	r24, 0x00	; 0
    25d4:	65 e0       	ldi	r22, 0x05	; 5
    25d6:	49 2f       	mov	r20, r25
    25d8:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB6_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_3));
    25dc:	8a ad       	ldd	r24, Y+58	; 0x3a
    25de:	86 95       	lsr	r24
    25e0:	86 95       	lsr	r24
    25e2:	98 2f       	mov	r25, r24
    25e4:	91 70       	andi	r25, 0x01	; 1
    25e6:	80 e0       	ldi	r24, 0x00	; 0
    25e8:	66 e0       	ldi	r22, 0x06	; 6
    25ea:	49 2f       	mov	r20, r25
    25ec:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
        DIO_enuSetPinValue(LCD_DATA_PORT, DB7_PIN, GET_BIT(Copy_u8Data, LCD_DATA_BIT_4));
    25f0:	8a ad       	ldd	r24, Y+58	; 0x3a
    25f2:	86 95       	lsr	r24
    25f4:	86 95       	lsr	r24
    25f6:	86 95       	lsr	r24
    25f8:	98 2f       	mov	r25, r24
    25fa:	91 70       	andi	r25, 0x01	; 1
    25fc:	80 e0       	ldi	r24, 0x00	; 0
    25fe:	67 e0       	ldi	r22, 0x07	; 7
    2600:	49 2f       	mov	r20, r25
    2602:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>

        SEND_ENABLE_PULSE();
    2606:	81 e0       	ldi	r24, 0x01	; 1
    2608:	63 e0       	ldi	r22, 0x03	; 3
    260a:	41 e0       	ldi	r20, 0x01	; 1
    260c:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    2610:	80 e0       	ldi	r24, 0x00	; 0
    2612:	90 e0       	ldi	r25, 0x00	; 0
    2614:	a0 e8       	ldi	r26, 0x80	; 128
    2616:	bf e3       	ldi	r27, 0x3F	; 63
    2618:	89 8f       	std	Y+25, r24	; 0x19
    261a:	9a 8f       	std	Y+26, r25	; 0x1a
    261c:	ab 8f       	std	Y+27, r26	; 0x1b
    261e:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2620:	69 8d       	ldd	r22, Y+25	; 0x19
    2622:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2624:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2626:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2628:	20 e0       	ldi	r18, 0x00	; 0
    262a:	30 e0       	ldi	r19, 0x00	; 0
    262c:	4a e7       	ldi	r20, 0x7A	; 122
    262e:	55 e4       	ldi	r21, 0x45	; 69
    2630:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2634:	dc 01       	movw	r26, r24
    2636:	cb 01       	movw	r24, r22
    2638:	8d 8b       	std	Y+21, r24	; 0x15
    263a:	9e 8b       	std	Y+22, r25	; 0x16
    263c:	af 8b       	std	Y+23, r26	; 0x17
    263e:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2640:	6d 89       	ldd	r22, Y+21	; 0x15
    2642:	7e 89       	ldd	r23, Y+22	; 0x16
    2644:	8f 89       	ldd	r24, Y+23	; 0x17
    2646:	98 8d       	ldd	r25, Y+24	; 0x18
    2648:	20 e0       	ldi	r18, 0x00	; 0
    264a:	30 e0       	ldi	r19, 0x00	; 0
    264c:	40 e8       	ldi	r20, 0x80	; 128
    264e:	5f e3       	ldi	r21, 0x3F	; 63
    2650:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2654:	88 23       	and	r24, r24
    2656:	2c f4       	brge	.+10     	; 0x2662 <WriteNLatch+0x2f2>
		__ticks = 1;
    2658:	81 e0       	ldi	r24, 0x01	; 1
    265a:	90 e0       	ldi	r25, 0x00	; 0
    265c:	9c 8b       	std	Y+20, r25	; 0x14
    265e:	8b 8b       	std	Y+19, r24	; 0x13
    2660:	3f c0       	rjmp	.+126    	; 0x26e0 <WriteNLatch+0x370>
	else if (__tmp > 65535)
    2662:	6d 89       	ldd	r22, Y+21	; 0x15
    2664:	7e 89       	ldd	r23, Y+22	; 0x16
    2666:	8f 89       	ldd	r24, Y+23	; 0x17
    2668:	98 8d       	ldd	r25, Y+24	; 0x18
    266a:	20 e0       	ldi	r18, 0x00	; 0
    266c:	3f ef       	ldi	r19, 0xFF	; 255
    266e:	4f e7       	ldi	r20, 0x7F	; 127
    2670:	57 e4       	ldi	r21, 0x47	; 71
    2672:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2676:	18 16       	cp	r1, r24
    2678:	4c f5       	brge	.+82     	; 0x26cc <WriteNLatch+0x35c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    267a:	69 8d       	ldd	r22, Y+25	; 0x19
    267c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    267e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2680:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2682:	20 e0       	ldi	r18, 0x00	; 0
    2684:	30 e0       	ldi	r19, 0x00	; 0
    2686:	40 e2       	ldi	r20, 0x20	; 32
    2688:	51 e4       	ldi	r21, 0x41	; 65
    268a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    268e:	dc 01       	movw	r26, r24
    2690:	cb 01       	movw	r24, r22
    2692:	bc 01       	movw	r22, r24
    2694:	cd 01       	movw	r24, r26
    2696:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    269a:	dc 01       	movw	r26, r24
    269c:	cb 01       	movw	r24, r22
    269e:	9c 8b       	std	Y+20, r25	; 0x14
    26a0:	8b 8b       	std	Y+19, r24	; 0x13
    26a2:	0f c0       	rjmp	.+30     	; 0x26c2 <WriteNLatch+0x352>
    26a4:	80 e9       	ldi	r24, 0x90	; 144
    26a6:	91 e0       	ldi	r25, 0x01	; 1
    26a8:	9a 8b       	std	Y+18, r25	; 0x12
    26aa:	89 8b       	std	Y+17, r24	; 0x11
    26ac:	89 89       	ldd	r24, Y+17	; 0x11
    26ae:	9a 89       	ldd	r25, Y+18	; 0x12
    26b0:	01 97       	sbiw	r24, 0x01	; 1
    26b2:	f1 f7       	brne	.-4      	; 0x26b0 <WriteNLatch+0x340>
    26b4:	9a 8b       	std	Y+18, r25	; 0x12
    26b6:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26b8:	8b 89       	ldd	r24, Y+19	; 0x13
    26ba:	9c 89       	ldd	r25, Y+20	; 0x14
    26bc:	01 97       	sbiw	r24, 0x01	; 1
    26be:	9c 8b       	std	Y+20, r25	; 0x14
    26c0:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26c2:	8b 89       	ldd	r24, Y+19	; 0x13
    26c4:	9c 89       	ldd	r25, Y+20	; 0x14
    26c6:	00 97       	sbiw	r24, 0x00	; 0
    26c8:	69 f7       	brne	.-38     	; 0x26a4 <WriteNLatch+0x334>
    26ca:	14 c0       	rjmp	.+40     	; 0x26f4 <WriteNLatch+0x384>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26cc:	6d 89       	ldd	r22, Y+21	; 0x15
    26ce:	7e 89       	ldd	r23, Y+22	; 0x16
    26d0:	8f 89       	ldd	r24, Y+23	; 0x17
    26d2:	98 8d       	ldd	r25, Y+24	; 0x18
    26d4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26d8:	dc 01       	movw	r26, r24
    26da:	cb 01       	movw	r24, r22
    26dc:	9c 8b       	std	Y+20, r25	; 0x14
    26de:	8b 8b       	std	Y+19, r24	; 0x13
    26e0:	8b 89       	ldd	r24, Y+19	; 0x13
    26e2:	9c 89       	ldd	r25, Y+20	; 0x14
    26e4:	98 8b       	std	Y+16, r25	; 0x10
    26e6:	8f 87       	std	Y+15, r24	; 0x0f
    26e8:	8f 85       	ldd	r24, Y+15	; 0x0f
    26ea:	98 89       	ldd	r25, Y+16	; 0x10
    26ec:	01 97       	sbiw	r24, 0x01	; 1
    26ee:	f1 f7       	brne	.-4      	; 0x26ec <WriteNLatch+0x37c>
    26f0:	98 8b       	std	Y+16, r25	; 0x10
    26f2:	8f 87       	std	Y+15, r24	; 0x0f
    26f4:	81 e0       	ldi	r24, 0x01	; 1
    26f6:	63 e0       	ldi	r22, 0x03	; 3
    26f8:	40 e0       	ldi	r20, 0x00	; 0
    26fa:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
    26fe:	80 e0       	ldi	r24, 0x00	; 0
    2700:	90 e0       	ldi	r25, 0x00	; 0
    2702:	a0 e8       	ldi	r26, 0x80	; 128
    2704:	bf e3       	ldi	r27, 0x3F	; 63
    2706:	8b 87       	std	Y+11, r24	; 0x0b
    2708:	9c 87       	std	Y+12, r25	; 0x0c
    270a:	ad 87       	std	Y+13, r26	; 0x0d
    270c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    270e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2710:	7c 85       	ldd	r23, Y+12	; 0x0c
    2712:	8d 85       	ldd	r24, Y+13	; 0x0d
    2714:	9e 85       	ldd	r25, Y+14	; 0x0e
    2716:	20 e0       	ldi	r18, 0x00	; 0
    2718:	30 e0       	ldi	r19, 0x00	; 0
    271a:	4a e7       	ldi	r20, 0x7A	; 122
    271c:	55 e4       	ldi	r21, 0x45	; 69
    271e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2722:	dc 01       	movw	r26, r24
    2724:	cb 01       	movw	r24, r22
    2726:	8f 83       	std	Y+7, r24	; 0x07
    2728:	98 87       	std	Y+8, r25	; 0x08
    272a:	a9 87       	std	Y+9, r26	; 0x09
    272c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    272e:	6f 81       	ldd	r22, Y+7	; 0x07
    2730:	78 85       	ldd	r23, Y+8	; 0x08
    2732:	89 85       	ldd	r24, Y+9	; 0x09
    2734:	9a 85       	ldd	r25, Y+10	; 0x0a
    2736:	20 e0       	ldi	r18, 0x00	; 0
    2738:	30 e0       	ldi	r19, 0x00	; 0
    273a:	40 e8       	ldi	r20, 0x80	; 128
    273c:	5f e3       	ldi	r21, 0x3F	; 63
    273e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2742:	88 23       	and	r24, r24
    2744:	2c f4       	brge	.+10     	; 0x2750 <WriteNLatch+0x3e0>
		__ticks = 1;
    2746:	81 e0       	ldi	r24, 0x01	; 1
    2748:	90 e0       	ldi	r25, 0x00	; 0
    274a:	9e 83       	std	Y+6, r25	; 0x06
    274c:	8d 83       	std	Y+5, r24	; 0x05
    274e:	3f c0       	rjmp	.+126    	; 0x27ce <WriteNLatch+0x45e>
	else if (__tmp > 65535)
    2750:	6f 81       	ldd	r22, Y+7	; 0x07
    2752:	78 85       	ldd	r23, Y+8	; 0x08
    2754:	89 85       	ldd	r24, Y+9	; 0x09
    2756:	9a 85       	ldd	r25, Y+10	; 0x0a
    2758:	20 e0       	ldi	r18, 0x00	; 0
    275a:	3f ef       	ldi	r19, 0xFF	; 255
    275c:	4f e7       	ldi	r20, 0x7F	; 127
    275e:	57 e4       	ldi	r21, 0x47	; 71
    2760:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2764:	18 16       	cp	r1, r24
    2766:	4c f5       	brge	.+82     	; 0x27ba <WriteNLatch+0x44a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2768:	6b 85       	ldd	r22, Y+11	; 0x0b
    276a:	7c 85       	ldd	r23, Y+12	; 0x0c
    276c:	8d 85       	ldd	r24, Y+13	; 0x0d
    276e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2770:	20 e0       	ldi	r18, 0x00	; 0
    2772:	30 e0       	ldi	r19, 0x00	; 0
    2774:	40 e2       	ldi	r20, 0x20	; 32
    2776:	51 e4       	ldi	r21, 0x41	; 65
    2778:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    277c:	dc 01       	movw	r26, r24
    277e:	cb 01       	movw	r24, r22
    2780:	bc 01       	movw	r22, r24
    2782:	cd 01       	movw	r24, r26
    2784:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2788:	dc 01       	movw	r26, r24
    278a:	cb 01       	movw	r24, r22
    278c:	9e 83       	std	Y+6, r25	; 0x06
    278e:	8d 83       	std	Y+5, r24	; 0x05
    2790:	0f c0       	rjmp	.+30     	; 0x27b0 <WriteNLatch+0x440>
    2792:	80 e9       	ldi	r24, 0x90	; 144
    2794:	91 e0       	ldi	r25, 0x01	; 1
    2796:	9c 83       	std	Y+4, r25	; 0x04
    2798:	8b 83       	std	Y+3, r24	; 0x03
    279a:	8b 81       	ldd	r24, Y+3	; 0x03
    279c:	9c 81       	ldd	r25, Y+4	; 0x04
    279e:	01 97       	sbiw	r24, 0x01	; 1
    27a0:	f1 f7       	brne	.-4      	; 0x279e <WriteNLatch+0x42e>
    27a2:	9c 83       	std	Y+4, r25	; 0x04
    27a4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    27a6:	8d 81       	ldd	r24, Y+5	; 0x05
    27a8:	9e 81       	ldd	r25, Y+6	; 0x06
    27aa:	01 97       	sbiw	r24, 0x01	; 1
    27ac:	9e 83       	std	Y+6, r25	; 0x06
    27ae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27b0:	8d 81       	ldd	r24, Y+5	; 0x05
    27b2:	9e 81       	ldd	r25, Y+6	; 0x06
    27b4:	00 97       	sbiw	r24, 0x00	; 0
    27b6:	69 f7       	brne	.-38     	; 0x2792 <WriteNLatch+0x422>
    27b8:	14 c0       	rjmp	.+40     	; 0x27e2 <WriteNLatch+0x472>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27ba:	6f 81       	ldd	r22, Y+7	; 0x07
    27bc:	78 85       	ldd	r23, Y+8	; 0x08
    27be:	89 85       	ldd	r24, Y+9	; 0x09
    27c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    27c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27c6:	dc 01       	movw	r26, r24
    27c8:	cb 01       	movw	r24, r22
    27ca:	9e 83       	std	Y+6, r25	; 0x06
    27cc:	8d 83       	std	Y+5, r24	; 0x05
    27ce:	8d 81       	ldd	r24, Y+5	; 0x05
    27d0:	9e 81       	ldd	r25, Y+6	; 0x06
    27d2:	9a 83       	std	Y+2, r25	; 0x02
    27d4:	89 83       	std	Y+1, r24	; 0x01
    27d6:	89 81       	ldd	r24, Y+1	; 0x01
    27d8:	9a 81       	ldd	r25, Y+2	; 0x02
    27da:	01 97       	sbiw	r24, 0x01	; 1
    27dc:	f1 f7       	brne	.-4      	; 0x27da <WriteNLatch+0x46a>
    27de:	9a 83       	std	Y+2, r25	; 0x02
    27e0:	89 83       	std	Y+1, r24	; 0x01
        #warning "Wrong LCD MODE"
        return Local_enu_ErrorState;

    #endif

    Local_enu_ErrorState = ERROR_STATUS_OK;
    27e2:	81 e0       	ldi	r24, 0x01	; 1
    27e4:	89 af       	std	Y+57, r24	; 0x39
    return Local_enu_ErrorState;
    27e6:	89 ad       	ldd	r24, Y+57	; 0x39
}
    27e8:	ea 96       	adiw	r28, 0x3a	; 58
    27ea:	0f b6       	in	r0, 0x3f	; 63
    27ec:	f8 94       	cli
    27ee:	de bf       	out	0x3e, r29	; 62
    27f0:	0f be       	out	0x3f, r0	; 63
    27f2:	cd bf       	out	0x3d, r28	; 61
    27f4:	cf 91       	pop	r28
    27f6:	df 91       	pop	r29
    27f8:	08 95       	ret

000027fa <LCD_enuSendData>:

ErrorStatus_t LCD_enuSendData(uint8_t Copy_u8Data){
    27fa:	df 93       	push	r29
    27fc:	cf 93       	push	r28
    27fe:	00 d0       	rcall	.+0      	; 0x2800 <LCD_enuSendData+0x6>
    2800:	cd b7       	in	r28, 0x3d	; 61
    2802:	de b7       	in	r29, 0x3e	; 62
    2804:	8a 83       	std	Y+2, r24	; 0x02


	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    2806:	19 82       	std	Y+1, r1	; 0x01

						 

	// RS-> held to high since we are going to send data 
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);
    2808:	81 e0       	ldi	r24, 0x01	; 1
    280a:	61 e0       	ldi	r22, 0x01	; 1
    280c:	41 e0       	ldi	r20, 0x01	; 1
    280e:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    2812:	81 e0       	ldi	r24, 0x01	; 1
    2814:	62 e0       	ldi	r22, 0x02	; 2
    2816:	40 e0       	ldi	r20, 0x00	; 0
    2818:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>



	WriteNLatch(Copy_u8Data);
    281c:	8a 81       	ldd	r24, Y+2	; 0x02
    281e:	0e 94 b8 11 	call	0x2370	; 0x2370 <WriteNLatch>



	return Local_enu_ErrorState;
    2822:	89 81       	ldd	r24, Y+1	; 0x01
}
    2824:	0f 90       	pop	r0
    2826:	0f 90       	pop	r0
    2828:	cf 91       	pop	r28
    282a:	df 91       	pop	r29
    282c:	08 95       	ret

0000282e <LCD_enuSendCommand>:
ErrorStatus_t LCD_enuSendCommand(uint8_t Copy_u8Command){
    282e:	df 93       	push	r29
    2830:	cf 93       	push	r28
    2832:	00 d0       	rcall	.+0      	; 0x2834 <LCD_enuSendCommand+0x6>
    2834:	cd b7       	in	r28, 0x3d	; 61
    2836:	de b7       	in	r29, 0x3e	; 62
    2838:	8a 83       	std	Y+2, r24	; 0x02




	ErrorStatus_t Local_enu_ErrorState = ERROR_STATUS_FAILURE;
    283a:	19 82       	std	Y+1, r1	; 0x01

						 
	// RS -> held to low since we are going to send command
	// RW -> held to low, because we writing on LCD
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    283c:	81 e0       	ldi	r24, 0x01	; 1
    283e:	61 e0       	ldi	r22, 0x01	; 1
    2840:	40 e0       	ldi	r20, 0x00	; 0
    2842:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW);
    2846:	81 e0       	ldi	r24, 0x01	; 1
    2848:	62 e0       	ldi	r22, 0x02	; 2
    284a:	40 e0       	ldi	r20, 0x00	; 0
    284c:	0e 94 c4 0a 	call	0x1588	; 0x1588 <DIO_enuSetPinValue>
	WriteNLatch(Copy_u8Command);
    2850:	8a 81       	ldd	r24, Y+2	; 0x02
    2852:	0e 94 b8 11 	call	0x2370	; 0x2370 <WriteNLatch>




	Local_enu_ErrorState = ERROR_STATUS_OK;
    2856:	81 e0       	ldi	r24, 0x01	; 1
    2858:	89 83       	std	Y+1, r24	; 0x01

	return Local_enu_ErrorState;
    285a:	89 81       	ldd	r24, Y+1	; 0x01
}
    285c:	0f 90       	pop	r0
    285e:	0f 90       	pop	r0
    2860:	cf 91       	pop	r28
    2862:	df 91       	pop	r29
    2864:	08 95       	ret

00002866 <LCD_u8SendString>:


ErrorStatus_t LCD_u8SendString(const char *Copy_pu8String){
    2866:	df 93       	push	r29
    2868:	cf 93       	push	r28
    286a:	00 d0       	rcall	.+0      	; 0x286c <LCD_u8SendString+0x6>
    286c:	00 d0       	rcall	.+0      	; 0x286e <LCD_u8SendString+0x8>
    286e:	0f 92       	push	r0
    2870:	cd b7       	in	r28, 0x3d	; 61
    2872:	de b7       	in	r29, 0x3e	; 62
    2874:	9c 83       	std	Y+4, r25	; 0x04
    2876:	8b 83       	std	Y+3, r24	; 0x03


	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    2878:	1a 82       	std	Y+2, r1	; 0x02
	if(Copy_pu8String != NULL){
    287a:	8b 81       	ldd	r24, Y+3	; 0x03
    287c:	9c 81       	ldd	r25, Y+4	; 0x04
    287e:	00 97       	sbiw	r24, 0x00	; 0
    2880:	f9 f0       	breq	.+62     	; 0x28c0 <LCD_u8SendString+0x5a>
		uint8_t local_u8counter = 0;
    2882:	19 82       	std	Y+1, r1	; 0x01
    2884:	0f c0       	rjmp	.+30     	; 0x28a4 <LCD_u8SendString+0x3e>

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
    2886:	89 81       	ldd	r24, Y+1	; 0x01
    2888:	28 2f       	mov	r18, r24
    288a:	30 e0       	ldi	r19, 0x00	; 0
    288c:	8b 81       	ldd	r24, Y+3	; 0x03
    288e:	9c 81       	ldd	r25, Y+4	; 0x04
    2890:	fc 01       	movw	r30, r24
    2892:	e2 0f       	add	r30, r18
    2894:	f3 1f       	adc	r31, r19
    2896:	90 81       	ld	r25, Z
    2898:	89 81       	ldd	r24, Y+1	; 0x01
    289a:	8f 5f       	subi	r24, 0xFF	; 255
    289c:	89 83       	std	Y+1, r24	; 0x01
    289e:	89 2f       	mov	r24, r25
    28a0:	0e 94 fd 13 	call	0x27fa	; 0x27fa <LCD_enuSendData>
	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
	if(Copy_pu8String != NULL){
		uint8_t local_u8counter = 0;

		// condition tests whether we reached end of given text
		while(Copy_pu8String[local_u8counter] != '\0'){
    28a4:	89 81       	ldd	r24, Y+1	; 0x01
    28a6:	28 2f       	mov	r18, r24
    28a8:	30 e0       	ldi	r19, 0x00	; 0
    28aa:	8b 81       	ldd	r24, Y+3	; 0x03
    28ac:	9c 81       	ldd	r25, Y+4	; 0x04
    28ae:	fc 01       	movw	r30, r24
    28b0:	e2 0f       	add	r30, r18
    28b2:	f3 1f       	adc	r31, r19
    28b4:	80 81       	ld	r24, Z
    28b6:	88 23       	and	r24, r24
    28b8:	31 f7       	brne	.-52     	; 0x2886 <LCD_u8SendString+0x20>

		Local_enuErrrorState = ERROR_STATUS_OK;
		return Local_enuErrrorState;
	}

	return Local_enuErrrorState;
    28ba:	8a 81       	ldd	r24, Y+2	; 0x02
    28bc:	8d 83       	std	Y+5, r24	; 0x05
    28be:	04 c0       	rjmp	.+8      	; 0x28c8 <LCD_u8SendString+0x62>
		while(Copy_pu8String[local_u8counter] != '\0'){
			LCD_enuSendData(Copy_pu8String[local_u8counter++]);
		}
	}else{

		Local_enuErrrorState = ERROR_STATUS_OK;
    28c0:	81 e0       	ldi	r24, 0x01	; 1
    28c2:	8a 83       	std	Y+2, r24	; 0x02
		return Local_enuErrrorState;
    28c4:	8a 81       	ldd	r24, Y+2	; 0x02
    28c6:	8d 83       	std	Y+5, r24	; 0x05
    28c8:	8d 81       	ldd	r24, Y+5	; 0x05
	}

	return Local_enuErrrorState;
}
    28ca:	0f 90       	pop	r0
    28cc:	0f 90       	pop	r0
    28ce:	0f 90       	pop	r0
    28d0:	0f 90       	pop	r0
    28d2:	0f 90       	pop	r0
    28d4:	cf 91       	pop	r28
    28d6:	df 91       	pop	r29
    28d8:	08 95       	ret

000028da <LCD_enuIntegerToString>:



ErrorStatus_t LCD_enuIntegerToString(sint32_t Copy_u8data, uint8_t Copy_u8Base){
    28da:	df 93       	push	r29
    28dc:	cf 93       	push	r28
    28de:	cd b7       	in	r28, 0x3d	; 61
    28e0:	de b7       	in	r29, 0x3e	; 62
    28e2:	a0 97       	sbiw	r28, 0x20	; 32
    28e4:	0f b6       	in	r0, 0x3f	; 63
    28e6:	f8 94       	cli
    28e8:	de bf       	out	0x3e, r29	; 62
    28ea:	0f be       	out	0x3f, r0	; 63
    28ec:	cd bf       	out	0x3d, r28	; 61
    28ee:	6b 8f       	std	Y+27, r22	; 0x1b
    28f0:	7c 8f       	std	Y+28, r23	; 0x1c
    28f2:	8d 8f       	std	Y+29, r24	; 0x1d
    28f4:	9e 8f       	std	Y+30, r25	; 0x1e
    28f6:	4f 8f       	std	Y+31, r20	; 0x1f

	ErrorStatus_t Local_enuErrrorState = ERROR_STATUS_FAILURE;
    28f8:	1e 82       	std	Y+6, r1	; 0x06

	// To handle store given number as string & converting process
	char  Copy_u8Buffer[20];
	uint8_t Local_u8Counter = 0;
    28fa:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t Local_u8NumberIndex= 0;
    28fc:	1c 82       	std	Y+4, r1	; 0x04


	// To handle reversing the string
	uint8_t Local_u8Start = 0;
    28fe:	1b 82       	std	Y+3, r1	; 0x03
	uint8_t Local_u8End   = 0;
    2900:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t Local_u8temp;


	//Handle Negative Numbers
	if(Copy_u8data < 0){
    2902:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2904:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2906:	ad 8d       	ldd	r26, Y+29	; 0x1d
    2908:	be 8d       	ldd	r27, Y+30	; 0x1e
    290a:	bb 23       	and	r27, r27
    290c:	94 f4       	brge	.+36     	; 0x2932 <LCD_enuIntegerToString+0x58>
		LCD_enuSendData('-');
    290e:	8d e2       	ldi	r24, 0x2D	; 45
    2910:	0e 94 fd 13 	call	0x27fa	; 0x27fa <LCD_enuSendData>
		Copy_u8data*=-1;
    2914:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2916:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2918:	ad 8d       	ldd	r26, Y+29	; 0x1d
    291a:	be 8d       	ldd	r27, Y+30	; 0x1e
    291c:	b0 95       	com	r27
    291e:	a0 95       	com	r26
    2920:	90 95       	com	r25
    2922:	81 95       	neg	r24
    2924:	9f 4f       	sbci	r25, 0xFF	; 255
    2926:	af 4f       	sbci	r26, 0xFF	; 255
    2928:	bf 4f       	sbci	r27, 0xFF	; 255
    292a:	8b 8f       	std	Y+27, r24	; 0x1b
    292c:	9c 8f       	std	Y+28, r25	; 0x1c
    292e:	ad 8f       	std	Y+29, r26	; 0x1d
    2930:	be 8f       	std	Y+30, r27	; 0x1e
	}


	if(Copy_u8data == 0){
    2932:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2934:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2936:	ad 8d       	ldd	r26, Y+29	; 0x1d
    2938:	be 8d       	ldd	r27, Y+30	; 0x1e
    293a:	00 97       	sbiw	r24, 0x00	; 0
    293c:	a1 05       	cpc	r26, r1
    293e:	b1 05       	cpc	r27, r1
    2940:	09 f0       	breq	.+2      	; 0x2944 <LCD_enuIntegerToString+0x6a>
    2942:	4b c0       	rjmp	.+150    	; 0x29da <LCD_enuIntegerToString+0x100>
		Copy_u8Buffer[Local_u8Counter++] = '0';
    2944:	8d 81       	ldd	r24, Y+5	; 0x05
    2946:	28 2f       	mov	r18, r24
    2948:	30 e0       	ldi	r19, 0x00	; 0
    294a:	ce 01       	movw	r24, r28
    294c:	07 96       	adiw	r24, 0x07	; 7
    294e:	fc 01       	movw	r30, r24
    2950:	e2 0f       	add	r30, r18
    2952:	f3 1f       	adc	r31, r19
    2954:	80 e3       	ldi	r24, 0x30	; 48
    2956:	80 83       	st	Z, r24
    2958:	8d 81       	ldd	r24, Y+5	; 0x05
    295a:	8f 5f       	subi	r24, 0xFF	; 255
    295c:	8d 83       	std	Y+5, r24	; 0x05
		Copy_u8Buffer[Local_u8Counter] = '\0';
    295e:	8d 81       	ldd	r24, Y+5	; 0x05
    2960:	28 2f       	mov	r18, r24
    2962:	30 e0       	ldi	r19, 0x00	; 0
    2964:	ce 01       	movw	r24, r28
    2966:	07 96       	adiw	r24, 0x07	; 7
    2968:	fc 01       	movw	r30, r24
    296a:	e2 0f       	add	r30, r18
    296c:	f3 1f       	adc	r31, r19
    296e:	10 82       	st	Z, r1

		return Local_enuErrrorState;
    2970:	8e 81       	ldd	r24, Y+6	; 0x06
    2972:	88 a3       	std	Y+32, r24	; 0x20
    2974:	7f c0       	rjmp	.+254    	; 0x2a74 <LCD_enuIntegerToString+0x19a>

	else{


		while(Copy_u8data != 0){
			Local_u8NumberIndex = (Copy_u8data%Copy_u8Base);
    2976:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2978:	28 2f       	mov	r18, r24
    297a:	30 e0       	ldi	r19, 0x00	; 0
    297c:	40 e0       	ldi	r20, 0x00	; 0
    297e:	50 e0       	ldi	r21, 0x00	; 0
    2980:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2982:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2984:	ad 8d       	ldd	r26, Y+29	; 0x1d
    2986:	be 8d       	ldd	r27, Y+30	; 0x1e
    2988:	bc 01       	movw	r22, r24
    298a:	cd 01       	movw	r24, r26
    298c:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodsi4>
    2990:	dc 01       	movw	r26, r24
    2992:	cb 01       	movw	r24, r22
    2994:	8c 83       	std	Y+4, r24	; 0x04

			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';
    2996:	8d 81       	ldd	r24, Y+5	; 0x05
    2998:	28 2f       	mov	r18, r24
    299a:	30 e0       	ldi	r19, 0x00	; 0
    299c:	8c 81       	ldd	r24, Y+4	; 0x04
    299e:	48 2f       	mov	r20, r24
    29a0:	40 5d       	subi	r20, 0xD0	; 208
    29a2:	ce 01       	movw	r24, r28
    29a4:	07 96       	adiw	r24, 0x07	; 7
    29a6:	fc 01       	movw	r30, r24
    29a8:	e2 0f       	add	r30, r18
    29aa:	f3 1f       	adc	r31, r19
    29ac:	40 83       	st	Z, r20
    29ae:	8d 81       	ldd	r24, Y+5	; 0x05
    29b0:	8f 5f       	subi	r24, 0xFF	; 255
    29b2:	8d 83       	std	Y+5, r24	; 0x05

			Copy_u8data /= Copy_u8Base;
    29b4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    29b6:	28 2f       	mov	r18, r24
    29b8:	30 e0       	ldi	r19, 0x00	; 0
    29ba:	40 e0       	ldi	r20, 0x00	; 0
    29bc:	50 e0       	ldi	r21, 0x00	; 0
    29be:	8b 8d       	ldd	r24, Y+27	; 0x1b
    29c0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    29c2:	ad 8d       	ldd	r26, Y+29	; 0x1d
    29c4:	be 8d       	ldd	r27, Y+30	; 0x1e
    29c6:	bc 01       	movw	r22, r24
    29c8:	cd 01       	movw	r24, r26
    29ca:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <__divmodsi4>
    29ce:	da 01       	movw	r26, r20
    29d0:	c9 01       	movw	r24, r18
    29d2:	8b 8f       	std	Y+27, r24	; 0x1b
    29d4:	9c 8f       	std	Y+28, r25	; 0x1c
    29d6:	ad 8f       	std	Y+29, r26	; 0x1d
    29d8:	be 8f       	std	Y+30, r27	; 0x1e


	else{


		while(Copy_u8data != 0){
    29da:	8b 8d       	ldd	r24, Y+27	; 0x1b
    29dc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    29de:	ad 8d       	ldd	r26, Y+29	; 0x1d
    29e0:	be 8d       	ldd	r27, Y+30	; 0x1e
    29e2:	00 97       	sbiw	r24, 0x00	; 0
    29e4:	a1 05       	cpc	r26, r1
    29e6:	b1 05       	cpc	r27, r1
    29e8:	31 f6       	brne	.-116    	; 0x2976 <LCD_enuIntegerToString+0x9c>
			Copy_u8Buffer[Local_u8Counter++] = (Local_u8NumberIndex)+'0';

			Copy_u8data /= Copy_u8Base;
		}

	    Copy_u8Buffer[Local_u8Counter] = '\0';
    29ea:	8d 81       	ldd	r24, Y+5	; 0x05
    29ec:	28 2f       	mov	r18, r24
    29ee:	30 e0       	ldi	r19, 0x00	; 0
    29f0:	ce 01       	movw	r24, r28
    29f2:	07 96       	adiw	r24, 0x07	; 7
    29f4:	fc 01       	movw	r30, r24
    29f6:	e2 0f       	add	r30, r18
    29f8:	f3 1f       	adc	r31, r19
    29fa:	10 82       	st	Z, r1

	}

	Local_u8End = Local_u8Counter-1;
    29fc:	8d 81       	ldd	r24, Y+5	; 0x05
    29fe:	81 50       	subi	r24, 0x01	; 1
    2a00:	8a 83       	std	Y+2, r24	; 0x02
    2a02:	2c c0       	rjmp	.+88     	; 0x2a5c <LCD_enuIntegerToString+0x182>
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    	Local_u8temp = Copy_u8Buffer[Local_u8Start];
    2a04:	8b 81       	ldd	r24, Y+3	; 0x03
    2a06:	28 2f       	mov	r18, r24
    2a08:	30 e0       	ldi	r19, 0x00	; 0
    2a0a:	ce 01       	movw	r24, r28
    2a0c:	07 96       	adiw	r24, 0x07	; 7
    2a0e:	fc 01       	movw	r30, r24
    2a10:	e2 0f       	add	r30, r18
    2a12:	f3 1f       	adc	r31, r19
    2a14:	80 81       	ld	r24, Z
    2a16:	89 83       	std	Y+1, r24	; 0x01

        Copy_u8Buffer[Local_u8Start] = Copy_u8Buffer[Local_u8End];
    2a18:	8b 81       	ldd	r24, Y+3	; 0x03
    2a1a:	48 2f       	mov	r20, r24
    2a1c:	50 e0       	ldi	r21, 0x00	; 0
    2a1e:	8a 81       	ldd	r24, Y+2	; 0x02
    2a20:	28 2f       	mov	r18, r24
    2a22:	30 e0       	ldi	r19, 0x00	; 0
    2a24:	ce 01       	movw	r24, r28
    2a26:	07 96       	adiw	r24, 0x07	; 7
    2a28:	fc 01       	movw	r30, r24
    2a2a:	e2 0f       	add	r30, r18
    2a2c:	f3 1f       	adc	r31, r19
    2a2e:	20 81       	ld	r18, Z
    2a30:	ce 01       	movw	r24, r28
    2a32:	07 96       	adiw	r24, 0x07	; 7
    2a34:	fc 01       	movw	r30, r24
    2a36:	e4 0f       	add	r30, r20
    2a38:	f5 1f       	adc	r31, r21
    2a3a:	20 83       	st	Z, r18
        Copy_u8Buffer[Local_u8End] = Local_u8temp;
    2a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a3e:	28 2f       	mov	r18, r24
    2a40:	30 e0       	ldi	r19, 0x00	; 0
    2a42:	ce 01       	movw	r24, r28
    2a44:	07 96       	adiw	r24, 0x07	; 7
    2a46:	fc 01       	movw	r30, r24
    2a48:	e2 0f       	add	r30, r18
    2a4a:	f3 1f       	adc	r31, r19
    2a4c:	89 81       	ldd	r24, Y+1	; 0x01
    2a4e:	80 83       	st	Z, r24

        Local_u8Start++;
    2a50:	8b 81       	ldd	r24, Y+3	; 0x03
    2a52:	8f 5f       	subi	r24, 0xFF	; 255
    2a54:	8b 83       	std	Y+3, r24	; 0x03
        Local_u8End--;
    2a56:	8a 81       	ldd	r24, Y+2	; 0x02
    2a58:	81 50       	subi	r24, 0x01	; 1
    2a5a:	8a 83       	std	Y+2, r24	; 0x02

	}

	Local_u8End = Local_u8Counter-1;
    // Reverse Buffer
	while(Local_u8Start < Local_u8End){
    2a5c:	9b 81       	ldd	r25, Y+3	; 0x03
    2a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    2a60:	98 17       	cp	r25, r24
    2a62:	80 f2       	brcs	.-96     	; 0x2a04 <LCD_enuIntegerToString+0x12a>

        Local_u8Start++;
        Local_u8End--;
    }

	LCD_u8SendString(Copy_u8Buffer);
    2a64:	ce 01       	movw	r24, r28
    2a66:	07 96       	adiw	r24, 0x07	; 7
    2a68:	0e 94 33 14 	call	0x2866	; 0x2866 <LCD_u8SendString>

	Local_enuErrrorState = ERROR_STATUS_OK;
    2a6c:	81 e0       	ldi	r24, 0x01	; 1
    2a6e:	8e 83       	std	Y+6, r24	; 0x06
	return Local_enuErrrorState;
    2a70:	8e 81       	ldd	r24, Y+6	; 0x06
    2a72:	88 a3       	std	Y+32, r24	; 0x20
    2a74:	88 a1       	ldd	r24, Y+32	; 0x20
}
    2a76:	a0 96       	adiw	r28, 0x20	; 32
    2a78:	0f b6       	in	r0, 0x3f	; 63
    2a7a:	f8 94       	cli
    2a7c:	de bf       	out	0x3e, r29	; 62
    2a7e:	0f be       	out	0x3f, r0	; 63
    2a80:	cd bf       	out	0x3d, r28	; 61
    2a82:	cf 91       	pop	r28
    2a84:	df 91       	pop	r29
    2a86:	08 95       	ret

00002a88 <LCD_u8SetPosXY>:



//! Is not working
ErrorStatus_t LCD_u8SetPosXY(uint8_t copy_u8PosX,uint8_t copy_u8PosY)
{
    2a88:	df 93       	push	r29
    2a8a:	cf 93       	push	r28
    2a8c:	00 d0       	rcall	.+0      	; 0x2a8e <LCD_u8SetPosXY+0x6>
    2a8e:	00 d0       	rcall	.+0      	; 0x2a90 <LCD_u8SetPosXY+0x8>
    2a90:	00 d0       	rcall	.+0      	; 0x2a92 <LCD_u8SetPosXY+0xa>
    2a92:	cd b7       	in	r28, 0x3d	; 61
    2a94:	de b7       	in	r29, 0x3e	; 62
    2a96:	8b 83       	std	Y+3, r24	; 0x03
    2a98:	6c 83       	std	Y+4, r22	; 0x04
	ErrorStatus_t local_u8ErrorState=ERROR_STATUS_OK;
    2a9a:	81 e0       	ldi	r24, 0x01	; 1
    2a9c:	8a 83       	std	Y+2, r24	; 0x02


	uint8_t local_u8DDRAM=0;
    2a9e:	19 82       	std	Y+1, r1	; 0x01

	switch(copy_u8PosY)
    2aa0:	8c 81       	ldd	r24, Y+4	; 0x04
    2aa2:	28 2f       	mov	r18, r24
    2aa4:	30 e0       	ldi	r19, 0x00	; 0
    2aa6:	3e 83       	std	Y+6, r19	; 0x06
    2aa8:	2d 83       	std	Y+5, r18	; 0x05
    2aaa:	8d 81       	ldd	r24, Y+5	; 0x05
    2aac:	9e 81       	ldd	r25, Y+6	; 0x06
    2aae:	81 30       	cpi	r24, 0x01	; 1
    2ab0:	91 05       	cpc	r25, r1
    2ab2:	31 f0       	breq	.+12     	; 0x2ac0 <LCD_u8SetPosXY+0x38>
    2ab4:	2d 81       	ldd	r18, Y+5	; 0x05
    2ab6:	3e 81       	ldd	r19, Y+6	; 0x06
    2ab8:	22 30       	cpi	r18, 0x02	; 2
    2aba:	31 05       	cpc	r19, r1
    2abc:	29 f0       	breq	.+10     	; 0x2ac8 <LCD_u8SetPosXY+0x40>
    2abe:	08 c0       	rjmp	.+16     	; 0x2ad0 <LCD_u8SetPosXY+0x48>
	{
		case 1:
			local_u8DDRAM = copy_u8PosX+0x80;
    2ac0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ac2:	80 58       	subi	r24, 0x80	; 128
    2ac4:	89 83       	std	Y+1, r24	; 0x01
    2ac6:	05 c0       	rjmp	.+10     	; 0x2ad2 <LCD_u8SetPosXY+0x4a>
			break;

		case 2:
			local_u8DDRAM= copy_u8PosX+0xc0;
    2ac8:	8b 81       	ldd	r24, Y+3	; 0x03
    2aca:	80 54       	subi	r24, 0x40	; 64
    2acc:	89 83       	std	Y+1, r24	; 0x01
    2ace:	01 c0       	rjmp	.+2      	; 0x2ad2 <LCD_u8SetPosXY+0x4a>
			break;

		default:
			local_u8ErrorState=ERROR_STATUS_FAILURE;
    2ad0:	1a 82       	std	Y+2, r1	; 0x02
	}


//	SET_BIT(local_u8DDRAM,7); // From datasheet

	LCD_enuSendCommand(local_u8DDRAM);
    2ad2:	89 81       	ldd	r24, Y+1	; 0x01
    2ad4:	0e 94 17 14 	call	0x282e	; 0x282e <LCD_enuSendCommand>

	return local_u8ErrorState;
    2ad8:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2ada:	26 96       	adiw	r28, 0x06	; 6
    2adc:	0f b6       	in	r0, 0x3f	; 63
    2ade:	f8 94       	cli
    2ae0:	de bf       	out	0x3e, r29	; 62
    2ae2:	0f be       	out	0x3f, r0	; 63
    2ae4:	cd bf       	out	0x3d, r28	; 61
    2ae6:	cf 91       	pop	r28
    2ae8:	df 91       	pop	r29
    2aea:	08 95       	ret

00002aec <main>:
#include "HAL/keypad/keypad_HAL_interface.h"
#include "MCAL/GIE/GIE_interface.h"
#include "MCAL/EXTI/EXTI_interface.h"
#include <util/delay.h>
/**********************************************************/
int main(){
    2aec:	df 93       	push	r29
    2aee:	cf 93       	push	r28
    2af0:	cd b7       	in	r28, 0x3d	; 61
    2af2:	de b7       	in	r29, 0x3e	; 62
    2af4:	2f 97       	sbiw	r28, 0x0f	; 15
    2af6:	0f b6       	in	r0, 0x3f	; 63
    2af8:	f8 94       	cli
    2afa:	de bf       	out	0x3e, r29	; 62
    2afc:	0f be       	out	0x3f, r0	; 63
    2afe:	cd bf       	out	0x3d, r28	; 61



	LCD_enuInit();
    2b00:	0e 94 ff 0e 	call	0x1dfe	; 0x1dfe <LCD_enuInit>
//	LCD_enuSendData('h');

//
//	LCD_u8SetPosXY(0, 2);
//	LCD_enuSendData('0');
	uint8_t test = 'A';
    2b04:	81 e4       	ldi	r24, 0x41	; 65
    2b06:	8f 87       	std	Y+15, r24	; 0x0f

	while(1){



		LCD_enuSendData(test++);
    2b08:	9f 85       	ldd	r25, Y+15	; 0x0f
    2b0a:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b0c:	8f 5f       	subi	r24, 0xFF	; 255
    2b0e:	8f 87       	std	Y+15, r24	; 0x0f
    2b10:	89 2f       	mov	r24, r25
    2b12:	0e 94 fd 13 	call	0x27fa	; 0x27fa <LCD_enuSendData>
    2b16:	80 e0       	ldi	r24, 0x00	; 0
    2b18:	90 e0       	ldi	r25, 0x00	; 0
    2b1a:	a0 e8       	ldi	r26, 0x80	; 128
    2b1c:	bf e3       	ldi	r27, 0x3F	; 63
    2b1e:	8b 87       	std	Y+11, r24	; 0x0b
    2b20:	9c 87       	std	Y+12, r25	; 0x0c
    2b22:	ad 87       	std	Y+13, r26	; 0x0d
    2b24:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b26:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b28:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b2a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b2c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b2e:	20 e0       	ldi	r18, 0x00	; 0
    2b30:	30 e0       	ldi	r19, 0x00	; 0
    2b32:	4a e7       	ldi	r20, 0x7A	; 122
    2b34:	55 e4       	ldi	r21, 0x45	; 69
    2b36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b3a:	dc 01       	movw	r26, r24
    2b3c:	cb 01       	movw	r24, r22
    2b3e:	8f 83       	std	Y+7, r24	; 0x07
    2b40:	98 87       	std	Y+8, r25	; 0x08
    2b42:	a9 87       	std	Y+9, r26	; 0x09
    2b44:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b46:	6f 81       	ldd	r22, Y+7	; 0x07
    2b48:	78 85       	ldd	r23, Y+8	; 0x08
    2b4a:	89 85       	ldd	r24, Y+9	; 0x09
    2b4c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b4e:	20 e0       	ldi	r18, 0x00	; 0
    2b50:	30 e0       	ldi	r19, 0x00	; 0
    2b52:	40 e8       	ldi	r20, 0x80	; 128
    2b54:	5f e3       	ldi	r21, 0x3F	; 63
    2b56:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b5a:	88 23       	and	r24, r24
    2b5c:	2c f4       	brge	.+10     	; 0x2b68 <main+0x7c>
		__ticks = 1;
    2b5e:	81 e0       	ldi	r24, 0x01	; 1
    2b60:	90 e0       	ldi	r25, 0x00	; 0
    2b62:	9e 83       	std	Y+6, r25	; 0x06
    2b64:	8d 83       	std	Y+5, r24	; 0x05
    2b66:	3f c0       	rjmp	.+126    	; 0x2be6 <main+0xfa>
	else if (__tmp > 65535)
    2b68:	6f 81       	ldd	r22, Y+7	; 0x07
    2b6a:	78 85       	ldd	r23, Y+8	; 0x08
    2b6c:	89 85       	ldd	r24, Y+9	; 0x09
    2b6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b70:	20 e0       	ldi	r18, 0x00	; 0
    2b72:	3f ef       	ldi	r19, 0xFF	; 255
    2b74:	4f e7       	ldi	r20, 0x7F	; 127
    2b76:	57 e4       	ldi	r21, 0x47	; 71
    2b78:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2b7c:	18 16       	cp	r1, r24
    2b7e:	4c f5       	brge	.+82     	; 0x2bd2 <main+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b80:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b82:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b84:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b86:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b88:	20 e0       	ldi	r18, 0x00	; 0
    2b8a:	30 e0       	ldi	r19, 0x00	; 0
    2b8c:	40 e2       	ldi	r20, 0x20	; 32
    2b8e:	51 e4       	ldi	r21, 0x41	; 65
    2b90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b94:	dc 01       	movw	r26, r24
    2b96:	cb 01       	movw	r24, r22
    2b98:	bc 01       	movw	r22, r24
    2b9a:	cd 01       	movw	r24, r26
    2b9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ba0:	dc 01       	movw	r26, r24
    2ba2:	cb 01       	movw	r24, r22
    2ba4:	9e 83       	std	Y+6, r25	; 0x06
    2ba6:	8d 83       	std	Y+5, r24	; 0x05
    2ba8:	0f c0       	rjmp	.+30     	; 0x2bc8 <main+0xdc>
    2baa:	80 e9       	ldi	r24, 0x90	; 144
    2bac:	91 e0       	ldi	r25, 0x01	; 1
    2bae:	9c 83       	std	Y+4, r25	; 0x04
    2bb0:	8b 83       	std	Y+3, r24	; 0x03
    2bb2:	8b 81       	ldd	r24, Y+3	; 0x03
    2bb4:	9c 81       	ldd	r25, Y+4	; 0x04
    2bb6:	01 97       	sbiw	r24, 0x01	; 1
    2bb8:	f1 f7       	brne	.-4      	; 0x2bb6 <main+0xca>
    2bba:	9c 83       	std	Y+4, r25	; 0x04
    2bbc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bbe:	8d 81       	ldd	r24, Y+5	; 0x05
    2bc0:	9e 81       	ldd	r25, Y+6	; 0x06
    2bc2:	01 97       	sbiw	r24, 0x01	; 1
    2bc4:	9e 83       	std	Y+6, r25	; 0x06
    2bc6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bc8:	8d 81       	ldd	r24, Y+5	; 0x05
    2bca:	9e 81       	ldd	r25, Y+6	; 0x06
    2bcc:	00 97       	sbiw	r24, 0x00	; 0
    2bce:	69 f7       	brne	.-38     	; 0x2baa <main+0xbe>
    2bd0:	9b cf       	rjmp	.-202    	; 0x2b08 <main+0x1c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2bd2:	6f 81       	ldd	r22, Y+7	; 0x07
    2bd4:	78 85       	ldd	r23, Y+8	; 0x08
    2bd6:	89 85       	ldd	r24, Y+9	; 0x09
    2bd8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bde:	dc 01       	movw	r26, r24
    2be0:	cb 01       	movw	r24, r22
    2be2:	9e 83       	std	Y+6, r25	; 0x06
    2be4:	8d 83       	std	Y+5, r24	; 0x05
    2be6:	8d 81       	ldd	r24, Y+5	; 0x05
    2be8:	9e 81       	ldd	r25, Y+6	; 0x06
    2bea:	9a 83       	std	Y+2, r25	; 0x02
    2bec:	89 83       	std	Y+1, r24	; 0x01
    2bee:	89 81       	ldd	r24, Y+1	; 0x01
    2bf0:	9a 81       	ldd	r25, Y+2	; 0x02
    2bf2:	01 97       	sbiw	r24, 0x01	; 1
    2bf4:	f1 f7       	brne	.-4      	; 0x2bf2 <main+0x106>
    2bf6:	9a 83       	std	Y+2, r25	; 0x02
    2bf8:	89 83       	std	Y+1, r24	; 0x01
    2bfa:	86 cf       	rjmp	.-244    	; 0x2b08 <main+0x1c>

00002bfc <__divmodsi4>:
    2bfc:	97 fb       	bst	r25, 7
    2bfe:	09 2e       	mov	r0, r25
    2c00:	05 26       	eor	r0, r21
    2c02:	0e d0       	rcall	.+28     	; 0x2c20 <__divmodsi4_neg1>
    2c04:	57 fd       	sbrc	r21, 7
    2c06:	04 d0       	rcall	.+8      	; 0x2c10 <__divmodsi4_neg2>
    2c08:	14 d0       	rcall	.+40     	; 0x2c32 <__udivmodsi4>
    2c0a:	0a d0       	rcall	.+20     	; 0x2c20 <__divmodsi4_neg1>
    2c0c:	00 1c       	adc	r0, r0
    2c0e:	38 f4       	brcc	.+14     	; 0x2c1e <__divmodsi4_exit>

00002c10 <__divmodsi4_neg2>:
    2c10:	50 95       	com	r21
    2c12:	40 95       	com	r20
    2c14:	30 95       	com	r19
    2c16:	21 95       	neg	r18
    2c18:	3f 4f       	sbci	r19, 0xFF	; 255
    2c1a:	4f 4f       	sbci	r20, 0xFF	; 255
    2c1c:	5f 4f       	sbci	r21, 0xFF	; 255

00002c1e <__divmodsi4_exit>:
    2c1e:	08 95       	ret

00002c20 <__divmodsi4_neg1>:
    2c20:	f6 f7       	brtc	.-4      	; 0x2c1e <__divmodsi4_exit>
    2c22:	90 95       	com	r25
    2c24:	80 95       	com	r24
    2c26:	70 95       	com	r23
    2c28:	61 95       	neg	r22
    2c2a:	7f 4f       	sbci	r23, 0xFF	; 255
    2c2c:	8f 4f       	sbci	r24, 0xFF	; 255
    2c2e:	9f 4f       	sbci	r25, 0xFF	; 255
    2c30:	08 95       	ret

00002c32 <__udivmodsi4>:
    2c32:	a1 e2       	ldi	r26, 0x21	; 33
    2c34:	1a 2e       	mov	r1, r26
    2c36:	aa 1b       	sub	r26, r26
    2c38:	bb 1b       	sub	r27, r27
    2c3a:	fd 01       	movw	r30, r26
    2c3c:	0d c0       	rjmp	.+26     	; 0x2c58 <__udivmodsi4_ep>

00002c3e <__udivmodsi4_loop>:
    2c3e:	aa 1f       	adc	r26, r26
    2c40:	bb 1f       	adc	r27, r27
    2c42:	ee 1f       	adc	r30, r30
    2c44:	ff 1f       	adc	r31, r31
    2c46:	a2 17       	cp	r26, r18
    2c48:	b3 07       	cpc	r27, r19
    2c4a:	e4 07       	cpc	r30, r20
    2c4c:	f5 07       	cpc	r31, r21
    2c4e:	20 f0       	brcs	.+8      	; 0x2c58 <__udivmodsi4_ep>
    2c50:	a2 1b       	sub	r26, r18
    2c52:	b3 0b       	sbc	r27, r19
    2c54:	e4 0b       	sbc	r30, r20
    2c56:	f5 0b       	sbc	r31, r21

00002c58 <__udivmodsi4_ep>:
    2c58:	66 1f       	adc	r22, r22
    2c5a:	77 1f       	adc	r23, r23
    2c5c:	88 1f       	adc	r24, r24
    2c5e:	99 1f       	adc	r25, r25
    2c60:	1a 94       	dec	r1
    2c62:	69 f7       	brne	.-38     	; 0x2c3e <__udivmodsi4_loop>
    2c64:	60 95       	com	r22
    2c66:	70 95       	com	r23
    2c68:	80 95       	com	r24
    2c6a:	90 95       	com	r25
    2c6c:	9b 01       	movw	r18, r22
    2c6e:	ac 01       	movw	r20, r24
    2c70:	bd 01       	movw	r22, r26
    2c72:	cf 01       	movw	r24, r30
    2c74:	08 95       	ret

00002c76 <__prologue_saves__>:
    2c76:	2f 92       	push	r2
    2c78:	3f 92       	push	r3
    2c7a:	4f 92       	push	r4
    2c7c:	5f 92       	push	r5
    2c7e:	6f 92       	push	r6
    2c80:	7f 92       	push	r7
    2c82:	8f 92       	push	r8
    2c84:	9f 92       	push	r9
    2c86:	af 92       	push	r10
    2c88:	bf 92       	push	r11
    2c8a:	cf 92       	push	r12
    2c8c:	df 92       	push	r13
    2c8e:	ef 92       	push	r14
    2c90:	ff 92       	push	r15
    2c92:	0f 93       	push	r16
    2c94:	1f 93       	push	r17
    2c96:	cf 93       	push	r28
    2c98:	df 93       	push	r29
    2c9a:	cd b7       	in	r28, 0x3d	; 61
    2c9c:	de b7       	in	r29, 0x3e	; 62
    2c9e:	ca 1b       	sub	r28, r26
    2ca0:	db 0b       	sbc	r29, r27
    2ca2:	0f b6       	in	r0, 0x3f	; 63
    2ca4:	f8 94       	cli
    2ca6:	de bf       	out	0x3e, r29	; 62
    2ca8:	0f be       	out	0x3f, r0	; 63
    2caa:	cd bf       	out	0x3d, r28	; 61
    2cac:	09 94       	ijmp

00002cae <__epilogue_restores__>:
    2cae:	2a 88       	ldd	r2, Y+18	; 0x12
    2cb0:	39 88       	ldd	r3, Y+17	; 0x11
    2cb2:	48 88       	ldd	r4, Y+16	; 0x10
    2cb4:	5f 84       	ldd	r5, Y+15	; 0x0f
    2cb6:	6e 84       	ldd	r6, Y+14	; 0x0e
    2cb8:	7d 84       	ldd	r7, Y+13	; 0x0d
    2cba:	8c 84       	ldd	r8, Y+12	; 0x0c
    2cbc:	9b 84       	ldd	r9, Y+11	; 0x0b
    2cbe:	aa 84       	ldd	r10, Y+10	; 0x0a
    2cc0:	b9 84       	ldd	r11, Y+9	; 0x09
    2cc2:	c8 84       	ldd	r12, Y+8	; 0x08
    2cc4:	df 80       	ldd	r13, Y+7	; 0x07
    2cc6:	ee 80       	ldd	r14, Y+6	; 0x06
    2cc8:	fd 80       	ldd	r15, Y+5	; 0x05
    2cca:	0c 81       	ldd	r16, Y+4	; 0x04
    2ccc:	1b 81       	ldd	r17, Y+3	; 0x03
    2cce:	aa 81       	ldd	r26, Y+2	; 0x02
    2cd0:	b9 81       	ldd	r27, Y+1	; 0x01
    2cd2:	ce 0f       	add	r28, r30
    2cd4:	d1 1d       	adc	r29, r1
    2cd6:	0f b6       	in	r0, 0x3f	; 63
    2cd8:	f8 94       	cli
    2cda:	de bf       	out	0x3e, r29	; 62
    2cdc:	0f be       	out	0x3f, r0	; 63
    2cde:	cd bf       	out	0x3d, r28	; 61
    2ce0:	ed 01       	movw	r28, r26
    2ce2:	08 95       	ret

00002ce4 <_exit>:
    2ce4:	f8 94       	cli

00002ce6 <__stop_program>:
    2ce6:	ff cf       	rjmp	.-2      	; 0x2ce6 <__stop_program>
