// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "11/06/2025 12:17:48"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uniciclo (
	mem_to_reg,
	clk,
	disp_reg,
	clock_mem_dados,
	write_to_mem,
	branch,
	alu_origin,
	write_to_reg,
	jal,
	imd_to_reg,
	addr,
	alu_op,
	d1,
	d2,
	disp,
	instrucao);
output 	mem_to_reg;
input 	clk;
input 	[4:0] disp_reg;
input 	clock_mem_dados;
output 	write_to_mem;
output 	branch;
output 	alu_origin;
output 	write_to_reg;
output 	jal;
output 	imd_to_reg;
output 	[31:0] addr;
output 	[4:0] alu_op;
output 	[31:0] d1;
output 	[31:0] d2;
output 	[31:0] disp;
output 	[31:0] instrucao;

// Design Ports Information
// mem_to_reg	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_to_mem	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_origin	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_to_reg	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jal	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imd_to_reg	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[31]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[30]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[29]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[28]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[27]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[26]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[25]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[24]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[23]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[22]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[21]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[20]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[19]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[18]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[17]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[16]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[15]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[14]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[12]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[11]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[9]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[8]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[7]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[6]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[5]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[4]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[2]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[4]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[3]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[2]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[1]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_op[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[31]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[30]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[29]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[28]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[27]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[26]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[25]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[24]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[23]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[22]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[21]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[20]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[19]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[18]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[17]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[16]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[15]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[14]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[13]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[12]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[11]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[10]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[9]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[8]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[7]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[6]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[5]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[31]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[30]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[29]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[28]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[27]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[26]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[25]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[24]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[23]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[22]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[21]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[20]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[19]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[18]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[17]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[16]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[15]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[14]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[13]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[12]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[11]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[10]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[9]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[8]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[6]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[5]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[4]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[3]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[1]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[31]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[30]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[29]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[28]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[27]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[26]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[25]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[24]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[23]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[22]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[21]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[20]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[19]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[18]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[17]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[16]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[15]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[14]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[12]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[11]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[10]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[8]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[7]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[6]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[5]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[4]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[3]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[2]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[1]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[31]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[30]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[29]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[28]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[27]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[26]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[25]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[24]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[23]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[22]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[21]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[20]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[19]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[18]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[17]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[16]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[15]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[14]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[13]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[12]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[11]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[10]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[9]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[8]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[7]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[5]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[4]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[3]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[0]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_reg[0]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_reg[1]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_reg[4]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_reg[2]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// disp_reg[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_mem_dados	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \~GND~combout ;
wire \program_counter|pc_value[7]~DUPLICATE_q ;
wire \gerador_imediatos|Selector21~4_combout ;
wire \gerador_imediatos|Selector22~0_combout ;
wire \gerador_imediatos|Selector24~2_combout ;
wire \gerador_imediatos|Selector24~3_combout ;
wire \inst11|Add0~126 ;
wire \inst11|Add0~122 ;
wire \inst11|Add0~118 ;
wire \inst11|Add0~114 ;
wire \inst11|Add0~110 ;
wire \inst11|Add0~106 ;
wire \inst11|Add0~102 ;
wire \inst11|Add0~98 ;
wire \inst11|Add0~94 ;
wire \inst11|Add0~89_sumout ;
wire \program_counter|pc_value[9]~DUPLICATE_q ;
wire \inst11|Add0~93_sumout ;
wire \program_counter|pc_value[8]~DUPLICATE_q ;
wire \inst11|Add0~97_sumout ;
wire \inst11|Add0~101_sumout ;
wire \control_unit|jal~0_combout ;
wire \gerador_imediatos|WideOr2~0_combout ;
wire \gerador_imediatos|WideOr2~1_combout ;
wire \inst11|Add0~105_sumout ;
wire \gerador_imediatos|Selector21~2_combout ;
wire \gerador_imediatos|Selector20~1_combout ;
wire \inst11|Add0~109_sumout ;
wire \control_unit|WideOr2~0_combout ;
wire \control_unit|Decoder2~4_combout ;
wire \gerador_imediatos|Selector0~0_combout ;
wire \gerador_imediatos|Selector24~0_combout ;
wire \gerador_imediatos|Selector24~1_combout ;
wire \gerador_imediatos|Selector0~1_combout ;
wire \gerador_imediatos|Selector2~0_combout ;
wire \control_unit|Equal0~0_combout ;
wire \control_unit|alu_op[2]~0_combout ;
wire \control_unit|Decoder2~1_combout ;
wire \control_unit|alu_op[2]~1_combout ;
wire \control_unit|Decoder2~5_combout ;
wire \inst18|o[20]~1_combout ;
wire \inst18|o[20]~2_combout ;
wire \inst18|o[20]~3_combout ;
wire \control_unit|alu_op[1]~2_combout ;
wire \control_unit|alu_op[1]~3_combout ;
wire \banco_registradores|regs[9][28]~feeder_combout ;
wire \control_unit|WideOr1~0_combout ;
wire \banco_registradores|Decoder0~1_combout ;
wire \banco_registradores|Decoder0~0_combout ;
wire \banco_registradores|Decoder0~3_combout ;
wire \banco_registradores|regs[9][28]~q ;
wire \banco_registradores|regs[8][28]~feeder_combout ;
wire \banco_registradores|Decoder0~2_combout ;
wire \banco_registradores|regs[8][28]~q ;
wire \banco_registradores|regs[10][28]~feeder_combout ;
wire \banco_registradores|Decoder0~4_combout ;
wire \banco_registradores|regs[10][28]~q ;
wire \banco_registradores|rd1[28]~34_combout ;
wire \banco_registradores|rd1[31]~1_combout ;
wire \banco_registradores|regs[1][28]~feeder_combout ;
wire \banco_registradores|Decoder0~7_combout ;
wire \banco_registradores|Decoder0~39_combout ;
wire \banco_registradores|regs[1][28]~q ;
wire \banco_registradores|regs[3][28]~feeder_combout ;
wire \banco_registradores|Decoder0~40_combout ;
wire \banco_registradores|regs[3][28]~q ;
wire \banco_registradores|Decoder0~38_combout ;
wire \banco_registradores|regs[2][28]~q ;
wire \banco_registradores|rd1[28]~42_combout ;
wire \banco_registradores|regs[4][28]~feeder_combout ;
wire \banco_registradores|Decoder0~29_combout ;
wire \banco_registradores|Decoder0~34_combout ;
wire \banco_registradores|regs[4][28]~q ;
wire \banco_registradores|Decoder0~19_combout ;
wire \banco_registradores|Decoder0~37_combout ;
wire \banco_registradores|regs[7][28]~q ;
wire \banco_registradores|regs[6][28]~feeder_combout ;
wire \banco_registradores|Decoder0~36_combout ;
wire \banco_registradores|regs[6][28]~q ;
wire \banco_registradores|regs[5][28]~feeder_combout ;
wire \banco_registradores|Decoder0~35_combout ;
wire \banco_registradores|regs[5][28]~q ;
wire \banco_registradores|rd1[28]~41_combout ;
wire \banco_registradores|Decoder0~5_combout ;
wire \banco_registradores|Decoder0~33_combout ;
wire \banco_registradores|regs[15][28]~q ;
wire \banco_registradores|regs[12][28]~feeder_combout ;
wire \banco_registradores|Decoder0~30_combout ;
wire \banco_registradores|regs[12][28]~q ;
wire \banco_registradores|Decoder0~22_combout ;
wire \banco_registradores|Decoder0~32_combout ;
wire \banco_registradores|regs[14][28]~q ;
wire \banco_registradores|regs[13][28]~feeder_combout ;
wire \banco_registradores|Decoder0~31_combout ;
wire \banco_registradores|regs[13][28]~q ;
wire \banco_registradores|rd1[28]~40_combout ;
wire \banco_registradores|rd1[28]~43_combout ;
wire \banco_registradores|Decoder0~18_combout ;
wire \banco_registradores|regs[18][28]~q ;
wire \banco_registradores|regs[22][28]~feeder_combout ;
wire \banco_registradores|Decoder0~20_combout ;
wire \banco_registradores|regs[22][28]~q ;
wire \banco_registradores|regs[26][28]~feeder_combout ;
wire \banco_registradores|Decoder0~21_combout ;
wire \banco_registradores|regs[26][28]~q ;
wire \banco_registradores|Decoder0~23_combout ;
wire \banco_registradores|regs[30][28]~q ;
wire \banco_registradores|rd1[28]~37_combout ;
wire \banco_registradores|Decoder0~8_combout ;
wire \banco_registradores|Decoder0~11_combout ;
wire \banco_registradores|regs[24][28]~q ;
wire \banco_registradores|Decoder0~12_combout ;
wire \banco_registradores|regs[28][28]~q ;
wire \banco_registradores|regs[16][28]~feeder_combout ;
wire \banco_registradores|Decoder0~9_combout ;
wire \banco_registradores|regs[16][28]~q ;
wire \banco_registradores|regs[20][28]~feeder_combout ;
wire \banco_registradores|Decoder0~10_combout ;
wire \banco_registradores|regs[20][28]~q ;
wire \banco_registradores|rd1[28]~35_combout ;
wire \banco_registradores|regs[19][28]~feeder_combout ;
wire \banco_registradores|Decoder0~24_combout ;
wire \banco_registradores|regs[19][28]~q ;
wire \banco_registradores|regs[23][28]~feeder_combout ;
wire \banco_registradores|Decoder0~25_combout ;
wire \banco_registradores|regs[23][28]~q ;
wire \banco_registradores|Decoder0~26_combout ;
wire \banco_registradores|Decoder0~27_combout ;
wire \banco_registradores|regs[27][28]~q ;
wire \banco_registradores|Decoder0~28_combout ;
wire \banco_registradores|regs[31][28]~q ;
wire \banco_registradores|rd1[28]~38_combout ;
wire \banco_registradores|regs[17][28]~feeder_combout ;
wire \banco_registradores|Decoder0~13_combout ;
wire \banco_registradores|Decoder0~14_combout ;
wire \banco_registradores|regs[17][28]~q ;
wire \banco_registradores|Decoder0~15_combout ;
wire \banco_registradores|regs[21][28]~q ;
wire \banco_registradores|Decoder0~17_combout ;
wire \banco_registradores|regs[29][28]~q ;
wire \banco_registradores|Decoder0~16_combout ;
wire \banco_registradores|regs[25][28]~q ;
wire \banco_registradores|rd1[28]~36_combout ;
wire \banco_registradores|rd1[28]~39_combout ;
wire \banco_registradores|rd1[28]~44_combout ;
wire \control_unit|WideOr2~1_combout ;
wire \inst17|o[28]~3_combout ;
wire \control_unit|Selector0~0_combout ;
wire \control_unit|Selector0~1_combout ;
wire \gerador_imediatos|Selector3~0_combout ;
wire \banco_registradores|regs[10][27]~feeder_combout ;
wire \banco_registradores|regs[10][27]~q ;
wire \banco_registradores|regs[8][27]~feeder_combout ;
wire \banco_registradores|regs[8][27]~q ;
wire \banco_registradores|regs[11][27]~feeder_combout ;
wire \banco_registradores|Decoder0~6_combout ;
wire \banco_registradores|regs[11][27]~q ;
wire \banco_registradores|rd2[27]~45_combout ;
wire \banco_registradores|rd2[31]~1_combout ;
wire \banco_registradores|regs[18][27]~q ;
wire \banco_registradores|regs[22][27]~q ;
wire \banco_registradores|regs[26][27]~q ;
wire \banco_registradores|regs[30][27]~feeder_combout ;
wire \banco_registradores|regs[30][27]~q ;
wire \banco_registradores|rd2[27]~48_combout ;
wire \banco_registradores|regs[24][27]~feeder_combout ;
wire \banco_registradores|regs[24][27]~q ;
wire \banco_registradores|regs[16][27]~feeder_combout ;
wire \banco_registradores|regs[16][27]~q ;
wire \banco_registradores|regs[20][27]~feeder_combout ;
wire \banco_registradores|regs[20][27]~q ;
wire \banco_registradores|regs[28][27]~q ;
wire \banco_registradores|rd2[27]~46_combout ;
wire \banco_registradores|regs[19][27]~q ;
wire \banco_registradores|regs[27][27]~q ;
wire \banco_registradores|regs[31][27]~q ;
wire \banco_registradores|regs[23][27]~q ;
wire \banco_registradores|rd2[27]~49_combout ;
wire \banco_registradores|regs[25][27]~feeder_combout ;
wire \banco_registradores|regs[25][27]~q ;
wire \banco_registradores|regs[21][27]~q ;
wire \banco_registradores|regs[29][27]~q ;
wire \banco_registradores|regs[17][27]~feeder_combout ;
wire \banco_registradores|regs[17][27]~q ;
wire \banco_registradores|rd2[27]~47_combout ;
wire \banco_registradores|rd2[27]~50_combout ;
wire \banco_registradores|regs[14][27]~q ;
wire \banco_registradores|regs[13][27]~q ;
wire \banco_registradores|regs[12][27]~feeder_combout ;
wire \banco_registradores|regs[12][27]~q ;
wire \banco_registradores|regs[15][27]~q ;
wire \banco_registradores|rd2[27]~51_combout ;
wire \banco_registradores|regs[1][27]~q ;
wire \banco_registradores|regs[2][27]~q ;
wire \banco_registradores|regs[3][27]~q ;
wire \banco_registradores|rd2[27]~53_combout ;
wire \banco_registradores|regs[7][27]~q ;
wire \banco_registradores|regs[5][27]~feeder_combout ;
wire \banco_registradores|regs[5][27]~q ;
wire \banco_registradores|regs[6][27]~feeder_combout ;
wire \banco_registradores|regs[6][27]~q ;
wire \banco_registradores|regs[4][27]~feeder_combout ;
wire \banco_registradores|regs[4][27]~q ;
wire \banco_registradores|rd2[27]~52_combout ;
wire \banco_registradores|rd2[27]~54_combout ;
wire \banco_registradores|rd2[27]~55_combout ;
wire \inst17|o[27]~4_combout ;
wire \gerador_imediatos|Selector4~0_combout ;
wire \banco_registradores|regs[8][26]~feeder_combout ;
wire \banco_registradores|regs[8][26]~q ;
wire \banco_registradores|regs[10][26]~q ;
wire \banco_registradores|regs[9][26]~feeder_combout ;
wire \banco_registradores|regs[9][26]~q ;
wire \banco_registradores|regs[11][26]~q ;
wire \banco_registradores|rd2[26]~56_combout ;
wire \banco_registradores|regs[22][26]~q ;
wire \banco_registradores|regs[18][26]~q ;
wire \banco_registradores|regs[26][26]~q ;
wire \banco_registradores|regs[30][26]~q ;
wire \banco_registradores|rd2[26]~59_combout ;
wire \banco_registradores|regs[24][26]~feeder_combout ;
wire \banco_registradores|regs[24][26]~q ;
wire \banco_registradores|regs[28][26]~q ;
wire \banco_registradores|regs[16][26]~q ;
wire \banco_registradores|regs[20][26]~q ;
wire \banco_registradores|rd2[26]~57_combout ;
wire \banco_registradores|regs[17][26]~q ;
wire \banco_registradores|regs[25][26]~q ;
wire \banco_registradores|regs[21][26]~q ;
wire \banco_registradores|regs[29][26]~q ;
wire \banco_registradores|rd2[26]~58_combout ;
wire \banco_registradores|regs[27][26]~q ;
wire \banco_registradores|regs[31][26]~q ;
wire \banco_registradores|regs[19][26]~feeder_combout ;
wire \banco_registradores|regs[19][26]~q ;
wire \banco_registradores|regs[23][26]~q ;
wire \banco_registradores|rd2[26]~60_combout ;
wire \banco_registradores|rd2[26]~61_combout ;
wire \banco_registradores|regs[7][26]~feeder_combout ;
wire \banco_registradores|regs[7][26]~q ;
wire \banco_registradores|regs[6][26]~q ;
wire \banco_registradores|regs[5][26]~feeder_combout ;
wire \banco_registradores|regs[5][26]~q ;
wire \banco_registradores|regs[4][26]~q ;
wire \banco_registradores|rd2[26]~63_combout ;
wire \banco_registradores|regs[14][26]~q ;
wire \banco_registradores|regs[13][26]~q ;
wire \banco_registradores|regs[12][26]~q ;
wire \banco_registradores|regs[15][26]~q ;
wire \banco_registradores|rd2[26]~62_combout ;
wire \banco_registradores|regs[2][26]~q ;
wire \banco_registradores|regs[3][26]~q ;
wire \banco_registradores|rd2[26]~64_combout ;
wire \banco_registradores|rd2[26]~65_combout ;
wire \banco_registradores|rd2[26]~66_combout ;
wire \inst17|o[26]~5_combout ;
wire \gerador_imediatos|Selector5~0_combout ;
wire \banco_registradores|regs[3][25]~q ;
wire \banco_registradores|regs[2][25]~q ;
wire \banco_registradores|regs[1][25]~q ;
wire \banco_registradores|rd2[25]~74_combout ;
wire \banco_registradores|regs[6][25]~q ;
wire \banco_registradores|regs[4][25]~feeder_combout ;
wire \banco_registradores|regs[4][25]~q ;
wire \banco_registradores|regs[7][25]~q ;
wire \banco_registradores|regs[5][25]~q ;
wire \banco_registradores|rd2[25]~73_combout ;
wire \banco_registradores|regs[14][25]~q ;
wire \banco_registradores|regs[12][25]~feeder_combout ;
wire \banco_registradores|regs[12][25]~q ;
wire \banco_registradores|regs[13][25]~q ;
wire \banco_registradores|regs[15][25]~q ;
wire \banco_registradores|rd2[25]~72_combout ;
wire \banco_registradores|rd2[25]~75_combout ;
wire \banco_registradores|regs[11][25]~q ;
wire \banco_registradores|regs[10][25]~feeder_combout ;
wire \banco_registradores|regs[10][25]~q ;
wire \banco_registradores|regs[9][25]~feeder_combout ;
wire \banco_registradores|regs[9][25]~q ;
wire \banco_registradores|regs[8][25]~feeder_combout ;
wire \banco_registradores|regs[8][25]~q ;
wire \banco_registradores|rd2[25]~376_combout ;
wire \inst17|o[25]~6_combout ;
wire \banco_registradores|rd1[25]~67_combout ;
wire \banco_registradores|rd1[25]~75_combout ;
wire \banco_registradores|rd1[25]~73_combout ;
wire \banco_registradores|rd1[25]~74_combout ;
wire \banco_registradores|rd1[25]~76_combout ;
wire \banco_registradores|regs[20][25]~q ;
wire \banco_registradores|regs[16][25]~feeder_combout ;
wire \banco_registradores|regs[16][25]~q ;
wire \banco_registradores|regs[24][25]~feeder_combout ;
wire \banco_registradores|regs[24][25]~q ;
wire \banco_registradores|regs[28][25]~feeder_combout ;
wire \banco_registradores|regs[28][25]~q ;
wire \banco_registradores|rd1[25]~68_combout ;
wire \banco_registradores|regs[26][25]~q ;
wire \banco_registradores|regs[30][25]~q ;
wire \banco_registradores|regs[22][25]~feeder_combout ;
wire \banco_registradores|regs[22][25]~q ;
wire \banco_registradores|regs[18][25]~q ;
wire \banco_registradores|rd1[25]~70_combout ;
wire \banco_registradores|regs[29][25]~q ;
wire \banco_registradores|regs[21][25]~q ;
wire \banco_registradores|regs[17][25]~q ;
wire \banco_registradores|rd1[25]~69_combout ;
wire \banco_registradores|regs[19][25]~feeder_combout ;
wire \banco_registradores|regs[19][25]~q ;
wire \banco_registradores|regs[31][25]~feeder_combout ;
wire \banco_registradores|regs[31][25]~q ;
wire \banco_registradores|regs[23][25]~q ;
wire \banco_registradores|regs[27][25]~q ;
wire \banco_registradores|rd1[25]~71_combout ;
wire \banco_registradores|rd1[25]~72_combout ;
wire \banco_registradores|rd1[25]~77_combout ;
wire \control_unit|WideOr1~2_combout ;
wire \gerador_imediatos|Selector9~0_combout ;
wire \gerador_imediatos|Selector6~0_combout ;
wire \banco_registradores|regs[9][24]~q ;
wire \banco_registradores|regs[11][24]~q ;
wire \banco_registradores|regs[10][24]~feeder_combout ;
wire \banco_registradores|regs[10][24]~q ;
wire \banco_registradores|regs[8][24]~q ;
wire \banco_registradores|rd1[24]~78_combout ;
wire \banco_registradores|regs[26][24]~q ;
wire \banco_registradores|regs[18][24]~q ;
wire \banco_registradores|regs[30][24]~q ;
wire \banco_registradores|regs[22][24]~q ;
wire \banco_registradores|rd1[24]~81_combout ;
wire \banco_registradores|regs[28][24]~q ;
wire \banco_registradores|regs[24][24]~q ;
wire \banco_registradores|regs[20][24]~feeder_combout ;
wire \banco_registradores|regs[20][24]~q ;
wire \banco_registradores|regs[16][24]~q ;
wire \banco_registradores|rd1[24]~79_combout ;
wire \banco_registradores|regs[19][24]~feeder_combout ;
wire \banco_registradores|regs[19][24]~q ;
wire \banco_registradores|regs[23][24]~feeder_combout ;
wire \banco_registradores|regs[23][24]~q ;
wire \banco_registradores|regs[31][24]~q ;
wire \banco_registradores|regs[27][24]~q ;
wire \banco_registradores|rd1[24]~82_combout ;
wire \banco_registradores|regs[17][24]~q ;
wire \banco_registradores|regs[25][24]~q ;
wire \banco_registradores|regs[29][24]~q ;
wire \banco_registradores|regs[21][24]~q ;
wire \banco_registradores|rd1[24]~80_combout ;
wire \banco_registradores|rd1[24]~83_combout ;
wire \banco_registradores|regs[1][24]~q ;
wire \banco_registradores|regs[3][24]~q ;
wire \banco_registradores|rd1[24]~86_combout ;
wire \banco_registradores|regs[14][24]~q ;
wire \banco_registradores|regs[13][24]~q ;
wire \banco_registradores|regs[12][24]~feeder_combout ;
wire \banco_registradores|regs[12][24]~q ;
wire \banco_registradores|regs[15][24]~q ;
wire \banco_registradores|rd1[24]~84_combout ;
wire \banco_registradores|regs[5][24]~q ;
wire \banco_registradores|regs[4][24]~feeder_combout ;
wire \banco_registradores|regs[4][24]~q ;
wire \banco_registradores|regs[7][24]~q ;
wire \banco_registradores|regs[6][24]~q ;
wire \banco_registradores|rd1[24]~85_combout ;
wire \banco_registradores|rd1[24]~87_combout ;
wire \banco_registradores|rd1[24]~88_combout ;
wire \banco_registradores|rd2[24]~372_combout ;
wire \banco_registradores|rd2[24]~78_combout ;
wire \banco_registradores|rd2[24]~77_combout ;
wire \banco_registradores|rd2[24]~80_combout ;
wire \banco_registradores|rd2[24]~79_combout ;
wire \banco_registradores|rd2[24]~81_combout ;
wire \inst17|o[24]~7_combout ;
wire \gerador_imediatos|Selector7~0_combout ;
wire \banco_registradores|regs[9][23]~feeder_combout ;
wire \banco_registradores|regs[9][23]~q ;
wire \banco_registradores|regs[11][23]~feeder_combout ;
wire \banco_registradores|regs[11][23]~q ;
wire \banco_registradores|regs[10][23]~q ;
wire \banco_registradores|rd2[23]~87_combout ;
wire \banco_registradores|regs[14][23]~feeder_combout ;
wire \banco_registradores|regs[14][23]~q ;
wire \banco_registradores|regs[13][23]~q ;
wire \banco_registradores|regs[12][23]~feeder_combout ;
wire \banco_registradores|regs[12][23]~q ;
wire \banco_registradores|regs[15][23]~q ;
wire \banco_registradores|rd2[23]~93_combout ;
wire \banco_registradores|regs[2][23]~q ;
wire \banco_registradores|regs[3][23]~q ;
wire \banco_registradores|regs[1][23]~q ;
wire \banco_registradores|rd2[23]~95_combout ;
wire \banco_registradores|regs[5][23]~q ;
wire \banco_registradores|regs[6][23]~q ;
wire \banco_registradores|regs[7][23]~feeder_combout ;
wire \banco_registradores|regs[7][23]~q ;
wire \banco_registradores|regs[4][23]~feeder_combout ;
wire \banco_registradores|regs[4][23]~q ;
wire \banco_registradores|rd2[23]~94_combout ;
wire \banco_registradores|rd2[23]~96_combout ;
wire \banco_registradores|regs[22][23]~q ;
wire \banco_registradores|regs[26][23]~q ;
wire \banco_registradores|regs[18][23]~q ;
wire \banco_registradores|regs[30][23]~q ;
wire \banco_registradores|rd2[23]~90_combout ;
wire \banco_registradores|regs[25][23]~feeder_combout ;
wire \banco_registradores|regs[25][23]~q ;
wire \banco_registradores|regs[21][23]~q ;
wire \banco_registradores|regs[17][23]~feeder_combout ;
wire \banco_registradores|regs[17][23]~q ;
wire \banco_registradores|regs[29][23]~q ;
wire \banco_registradores|rd2[23]~89_combout ;
wire \banco_registradores|regs[19][23]~q ;
wire \banco_registradores|regs[27][23]~q ;
wire \banco_registradores|regs[23][23]~feeder_combout ;
wire \banco_registradores|regs[23][23]~q ;
wire \banco_registradores|regs[31][23]~q ;
wire \banco_registradores|rd2[23]~91_combout ;
wire \banco_registradores|regs[28][23]~q ;
wire \banco_registradores|regs[16][23]~feeder_combout ;
wire \banco_registradores|regs[16][23]~q ;
wire \banco_registradores|regs[24][23]~q ;
wire \banco_registradores|regs[20][23]~feeder_combout ;
wire \banco_registradores|regs[20][23]~q ;
wire \banco_registradores|rd2[23]~88_combout ;
wire \banco_registradores|rd2[23]~92_combout ;
wire \banco_registradores|rd2[23]~97_combout ;
wire \inst17|o[23]~8_combout ;
wire \gerador_imediatos|Selector8~0_combout ;
wire \inst17|o[22]~9_combout ;
wire \banco_registradores|regs[10][22]~q ;
wire \banco_registradores|regs[8][22]~feeder_combout ;
wire \banco_registradores|regs[8][22]~q ;
wire \banco_registradores|regs[9][22]~q ;
wire \banco_registradores|rd1[22]~100_combout ;
wire \banco_registradores|regs[4][22]~feeder_combout ;
wire \banco_registradores|regs[4][22]~q ;
wire \banco_registradores|regs[5][22]~feeder_combout ;
wire \banco_registradores|regs[5][22]~q ;
wire \banco_registradores|regs[6][22]~feeder_combout ;
wire \banco_registradores|regs[6][22]~q ;
wire \banco_registradores|regs[7][22]~feeder_combout ;
wire \banco_registradores|regs[7][22]~q ;
wire \banco_registradores|rd1[22]~107_combout ;
wire \banco_registradores|regs[2][22]~q ;
wire \banco_registradores|regs[1][22]~q ;
wire \banco_registradores|regs[3][22]~q ;
wire \banco_registradores|rd1[22]~108_combout ;
wire \banco_registradores|regs[13][22]~q ;
wire \banco_registradores|regs[15][22]~q ;
wire \banco_registradores|regs[14][22]~q ;
wire \banco_registradores|regs[12][22]~feeder_combout ;
wire \banco_registradores|regs[12][22]~q ;
wire \banco_registradores|rd1[22]~106_combout ;
wire \banco_registradores|rd1[22]~109_combout ;
wire \banco_registradores|regs[23][22]~q ;
wire \banco_registradores|regs[27][22]~q ;
wire \banco_registradores|regs[19][22]~feeder_combout ;
wire \banco_registradores|regs[19][22]~q ;
wire \banco_registradores|regs[31][22]~feeder_combout ;
wire \banco_registradores|regs[31][22]~q ;
wire \banco_registradores|rd1[22]~104_combout ;
wire \banco_registradores|regs[22][22]~q ;
wire \banco_registradores|regs[18][22]~q ;
wire \banco_registradores|regs[26][22]~q ;
wire \banco_registradores|regs[30][22]~q ;
wire \banco_registradores|rd1[22]~103_combout ;
wire \banco_registradores|regs[17][22]~q ;
wire \banco_registradores|regs[25][22]~q ;
wire \banco_registradores|regs[29][22]~feeder_combout ;
wire \banco_registradores|regs[29][22]~q ;
wire \banco_registradores|regs[21][22]~q ;
wire \banco_registradores|rd1[22]~102_combout ;
wire \banco_registradores|regs[16][22]~q ;
wire \banco_registradores|regs[24][22]~q ;
wire \banco_registradores|regs[20][22]~feeder_combout ;
wire \banco_registradores|regs[20][22]~q ;
wire \banco_registradores|regs[28][22]~feeder_combout ;
wire \banco_registradores|regs[28][22]~q ;
wire \banco_registradores|rd1[22]~101_combout ;
wire \banco_registradores|rd1[22]~105_combout ;
wire \banco_registradores|rd1[22]~110_combout ;
wire \gerador_imediatos|Selector9~1_combout ;
wire \banco_registradores|regs[14][21]~q ;
wire \banco_registradores|regs[15][21]~q ;
wire \banco_registradores|regs[12][21]~feeder_combout ;
wire \banco_registradores|regs[12][21]~q ;
wire \banco_registradores|regs[13][21]~q ;
wire \banco_registradores|rd2[21]~114_combout ;
wire \banco_registradores|regs[4][21]~feeder_combout ;
wire \banco_registradores|regs[4][21]~q ;
wire \banco_registradores|regs[7][21]~q ;
wire \banco_registradores|regs[5][21]~q ;
wire \banco_registradores|regs[6][21]~feeder_combout ;
wire \banco_registradores|regs[6][21]~q ;
wire \banco_registradores|rd2[21]~115_combout ;
wire \banco_registradores|regs[1][21]~q ;
wire \banco_registradores|regs[2][21]~q ;
wire \banco_registradores|regs[3][21]~feeder_combout ;
wire \banco_registradores|regs[3][21]~q ;
wire \banco_registradores|rd2[21]~116_combout ;
wire \banco_registradores|rd2[21]~117_combout ;
wire \banco_registradores|regs[30][21]~q ;
wire \banco_registradores|regs[22][21]~q ;
wire \banco_registradores|regs[26][21]~q ;
wire \banco_registradores|regs[18][21]~q ;
wire \banco_registradores|rd2[21]~111_combout ;
wire \banco_registradores|regs[29][21]~q ;
wire \banco_registradores|regs[21][21]~q ;
wire \banco_registradores|regs[25][21]~q ;
wire \banco_registradores|regs[17][21]~feeder_combout ;
wire \banco_registradores|regs[17][21]~q ;
wire \banco_registradores|rd2[21]~110_combout ;
wire \banco_registradores|regs[19][21]~q ;
wire \banco_registradores|regs[27][21]~feeder_combout ;
wire \banco_registradores|regs[27][21]~q ;
wire \banco_registradores|regs[23][21]~feeder_combout ;
wire \banco_registradores|regs[23][21]~q ;
wire \banco_registradores|regs[31][21]~q ;
wire \banco_registradores|rd2[21]~112_combout ;
wire \banco_registradores|regs[24][21]~q ;
wire \banco_registradores|regs[20][21]~q ;
wire \banco_registradores|regs[28][21]~q ;
wire \banco_registradores|regs[16][21]~feeder_combout ;
wire \banco_registradores|regs[16][21]~q ;
wire \banco_registradores|rd2[21]~109_combout ;
wire \banco_registradores|rd2[21]~113_combout ;
wire \inst17|o[21]~10_combout ;
wire \banco_registradores|regs[9][21]~q ;
wire \banco_registradores|regs[8][21]~q ;
wire \banco_registradores|regs[10][21]~q ;
wire \banco_registradores|rd1[21]~111_combout ;
wire \banco_registradores|rd1[21]~117_combout ;
wire \banco_registradores|rd1[21]~119_combout ;
wire \banco_registradores|rd1[21]~118_combout ;
wire \banco_registradores|rd1[21]~120_combout ;
wire \banco_registradores|rd1[21]~114_combout ;
wire \banco_registradores|rd1[21]~113_combout ;
wire \banco_registradores|rd1[21]~112_combout ;
wire \banco_registradores|rd1[21]~115_combout ;
wire \banco_registradores|rd1[21]~116_combout ;
wire \banco_registradores|rd1[21]~121_combout ;
wire \gerador_imediatos|Selector10~0_combout ;
wire \banco_registradores|regs[11][20]~q ;
wire \banco_registradores|regs[10][20]~feeder_combout ;
wire \banco_registradores|regs[10][20]~q ;
wire \banco_registradores|regs[8][20]~q ;
wire \banco_registradores|rd2[20]~364_combout ;
wire \banco_registradores|regs[31][20]~q ;
wire \banco_registradores|regs[19][20]~feeder_combout ;
wire \banco_registradores|regs[19][20]~q ;
wire \banco_registradores|regs[27][20]~feeder_combout ;
wire \banco_registradores|regs[27][20]~q ;
wire \banco_registradores|regs[23][20]~q ;
wire \banco_registradores|rd2[20]~122_combout ;
wire \banco_registradores|regs[25][20]~q ;
wire \banco_registradores|regs[29][20]~q ;
wire \banco_registradores|regs[21][20]~q ;
wire \banco_registradores|regs[17][20]~feeder_combout ;
wire \banco_registradores|regs[17][20]~q ;
wire \banco_registradores|rd2[20]~120_combout ;
wire \banco_registradores|regs[30][20]~q ;
wire \banco_registradores|regs[22][20]~feeder_combout ;
wire \banco_registradores|regs[22][20]~q ;
wire \banco_registradores|regs[26][20]~feeder_combout ;
wire \banco_registradores|regs[26][20]~q ;
wire \banco_registradores|regs[18][20]~q ;
wire \banco_registradores|rd2[20]~121_combout ;
wire \banco_registradores|regs[28][20]~q ;
wire \banco_registradores|regs[16][20]~q ;
wire \banco_registradores|regs[24][20]~feeder_combout ;
wire \banco_registradores|regs[24][20]~q ;
wire \banco_registradores|regs[20][20]~q ;
wire \banco_registradores|rd2[20]~119_combout ;
wire \banco_registradores|rd2[20]~123_combout ;
wire \banco_registradores|regs[13][20]~q ;
wire \banco_registradores|regs[14][20]~feeder_combout ;
wire \banco_registradores|regs[14][20]~q ;
wire \banco_registradores|regs[12][20]~q ;
wire \banco_registradores|regs[15][20]~q ;
wire \banco_registradores|rd2[20]~124_combout ;
wire \banco_registradores|regs[2][20]~feeder_combout ;
wire \banco_registradores|regs[2][20]~q ;
wire \banco_registradores|regs[1][20]~feeder_combout ;
wire \banco_registradores|regs[1][20]~q ;
wire \banco_registradores|regs[3][20]~q ;
wire \banco_registradores|rd2[20]~126_combout ;
wire \banco_registradores|regs[5][20]~feeder_combout ;
wire \banco_registradores|regs[5][20]~q ;
wire \banco_registradores|regs[7][20]~q ;
wire \banco_registradores|regs[6][20]~q ;
wire \banco_registradores|regs[4][20]~feeder_combout ;
wire \banco_registradores|regs[4][20]~q ;
wire \banco_registradores|rd2[20]~125_combout ;
wire \banco_registradores|rd2[20]~127_combout ;
wire \inst17|o[20]~11_combout ;
wire \banco_registradores|rd2[20]~128_combout ;
wire \gerador_imediatos|Selector15~0_combout ;
wire \gerador_imediatos|Selector11~0_combout ;
wire \gerador_imediatos|Selector15~1_combout ;
wire \gerador_imediatos|Selector11~1_combout ;
wire \gerador_imediatos|Selector11~4_combout ;
wire \gerador_imediatos|Selector11~2_combout ;
wire \banco_registradores|regs[30][19]~q ;
wire \banco_registradores|regs[26][19]~q ;
wire \banco_registradores|regs[18][19]~q ;
wire \banco_registradores|regs[22][19]~feeder_combout ;
wire \banco_registradores|regs[22][19]~q ;
wire \banco_registradores|rd2[19]~131_combout ;
wire \banco_registradores|regs[16][19]~feeder_combout ;
wire \banco_registradores|regs[16][19]~q ;
wire \banco_registradores|regs[28][19]~feeder_combout ;
wire \banco_registradores|regs[28][19]~q ;
wire \banco_registradores|regs[20][19]~feeder_combout ;
wire \banco_registradores|regs[20][19]~q ;
wire \banco_registradores|regs[24][19]~q ;
wire \banco_registradores|rd2[19]~129_combout ;
wire \banco_registradores|regs[29][19]~q ;
wire \banco_registradores|regs[25][19]~feeder_combout ;
wire \banco_registradores|regs[25][19]~q ;
wire \banco_registradores|regs[17][19]~feeder_combout ;
wire \banco_registradores|regs[17][19]~q ;
wire \banco_registradores|regs[21][19]~feeder_combout ;
wire \banco_registradores|regs[21][19]~q ;
wire \banco_registradores|rd2[19]~130_combout ;
wire \banco_registradores|regs[23][19]~feeder_combout ;
wire \banco_registradores|regs[23][19]~q ;
wire \banco_registradores|regs[19][19]~feeder_combout ;
wire \banco_registradores|regs[19][19]~q ;
wire \banco_registradores|regs[31][19]~q ;
wire \banco_registradores|rd2[19]~132_combout ;
wire \banco_registradores|rd2[19]~133_combout ;
wire \banco_registradores|regs[1][19]~q ;
wire \banco_registradores|regs[3][19]~q ;
wire \banco_registradores|regs[2][19]~q ;
wire \banco_registradores|rd2[19]~135_combout ;
wire \banco_registradores|regs[5][19]~q ;
wire \banco_registradores|regs[7][19]~q ;
wire \banco_registradores|regs[4][19]~q ;
wire \banco_registradores|regs[6][19]~q ;
wire \banco_registradores|rd2[19]~134_combout ;
wire \banco_registradores|regs[8][19]~feeder_combout ;
wire \banco_registradores|regs[8][19]~q ;
wire \banco_registradores|regs[10][19]~feeder_combout ;
wire \banco_registradores|regs[10][19]~q ;
wire \banco_registradores|regs[11][19]~feeder_combout ;
wire \banco_registradores|regs[11][19]~q ;
wire \banco_registradores|regs[9][19]~q ;
wire \banco_registradores|rd2[19]~137_combout ;
wire \banco_registradores|regs[13][19]~q ;
wire \banco_registradores|regs[12][19]~feeder_combout ;
wire \banco_registradores|regs[12][19]~q ;
wire \banco_registradores|regs[14][19]~q ;
wire \banco_registradores|regs[15][19]~q ;
wire \banco_registradores|rd2[19]~136_combout ;
wire \banco_registradores|rd2[19]~138_combout ;
wire \inst17|o[19]~12_combout ;
wire \banco_registradores|rd2[19]~139_combout ;
wire \gerador_imediatos|Selector12~0_combout ;
wire \gerador_imediatos|Selector12~1_combout ;
wire \banco_registradores|regs[22][18]~feeder_combout ;
wire \banco_registradores|regs[22][18]~q ;
wire \banco_registradores|regs[18][18]~q ;
wire \banco_registradores|regs[26][18]~q ;
wire \banco_registradores|regs[30][18]~q ;
wire \banco_registradores|rd2[18]~142_combout ;
wire \banco_registradores|regs[23][18]~q ;
wire \banco_registradores|regs[19][18]~q ;
wire \banco_registradores|regs[31][18]~q ;
wire \banco_registradores|regs[27][18]~q ;
wire \banco_registradores|rd2[18]~143_combout ;
wire \banco_registradores|regs[21][18]~feeder_combout ;
wire \banco_registradores|regs[21][18]~q ;
wire \banco_registradores|regs[25][18]~q ;
wire \banco_registradores|regs[17][18]~feeder_combout ;
wire \banco_registradores|regs[17][18]~q ;
wire \banco_registradores|regs[29][18]~feeder_combout ;
wire \banco_registradores|regs[29][18]~q ;
wire \banco_registradores|rd2[18]~141_combout ;
wire \banco_registradores|regs[16][18]~q ;
wire \banco_registradores|regs[20][18]~q ;
wire \banco_registradores|regs[24][18]~q ;
wire \banco_registradores|regs[28][18]~feeder_combout ;
wire \banco_registradores|regs[28][18]~q ;
wire \banco_registradores|rd2[18]~140_combout ;
wire \banco_registradores|rd2[18]~144_combout ;
wire \banco_registradores|regs[1][18]~q ;
wire \banco_registradores|regs[2][18]~q ;
wire \banco_registradores|regs[3][18]~q ;
wire \banco_registradores|rd2[18]~146_combout ;
wire \banco_registradores|regs[10][18]~q ;
wire \banco_registradores|regs[11][18]~feeder_combout ;
wire \banco_registradores|regs[11][18]~q ;
wire \banco_registradores|regs[8][18]~feeder_combout ;
wire \banco_registradores|regs[8][18]~q ;
wire \banco_registradores|rd2[18]~148_combout ;
wire \banco_registradores|regs[5][18]~q ;
wire \banco_registradores|regs[4][18]~feeder_combout ;
wire \banco_registradores|regs[4][18]~q ;
wire \banco_registradores|regs[6][18]~q ;
wire \banco_registradores|regs[7][18]~q ;
wire \banco_registradores|rd2[18]~145_combout ;
wire \banco_registradores|regs[15][18]~feeder_combout ;
wire \banco_registradores|regs[15][18]~q ;
wire \banco_registradores|regs[13][18]~q ;
wire \banco_registradores|regs[12][18]~feeder_combout ;
wire \banco_registradores|regs[12][18]~q ;
wire \banco_registradores|regs[14][18]~q ;
wire \banco_registradores|rd2[18]~147_combout ;
wire \banco_registradores|rd2[18]~149_combout ;
wire \inst17|o[18]~13_combout ;
wire \banco_registradores|rd2[18]~150_combout ;
wire \gerador_imediatos|Selector13~0_combout ;
wire \gerador_imediatos|Selector13~1_combout ;
wire \banco_registradores|regs[23][17]~q ;
wire \banco_registradores|regs[31][17]~q ;
wire \banco_registradores|regs[19][17]~q ;
wire \banco_registradores|regs[27][17]~q ;
wire \banco_registradores|rd1[17]~158_combout ;
wire \banco_registradores|regs[17][17]~feeder_combout ;
wire \banco_registradores|regs[17][17]~q ;
wire \banco_registradores|regs[21][17]~q ;
wire \banco_registradores|regs[29][17]~q ;
wire \banco_registradores|rd1[17]~156_combout ;
wire \banco_registradores|regs[20][17]~q ;
wire \banco_registradores|regs[24][17]~q ;
wire \banco_registradores|regs[16][17]~feeder_combout ;
wire \banco_registradores|regs[16][17]~q ;
wire \banco_registradores|regs[28][17]~q ;
wire \banco_registradores|rd1[17]~155_combout ;
wire \banco_registradores|regs[30][17]~q ;
wire \banco_registradores|regs[22][17]~feeder_combout ;
wire \banco_registradores|regs[22][17]~q ;
wire \banco_registradores|regs[18][17]~q ;
wire \banco_registradores|regs[26][17]~q ;
wire \banco_registradores|rd1[17]~157_combout ;
wire \banco_registradores|rd1[17]~159_combout ;
wire \banco_registradores|regs[1][17]~q ;
wire \banco_registradores|regs[3][17]~q ;
wire \banco_registradores|regs[2][17]~q ;
wire \banco_registradores|rd1[17]~161_combout ;
wire \banco_registradores|regs[14][17]~q ;
wire \banco_registradores|regs[15][17]~q ;
wire \banco_registradores|regs[13][17]~q ;
wire \banco_registradores|regs[12][17]~q ;
wire \banco_registradores|rd1[17]~162_combout ;
wire \banco_registradores|regs[4][17]~feeder_combout ;
wire \banco_registradores|regs[4][17]~q ;
wire \banco_registradores|regs[5][17]~q ;
wire \banco_registradores|regs[7][17]~q ;
wire \banco_registradores|regs[6][17]~q ;
wire \banco_registradores|rd1[17]~160_combout ;
wire \banco_registradores|regs[8][17]~q ;
wire \banco_registradores|regs[10][17]~q ;
wire \banco_registradores|regs[9][17]~q ;
wire \banco_registradores|regs[11][17]~q ;
wire \banco_registradores|rd1[17]~163_combout ;
wire \banco_registradores|rd1[17]~164_combout ;
wire \banco_registradores|rd1[17]~165_combout ;
wire \banco_registradores|rd2[17]~157_combout ;
wire \banco_registradores|rd2[17]~158_combout ;
wire \banco_registradores|rd2[17]~159_combout ;
wire \banco_registradores|rd2[17]~156_combout ;
wire \banco_registradores|rd2[17]~160_combout ;
wire \inst17|o[17]~14_combout ;
wire \gerador_imediatos|Selector14~0_combout ;
wire \gerador_imediatos|Selector14~1_combout ;
wire \banco_registradores|regs[3][16]~q ;
wire \banco_registradores|regs[2][16]~q ;
wire \banco_registradores|regs[1][16]~q ;
wire \banco_registradores|rd1[16]~172_combout ;
wire \banco_registradores|regs[12][16]~q ;
wire \banco_registradores|regs[14][16]~q ;
wire \banco_registradores|regs[13][16]~q ;
wire \banco_registradores|regs[15][16]~q ;
wire \banco_registradores|rd1[16]~173_combout ;
wire \banco_registradores|regs[4][16]~q ;
wire \banco_registradores|regs[5][16]~q ;
wire \banco_registradores|regs[7][16]~q ;
wire \banco_registradores|rd1[16]~171_combout ;
wire \banco_registradores|regs[11][16]~q ;
wire \banco_registradores|regs[8][16]~feeder_combout ;
wire \banco_registradores|regs[8][16]~q ;
wire \banco_registradores|regs[9][16]~q ;
wire \banco_registradores|regs[10][16]~q ;
wire \banco_registradores|rd1[16]~174_combout ;
wire \banco_registradores|rd1[16]~175_combout ;
wire \banco_registradores|regs[23][16]~q ;
wire \banco_registradores|regs[19][16]~feeder_combout ;
wire \banco_registradores|regs[19][16]~q ;
wire \banco_registradores|regs[31][16]~q ;
wire \banco_registradores|regs[27][16]~q ;
wire \banco_registradores|rd1[16]~169_combout ;
wire \banco_registradores|regs[25][16]~q ;
wire \banco_registradores|regs[17][16]~feeder_combout ;
wire \banco_registradores|regs[17][16]~q ;
wire \banco_registradores|regs[21][16]~q ;
wire \banco_registradores|regs[29][16]~q ;
wire \banco_registradores|rd1[16]~167_combout ;
wire \banco_registradores|regs[30][16]~q ;
wire \banco_registradores|regs[18][16]~q ;
wire \banco_registradores|regs[26][16]~q ;
wire \banco_registradores|regs[22][16]~q ;
wire \banco_registradores|rd1[16]~168_combout ;
wire \banco_registradores|regs[28][16]~q ;
wire \banco_registradores|regs[24][16]~q ;
wire \banco_registradores|regs[16][16]~q ;
wire \banco_registradores|regs[20][16]~q ;
wire \banco_registradores|rd1[16]~166_combout ;
wire \banco_registradores|rd1[16]~170_combout ;
wire \banco_registradores|rd1[16]~176_combout ;
wire \banco_registradores|rd2[16]~165_combout ;
wire \banco_registradores|rd2[16]~163_combout ;
wire \banco_registradores|rd2[16]~164_combout ;
wire \banco_registradores|rd2[16]~162_combout ;
wire \banco_registradores|rd2[16]~166_combout ;
wire \inst17|o[16]~15_combout ;
wire \gerador_imediatos|Selector15~2_combout ;
wire \gerador_imediatos|Selector15~3_combout ;
wire \banco_registradores|regs[26][15]~q ;
wire \banco_registradores|regs[18][15]~q ;
wire \banco_registradores|regs[30][15]~q ;
wire \banco_registradores|regs[22][15]~q ;
wire \banco_registradores|rd2[15]~175_combout ;
wire \banco_registradores|regs[23][15]~q ;
wire \banco_registradores|regs[19][15]~feeder_combout ;
wire \banco_registradores|regs[19][15]~q ;
wire \banco_registradores|regs[27][15]~q ;
wire \banco_registradores|regs[31][15]~q ;
wire \banco_registradores|rd2[15]~176_combout ;
wire \banco_registradores|regs[25][15]~q ;
wire \banco_registradores|regs[29][15]~q ;
wire \banco_registradores|regs[17][15]~q ;
wire \banco_registradores|rd2[15]~174_combout ;
wire \banco_registradores|regs[20][15]~q ;
wire \banco_registradores|regs[16][15]~q ;
wire \banco_registradores|regs[28][15]~q ;
wire \banco_registradores|regs[24][15]~q ;
wire \banco_registradores|rd2[15]~173_combout ;
wire \banco_registradores|rd2[15]~177_combout ;
wire \banco_registradores|regs[1][15]~q ;
wire \banco_registradores|regs[2][15]~q ;
wire \banco_registradores|regs[3][15]~q ;
wire \banco_registradores|rd2[15]~179_combout ;
wire \banco_registradores|regs[6][15]~q ;
wire \banco_registradores|regs[4][15]~q ;
wire \banco_registradores|regs[5][15]~q ;
wire \banco_registradores|regs[7][15]~q ;
wire \banco_registradores|rd2[15]~178_combout ;
wire \banco_registradores|regs[13][15]~feeder_combout ;
wire \banco_registradores|regs[13][15]~q ;
wire \banco_registradores|regs[12][15]~feeder_combout ;
wire \banco_registradores|regs[12][15]~q ;
wire \banco_registradores|regs[14][15]~feeder_combout ;
wire \banco_registradores|regs[14][15]~q ;
wire \banco_registradores|regs[15][15]~q ;
wire \banco_registradores|rd2[15]~180_combout ;
wire \banco_registradores|regs[9][15]~q ;
wire \banco_registradores|regs[10][15]~feeder_combout ;
wire \banco_registradores|regs[10][15]~q ;
wire \banco_registradores|regs[8][15]~feeder_combout ;
wire \banco_registradores|regs[8][15]~q ;
wire \banco_registradores|regs[11][15]~q ;
wire \banco_registradores|rd2[15]~181_combout ;
wire \banco_registradores|rd2[15]~182_combout ;
wire \inst17|o[15]~16_combout ;
wire \banco_registradores|rd2[15]~183_combout ;
wire \gerador_imediatos|Selector15~4_combout ;
wire \gerador_imediatos|Selector11~3_combout ;
wire \gerador_imediatos|Selector16~0_combout ;
wire \banco_registradores|rd1[14]~192_combout ;
wire \banco_registradores|regs[25][14]~feeder_combout ;
wire \banco_registradores|regs[25][14]~q ;
wire \banco_registradores|regs[21][14]~q ;
wire \banco_registradores|regs[17][14]~q ;
wire \banco_registradores|regs[29][14]~q ;
wire \banco_registradores|rd2[14]~190_combout ;
wire \banco_registradores|regs[19][14]~feeder_combout ;
wire \banco_registradores|regs[19][14]~q ;
wire \banco_registradores|regs[31][14]~feeder_combout ;
wire \banco_registradores|regs[31][14]~q ;
wire \banco_registradores|regs[23][14]~q ;
wire \banco_registradores|regs[27][14]~q ;
wire \banco_registradores|rd2[14]~192_combout ;
wire \banco_registradores|regs[30][14]~feeder_combout ;
wire \banco_registradores|regs[30][14]~q ;
wire \banco_registradores|regs[26][14]~feeder_combout ;
wire \banco_registradores|regs[26][14]~q ;
wire \banco_registradores|regs[22][14]~q ;
wire \banco_registradores|regs[18][14]~feeder_combout ;
wire \banco_registradores|regs[18][14]~q ;
wire \banco_registradores|rd2[14]~191_combout ;
wire \banco_registradores|regs[24][14]~q ;
wire \banco_registradores|regs[20][14]~q ;
wire \banco_registradores|regs[16][14]~q ;
wire \banco_registradores|regs[28][14]~q ;
wire \banco_registradores|rd2[14]~189_combout ;
wire \banco_registradores|rd2[14]~193_combout ;
wire \banco_registradores|regs[10][14]~feeder_combout ;
wire \banco_registradores|regs[10][14]~q ;
wire \banco_registradores|regs[9][14]~q ;
wire \banco_registradores|regs[8][14]~q ;
wire \banco_registradores|rd2[14]~360_combout ;
wire \banco_registradores|regs[1][14]~q ;
wire \banco_registradores|regs[3][14]~q ;
wire \banco_registradores|regs[2][14]~q ;
wire \banco_registradores|rd2[14]~186_combout ;
wire \banco_registradores|rd2[14]~187_combout ;
wire \banco_registradores|regs[4][14]~feeder_combout ;
wire \banco_registradores|regs[4][14]~q ;
wire \banco_registradores|regs[7][14]~q ;
wire \banco_registradores|regs[5][14]~q ;
wire \banco_registradores|regs[6][14]~q ;
wire \banco_registradores|rd2[14]~185_combout ;
wire \banco_registradores|regs[14][14]~q ;
wire \banco_registradores|regs[12][14]~q ;
wire \banco_registradores|regs[13][14]~q ;
wire \banco_registradores|regs[15][14]~q ;
wire \banco_registradores|rd2[14]~184_combout ;
wire \banco_registradores|rd2[14]~188_combout ;
wire \banco_registradores|rd2[14]~194_combout ;
wire \gerador_imediatos|Selector17~0_combout ;
wire \banco_registradores|regs[21][13]~q ;
wire \banco_registradores|regs[29][13]~q ;
wire \banco_registradores|regs[17][13]~q ;
wire \banco_registradores|regs[25][13]~feeder_combout ;
wire \banco_registradores|regs[25][13]~q ;
wire \banco_registradores|rd1[13]~206_combout ;
wire \banco_registradores|regs[19][13]~q ;
wire \banco_registradores|regs[31][13]~q ;
wire \banco_registradores|regs[23][13]~feeder_combout ;
wire \banco_registradores|regs[23][13]~q ;
wire \banco_registradores|regs[27][13]~q ;
wire \banco_registradores|rd1[13]~208_combout ;
wire \banco_registradores|regs[26][13]~q ;
wire \banco_registradores|regs[30][13]~q ;
wire \banco_registradores|regs[22][13]~feeder_combout ;
wire \banco_registradores|regs[22][13]~q ;
wire \banco_registradores|regs[18][13]~q ;
wire \banco_registradores|rd1[13]~207_combout ;
wire \banco_registradores|regs[16][13]~feeder_combout ;
wire \banco_registradores|regs[16][13]~q ;
wire \banco_registradores|regs[20][13]~feeder_combout ;
wire \banco_registradores|regs[20][13]~q ;
wire \banco_registradores|regs[28][13]~feeder_combout ;
wire \banco_registradores|regs[28][13]~q ;
wire \banco_registradores|regs[24][13]~q ;
wire \banco_registradores|rd1[13]~205_combout ;
wire \banco_registradores|rd1[13]~209_combout ;
wire \banco_registradores|regs[11][13]~q ;
wire \banco_registradores|regs[9][13]~q ;
wire \banco_registradores|regs[8][13]~feeder_combout ;
wire \banco_registradores|regs[8][13]~q ;
wire \banco_registradores|rd1[13]~204_combout ;
wire \banco_registradores|regs[7][13]~q ;
wire \banco_registradores|regs[4][13]~q ;
wire \banco_registradores|regs[5][13]~q ;
wire \banco_registradores|regs[6][13]~q ;
wire \banco_registradores|rd1[13]~201_combout ;
wire \banco_registradores|regs[3][13]~q ;
wire \banco_registradores|regs[2][13]~q ;
wire \banco_registradores|regs[1][13]~q ;
wire \banco_registradores|rd1[13]~202_combout ;
wire \banco_registradores|regs[13][13]~feeder_combout ;
wire \banco_registradores|regs[13][13]~q ;
wire \banco_registradores|regs[15][13]~q ;
wire \banco_registradores|regs[12][13]~feeder_combout ;
wire \banco_registradores|regs[12][13]~q ;
wire \banco_registradores|regs[14][13]~q ;
wire \banco_registradores|rd1[13]~200_combout ;
wire \banco_registradores|rd1[13]~203_combout ;
wire \banco_registradores|rd1[13]~210_combout ;
wire \gerador_imediatos|Selector18~0_combout ;
wire \banco_registradores|regs[11][12]~feeder_combout ;
wire \banco_registradores|regs[11][12]~q ;
wire \banco_registradores|regs[10][12]~feeder_combout ;
wire \banco_registradores|regs[10][12]~q ;
wire \banco_registradores|regs[8][12]~q ;
wire \banco_registradores|rd1[12]~215_combout ;
wire \banco_registradores|regs[27][12]~q ;
wire \banco_registradores|regs[31][12]~q ;
wire \banco_registradores|regs[19][12]~q ;
wire \banco_registradores|regs[23][12]~q ;
wire \banco_registradores|rd1[12]~219_combout ;
wire \banco_registradores|regs[22][12]~feeder_combout ;
wire \banco_registradores|regs[22][12]~q ;
wire \banco_registradores|regs[18][12]~q ;
wire \banco_registradores|regs[30][12]~q ;
wire \banco_registradores|regs[26][12]~q ;
wire \banco_registradores|rd1[12]~218_combout ;
wire \banco_registradores|regs[28][12]~q ;
wire \banco_registradores|regs[24][12]~feeder_combout ;
wire \banco_registradores|regs[24][12]~q ;
wire \banco_registradores|regs[20][12]~q ;
wire \banco_registradores|regs[16][12]~q ;
wire \banco_registradores|rd1[12]~216_combout ;
wire \banco_registradores|regs[21][12]~q ;
wire \banco_registradores|regs[17][12]~q ;
wire \banco_registradores|regs[29][12]~q ;
wire \banco_registradores|regs[25][12]~feeder_combout ;
wire \banco_registradores|regs[25][12]~q ;
wire \banco_registradores|rd1[12]~217_combout ;
wire \banco_registradores|rd1[12]~220_combout ;
wire \banco_registradores|regs[13][12]~q ;
wire \banco_registradores|regs[12][12]~q ;
wire \banco_registradores|regs[15][12]~q ;
wire \banco_registradores|regs[14][12]~q ;
wire \banco_registradores|rd1[12]~211_combout ;
wire \banco_registradores|regs[1][12]~q ;
wire \banco_registradores|regs[2][12]~q ;
wire \banco_registradores|regs[3][12]~q ;
wire \banco_registradores|rd1[12]~213_combout ;
wire \banco_registradores|regs[6][12]~feeder_combout ;
wire \banco_registradores|regs[6][12]~q ;
wire \banco_registradores|regs[5][12]~feeder_combout ;
wire \banco_registradores|regs[5][12]~q ;
wire \banco_registradores|regs[7][12]~q ;
wire \banco_registradores|regs[4][12]~feeder_combout ;
wire \banco_registradores|regs[4][12]~q ;
wire \banco_registradores|rd1[12]~212_combout ;
wire \banco_registradores|rd1[12]~214_combout ;
wire \banco_registradores|rd1[12]~221_combout ;
wire \gerador_imediatos|Selector19~0_combout ;
wire \gerador_imediatos|Selector19~1_combout ;
wire \banco_registradores|regs[14][11]~q ;
wire \banco_registradores|regs[13][11]~feeder_combout ;
wire \banco_registradores|regs[13][11]~q ;
wire \banco_registradores|regs[12][11]~q ;
wire \banco_registradores|regs[15][11]~q ;
wire \banco_registradores|rd2[11]~215_combout ;
wire \banco_registradores|regs[1][11]~q ;
wire \banco_registradores|regs[3][11]~q ;
wire \banco_registradores|regs[2][11]~q ;
wire \banco_registradores|rd2[11]~217_combout ;
wire \banco_registradores|regs[4][11]~q ;
wire \banco_registradores|regs[6][11]~q ;
wire \banco_registradores|regs[5][11]~q ;
wire \banco_registradores|regs[7][11]~q ;
wire \banco_registradores|rd2[11]~216_combout ;
wire \banco_registradores|rd2[11]~218_combout ;
wire \banco_registradores|regs[27][11]~q ;
wire \banco_registradores|regs[31][11]~q ;
wire \banco_registradores|regs[23][11]~q ;
wire \banco_registradores|regs[19][11]~q ;
wire \banco_registradores|rd2[11]~223_combout ;
wire \banco_registradores|regs[21][11]~q ;
wire \banco_registradores|regs[29][11]~q ;
wire \banco_registradores|regs[17][11]~q ;
wire \banco_registradores|regs[25][11]~q ;
wire \banco_registradores|rd2[11]~221_combout ;
wire \banco_registradores|regs[20][11]~q ;
wire \banco_registradores|regs[16][11]~q ;
wire \banco_registradores|regs[28][11]~q ;
wire \banco_registradores|regs[24][11]~feeder_combout ;
wire \banco_registradores|regs[24][11]~q ;
wire \banco_registradores|rd2[11]~220_combout ;
wire \banco_registradores|regs[22][11]~q ;
wire \banco_registradores|regs[18][11]~feeder_combout ;
wire \banco_registradores|regs[18][11]~q ;
wire \banco_registradores|regs[26][11]~q ;
wire \banco_registradores|regs[30][11]~q ;
wire \banco_registradores|rd2[11]~222_combout ;
wire \banco_registradores|rd2[11]~224_combout ;
wire \inst17|o[11]~20_combout ;
wire \banco_registradores|regs[11][11]~q ;
wire \banco_registradores|regs[8][11]~q ;
wire \banco_registradores|regs[10][11]~q ;
wire \banco_registradores|rd1[11]~226_combout ;
wire \banco_registradores|rd1[11]~228_combout ;
wire \banco_registradores|rd1[11]~229_combout ;
wire \banco_registradores|rd1[11]~230_combout ;
wire \banco_registradores|rd1[11]~227_combout ;
wire \banco_registradores|rd1[11]~231_combout ;
wire \banco_registradores|rd1[11]~224_combout ;
wire \banco_registradores|rd1[11]~223_combout ;
wire \banco_registradores|rd1[11]~222_combout ;
wire \banco_registradores|rd1[11]~225_combout ;
wire \banco_registradores|rd1[11]~232_combout ;
wire \banco_registradores|regs[10][10]~q ;
wire \banco_registradores|regs[8][10]~q ;
wire \banco_registradores|regs[11][10]~q ;
wire \banco_registradores|rd1[10]~237_combout ;
wire \banco_registradores|regs[19][10]~feeder_combout ;
wire \banco_registradores|regs[19][10]~q ;
wire \banco_registradores|regs[31][10]~q ;
wire \banco_registradores|regs[23][10]~feeder_combout ;
wire \banco_registradores|regs[23][10]~q ;
wire \banco_registradores|regs[27][10]~q ;
wire \banco_registradores|rd1[10]~241_combout ;
wire \banco_registradores|regs[22][10]~feeder_combout ;
wire \banco_registradores|regs[22][10]~q ;
wire \banco_registradores|regs[26][10]~q ;
wire \banco_registradores|regs[18][10]~feeder_combout ;
wire \banco_registradores|regs[18][10]~q ;
wire \banco_registradores|regs[30][10]~q ;
wire \banco_registradores|rd1[10]~240_combout ;
wire \banco_registradores|regs[29][10]~feeder_combout ;
wire \banco_registradores|regs[29][10]~q ;
wire \banco_registradores|regs[21][10]~q ;
wire \banco_registradores|regs[17][10]~q ;
wire \banco_registradores|regs[25][10]~feeder_combout ;
wire \banco_registradores|regs[25][10]~q ;
wire \banco_registradores|rd1[10]~239_combout ;
wire \banco_registradores|regs[20][10]~feeder_combout ;
wire \banco_registradores|regs[20][10]~q ;
wire \banco_registradores|regs[24][10]~feeder_combout ;
wire \banco_registradores|regs[24][10]~q ;
wire \banco_registradores|regs[28][10]~feeder_combout ;
wire \banco_registradores|regs[28][10]~q ;
wire \banco_registradores|regs[16][10]~q ;
wire \banco_registradores|rd1[10]~238_combout ;
wire \banco_registradores|rd1[10]~242_combout ;
wire \banco_registradores|regs[1][10]~q ;
wire \banco_registradores|regs[2][10]~q ;
wire \banco_registradores|regs[3][10]~q ;
wire \banco_registradores|rd1[10]~235_combout ;
wire \banco_registradores|regs[13][10]~feeder_combout ;
wire \banco_registradores|regs[13][10]~q ;
wire \banco_registradores|regs[14][10]~q ;
wire \banco_registradores|regs[12][10]~feeder_combout ;
wire \banco_registradores|regs[12][10]~q ;
wire \banco_registradores|regs[15][10]~q ;
wire \banco_registradores|rd1[10]~233_combout ;
wire \banco_registradores|regs[4][10]~feeder_combout ;
wire \banco_registradores|regs[4][10]~q ;
wire \banco_registradores|regs[6][10]~q ;
wire \banco_registradores|regs[5][10]~feeder_combout ;
wire \banco_registradores|regs[5][10]~q ;
wire \banco_registradores|regs[7][10]~feeder_combout ;
wire \banco_registradores|regs[7][10]~q ;
wire \banco_registradores|rd1[10]~234_combout ;
wire \banco_registradores|rd1[10]~236_combout ;
wire \banco_registradores|rd1[10]~243_combout ;
wire \control_unit|Decoder2~2_combout ;
wire \clock_mem_dados~input_o ;
wire \clock_mem_dados~inputCLKENA0_outclk ;
wire \banco_registradores|regs[1][2]~q ;
wire \banco_registradores|regs[3][2]~q ;
wire \banco_registradores|regs[2][2]~q ;
wire \banco_registradores|rd2[2]~316_combout ;
wire \banco_registradores|regs[15][2]~q ;
wire \banco_registradores|regs[12][2]~feeder_combout ;
wire \banco_registradores|regs[12][2]~q ;
wire \banco_registradores|regs[14][2]~feeder_combout ;
wire \banco_registradores|regs[14][2]~q ;
wire \banco_registradores|regs[13][2]~q ;
wire \banco_registradores|rd2[2]~314_combout ;
wire \banco_registradores|regs[5][2]~q ;
wire \banco_registradores|regs[6][2]~q ;
wire \banco_registradores|regs[4][2]~feeder_combout ;
wire \banco_registradores|regs[4][2]~q ;
wire \banco_registradores|regs[7][2]~q ;
wire \banco_registradores|rd2[2]~315_combout ;
wire \banco_registradores|rd2[2]~317_combout ;
wire \banco_registradores|regs[18][2]~q ;
wire \banco_registradores|regs[30][2]~q ;
wire \banco_registradores|regs[22][2]~feeder_combout ;
wire \banco_registradores|regs[22][2]~q ;
wire \banco_registradores|regs[26][2]~q ;
wire \banco_registradores|rd2[2]~321_combout ;
wire \banco_registradores|regs[17][2]~q ;
wire \banco_registradores|regs[25][2]~feeder_combout ;
wire \banco_registradores|regs[25][2]~q ;
wire \banco_registradores|regs[21][2]~q ;
wire \banco_registradores|regs[29][2]~q ;
wire \banco_registradores|rd2[2]~320_combout ;
wire \banco_registradores|regs[23][2]~q ;
wire \banco_registradores|regs[31][2]~q ;
wire \banco_registradores|regs[19][2]~q ;
wire \banco_registradores|regs[27][2]~q ;
wire \banco_registradores|rd2[2]~322_combout ;
wire \banco_registradores|regs[20][2]~q ;
wire \banco_registradores|regs[28][2]~feeder_combout ;
wire \banco_registradores|regs[28][2]~q ;
wire \banco_registradores|regs[16][2]~q ;
wire \banco_registradores|regs[24][2]~feeder_combout ;
wire \banco_registradores|regs[24][2]~q ;
wire \banco_registradores|rd2[2]~319_combout ;
wire \banco_registradores|rd2[2]~323_combout ;
wire \inst17|o[2]~26_combout ;
wire \banco_registradores|regs[8][2]~feeder_combout ;
wire \banco_registradores|regs[8][2]~q ;
wire \banco_registradores|regs[9][2]~q ;
wire \banco_registradores|regs[10][2]~q ;
wire \banco_registradores|rd1[2]~325_combout ;
wire \banco_registradores|rd1[2]~326_combout ;
wire \banco_registradores|rd1[2]~328_combout ;
wire \banco_registradores|rd1[2]~327_combout ;
wire \banco_registradores|rd1[2]~329_combout ;
wire \banco_registradores|rd1[2]~330_combout ;
wire \banco_registradores|rd1[2]~323_combout ;
wire \banco_registradores|rd1[2]~321_combout ;
wire \banco_registradores|rd1[2]~322_combout ;
wire \banco_registradores|rd1[2]~324_combout ;
wire \banco_registradores|rd1[2]~331_combout ;
wire \gerador_imediatos|Selector21~0_combout ;
wire \gerador_imediatos|Selector23~0_combout ;
wire \banco_registradores|regs[27][1]~q ;
wire \banco_registradores|regs[23][1]~q ;
wire \banco_registradores|regs[31][1]~q ;
wire \banco_registradores|regs[19][1]~q ;
wire \banco_registradores|rd1[1]~340_combout ;
wire \banco_registradores|regs[24][1]~q ;
wire \banco_registradores|regs[20][1]~q ;
wire \banco_registradores|regs[28][1]~q ;
wire \banco_registradores|regs[16][1]~feeder_combout ;
wire \banco_registradores|regs[16][1]~q ;
wire \banco_registradores|rd1[1]~337_combout ;
wire \banco_registradores|regs[25][1]~feeder_combout ;
wire \banco_registradores|regs[25][1]~q ;
wire \banco_registradores|regs[29][1]~q ;
wire \banco_registradores|regs[21][1]~q ;
wire \banco_registradores|regs[17][1]~q ;
wire \banco_registradores|rd1[1]~338_combout ;
wire \banco_registradores|regs[22][1]~q ;
wire \banco_registradores|regs[18][1]~q ;
wire \banco_registradores|regs[26][1]~q ;
wire \banco_registradores|regs[30][1]~q ;
wire \banco_registradores|rd1[1]~339_combout ;
wire \banco_registradores|rd1[1]~341_combout ;
wire \banco_registradores|regs[8][1]~feeder_combout ;
wire \banco_registradores|regs[8][1]~q ;
wire \banco_registradores|regs[10][1]~q ;
wire \banco_registradores|regs[9][1]~q ;
wire \banco_registradores|rd1[1]~336_combout ;
wire \banco_registradores|regs[3][1]~q ;
wire \banco_registradores|regs[1][1]~q ;
wire \banco_registradores|regs[2][1]~q ;
wire \banco_registradores|rd1[1]~334_combout ;
wire \banco_registradores|regs[4][1]~q ;
wire \banco_registradores|regs[7][1]~q ;
wire \banco_registradores|regs[5][1]~q ;
wire \banco_registradores|regs[6][1]~q ;
wire \banco_registradores|rd1[1]~333_combout ;
wire \banco_registradores|regs[14][1]~feeder_combout ;
wire \banco_registradores|regs[14][1]~q ;
wire \banco_registradores|regs[15][1]~q ;
wire \banco_registradores|regs[12][1]~q ;
wire \banco_registradores|regs[13][1]~q ;
wire \banco_registradores|rd1[1]~332_combout ;
wire \banco_registradores|rd1[1]~335_combout ;
wire \banco_registradores|rd1[1]~342_combout ;
wire \inst|Selector30~0_combout ;
wire \banco_registradores|regs[26][0]~q ;
wire \banco_registradores|regs[30][0]~q ;
wire \banco_registradores|regs[22][0]~q ;
wire \banco_registradores|regs[18][0]~feeder_combout ;
wire \banco_registradores|regs[18][0]~q ;
wire \banco_registradores|rd1[0]~350_combout ;
wire \banco_registradores|regs[29][0]~feeder_combout ;
wire \banco_registradores|regs[29][0]~q ;
wire \banco_registradores|regs[17][0]~feeder_combout ;
wire \banco_registradores|regs[17][0]~q ;
wire \banco_registradores|regs[25][0]~feeder_combout ;
wire \banco_registradores|regs[25][0]~q ;
wire \banco_registradores|regs[21][0]~q ;
wire \banco_registradores|rd1[0]~349_combout ;
wire \banco_registradores|regs[20][0]~q ;
wire \banco_registradores|regs[16][0]~feeder_combout ;
wire \banco_registradores|regs[16][0]~q ;
wire \banco_registradores|regs[24][0]~feeder_combout ;
wire \banco_registradores|regs[24][0]~q ;
wire \banco_registradores|regs[28][0]~feeder_combout ;
wire \banco_registradores|regs[28][0]~q ;
wire \banco_registradores|rd1[0]~348_combout ;
wire \banco_registradores|regs[23][0]~feeder_combout ;
wire \banco_registradores|regs[23][0]~q ;
wire \banco_registradores|regs[19][0]~feeder_combout ;
wire \banco_registradores|regs[19][0]~q ;
wire \banco_registradores|regs[31][0]~q ;
wire \banco_registradores|regs[27][0]~q ;
wire \banco_registradores|rd1[0]~351_combout ;
wire \banco_registradores|rd1[0]~352_combout ;
wire \banco_registradores|regs[9][0]~q ;
wire \banco_registradores|regs[11][0]~q ;
wire \banco_registradores|regs[8][0]~feeder_combout ;
wire \banco_registradores|regs[8][0]~q ;
wire \banco_registradores|rd1[0]~347_combout ;
wire \banco_registradores|regs[12][0]~feeder_combout ;
wire \banco_registradores|regs[12][0]~q ;
wire \banco_registradores|regs[13][0]~feeder_combout ;
wire \banco_registradores|regs[13][0]~q ;
wire \banco_registradores|regs[14][0]~feeder_combout ;
wire \banco_registradores|regs[14][0]~q ;
wire \banco_registradores|regs[15][0]~q ;
wire \banco_registradores|rd1[0]~343_combout ;
wire \banco_registradores|regs[2][0]~q ;
wire \banco_registradores|regs[3][0]~q ;
wire \banco_registradores|regs[1][0]~q ;
wire \banco_registradores|rd1[0]~345_combout ;
wire \banco_registradores|regs[6][0]~q ;
wire \banco_registradores|regs[4][0]~q ;
wire \banco_registradores|regs[7][0]~q ;
wire \banco_registradores|regs[5][0]~q ;
wire \banco_registradores|rd1[0]~344_combout ;
wire \banco_registradores|rd1[0]~346_combout ;
wire \banco_registradores|rd1[0]~353_combout ;
wire \inst|Add1~130_cout ;
wire \inst|Add1~125_sumout ;
wire \inst|Add0~125_sumout ;
wire \banco_registradores|rd2[0]~337_combout ;
wire \banco_registradores|rd2[0]~336_combout ;
wire \banco_registradores|rd2[0]~338_combout ;
wire \banco_registradores|rd2[0]~339_combout ;
wire \banco_registradores|rd2[0]~341_combout ;
wire \banco_registradores|rd2[0]~342_combout ;
wire \banco_registradores|rd2[0]~344_combout ;
wire \banco_registradores|rd2[0]~343_combout ;
wire \banco_registradores|rd2[0]~345_combout ;
wire \inst17|o[0]~25_combout ;
wire \inst|Selector31~0_combout ;
wire \inst|Selector31~1_combout ;
wire \inst|Selector31~2_combout ;
wire \gerador_imediatos|WideOr0~0_combout ;
wire \gerador_imediatos|imm[31]~0_combout ;
wire \banco_registradores|regs[12][31]~q ;
wire \banco_registradores|regs[14][31]~q ;
wire \banco_registradores|regs[15][31]~q ;
wire \banco_registradores|regs[13][31]~feeder_combout ;
wire \banco_registradores|regs[13][31]~q ;
wire \banco_registradores|rd1[31]~7_combout ;
wire \banco_registradores|regs[6][31]~q ;
wire \banco_registradores|regs[4][31]~feeder_combout ;
wire \banco_registradores|regs[4][31]~q ;
wire \banco_registradores|regs[5][31]~q ;
wire \banco_registradores|regs[7][31]~q ;
wire \banco_registradores|rd1[31]~8_combout ;
wire \banco_registradores|regs[2][31]~feeder_combout ;
wire \banco_registradores|regs[2][31]~q ;
wire \banco_registradores|regs[3][31]~q ;
wire \banco_registradores|regs[1][31]~q ;
wire \banco_registradores|rd1[31]~9_combout ;
wire \banco_registradores|rd1[31]~10_combout ;
wire \banco_registradores|regs[11][31]~q ;
wire \banco_registradores|regs[10][31]~feeder_combout ;
wire \banco_registradores|regs[10][31]~q ;
wire \banco_registradores|regs[9][31]~q ;
wire \banco_registradores|rd1[31]~0_combout ;
wire \banco_registradores|regs[20][31]~q ;
wire \banco_registradores|regs[16][31]~q ;
wire \banco_registradores|regs[24][31]~q ;
wire \banco_registradores|regs[28][31]~feeder_combout ;
wire \banco_registradores|regs[28][31]~q ;
wire \banco_registradores|rd1[31]~2_combout ;
wire \banco_registradores|regs[17][31]~q ;
wire \banco_registradores|regs[25][31]~q ;
wire \banco_registradores|regs[29][31]~q ;
wire \banco_registradores|regs[21][31]~q ;
wire \banco_registradores|rd1[31]~3_combout ;
wire \banco_registradores|regs[18][31]~q ;
wire \banco_registradores|regs[30][31]~q ;
wire \banco_registradores|regs[22][31]~q ;
wire \banco_registradores|regs[26][31]~q ;
wire \banco_registradores|rd1[31]~4_combout ;
wire \banco_registradores|regs[27][31]~q ;
wire \banco_registradores|regs[23][31]~q ;
wire \banco_registradores|regs[31][31]~q ;
wire \banco_registradores|regs[19][31]~q ;
wire \banco_registradores|rd1[31]~5_combout ;
wire \banco_registradores|rd1[31]~6_combout ;
wire \banco_registradores|rd1[31]~11_combout ;
wire \gerador_imediatos|Selector0~2_combout ;
wire \banco_registradores|regs[8][30]~feeder_combout ;
wire \banco_registradores|regs[8][30]~q ;
wire \banco_registradores|regs[11][30]~q ;
wire \banco_registradores|regs[9][30]~feeder_combout ;
wire \banco_registradores|regs[9][30]~q ;
wire \banco_registradores|rd2[30]~12_combout ;
wire \banco_registradores|regs[12][30]~q ;
wire \banco_registradores|regs[13][30]~feeder_combout ;
wire \banco_registradores|regs[13][30]~q ;
wire \banco_registradores|regs[15][30]~q ;
wire \banco_registradores|regs[14][30]~q ;
wire \banco_registradores|rd2[30]~18_combout ;
wire \banco_registradores|regs[2][30]~feeder_combout ;
wire \banco_registradores|regs[2][30]~q ;
wire \banco_registradores|regs[1][30]~q ;
wire \banco_registradores|regs[3][30]~feeder_combout ;
wire \banco_registradores|regs[3][30]~q ;
wire \banco_registradores|rd2[30]~20_combout ;
wire \banco_registradores|regs[5][30]~q ;
wire \banco_registradores|regs[6][30]~q ;
wire \banco_registradores|regs[7][30]~q ;
wire \banco_registradores|regs[4][30]~feeder_combout ;
wire \banco_registradores|regs[4][30]~q ;
wire \banco_registradores|rd2[30]~19_combout ;
wire \banco_registradores|rd2[30]~21_combout ;
wire \banco_registradores|regs[18][30]~q ;
wire \banco_registradores|regs[30][30]~feeder_combout ;
wire \banco_registradores|regs[30][30]~q ;
wire \banco_registradores|regs[26][30]~q ;
wire \banco_registradores|regs[22][30]~q ;
wire \banco_registradores|rd2[30]~15_combout ;
wire \banco_registradores|regs[24][30]~feeder_combout ;
wire \banco_registradores|regs[24][30]~q ;
wire \banco_registradores|regs[16][30]~q ;
wire \banco_registradores|regs[28][30]~q ;
wire \banco_registradores|regs[20][30]~q ;
wire \banco_registradores|rd2[30]~13_combout ;
wire \banco_registradores|regs[23][30]~q ;
wire \banco_registradores|regs[19][30]~feeder_combout ;
wire \banco_registradores|regs[19][30]~q ;
wire \banco_registradores|regs[31][30]~q ;
wire \banco_registradores|regs[27][30]~q ;
wire \banco_registradores|rd2[30]~16_combout ;
wire \banco_registradores|regs[21][30]~feeder_combout ;
wire \banco_registradores|regs[21][30]~q ;
wire \banco_registradores|regs[25][30]~q ;
wire \banco_registradores|regs[17][30]~feeder_combout ;
wire \banco_registradores|regs[17][30]~q ;
wire \banco_registradores|regs[29][30]~q ;
wire \banco_registradores|rd2[30]~14_combout ;
wire \banco_registradores|rd2[30]~17_combout ;
wire \banco_registradores|rd2[30]~22_combout ;
wire \inst17|o[30]~1_combout ;
wire \gerador_imediatos|Selector1~0_combout ;
wire \inst17|o[29]~2_combout ;
wire \banco_registradores|regs[1][29]~feeder_combout ;
wire \banco_registradores|regs[1][29]~q ;
wire \banco_registradores|regs[2][29]~q ;
wire \banco_registradores|regs[3][29]~q ;
wire \banco_registradores|rd1[29]~31_combout ;
wire \banco_registradores|regs[5][29]~q ;
wire \banco_registradores|regs[4][29]~q ;
wire \banco_registradores|regs[6][29]~q ;
wire \banco_registradores|regs[7][29]~feeder_combout ;
wire \banco_registradores|regs[7][29]~q ;
wire \banco_registradores|rd1[29]~30_combout ;
wire \banco_registradores|regs[12][29]~q ;
wire \banco_registradores|regs[14][29]~q ;
wire \banco_registradores|regs[13][29]~feeder_combout ;
wire \banco_registradores|regs[13][29]~q ;
wire \banco_registradores|regs[15][29]~q ;
wire \banco_registradores|rd1[29]~29_combout ;
wire \banco_registradores|rd1[29]~32_combout ;
wire \banco_registradores|regs[10][29]~feeder_combout ;
wire \banco_registradores|regs[10][29]~q ;
wire \banco_registradores|regs[11][29]~feeder_combout ;
wire \banco_registradores|regs[11][29]~q ;
wire \banco_registradores|regs[8][29]~feeder_combout ;
wire \banco_registradores|regs[8][29]~q ;
wire \banco_registradores|rd1[29]~23_combout ;
wire \banco_registradores|regs[29][29]~q ;
wire \banco_registradores|regs[21][29]~feeder_combout ;
wire \banco_registradores|regs[21][29]~q ;
wire \banco_registradores|regs[25][29]~q ;
wire \banco_registradores|regs[17][29]~feeder_combout ;
wire \banco_registradores|regs[17][29]~q ;
wire \banco_registradores|rd1[29]~25_combout ;
wire \banco_registradores|regs[22][29]~q ;
wire \banco_registradores|regs[26][29]~q ;
wire \banco_registradores|regs[30][29]~q ;
wire \banco_registradores|regs[18][29]~q ;
wire \banco_registradores|rd1[29]~26_combout ;
wire \banco_registradores|regs[27][29]~q ;
wire \banco_registradores|regs[23][29]~q ;
wire \banco_registradores|regs[19][29]~q ;
wire \banco_registradores|regs[31][29]~q ;
wire \banco_registradores|rd1[29]~27_combout ;
wire \banco_registradores|regs[20][29]~q ;
wire \banco_registradores|regs[24][29]~feeder_combout ;
wire \banco_registradores|regs[24][29]~q ;
wire \banco_registradores|regs[28][29]~q ;
wire \banco_registradores|regs[16][29]~feeder_combout ;
wire \banco_registradores|regs[16][29]~q ;
wire \banco_registradores|rd1[29]~24_combout ;
wire \banco_registradores|rd1[29]~28_combout ;
wire \banco_registradores|rd1[29]~33_combout ;
wire \inst|Add1~22 ;
wire \inst|Add1~18 ;
wire \inst|Add1~14 ;
wire \inst|Add1~9_sumout ;
wire \inst|Add0~14 ;
wire \inst|Add0~9_sumout ;
wire \inst18|o[29]~7_combout ;
wire \gerador_imediatos|imm[5]~2_combout ;
wire \inst17|o[6]~24_combout ;
wire \inst17|o[7]~22_combout ;
wire \banco_registradores|regs[19][9]~q ;
wire \banco_registradores|regs[23][9]~q ;
wire \banco_registradores|regs[27][9]~q ;
wire \banco_registradores|regs[31][9]~q ;
wire \banco_registradores|rd2[9]~245_combout ;
wire \banco_registradores|regs[22][9]~q ;
wire \banco_registradores|regs[18][9]~feeder_combout ;
wire \banco_registradores|regs[18][9]~q ;
wire \banco_registradores|regs[26][9]~q ;
wire \banco_registradores|regs[30][9]~feeder_combout ;
wire \banco_registradores|regs[30][9]~q ;
wire \banco_registradores|rd2[9]~244_combout ;
wire \banco_registradores|regs[16][9]~q ;
wire \banco_registradores|regs[28][9]~feeder_combout ;
wire \banco_registradores|regs[28][9]~q ;
wire \banco_registradores|regs[24][9]~feeder_combout ;
wire \banco_registradores|regs[24][9]~q ;
wire \banco_registradores|rd2[9]~242_combout ;
wire \banco_registradores|regs[21][9]~feeder_combout ;
wire \banco_registradores|regs[21][9]~q ;
wire \banco_registradores|regs[17][9]~q ;
wire \banco_registradores|regs[29][9]~feeder_combout ;
wire \banco_registradores|regs[29][9]~q ;
wire \banco_registradores|regs[25][9]~feeder_combout ;
wire \banco_registradores|regs[25][9]~q ;
wire \banco_registradores|rd2[9]~243_combout ;
wire \banco_registradores|rd2[9]~246_combout ;
wire \banco_registradores|regs[10][9]~q ;
wire \banco_registradores|regs[8][9]~feeder_combout ;
wire \banco_registradores|regs[8][9]~q ;
wire \banco_registradores|regs[9][9]~feeder_combout ;
wire \banco_registradores|regs[9][9]~q ;
wire \banco_registradores|regs[11][9]~q ;
wire \banco_registradores|rd2[9]~241_combout ;
wire \banco_registradores|regs[14][9]~q ;
wire \banco_registradores|regs[13][9]~feeder_combout ;
wire \banco_registradores|regs[13][9]~q ;
wire \banco_registradores|regs[12][9]~feeder_combout ;
wire \banco_registradores|regs[12][9]~q ;
wire \banco_registradores|regs[15][9]~q ;
wire \banco_registradores|rd2[9]~237_combout ;
wire \banco_registradores|regs[1][9]~q ;
wire \banco_registradores|regs[2][9]~q ;
wire \banco_registradores|regs[3][9]~q ;
wire \banco_registradores|rd2[9]~239_combout ;
wire \banco_registradores|regs[7][9]~q ;
wire \banco_registradores|regs[5][9]~q ;
wire \banco_registradores|regs[6][9]~q ;
wire \banco_registradores|regs[4][9]~feeder_combout ;
wire \banco_registradores|regs[4][9]~q ;
wire \banco_registradores|rd2[9]~238_combout ;
wire \banco_registradores|rd2[9]~240_combout ;
wire \banco_registradores|rd2[9]~247_combout ;
wire \inst|Selector22~0_combout ;
wire \banco_registradores|regs[8][8]~q ;
wire \banco_registradores|regs[9][8]~q ;
wire \banco_registradores|regs[11][8]~q ;
wire \banco_registradores|rd1[8]~259_combout ;
wire \banco_registradores|regs[25][8]~q ;
wire \banco_registradores|regs[29][8]~q ;
wire \banco_registradores|regs[17][8]~q ;
wire \banco_registradores|regs[21][8]~q ;
wire \banco_registradores|rd1[8]~261_combout ;
wire \banco_registradores|regs[26][8]~q ;
wire \banco_registradores|regs[18][8]~q ;
wire \banco_registradores|regs[30][8]~q ;
wire \banco_registradores|regs[22][8]~q ;
wire \banco_registradores|rd1[8]~262_combout ;
wire \banco_registradores|regs[16][8]~q ;
wire \banco_registradores|regs[24][8]~q ;
wire \banco_registradores|regs[28][8]~feeder_combout ;
wire \banco_registradores|regs[28][8]~q ;
wire \banco_registradores|regs[20][8]~q ;
wire \banco_registradores|rd1[8]~260_combout ;
wire \banco_registradores|regs[19][8]~q ;
wire \banco_registradores|regs[31][8]~q ;
wire \banco_registradores|regs[23][8]~q ;
wire \banco_registradores|regs[27][8]~q ;
wire \banco_registradores|rd1[8]~263_combout ;
wire \banco_registradores|rd1[8]~264_combout ;
wire \banco_registradores|regs[14][8]~q ;
wire \banco_registradores|regs[13][8]~feeder_combout ;
wire \banco_registradores|regs[13][8]~q ;
wire \banco_registradores|regs[15][8]~q ;
wire \banco_registradores|regs[12][8]~q ;
wire \banco_registradores|rd1[8]~255_combout ;
wire \banco_registradores|regs[3][8]~q ;
wire \banco_registradores|regs[2][8]~q ;
wire \banco_registradores|regs[1][8]~q ;
wire \banco_registradores|rd1[8]~257_combout ;
wire \banco_registradores|regs[4][8]~q ;
wire \banco_registradores|regs[6][8]~q ;
wire \banco_registradores|regs[7][8]~q ;
wire \banco_registradores|regs[5][8]~q ;
wire \banco_registradores|rd1[8]~256_combout ;
wire \banco_registradores|rd1[8]~258_combout ;
wire \banco_registradores|rd1[8]~265_combout ;
wire \banco_registradores|regs[30][7]~q ;
wire \banco_registradores|regs[22][7]~q ;
wire \banco_registradores|regs[18][7]~feeder_combout ;
wire \banco_registradores|regs[18][7]~q ;
wire \banco_registradores|regs[26][7]~q ;
wire \banco_registradores|rd1[7]~273_combout ;
wire \banco_registradores|regs[24][7]~feeder_combout ;
wire \banco_registradores|regs[24][7]~q ;
wire \banco_registradores|regs[16][7]~feeder_combout ;
wire \banco_registradores|regs[16][7]~q ;
wire \banco_registradores|regs[28][7]~q ;
wire \banco_registradores|regs[20][7]~q ;
wire \banco_registradores|rd1[7]~271_combout ;
wire \banco_registradores|regs[19][7]~q ;
wire \banco_registradores|regs[23][7]~q ;
wire \banco_registradores|regs[31][7]~q ;
wire \banco_registradores|regs[27][7]~q ;
wire \banco_registradores|rd1[7]~274_combout ;
wire \banco_registradores|regs[17][7]~feeder_combout ;
wire \banco_registradores|regs[17][7]~q ;
wire \banco_registradores|regs[21][7]~q ;
wire \banco_registradores|regs[29][7]~feeder_combout ;
wire \banco_registradores|regs[29][7]~q ;
wire \banco_registradores|regs[25][7]~q ;
wire \banco_registradores|rd1[7]~272_combout ;
wire \banco_registradores|rd1[7]~275_combout ;
wire \banco_registradores|regs[9][7]~q ;
wire \banco_registradores|regs[10][7]~q ;
wire \banco_registradores|regs[11][7]~q ;
wire \banco_registradores|regs[8][7]~feeder_combout ;
wire \banco_registradores|regs[8][7]~q ;
wire \banco_registradores|rd1[7]~270_combout ;
wire \banco_registradores|regs[3][7]~q ;
wire \banco_registradores|regs[1][7]~q ;
wire \banco_registradores|regs[2][7]~q ;
wire \banco_registradores|rd1[7]~268_combout ;
wire \banco_registradores|regs[13][7]~q ;
wire \banco_registradores|regs[15][7]~q ;
wire \banco_registradores|regs[14][7]~q ;
wire \banco_registradores|rd1[7]~266_combout ;
wire \banco_registradores|regs[6][7]~q ;
wire \banco_registradores|regs[5][7]~q ;
wire \banco_registradores|regs[4][7]~feeder_combout ;
wire \banco_registradores|regs[4][7]~q ;
wire \banco_registradores|regs[7][7]~q ;
wire \banco_registradores|rd1[7]~267_combout ;
wire \banco_registradores|rd1[7]~269_combout ;
wire \banco_registradores|rd1[7]~276_combout ;
wire \banco_registradores|rd2[7]~265_combout ;
wire \banco_registradores|rd2[7]~264_combout ;
wire \banco_registradores|rd2[7]~267_combout ;
wire \banco_registradores|rd2[7]~266_combout ;
wire \banco_registradores|rd2[7]~268_combout ;
wire \banco_registradores|rd2[7]~351_combout ;
wire \banco_registradores|rd2[7]~263_combout ;
wire \banco_registradores|rd2[7]~269_combout ;
wire \banco_registradores|regs[12][6]~feeder_combout ;
wire \banco_registradores|regs[12][6]~q ;
wire \banco_registradores|regs[15][6]~q ;
wire \banco_registradores|regs[13][6]~q ;
wire \banco_registradores|regs[14][6]~q ;
wire \banco_registradores|rd2[6]~270_combout ;
wire \banco_registradores|regs[1][6]~q ;
wire \banco_registradores|regs[2][6]~q ;
wire \banco_registradores|regs[3][6]~q ;
wire \banco_registradores|rd2[6]~272_combout ;
wire \banco_registradores|regs[4][6]~feeder_combout ;
wire \banco_registradores|regs[4][6]~q ;
wire \banco_registradores|regs[6][6]~q ;
wire \banco_registradores|regs[7][6]~q ;
wire \banco_registradores|regs[5][6]~q ;
wire \banco_registradores|rd2[6]~271_combout ;
wire \banco_registradores|rd2[6]~273_combout ;
wire \banco_registradores|regs[11][6]~q ;
wire \banco_registradores|regs[8][6]~q ;
wire \banco_registradores|regs[10][6]~q ;
wire \banco_registradores|rd2[6]~274_combout ;
wire \banco_registradores|regs[24][6]~feeder_combout ;
wire \banco_registradores|regs[24][6]~q ;
wire \banco_registradores|regs[16][6]~feeder_combout ;
wire \banco_registradores|regs[16][6]~q ;
wire \banco_registradores|regs[20][6]~feeder_combout ;
wire \banco_registradores|regs[20][6]~q ;
wire \banco_registradores|regs[28][6]~feeder_combout ;
wire \banco_registradores|regs[28][6]~q ;
wire \banco_registradores|rd2[6]~275_combout ;
wire \banco_registradores|regs[29][6]~feeder_combout ;
wire \banco_registradores|regs[29][6]~q ;
wire \banco_registradores|regs[17][6]~feeder_combout ;
wire \banco_registradores|regs[17][6]~q ;
wire \banco_registradores|regs[25][6]~q ;
wire \banco_registradores|regs[21][6]~feeder_combout ;
wire \banco_registradores|regs[21][6]~q ;
wire \banco_registradores|rd2[6]~276_combout ;
wire \banco_registradores|regs[30][6]~q ;
wire \banco_registradores|regs[26][6]~q ;
wire \banco_registradores|regs[22][6]~q ;
wire \banco_registradores|regs[18][6]~feeder_combout ;
wire \banco_registradores|regs[18][6]~q ;
wire \banco_registradores|rd2[6]~277_combout ;
wire \banco_registradores|regs[19][6]~q ;
wire \banco_registradores|regs[27][6]~q ;
wire \banco_registradores|regs[23][6]~q ;
wire \banco_registradores|regs[31][6]~q ;
wire \banco_registradores|rd2[6]~278_combout ;
wire \banco_registradores|rd2[6]~279_combout ;
wire \banco_registradores|rd2[6]~280_combout ;
wire \banco_registradores|regs[22][5]~q ;
wire \banco_registradores|regs[26][5]~q ;
wire \banco_registradores|regs[30][5]~feeder_combout ;
wire \banco_registradores|regs[30][5]~q ;
wire \banco_registradores|regs[18][5]~feeder_combout ;
wire \banco_registradores|regs[18][5]~q ;
wire \banco_registradores|rd1[5]~295_combout ;
wire \banco_registradores|regs[27][5]~q ;
wire \banco_registradores|regs[19][5]~feeder_combout ;
wire \banco_registradores|regs[19][5]~q ;
wire \banco_registradores|regs[31][5]~q ;
wire \banco_registradores|regs[23][5]~q ;
wire \banco_registradores|rd1[5]~296_combout ;
wire \banco_registradores|regs[21][5]~q ;
wire \banco_registradores|regs[25][5]~feeder_combout ;
wire \banco_registradores|regs[25][5]~q ;
wire \banco_registradores|regs[29][5]~feeder_combout ;
wire \banco_registradores|regs[29][5]~q ;
wire \banco_registradores|regs[17][5]~feeder_combout ;
wire \banco_registradores|regs[17][5]~q ;
wire \banco_registradores|rd1[5]~294_combout ;
wire \banco_registradores|regs[24][5]~feeder_combout ;
wire \banco_registradores|regs[24][5]~q ;
wire \banco_registradores|regs[20][5]~feeder_combout ;
wire \banco_registradores|regs[20][5]~q ;
wire \banco_registradores|regs[28][5]~feeder_combout ;
wire \banco_registradores|regs[28][5]~q ;
wire \banco_registradores|regs[16][5]~feeder_combout ;
wire \banco_registradores|regs[16][5]~q ;
wire \banco_registradores|rd1[5]~293_combout ;
wire \banco_registradores|rd1[5]~297_combout ;
wire \banco_registradores|regs[11][5]~q ;
wire \banco_registradores|regs[8][5]~feeder_combout ;
wire \banco_registradores|regs[8][5]~q ;
wire \banco_registradores|regs[10][5]~q ;
wire \banco_registradores|rd1[5]~292_combout ;
wire \banco_registradores|regs[3][5]~feeder_combout ;
wire \banco_registradores|regs[3][5]~q ;
wire \banco_registradores|regs[2][5]~q ;
wire \banco_registradores|regs[1][5]~q ;
wire \banco_registradores|rd1[5]~290_combout ;
wire \banco_registradores|regs[5][5]~q ;
wire \banco_registradores|regs[6][5]~q ;
wire \banco_registradores|regs[4][5]~q ;
wire \banco_registradores|regs[7][5]~q ;
wire \banco_registradores|rd1[5]~289_combout ;
wire \banco_registradores|regs[15][5]~q ;
wire \banco_registradores|regs[12][5]~feeder_combout ;
wire \banco_registradores|regs[12][5]~q ;
wire \banco_registradores|regs[13][5]~q ;
wire \banco_registradores|regs[14][5]~q ;
wire \banco_registradores|rd1[5]~288_combout ;
wire \banco_registradores|rd1[5]~291_combout ;
wire \banco_registradores|rd1[5]~298_combout ;
wire \banco_registradores|regs[9][4]~q ;
wire \banco_registradores|regs[10][4]~feeder_combout ;
wire \banco_registradores|regs[10][4]~q ;
wire \banco_registradores|regs[11][4]~q ;
wire \banco_registradores|rd1[4]~303_combout ;
wire \banco_registradores|regs[15][4]~q ;
wire \banco_registradores|regs[13][4]~q ;
wire \banco_registradores|regs[14][4]~q ;
wire \banco_registradores|regs[12][4]~q ;
wire \banco_registradores|rd1[4]~299_combout ;
wire \banco_registradores|regs[1][4]~q ;
wire \banco_registradores|regs[3][4]~feeder_combout ;
wire \banco_registradores|regs[3][4]~q ;
wire \banco_registradores|regs[2][4]~feeder_combout ;
wire \banco_registradores|regs[2][4]~q ;
wire \banco_registradores|rd1[4]~301_combout ;
wire \banco_registradores|regs[7][4]~q ;
wire \banco_registradores|regs[6][4]~q ;
wire \banco_registradores|regs[4][4]~q ;
wire \banco_registradores|regs[5][4]~feeder_combout ;
wire \banco_registradores|regs[5][4]~q ;
wire \banco_registradores|rd1[4]~300_combout ;
wire \banco_registradores|rd1[4]~302_combout ;
wire \banco_registradores|regs[26][4]~q ;
wire \banco_registradores|regs[30][4]~q ;
wire \banco_registradores|regs[18][4]~q ;
wire \banco_registradores|regs[22][4]~q ;
wire \banco_registradores|rd1[4]~306_combout ;
wire \banco_registradores|regs[17][4]~feeder_combout ;
wire \banco_registradores|regs[17][4]~q ;
wire \banco_registradores|regs[29][4]~q ;
wire \banco_registradores|regs[21][4]~q ;
wire \banco_registradores|regs[25][4]~q ;
wire \banco_registradores|rd1[4]~305_combout ;
wire \banco_registradores|regs[31][4]~q ;
wire \banco_registradores|regs[27][4]~q ;
wire \banco_registradores|regs[19][4]~feeder_combout ;
wire \banco_registradores|regs[19][4]~q ;
wire \banco_registradores|regs[23][4]~q ;
wire \banco_registradores|rd1[4]~307_combout ;
wire \banco_registradores|regs[20][4]~q ;
wire \banco_registradores|regs[24][4]~feeder_combout ;
wire \banco_registradores|regs[24][4]~q ;
wire \banco_registradores|regs[16][4]~q ;
wire \banco_registradores|regs[28][4]~feeder_combout ;
wire \banco_registradores|regs[28][4]~q ;
wire \banco_registradores|rd1[4]~304_combout ;
wire \banco_registradores|rd1[4]~308_combout ;
wire \banco_registradores|rd1[4]~309_combout ;
wire \banco_registradores|regs[8][3]~feeder_combout ;
wire \banco_registradores|regs[8][3]~q ;
wire \banco_registradores|regs[9][3]~q ;
wire \banco_registradores|regs[11][3]~q ;
wire \banco_registradores|rd1[3]~314_combout ;
wire \banco_registradores|regs[18][3]~q ;
wire \banco_registradores|regs[30][3]~q ;
wire \banco_registradores|regs[22][3]~q ;
wire \banco_registradores|regs[26][3]~q ;
wire \banco_registradores|rd1[3]~317_combout ;
wire \banco_registradores|regs[21][3]~q ;
wire \banco_registradores|regs[17][3]~feeder_combout ;
wire \banco_registradores|regs[17][3]~q ;
wire \banco_registradores|regs[25][3]~q ;
wire \banco_registradores|regs[29][3]~q ;
wire \banco_registradores|rd1[3]~316_combout ;
wire \banco_registradores|regs[19][3]~q ;
wire \banco_registradores|regs[27][3]~q ;
wire \banco_registradores|regs[31][3]~q ;
wire \banco_registradores|regs[23][3]~q ;
wire \banco_registradores|rd1[3]~318_combout ;
wire \banco_registradores|regs[16][3]~q ;
wire \banco_registradores|regs[24][3]~feeder_combout ;
wire \banco_registradores|regs[24][3]~q ;
wire \banco_registradores|regs[20][3]~q ;
wire \banco_registradores|regs[28][3]~feeder_combout ;
wire \banco_registradores|regs[28][3]~q ;
wire \banco_registradores|rd1[3]~315_combout ;
wire \banco_registradores|rd1[3]~319_combout ;
wire \banco_registradores|regs[1][3]~q ;
wire \banco_registradores|regs[3][3]~feeder_combout ;
wire \banco_registradores|regs[3][3]~q ;
wire \banco_registradores|regs[2][3]~feeder_combout ;
wire \banco_registradores|regs[2][3]~q ;
wire \banco_registradores|rd1[3]~312_combout ;
wire \banco_registradores|regs[4][3]~feeder_combout ;
wire \banco_registradores|regs[4][3]~q ;
wire \banco_registradores|regs[7][3]~q ;
wire \banco_registradores|regs[5][3]~feeder_combout ;
wire \banco_registradores|regs[5][3]~q ;
wire \banco_registradores|regs[6][3]~q ;
wire \banco_registradores|rd1[3]~311_combout ;
wire \banco_registradores|regs[15][3]~feeder_combout ;
wire \banco_registradores|regs[15][3]~q ;
wire \banco_registradores|regs[13][3]~feeder_combout ;
wire \banco_registradores|regs[13][3]~q ;
wire \banco_registradores|regs[14][3]~feeder_combout ;
wire \banco_registradores|regs[14][3]~q ;
wire \banco_registradores|regs[12][3]~feeder_combout ;
wire \banco_registradores|regs[12][3]~q ;
wire \banco_registradores|rd1[3]~310_combout ;
wire \banco_registradores|rd1[3]~313_combout ;
wire \banco_registradores|rd1[3]~320_combout ;
wire \inst|Add1~118 ;
wire \inst|Add1~114 ;
wire \inst|Add1~110 ;
wire \inst|Add1~106 ;
wire \inst|Add1~102 ;
wire \inst|Add1~98 ;
wire \inst|Add1~94 ;
wire \inst|Add1~89_sumout ;
wire \inst|Selector28~0_combout ;
wire \inst|Selector22~1_combout ;
wire \gerador_imediatos|Selector20~0_combout ;
wire \inst|Add0~126 ;
wire \inst|Add0~122 ;
wire \inst|Add0~118 ;
wire \inst|Add0~114 ;
wire \inst|Add0~110 ;
wire \inst|Add0~106 ;
wire \inst|Add0~102 ;
wire \inst|Add0~98 ;
wire \inst|Add0~94 ;
wire \inst|Add0~89_sumout ;
wire \inst|Selector22~2_combout ;
wire \inst18|o[8]~48_combout ;
wire \banco_registradores|regs[10][8]~q ;
wire \banco_registradores|rd2[8]~252_combout ;
wire \banco_registradores|rd2[8]~256_combout ;
wire \banco_registradores|rd2[8]~255_combout ;
wire \banco_registradores|rd2[8]~254_combout ;
wire \banco_registradores|rd2[8]~253_combout ;
wire \banco_registradores|rd2[8]~257_combout ;
wire \banco_registradores|rd2[8]~249_combout ;
wire \banco_registradores|rd2[8]~248_combout ;
wire \banco_registradores|rd2[8]~250_combout ;
wire \banco_registradores|rd2[8]~251_combout ;
wire \banco_registradores|rd2[8]~258_combout ;
wire \inst|Selector23~1_combout ;
wire \inst|Add1~93_sumout ;
wire \inst|Selector23~0_combout ;
wire \inst|Add0~93_sumout ;
wire \inst|Selector23~2_combout ;
wire \inst18|o[7]~49_combout ;
wire \banco_registradores|regs[12][7]~feeder_combout ;
wire \banco_registradores|regs[12][7]~q ;
wire \banco_registradores|rd2[7]~259_combout ;
wire \banco_registradores|rd2[7]~261_combout ;
wire \banco_registradores|rd2[7]~260_combout ;
wire \banco_registradores|rd2[7]~262_combout ;
wire \inst17|o[7]~23_combout ;
wire \inst|Add1~97_sumout ;
wire \inst|Add0~97_sumout ;
wire \inst|Selector24~0_combout ;
wire \inst|Selector24~1_combout ;
wire \inst18|o[6]~50_combout ;
wire \banco_registradores|regs[9][6]~q ;
wire \banco_registradores|rd1[6]~281_combout ;
wire \banco_registradores|rd1[6]~282_combout ;
wire \banco_registradores|rd1[6]~284_combout ;
wire \banco_registradores|rd1[6]~283_combout ;
wire \banco_registradores|rd1[6]~285_combout ;
wire \banco_registradores|rd1[6]~286_combout ;
wire \banco_registradores|rd1[6]~277_combout ;
wire \banco_registradores|rd1[6]~279_combout ;
wire \banco_registradores|rd1[6]~278_combout ;
wire \banco_registradores|rd1[6]~280_combout ;
wire \banco_registradores|rd1[6]~287_combout ;
wire \inst|Selector25~0_combout ;
wire \inst|Add1~101_sumout ;
wire \inst|Selector25~1_combout ;
wire \inst|Add0~101_sumout ;
wire \inst|Selector25~2_combout ;
wire \inst18|o[5]~51_combout ;
wire \banco_registradores|regs[9][5]~q ;
wire \banco_registradores|rd2[5]~285_combout ;
wire \banco_registradores|rd2[5]~288_combout ;
wire \banco_registradores|rd2[5]~289_combout ;
wire \banco_registradores|rd2[5]~287_combout ;
wire \banco_registradores|rd2[5]~286_combout ;
wire \banco_registradores|rd2[5]~290_combout ;
wire \banco_registradores|rd2[5]~283_combout ;
wire \banco_registradores|rd2[5]~282_combout ;
wire \banco_registradores|rd2[5]~281_combout ;
wire \banco_registradores|rd2[5]~284_combout ;
wire \banco_registradores|rd2[5]~291_combout ;
wire \inst|Selector26~1_combout ;
wire \inst|Add1~105_sumout ;
wire \inst|Selector26~0_combout ;
wire \inst|Add0~105_sumout ;
wire \inst|Selector26~2_combout ;
wire \inst18|o[4]~52_combout ;
wire \banco_registradores|regs[8][4]~feeder_combout ;
wire \banco_registradores|regs[8][4]~q ;
wire \banco_registradores|rd2[4]~296_combout ;
wire \banco_registradores|rd2[4]~300_combout ;
wire \banco_registradores|rd2[4]~299_combout ;
wire \banco_registradores|rd2[4]~297_combout ;
wire \banco_registradores|rd2[4]~298_combout ;
wire \banco_registradores|rd2[4]~301_combout ;
wire \banco_registradores|rd2[4]~294_combout ;
wire \banco_registradores|rd2[4]~293_combout ;
wire \banco_registradores|rd2[4]~292_combout ;
wire \banco_registradores|rd2[4]~295_combout ;
wire \banco_registradores|rd2[4]~302_combout ;
wire \inst|Add1~109_sumout ;
wire \inst|Selector27~1_combout ;
wire \inst|Selector27~0_combout ;
wire \inst|Add0~109_sumout ;
wire \inst|Selector27~2_combout ;
wire \inst18|o[3]~53_combout ;
wire \banco_registradores|regs[10][3]~q ;
wire \banco_registradores|rd2[3]~307_combout ;
wire \banco_registradores|rd2[3]~311_combout ;
wire \banco_registradores|rd2[3]~309_combout ;
wire \banco_registradores|rd2[3]~308_combout ;
wire \banco_registradores|rd2[3]~310_combout ;
wire \banco_registradores|rd2[3]~312_combout ;
wire \banco_registradores|rd2[3]~304_combout ;
wire \banco_registradores|rd2[3]~305_combout ;
wire \banco_registradores|rd2[3]~303_combout ;
wire \banco_registradores|rd2[3]~306_combout ;
wire \banco_registradores|rd2[3]~313_combout ;
wire \inst|Add1~113_sumout ;
wire \inst|Selector28~1_combout ;
wire \inst|Selector28~2_combout ;
wire \inst|Add0~113_sumout ;
wire \inst|Selector28~3_combout ;
wire \inst18|o[29]~8_combout ;
wire \banco_registradores|regs[9][29]~q ;
wire \banco_registradores|rd2[29]~23_combout ;
wire \banco_registradores|rd2[29]~24_combout ;
wire \banco_registradores|rd2[29]~26_combout ;
wire \banco_registradores|rd2[29]~25_combout ;
wire \banco_registradores|rd2[29]~27_combout ;
wire \banco_registradores|rd2[29]~28_combout ;
wire \banco_registradores|rd2[29]~29_combout ;
wire \banco_registradores|rd2[29]~31_combout ;
wire \banco_registradores|rd2[29]~30_combout ;
wire \banco_registradores|rd2[29]~32_combout ;
wire \banco_registradores|rd2[29]~33_combout ;
wire \inst|Add1~10 ;
wire \inst|Add1~5_sumout ;
wire \inst|Add0~10 ;
wire \inst|Add0~5_sumout ;
wire \inst18|o[30]~5_combout ;
wire \inst18|o[30]~6_combout ;
wire \banco_registradores|regs[10][30]~feeder_combout ;
wire \banco_registradores|regs[10][30]~q ;
wire \banco_registradores|rd1[30]~12_combout ;
wire \banco_registradores|rd1[30]~19_combout ;
wire \banco_registradores|rd1[30]~18_combout ;
wire \banco_registradores|rd1[30]~20_combout ;
wire \banco_registradores|rd1[30]~21_combout ;
wire \banco_registradores|rd1[30]~13_combout ;
wire \banco_registradores|rd1[30]~15_combout ;
wire \banco_registradores|rd1[30]~14_combout ;
wire \banco_registradores|rd1[30]~16_combout ;
wire \banco_registradores|rd1[30]~17_combout ;
wire \banco_registradores|rd1[30]~22_combout ;
wire \inst|Add1~6 ;
wire \inst|Add1~1_sumout ;
wire \inst|Add0~6 ;
wire \inst|Add0~1_sumout ;
wire \inst18|o[31]~0_combout ;
wire \inst18|o[31]~4_combout ;
wire \banco_registradores|regs[8][31]~feeder_combout ;
wire \banco_registradores|regs[8][31]~q ;
wire \banco_registradores|rd2[31]~0_combout ;
wire \banco_registradores|rd2[31]~4_combout ;
wire \banco_registradores|rd2[31]~2_combout ;
wire \banco_registradores|rd2[31]~5_combout ;
wire \banco_registradores|rd2[31]~3_combout ;
wire \banco_registradores|rd2[31]~6_combout ;
wire \banco_registradores|rd2[31]~9_combout ;
wire \banco_registradores|rd2[31]~7_combout ;
wire \banco_registradores|rd2[31]~8_combout ;
wire \banco_registradores|rd2[31]~10_combout ;
wire \banco_registradores|rd2[31]~11_combout ;
wire \inst17|o[31]~0_combout ;
wire \inst|LessThan0~39_combout ;
wire \inst|LessThan0~37_combout ;
wire \inst|LessThan0~31_combout ;
wire \inst|LessThan0~32_combout ;
wire \inst|LessThan0~35_combout ;
wire \inst|LessThan0~33_combout ;
wire \inst|LessThan0~34_combout ;
wire \inst|LessThan0~36_combout ;
wire \banco_registradores|rd2[13]~197_combout ;
wire \banco_registradores|rd2[13]~196_combout ;
wire \banco_registradores|rd2[13]~195_combout ;
wire \banco_registradores|rd2[13]~198_combout ;
wire \banco_registradores|rd2[13]~199_combout ;
wire \banco_registradores|rd2[13]~201_combout ;
wire \banco_registradores|rd2[13]~200_combout ;
wire \banco_registradores|rd2[13]~202_combout ;
wire \banco_registradores|rd2[13]~203_combout ;
wire \inst17|o[13]~18_combout ;
wire \inst17|o[14]~17_combout ;
wire \banco_registradores|rd2[12]~211_combout ;
wire \banco_registradores|rd2[12]~209_combout ;
wire \banco_registradores|rd2[12]~210_combout ;
wire \banco_registradores|rd2[12]~212_combout ;
wire \banco_registradores|rd2[12]~213_combout ;
wire \banco_registradores|rd2[12]~205_combout ;
wire \banco_registradores|rd2[12]~207_combout ;
wire \banco_registradores|rd2[12]~206_combout ;
wire \banco_registradores|rd2[12]~208_combout ;
wire \inst17|o[12]~19_combout ;
wire \inst|LessThan0~23_combout ;
wire \inst|LessThan0~24_combout ;
wire \inst|LessThan0~25_combout ;
wire \inst|LessThan0~28_combout ;
wire \inst|LessThan0~29_combout ;
wire \inst|LessThan0~26_combout ;
wire \inst|LessThan0~27_combout ;
wire \inst|LessThan0~2_combout ;
wire \inst|LessThan0~0_combout ;
wire \inst|LessThan0~1_combout ;
wire \inst|LessThan0~3_combout ;
wire \inst|LessThan0~6_combout ;
wire \inst|LessThan0~7_combout ;
wire \inst|LessThan0~5_combout ;
wire \inst|LessThan0~4_combout ;
wire \inst|LessThan0~8_combout ;
wire \inst|LessThan0~21_combout ;
wire \inst|LessThan0~10_combout ;
wire \inst|LessThan0~9_combout ;
wire \inst|LessThan0~11_combout ;
wire \inst|LessThan0~12_combout ;
wire \inst|LessThan0~17_combout ;
wire \inst|LessThan0~14_combout ;
wire \gerador_imediatos|imm[10]~1_combout ;
wire \banco_registradores|rd2[10]~226_combout ;
wire \banco_registradores|rd2[10]~227_combout ;
wire \banco_registradores|rd2[10]~228_combout ;
wire \banco_registradores|rd2[10]~229_combout ;
wire \banco_registradores|rd2[10]~234_combout ;
wire \banco_registradores|rd2[10]~232_combout ;
wire \banco_registradores|rd2[10]~231_combout ;
wire \banco_registradores|rd2[10]~233_combout ;
wire \banco_registradores|rd2[10]~235_combout ;
wire \inst17|o[10]~21_combout ;
wire \inst|LessThan0~13_combout ;
wire \inst|LessThan0~18_combout ;
wire \inst|LessThan0~19_combout ;
wire \inst|LessThan0~20_combout ;
wire \inst|LessThan0~15_combout ;
wire \inst|LessThan0~16_combout ;
wire \inst|LessThan0~22_combout ;
wire \inst|LessThan0~30_combout ;
wire \inst|LessThan0~38_combout ;
wire \inst|Selector31~3_combout ;
wire \inst18|o[0]~56_combout ;
wire \banco_registradores|regs[10][0]~q ;
wire \banco_registradores|rd2[0]~348_combout ;
wire \banco_registradores|rd2[0]~340_combout ;
wire \banco_registradores|rd2[0]~346_combout ;
wire \inst|Add1~126 ;
wire \inst|Add1~121_sumout ;
wire \inst|Selector30~1_combout ;
wire \inst|Add0~121_sumout ;
wire \inst|Selector30~2_combout ;
wire \inst18|o[1]~55_combout ;
wire \banco_registradores|regs[11][1]~feeder_combout ;
wire \banco_registradores|regs[11][1]~q ;
wire \banco_registradores|rd2[1]~329_combout ;
wire \banco_registradores|rd2[1]~325_combout ;
wire \banco_registradores|rd2[1]~326_combout ;
wire \banco_registradores|rd2[1]~327_combout ;
wire \banco_registradores|rd2[1]~328_combout ;
wire \banco_registradores|rd2[1]~332_combout ;
wire \banco_registradores|rd2[1]~331_combout ;
wire \banco_registradores|rd2[1]~330_combout ;
wire \banco_registradores|rd2[1]~333_combout ;
wire \banco_registradores|rd2[1]~334_combout ;
wire \banco_registradores|rd2[1]~335_combout ;
wire \inst|Add1~122 ;
wire \inst|Add1~117_sumout ;
wire \inst|Add0~117_sumout ;
wire \inst|Selector29~0_combout ;
wire \inst18|o[2]~54_combout ;
wire \banco_registradores|regs[11][2]~q ;
wire \banco_registradores|rd2[2]~347_combout ;
wire \banco_registradores|rd2[2]~318_combout ;
wire \banco_registradores|rd2[2]~324_combout ;
wire \inst18|o[9]~47_combout ;
wire \banco_registradores|regs[20][9]~q ;
wire \banco_registradores|rd1[9]~249_combout ;
wire \banco_registradores|rd1[9]~251_combout ;
wire \banco_registradores|rd1[9]~252_combout ;
wire \banco_registradores|rd1[9]~250_combout ;
wire \banco_registradores|rd1[9]~253_combout ;
wire \banco_registradores|rd1[9]~248_combout ;
wire \banco_registradores|rd1[9]~246_combout ;
wire \banco_registradores|rd1[9]~244_combout ;
wire \banco_registradores|rd1[9]~245_combout ;
wire \banco_registradores|rd1[9]~247_combout ;
wire \banco_registradores|rd1[9]~254_combout ;
wire \inst|Add1~90 ;
wire \inst|Add1~85_sumout ;
wire \inst|Add0~90 ;
wire \inst|Add0~85_sumout ;
wire \inst18|o[10]~45_combout ;
wire \inst18|o[10]~46_combout ;
wire \banco_registradores|regs[9][10]~feeder_combout ;
wire \banco_registradores|regs[9][10]~q ;
wire \banco_registradores|rd2[10]~350_combout ;
wire \banco_registradores|rd2[10]~230_combout ;
wire \banco_registradores|rd2[10]~236_combout ;
wire \inst|Add0~86 ;
wire \inst|Add0~81_sumout ;
wire \inst|Add1~86 ;
wire \inst|Add1~81_sumout ;
wire \inst18|o[11]~43_combout ;
wire \inst18|o[11]~44_combout ;
wire \banco_registradores|regs[9][11]~q ;
wire \banco_registradores|rd2[11]~349_combout ;
wire \banco_registradores|rd2[11]~219_combout ;
wire \banco_registradores|rd2[11]~225_combout ;
wire \inst|Add0~82 ;
wire \inst|Add0~77_sumout ;
wire \inst|Add1~82 ;
wire \inst|Add1~77_sumout ;
wire \inst18|o[12]~41_combout ;
wire \inst18|o[12]~42_combout ;
wire \banco_registradores|regs[9][12]~q ;
wire \banco_registradores|rd2[12]~352_combout ;
wire \banco_registradores|rd2[12]~214_combout ;
wire \inst|Add0~78 ;
wire \inst|Add0~73_sumout ;
wire \inst|Add1~78 ;
wire \inst|Add1~73_sumout ;
wire \inst18|o[13]~39_combout ;
wire \inst18|o[13]~40_combout ;
wire \banco_registradores|regs[10][13]~q ;
wire \banco_registradores|rd2[13]~356_combout ;
wire \banco_registradores|rd2[13]~204_combout ;
wire \inst|Add1~74 ;
wire \inst|Add1~69_sumout ;
wire \inst|Add0~74 ;
wire \inst|Add0~69_sumout ;
wire \inst18|o[14]~37_combout ;
wire \inst18|o[14]~38_combout ;
wire \banco_registradores|regs[11][14]~q ;
wire \banco_registradores|rd1[14]~193_combout ;
wire \banco_registradores|rd1[14]~197_combout ;
wire \banco_registradores|rd1[14]~195_combout ;
wire \banco_registradores|rd1[14]~196_combout ;
wire \banco_registradores|rd1[14]~194_combout ;
wire \banco_registradores|rd1[14]~198_combout ;
wire \banco_registradores|rd1[14]~188_combout ;
wire \banco_registradores|rd1[14]~190_combout ;
wire \banco_registradores|rd1[14]~189_combout ;
wire \banco_registradores|rd1[14]~191_combout ;
wire \banco_registradores|rd1[14]~199_combout ;
wire \inst|Add1~70 ;
wire \inst|Add1~65_sumout ;
wire \inst|Add0~70 ;
wire \inst|Add0~65_sumout ;
wire \inst18|o[15]~35_combout ;
wire \inst18|o[15]~36_combout ;
wire \banco_registradores|regs[21][15]~q ;
wire \banco_registradores|rd1[15]~178_combout ;
wire \banco_registradores|rd1[15]~180_combout ;
wire \banco_registradores|rd1[15]~179_combout ;
wire \banco_registradores|rd1[15]~177_combout ;
wire \banco_registradores|rd1[15]~181_combout ;
wire \banco_registradores|rd1[15]~183_combout ;
wire \banco_registradores|rd1[15]~184_combout ;
wire \banco_registradores|rd1[15]~182_combout ;
wire \banco_registradores|rd1[15]~185_combout ;
wire \banco_registradores|rd1[15]~186_combout ;
wire \banco_registradores|rd1[15]~187_combout ;
wire \inst|Add1~66 ;
wire \inst|Add1~61_sumout ;
wire \inst|Add0~66 ;
wire \inst|Add0~61_sumout ;
wire \inst18|o[16]~33_combout ;
wire \inst18|o[16]~34_combout ;
wire \banco_registradores|regs[6][16]~q ;
wire \banco_registradores|rd2[16]~167_combout ;
wire \banco_registradores|rd2[16]~168_combout ;
wire \banco_registradores|rd2[16]~169_combout ;
wire \banco_registradores|rd2[16]~170_combout ;
wire \banco_registradores|rd2[16]~171_combout ;
wire \banco_registradores|rd2[16]~172_combout ;
wire \inst|Add0~62 ;
wire \inst|Add0~57_sumout ;
wire \inst|Add1~62 ;
wire \inst|Add1~57_sumout ;
wire \inst18|o[17]~31_combout ;
wire \inst18|o[17]~32_combout ;
wire \banco_registradores|regs[25][17]~q ;
wire \banco_registradores|rd2[17]~152_combout ;
wire \banco_registradores|rd2[17]~154_combout ;
wire \banco_registradores|rd2[17]~153_combout ;
wire \banco_registradores|rd2[17]~151_combout ;
wire \banco_registradores|rd2[17]~155_combout ;
wire \banco_registradores|rd2[17]~161_combout ;
wire \inst|Add0~58 ;
wire \inst|Add0~53_sumout ;
wire \inst|Add1~58 ;
wire \inst|Add1~53_sumout ;
wire \inst18|o[18]~29_combout ;
wire \inst18|o[18]~30_combout ;
wire \banco_registradores|regs[9][18]~q ;
wire \banco_registradores|rd1[18]~152_combout ;
wire \banco_registradores|rd1[18]~150_combout ;
wire \banco_registradores|rd1[18]~151_combout ;
wire \banco_registradores|rd1[18]~149_combout ;
wire \banco_registradores|rd1[18]~153_combout ;
wire \banco_registradores|rd1[18]~145_combout ;
wire \banco_registradores|rd1[18]~147_combout ;
wire \banco_registradores|rd1[18]~146_combout ;
wire \banco_registradores|rd1[18]~144_combout ;
wire \banco_registradores|rd1[18]~148_combout ;
wire \banco_registradores|rd1[18]~154_combout ;
wire \inst|Add0~54 ;
wire \inst|Add0~49_sumout ;
wire \inst|Add1~54 ;
wire \inst|Add1~49_sumout ;
wire \inst18|o[19]~27_combout ;
wire \inst18|o[19]~28_combout ;
wire \banco_registradores|regs[27][19]~q ;
wire \banco_registradores|rd1[19]~136_combout ;
wire \banco_registradores|rd1[19]~135_combout ;
wire \banco_registradores|rd1[19]~134_combout ;
wire \banco_registradores|rd1[19]~133_combout ;
wire \banco_registradores|rd1[19]~137_combout ;
wire \banco_registradores|rd1[19]~141_combout ;
wire \banco_registradores|rd1[19]~140_combout ;
wire \banco_registradores|rd1[19]~138_combout ;
wire \banco_registradores|rd1[19]~139_combout ;
wire \banco_registradores|rd1[19]~142_combout ;
wire \banco_registradores|rd1[19]~143_combout ;
wire \inst|Add1~50 ;
wire \inst|Add1~45_sumout ;
wire \inst|Add0~50 ;
wire \inst|Add0~45_sumout ;
wire \inst18|o[20]~25_combout ;
wire \inst18|o[20]~26_combout ;
wire \banco_registradores|regs[9][20]~q ;
wire \banco_registradores|rd1[20]~122_combout ;
wire \banco_registradores|rd1[20]~125_combout ;
wire \banco_registradores|rd1[20]~126_combout ;
wire \banco_registradores|rd1[20]~124_combout ;
wire \banco_registradores|rd1[20]~123_combout ;
wire \banco_registradores|rd1[20]~127_combout ;
wire \banco_registradores|rd1[20]~130_combout ;
wire \banco_registradores|rd1[20]~128_combout ;
wire \banco_registradores|rd1[20]~129_combout ;
wire \banco_registradores|rd1[20]~131_combout ;
wire \banco_registradores|rd1[20]~132_combout ;
wire \inst|Add0~46 ;
wire \inst|Add0~41_sumout ;
wire \inst|Add1~46 ;
wire \inst|Add1~41_sumout ;
wire \inst18|o[21]~23_combout ;
wire \inst18|o[21]~24_combout ;
wire \banco_registradores|regs[11][21]~q ;
wire \banco_registradores|rd2[21]~368_combout ;
wire \banco_registradores|rd2[21]~118_combout ;
wire \inst|Add0~42 ;
wire \inst|Add0~37_sumout ;
wire \inst|Add1~42 ;
wire \inst|Add1~37_sumout ;
wire \inst18|o[22]~21_combout ;
wire \inst18|o[22]~22_combout ;
wire \banco_registradores|regs[11][22]~q ;
wire \banco_registradores|rd2[22]~98_combout ;
wire \banco_registradores|rd2[22]~101_combout ;
wire \banco_registradores|rd2[22]~99_combout ;
wire \banco_registradores|rd2[22]~102_combout ;
wire \banco_registradores|rd2[22]~100_combout ;
wire \banco_registradores|rd2[22]~103_combout ;
wire \banco_registradores|rd2[22]~105_combout ;
wire \banco_registradores|rd2[22]~106_combout ;
wire \banco_registradores|rd2[22]~104_combout ;
wire \banco_registradores|rd2[22]~107_combout ;
wire \banco_registradores|rd2[22]~108_combout ;
wire \inst|Add1~38 ;
wire \inst|Add1~33_sumout ;
wire \inst|Add0~38 ;
wire \inst|Add0~33_sumout ;
wire \inst18|o[23]~19_combout ;
wire \inst18|o[23]~20_combout ;
wire \banco_registradores|regs[8][23]~q ;
wire \banco_registradores|rd1[23]~89_combout ;
wire \banco_registradores|rd1[23]~90_combout ;
wire \banco_registradores|rd1[23]~92_combout ;
wire \banco_registradores|rd1[23]~91_combout ;
wire \banco_registradores|rd1[23]~93_combout ;
wire \banco_registradores|rd1[23]~94_combout ;
wire \banco_registradores|rd1[23]~96_combout ;
wire \banco_registradores|rd1[23]~97_combout ;
wire \banco_registradores|rd1[23]~95_combout ;
wire \banco_registradores|rd1[23]~98_combout ;
wire \banco_registradores|rd1[23]~99_combout ;
wire \inst|Add1~34 ;
wire \inst|Add1~29_sumout ;
wire \inst|Add0~34 ;
wire \inst|Add0~29_sumout ;
wire \inst18|o[24]~17_combout ;
wire \inst18|o[24]~18_combout ;
wire \banco_registradores|regs[2][24]~q ;
wire \banco_registradores|rd2[24]~84_combout ;
wire \banco_registradores|rd2[24]~82_combout ;
wire \banco_registradores|rd2[24]~83_combout ;
wire \banco_registradores|rd2[24]~85_combout ;
wire \banco_registradores|rd2[24]~86_combout ;
wire \inst|Add1~30 ;
wire \inst|Add1~25_sumout ;
wire \inst|Add0~30 ;
wire \inst|Add0~25_sumout ;
wire \inst18|o[25]~15_combout ;
wire \inst18|o[25]~16_combout ;
wire \banco_registradores|regs[25][25]~q ;
wire \banco_registradores|rd2[25]~68_combout ;
wire \banco_registradores|rd2[25]~70_combout ;
wire \banco_registradores|rd2[25]~69_combout ;
wire \banco_registradores|rd2[25]~67_combout ;
wire \banco_registradores|rd2[25]~71_combout ;
wire \banco_registradores|rd2[25]~76_combout ;
wire \inst|Add1~26 ;
wire \inst|Add1~21_sumout ;
wire \inst|Add0~26 ;
wire \inst|Add0~21_sumout ;
wire \inst18|o[26]~13_combout ;
wire \inst18|o[26]~14_combout ;
wire \banco_registradores|regs[1][26]~feeder_combout ;
wire \banco_registradores|regs[1][26]~q ;
wire \banco_registradores|rd1[26]~64_combout ;
wire \banco_registradores|rd1[26]~63_combout ;
wire \banco_registradores|rd1[26]~62_combout ;
wire \banco_registradores|rd1[26]~65_combout ;
wire \banco_registradores|rd1[26]~56_combout ;
wire \banco_registradores|rd1[26]~57_combout ;
wire \banco_registradores|rd1[26]~59_combout ;
wire \banco_registradores|rd1[26]~58_combout ;
wire \banco_registradores|rd1[26]~60_combout ;
wire \banco_registradores|rd1[26]~61_combout ;
wire \banco_registradores|rd1[26]~66_combout ;
wire \inst|Add0~22 ;
wire \inst|Add0~17_sumout ;
wire \inst|Add1~17_sumout ;
wire \inst18|o[27]~11_combout ;
wire \inst18|o[27]~12_combout ;
wire \banco_registradores|regs[9][27]~feeder_combout ;
wire \banco_registradores|regs[9][27]~q ;
wire \banco_registradores|rd1[27]~45_combout ;
wire \banco_registradores|rd1[27]~47_combout ;
wire \banco_registradores|rd1[27]~49_combout ;
wire \banco_registradores|rd1[27]~48_combout ;
wire \banco_registradores|rd1[27]~46_combout ;
wire \banco_registradores|rd1[27]~50_combout ;
wire \banco_registradores|rd1[27]~53_combout ;
wire \banco_registradores|rd1[27]~52_combout ;
wire \banco_registradores|rd1[27]~51_combout ;
wire \banco_registradores|rd1[27]~54_combout ;
wire \banco_registradores|rd1[27]~55_combout ;
wire \inst|Add0~18 ;
wire \inst|Add0~13_sumout ;
wire \inst18|o[28]~9_combout ;
wire \inst18|o[28]~10_combout ;
wire \banco_registradores|regs[11][28]~q ;
wire \banco_registradores|rd2[28]~34_combout ;
wire \banco_registradores|rd2[28]~37_combout ;
wire \banco_registradores|rd2[28]~38_combout ;
wire \banco_registradores|rd2[28]~35_combout ;
wire \banco_registradores|rd2[28]~36_combout ;
wire \banco_registradores|rd2[28]~39_combout ;
wire \banco_registradores|rd2[28]~42_combout ;
wire \banco_registradores|rd2[28]~40_combout ;
wire \banco_registradores|rd2[28]~41_combout ;
wire \banco_registradores|rd2[28]~43_combout ;
wire \banco_registradores|rd2[28]~44_combout ;
wire \inst|Add1~13_sumout ;
wire \inst14~5_combout ;
wire \inst14~4_combout ;
wire \inst14~0_combout ;
wire \control_unit|Decoder2~3_combout ;
wire \inst14~1_combout ;
wire \inst14~3_combout ;
wire \inst14~2_combout ;
wire \inst14~combout ;
wire \inst11|Add0~113_sumout ;
wire \program_counter|pc_value[3]~DUPLICATE_q ;
wire \gerador_imediatos|Selector21~1_combout ;
wire \gerador_imediatos|Selector21~3_combout ;
wire \inst11|Add0~117_sumout ;
wire \program_counter|pc_value[2]~DUPLICATE_q ;
wire \gerador_imediatos|Selector23~1_combout ;
wire \inst11|Add0~121_sumout ;
wire \control_unit|jal~1_combout ;
wire \inst11|Add0~125_sumout ;
wire \control_unit|Decoder2~0_combout ;
wire \control_unit|WideOr1~1_combout ;
wire \inst11|Add0~90 ;
wire \inst11|Add0~85_sumout ;
wire \inst11|Add0~86 ;
wire \inst11|Add0~81_sumout ;
wire \inst11|Add0~82 ;
wire \inst11|Add0~77_sumout ;
wire \inst11|Add0~78 ;
wire \inst11|Add0~73_sumout ;
wire \inst11|Add0~74 ;
wire \inst11|Add0~69_sumout ;
wire \inst11|Add0~70 ;
wire \inst11|Add0~65_sumout ;
wire \inst11|Add0~66 ;
wire \inst11|Add0~61_sumout ;
wire \inst11|Add0~62 ;
wire \inst11|Add0~57_sumout ;
wire \program_counter|pc_value[17]~DUPLICATE_q ;
wire \inst11|Add0~58 ;
wire \inst11|Add0~53_sumout ;
wire \inst11|Add0~54 ;
wire \inst11|Add0~49_sumout ;
wire \inst11|Add0~50 ;
wire \inst11|Add0~45_sumout ;
wire \inst11|Add0~46 ;
wire \inst11|Add0~41_sumout ;
wire \inst11|Add0~42 ;
wire \inst11|Add0~37_sumout ;
wire \program_counter|pc_value[22]~DUPLICATE_q ;
wire \inst11|Add0~38 ;
wire \inst11|Add0~33_sumout ;
wire \inst11|Add0~34 ;
wire \inst11|Add0~29_sumout ;
wire \inst11|Add0~30 ;
wire \inst11|Add0~25_sumout ;
wire \inst11|Add0~26 ;
wire \inst11|Add0~21_sumout ;
wire \inst11|Add0~22 ;
wire \inst11|Add0~17_sumout ;
wire \inst11|Add0~18 ;
wire \inst11|Add0~13_sumout ;
wire \inst11|Add0~14 ;
wire \inst11|Add0~9_sumout ;
wire \inst11|Add0~10 ;
wire \inst11|Add0~5_sumout ;
wire \program_counter|pc_value[30]~DUPLICATE_q ;
wire \inst11|Add0~6 ;
wire \inst11|Add0~1_sumout ;
wire \program_counter|pc_value[29]~DUPLICATE_q ;
wire \program_counter|pc_value[21]~DUPLICATE_q ;
wire \disp_reg[2]~input_o ;
wire \disp_reg[3]~input_o ;
wire \banco_registradores|rdisp[31]~5_combout ;
wire \banco_registradores|rdisp[31]~4_combout ;
wire \disp_reg[1]~input_o ;
wire \banco_registradores|rdisp[31]~2_combout ;
wire \disp_reg[0]~input_o ;
wire \banco_registradores|rdisp[31]~3_combout ;
wire \banco_registradores|rdisp[31]~6_combout ;
wire \banco_registradores|rdisp[31]~0_combout ;
wire \disp_reg[4]~input_o ;
wire \banco_registradores|rdisp[31]~1_combout ;
wire \banco_registradores|rdisp[31]~8_combout ;
wire \banco_registradores|rdisp[31]~7_combout ;
wire \banco_registradores|rdisp[31]~9_combout ;
wire \banco_registradores|rdisp[31]~10_combout ;
wire \banco_registradores|rdisp[31]~11_combout ;
wire \banco_registradores|rdisp[30]~19_combout ;
wire \banco_registradores|rdisp[30]~20_combout ;
wire \banco_registradores|rdisp[30]~18_combout ;
wire \banco_registradores|rdisp[30]~21_combout ;
wire \banco_registradores|rdisp[30]~14_combout ;
wire \banco_registradores|rdisp[30]~13_combout ;
wire \banco_registradores|rdisp[30]~15_combout ;
wire \banco_registradores|rdisp[30]~16_combout ;
wire \banco_registradores|rdisp[30]~17_combout ;
wire \banco_registradores|rdisp[30]~12_combout ;
wire \banco_registradores|rdisp[30]~22_combout ;
wire \banco_registradores|rdisp[29]~23_combout ;
wire \banco_registradores|rdisp[29]~31_combout ;
wire \banco_registradores|rdisp[29]~30_combout ;
wire \banco_registradores|rdisp[29]~29_combout ;
wire \banco_registradores|rdisp[29]~32_combout ;
wire \banco_registradores|rdisp[29]~26_combout ;
wire \banco_registradores|rdisp[29]~27_combout ;
wire \banco_registradores|rdisp[29]~25_combout ;
wire \banco_registradores|rdisp[29]~24_combout ;
wire \banco_registradores|rdisp[29]~28_combout ;
wire \banco_registradores|rdisp[29]~33_combout ;
wire \banco_registradores|rdisp[28]~37_combout ;
wire \banco_registradores|rdisp[28]~36_combout ;
wire \banco_registradores|rdisp[28]~38_combout ;
wire \banco_registradores|rdisp[28]~35_combout ;
wire \banco_registradores|rdisp[28]~39_combout ;
wire \banco_registradores|rdisp[28]~40_combout ;
wire \banco_registradores|rdisp[28]~41_combout ;
wire \banco_registradores|rdisp[28]~42_combout ;
wire \banco_registradores|rdisp[28]~43_combout ;
wire \banco_registradores|rdisp[28]~34_combout ;
wire \banco_registradores|rdisp[28]~44_combout ;
wire \banco_registradores|rdisp[27]~47_combout ;
wire \banco_registradores|rdisp[27]~49_combout ;
wire \banco_registradores|rdisp[27]~46_combout ;
wire \banco_registradores|rdisp[27]~48_combout ;
wire \banco_registradores|rdisp[27]~50_combout ;
wire \banco_registradores|rdisp[27]~45_combout ;
wire \banco_registradores|rdisp[27]~52_combout ;
wire \banco_registradores|rdisp[27]~51_combout ;
wire \banco_registradores|rdisp[27]~53_combout ;
wire \banco_registradores|rdisp[27]~54_combout ;
wire \banco_registradores|rdisp[27]~55_combout ;
wire \banco_registradores|rdisp[26]~56_combout ;
wire \banco_registradores|rdisp[26]~64_combout ;
wire \banco_registradores|rdisp[26]~62_combout ;
wire \banco_registradores|rdisp[26]~63_combout ;
wire \banco_registradores|rdisp[26]~65_combout ;
wire \banco_registradores|rdisp[26]~58_combout ;
wire \banco_registradores|rdisp[26]~59_combout ;
wire \banco_registradores|rdisp[26]~57_combout ;
wire \banco_registradores|rdisp[26]~60_combout ;
wire \banco_registradores|rdisp[26]~61_combout ;
wire \banco_registradores|rdisp[26]~66_combout ;
wire \banco_registradores|rdisp[25]~73_combout ;
wire \banco_registradores|rdisp[25]~75_combout ;
wire \banco_registradores|rdisp[25]~74_combout ;
wire \banco_registradores|rdisp[25]~76_combout ;
wire \banco_registradores|rdisp[25]~70_combout ;
wire \banco_registradores|rdisp[25]~68_combout ;
wire \banco_registradores|rdisp[25]~69_combout ;
wire \banco_registradores|rdisp[25]~71_combout ;
wire \banco_registradores|rdisp[25]~72_combout ;
wire \banco_registradores|rdisp[25]~67_combout ;
wire \banco_registradores|rdisp[25]~77_combout ;
wire \banco_registradores|rdisp[24]~82_combout ;
wire \banco_registradores|rdisp[24]~79_combout ;
wire \banco_registradores|rdisp[24]~81_combout ;
wire \banco_registradores|rdisp[24]~80_combout ;
wire \banco_registradores|rdisp[24]~83_combout ;
wire \banco_registradores|rdisp[24]~78_combout ;
wire \banco_registradores|rdisp[24]~86_combout ;
wire \banco_registradores|rdisp[24]~84_combout ;
wire \banco_registradores|rdisp[24]~85_combout ;
wire \banco_registradores|rdisp[24]~87_combout ;
wire \banco_registradores|rdisp[24]~88_combout ;
wire \banco_registradores|rdisp[23]~89_combout ;
wire \banco_registradores|rdisp[23]~95_combout ;
wire \banco_registradores|rdisp[23]~97_combout ;
wire \banco_registradores|rdisp[23]~96_combout ;
wire \banco_registradores|rdisp[23]~98_combout ;
wire \banco_registradores|rdisp[23]~92_combout ;
wire \banco_registradores|rdisp[23]~93_combout ;
wire \banco_registradores|rdisp[23]~91_combout ;
wire \banco_registradores|rdisp[23]~90_combout ;
wire \banco_registradores|rdisp[23]~94_combout ;
wire \banco_registradores|rdisp[23]~99_combout ;
wire \banco_registradores|rdisp[22]~100_combout ;
wire \banco_registradores|rdisp[22]~106_combout ;
wire \banco_registradores|rdisp[22]~107_combout ;
wire \banco_registradores|rdisp[22]~108_combout ;
wire \banco_registradores|rdisp[22]~109_combout ;
wire \banco_registradores|rdisp[22]~104_combout ;
wire \banco_registradores|rdisp[22]~102_combout ;
wire \banco_registradores|rdisp[22]~101_combout ;
wire \banco_registradores|rdisp[22]~103_combout ;
wire \banco_registradores|rdisp[22]~105_combout ;
wire \banco_registradores|rdisp[22]~110_combout ;
wire \banco_registradores|rdisp[21]~115_combout ;
wire \banco_registradores|rdisp[21]~113_combout ;
wire \banco_registradores|rdisp[21]~112_combout ;
wire \banco_registradores|rdisp[21]~114_combout ;
wire \banco_registradores|rdisp[21]~116_combout ;
wire \banco_registradores|rdisp[21]~111_combout ;
wire \banco_registradores|rdisp[21]~117_combout ;
wire \banco_registradores|rdisp[21]~118_combout ;
wire \banco_registradores|rdisp[21]~119_combout ;
wire \banco_registradores|rdisp[21]~120_combout ;
wire \banco_registradores|rdisp[21]~121_combout ;
wire \banco_registradores|rdisp[20]~126_combout ;
wire \banco_registradores|rdisp[20]~125_combout ;
wire \banco_registradores|rdisp[20]~124_combout ;
wire \banco_registradores|rdisp[20]~123_combout ;
wire \banco_registradores|rdisp[20]~127_combout ;
wire \banco_registradores|rdisp[20]~122_combout ;
wire \banco_registradores|rdisp[20]~130_combout ;
wire \banco_registradores|rdisp[20]~129_combout ;
wire \banco_registradores|rdisp[20]~128_combout ;
wire \banco_registradores|rdisp[20]~131_combout ;
wire \banco_registradores|rdisp[20]~132_combout ;
wire \banco_registradores|rdisp[19]~133_combout ;
wire \banco_registradores|rdisp[19]~141_combout ;
wire \banco_registradores|rdisp[19]~139_combout ;
wire \banco_registradores|rdisp[19]~140_combout ;
wire \banco_registradores|rdisp[19]~142_combout ;
wire \banco_registradores|rdisp[19]~135_combout ;
wire \banco_registradores|rdisp[19]~136_combout ;
wire \banco_registradores|rdisp[19]~134_combout ;
wire \banco_registradores|rdisp[19]~137_combout ;
wire \banco_registradores|rdisp[19]~138_combout ;
wire \banco_registradores|rdisp[19]~143_combout ;
wire \banco_registradores|rdisp[18]~148_combout ;
wire \banco_registradores|rdisp[18]~147_combout ;
wire \banco_registradores|rdisp[18]~146_combout ;
wire \banco_registradores|rdisp[18]~145_combout ;
wire \banco_registradores|rdisp[18]~149_combout ;
wire \banco_registradores|rdisp[18]~144_combout ;
wire \banco_registradores|rdisp[18]~150_combout ;
wire \banco_registradores|rdisp[18]~151_combout ;
wire \banco_registradores|rdisp[18]~152_combout ;
wire \banco_registradores|rdisp[18]~153_combout ;
wire \banco_registradores|rdisp[18]~154_combout ;
wire \banco_registradores|rdisp[17]~159_combout ;
wire \banco_registradores|rdisp[17]~158_combout ;
wire \banco_registradores|rdisp[17]~156_combout ;
wire \banco_registradores|rdisp[17]~157_combout ;
wire \banco_registradores|rdisp[17]~160_combout ;
wire \banco_registradores|rdisp[17]~162_combout ;
wire \banco_registradores|rdisp[17]~163_combout ;
wire \banco_registradores|rdisp[17]~161_combout ;
wire \banco_registradores|rdisp[17]~164_combout ;
wire \banco_registradores|rdisp[17]~155_combout ;
wire \banco_registradores|rdisp[17]~165_combout ;
wire \banco_registradores|rdisp[16]~166_combout ;
wire \banco_registradores|rdisp[16]~170_combout ;
wire \banco_registradores|rdisp[16]~169_combout ;
wire \banco_registradores|rdisp[16]~167_combout ;
wire \banco_registradores|rdisp[16]~168_combout ;
wire \banco_registradores|rdisp[16]~171_combout ;
wire \banco_registradores|rdisp[16]~173_combout ;
wire \banco_registradores|rdisp[16]~174_combout ;
wire \banco_registradores|rdisp[16]~172_combout ;
wire \banco_registradores|rdisp[16]~175_combout ;
wire \banco_registradores|rdisp[16]~176_combout ;
wire \banco_registradores|rdisp[15]~180_combout ;
wire \banco_registradores|rdisp[15]~181_combout ;
wire \banco_registradores|rdisp[15]~178_combout ;
wire \banco_registradores|rdisp[15]~179_combout ;
wire \banco_registradores|rdisp[15]~182_combout ;
wire \banco_registradores|rdisp[15]~183_combout ;
wire \banco_registradores|rdisp[15]~184_combout ;
wire \banco_registradores|rdisp[15]~185_combout ;
wire \banco_registradores|rdisp[15]~186_combout ;
wire \banco_registradores|rdisp[15]~177_combout ;
wire \banco_registradores|rdisp[15]~187_combout ;
wire \banco_registradores|rdisp[14]~191_combout ;
wire \banco_registradores|rdisp[14]~190_combout ;
wire \banco_registradores|rdisp[14]~189_combout ;
wire \banco_registradores|rdisp[14]~192_combout ;
wire \banco_registradores|rdisp[14]~193_combout ;
wire \banco_registradores|rdisp[14]~195_combout ;
wire \banco_registradores|rdisp[14]~196_combout ;
wire \banco_registradores|rdisp[14]~194_combout ;
wire \banco_registradores|rdisp[14]~197_combout ;
wire \banco_registradores|rdisp[14]~188_combout ;
wire \banco_registradores|rdisp[14]~198_combout ;
wire \banco_registradores|rdisp[13]~199_combout ;
wire \banco_registradores|rdisp[13]~203_combout ;
wire \banco_registradores|rdisp[13]~201_combout ;
wire \banco_registradores|rdisp[13]~202_combout ;
wire \banco_registradores|rdisp[13]~200_combout ;
wire \banco_registradores|rdisp[13]~204_combout ;
wire \banco_registradores|rdisp[13]~207_combout ;
wire \banco_registradores|rdisp[13]~205_combout ;
wire \banco_registradores|rdisp[13]~206_combout ;
wire \banco_registradores|rdisp[13]~208_combout ;
wire \banco_registradores|rdisp[13]~209_combout ;
wire \banco_registradores|rdisp[12]~210_combout ;
wire \banco_registradores|rdisp[12]~216_combout ;
wire \banco_registradores|rdisp[12]~218_combout ;
wire \banco_registradores|rdisp[12]~217_combout ;
wire \banco_registradores|rdisp[12]~219_combout ;
wire \banco_registradores|rdisp[12]~214_combout ;
wire \banco_registradores|rdisp[12]~213_combout ;
wire \banco_registradores|rdisp[12]~211_combout ;
wire \banco_registradores|rdisp[12]~212_combout ;
wire \banco_registradores|rdisp[12]~215_combout ;
wire \banco_registradores|rdisp[12]~220_combout ;
wire \banco_registradores|rdisp[11]~224_combout ;
wire \banco_registradores|rdisp[11]~223_combout ;
wire \banco_registradores|rdisp[11]~225_combout ;
wire \banco_registradores|rdisp[11]~222_combout ;
wire \banco_registradores|rdisp[11]~226_combout ;
wire \banco_registradores|rdisp[11]~221_combout ;
wire \banco_registradores|rdisp[11]~229_combout ;
wire \banco_registradores|rdisp[11]~227_combout ;
wire \banco_registradores|rdisp[11]~228_combout ;
wire \banco_registradores|rdisp[11]~230_combout ;
wire \banco_registradores|rdisp[11]~231_combout ;
wire \banco_registradores|rdisp[10]~232_combout ;
wire \banco_registradores|rdisp[10]~240_combout ;
wire \banco_registradores|rdisp[10]~238_combout ;
wire \banco_registradores|rdisp[10]~239_combout ;
wire \banco_registradores|rdisp[10]~241_combout ;
wire \banco_registradores|rdisp[10]~233_combout ;
wire \banco_registradores|rdisp[10]~234_combout ;
wire \banco_registradores|rdisp[10]~235_combout ;
wire \banco_registradores|rdisp[10]~236_combout ;
wire \banco_registradores|rdisp[10]~237_combout ;
wire \banco_registradores|rdisp[10]~242_combout ;
wire \banco_registradores|rdisp[9]~249_combout ;
wire \banco_registradores|rdisp[9]~250_combout ;
wire \banco_registradores|rdisp[9]~251_combout ;
wire \banco_registradores|rdisp[9]~252_combout ;
wire \banco_registradores|rdisp[9]~243_combout ;
wire \banco_registradores|rdisp[9]~244_combout ;
wire \banco_registradores|rdisp[9]~245_combout ;
wire \banco_registradores|rdisp[9]~246_combout ;
wire \banco_registradores|rdisp[9]~247_combout ;
wire \banco_registradores|rdisp[9]~248_combout ;
wire \banco_registradores|rdisp[9]~253_combout ;
wire \banco_registradores|rdisp[8]~262_combout ;
wire \banco_registradores|rdisp[8]~261_combout ;
wire \banco_registradores|rdisp[8]~260_combout ;
wire \banco_registradores|rdisp[8]~263_combout ;
wire \banco_registradores|rdisp[8]~256_combout ;
wire \banco_registradores|rdisp[8]~258_combout ;
wire \banco_registradores|rdisp[8]~257_combout ;
wire \banco_registradores|rdisp[8]~255_combout ;
wire \banco_registradores|rdisp[8]~259_combout ;
wire \banco_registradores|rdisp[8]~254_combout ;
wire \banco_registradores|rdisp[8]~264_combout ;
wire \banco_registradores|rdisp[7]~265_combout ;
wire \banco_registradores|rdisp[7]~268_combout ;
wire \banco_registradores|rdisp[7]~266_combout ;
wire \banco_registradores|rdisp[7]~269_combout ;
wire \banco_registradores|rdisp[7]~267_combout ;
wire \banco_registradores|rdisp[7]~270_combout ;
wire \banco_registradores|rdisp[7]~273_combout ;
wire \banco_registradores|rdisp[7]~271_combout ;
wire \banco_registradores|rdisp[7]~272_combout ;
wire \banco_registradores|rdisp[7]~274_combout ;
wire \banco_registradores|rdisp[7]~275_combout ;
wire \banco_registradores|rdisp[6]~277_combout ;
wire \banco_registradores|rdisp[6]~278_combout ;
wire \banco_registradores|rdisp[6]~279_combout ;
wire \banco_registradores|rdisp[6]~280_combout ;
wire \banco_registradores|rdisp[6]~281_combout ;
wire \banco_registradores|rdisp[6]~276_combout ;
wire \banco_registradores|rdisp[6]~282_combout ;
wire \banco_registradores|rdisp[6]~283_combout ;
wire \banco_registradores|rdisp[6]~284_combout ;
wire \banco_registradores|rdisp[6]~285_combout ;
wire \banco_registradores|rdisp[6]~286_combout ;
wire \banco_registradores|rdisp[5]~294_combout ;
wire \banco_registradores|rdisp[5]~295_combout ;
wire \banco_registradores|rdisp[5]~293_combout ;
wire \banco_registradores|rdisp[5]~296_combout ;
wire \banco_registradores|rdisp[5]~291_combout ;
wire \banco_registradores|rdisp[5]~290_combout ;
wire \banco_registradores|rdisp[5]~289_combout ;
wire \banco_registradores|rdisp[5]~288_combout ;
wire \banco_registradores|rdisp[5]~292_combout ;
wire \banco_registradores|rdisp[5]~287_combout ;
wire \banco_registradores|rdisp[5]~297_combout ;
wire \banco_registradores|rdisp[4]~298_combout ;
wire \banco_registradores|rdisp[4]~299_combout ;
wire \banco_registradores|rdisp[4]~301_combout ;
wire \banco_registradores|rdisp[4]~300_combout ;
wire \banco_registradores|rdisp[4]~302_combout ;
wire \banco_registradores|rdisp[4]~303_combout ;
wire \banco_registradores|rdisp[4]~306_combout ;
wire \banco_registradores|rdisp[4]~304_combout ;
wire \banco_registradores|rdisp[4]~305_combout ;
wire \banco_registradores|rdisp[4]~307_combout ;
wire \banco_registradores|rdisp[4]~308_combout ;
wire \banco_registradores|rdisp[3]~317_combout ;
wire \banco_registradores|rdisp[3]~315_combout ;
wire \banco_registradores|rdisp[3]~316_combout ;
wire \banco_registradores|rdisp[3]~318_combout ;
wire \banco_registradores|rdisp[3]~309_combout ;
wire \banco_registradores|rdisp[3]~311_combout ;
wire \banco_registradores|rdisp[3]~310_combout ;
wire \banco_registradores|rdisp[3]~312_combout ;
wire \banco_registradores|rdisp[3]~313_combout ;
wire \banco_registradores|rdisp[3]~314_combout ;
wire \banco_registradores|rdisp[3]~319_combout ;
wire \banco_registradores|rdisp[2]~324_combout ;
wire \banco_registradores|rdisp[2]~323_combout ;
wire \banco_registradores|rdisp[2]~321_combout ;
wire \banco_registradores|rdisp[2]~322_combout ;
wire \banco_registradores|rdisp[2]~325_combout ;
wire \banco_registradores|rdisp[2]~327_combout ;
wire \banco_registradores|rdisp[2]~328_combout ;
wire \banco_registradores|rdisp[2]~326_combout ;
wire \banco_registradores|rdisp[2]~329_combout ;
wire \banco_registradores|rdisp[2]~320_combout ;
wire \banco_registradores|rdisp[2]~330_combout ;
wire \banco_registradores|rdisp[1]~337_combout ;
wire \banco_registradores|rdisp[1]~338_combout ;
wire \banco_registradores|rdisp[1]~339_combout ;
wire \banco_registradores|rdisp[1]~340_combout ;
wire \banco_registradores|rdisp[1]~331_combout ;
wire \banco_registradores|rdisp[1]~332_combout ;
wire \banco_registradores|rdisp[1]~333_combout ;
wire \banco_registradores|rdisp[1]~335_combout ;
wire \banco_registradores|rdisp[1]~334_combout ;
wire \banco_registradores|rdisp[1]~336_combout ;
wire \banco_registradores|rdisp[1]~341_combout ;
wire \banco_registradores|rdisp[0]~344_combout ;
wire \banco_registradores|rdisp[0]~346_combout ;
wire \banco_registradores|rdisp[0]~343_combout ;
wire \banco_registradores|rdisp[0]~345_combout ;
wire \banco_registradores|rdisp[0]~347_combout ;
wire \banco_registradores|rdisp[0]~350_combout ;
wire \banco_registradores|rdisp[0]~349_combout ;
wire \banco_registradores|rdisp[0]~348_combout ;
wire \banco_registradores|rdisp[0]~351_combout ;
wire \banco_registradores|rdisp[0]~342_combout ;
wire \banco_registradores|rdisp[0]~352_combout ;
wire [31:0] \program_counter|pc_value ;
wire [31:0] \memoria_instrucao|altsyncram_component|auto_generated|q_a ;
wire [31:0] \inst20|altsyncram_component|auto_generated|q_a ;

wire [9:0] \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [9:0] \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [9:0] \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [9:0] \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [9:0] \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [9:0] \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [9:0] \inst20|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [0] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [1] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [2] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [4] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [6] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [25] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [26] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [31] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];

assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [12] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [13] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [14] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [27] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [28] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [29] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [30] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];

assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [24] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [9];

assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [7] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];
assign \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] = \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [1];

assign \inst20|altsyncram_component|auto_generated|q_a [22] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \inst20|altsyncram_component|auto_generated|q_a [23] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];
assign \inst20|altsyncram_component|auto_generated|q_a [24] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [2];
assign \inst20|altsyncram_component|auto_generated|q_a [25] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [3];
assign \inst20|altsyncram_component|auto_generated|q_a [26] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [4];
assign \inst20|altsyncram_component|auto_generated|q_a [27] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [5];
assign \inst20|altsyncram_component|auto_generated|q_a [28] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [6];
assign \inst20|altsyncram_component|auto_generated|q_a [29] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [7];
assign \inst20|altsyncram_component|auto_generated|q_a [30] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [8];
assign \inst20|altsyncram_component|auto_generated|q_a [31] = \inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [9];

assign \inst20|altsyncram_component|auto_generated|q_a [12] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \inst20|altsyncram_component|auto_generated|q_a [13] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \inst20|altsyncram_component|auto_generated|q_a [14] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \inst20|altsyncram_component|auto_generated|q_a [15] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \inst20|altsyncram_component|auto_generated|q_a [16] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];
assign \inst20|altsyncram_component|auto_generated|q_a [17] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [5];
assign \inst20|altsyncram_component|auto_generated|q_a [18] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [6];
assign \inst20|altsyncram_component|auto_generated|q_a [19] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [7];
assign \inst20|altsyncram_component|auto_generated|q_a [20] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [8];
assign \inst20|altsyncram_component|auto_generated|q_a [21] = \inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [9];

assign \inst20|altsyncram_component|auto_generated|q_a [2] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \inst20|altsyncram_component|auto_generated|q_a [3] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \inst20|altsyncram_component|auto_generated|q_a [4] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \inst20|altsyncram_component|auto_generated|q_a [5] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \inst20|altsyncram_component|auto_generated|q_a [6] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];
assign \inst20|altsyncram_component|auto_generated|q_a [7] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [5];
assign \inst20|altsyncram_component|auto_generated|q_a [8] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [6];
assign \inst20|altsyncram_component|auto_generated|q_a [9] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [7];
assign \inst20|altsyncram_component|auto_generated|q_a [10] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [8];
assign \inst20|altsyncram_component|auto_generated|q_a [11] = \inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [9];

assign \inst20|altsyncram_component|auto_generated|q_a [0] = \inst20|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst20|altsyncram_component|auto_generated|q_a [1] = \inst20|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \mem_to_reg~output (
	.i(\control_unit|Decoder2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mem_to_reg),
	.obar());
// synopsys translate_off
defparam \mem_to_reg~output .bus_hold = "false";
defparam \mem_to_reg~output .open_drain_output = "false";
defparam \mem_to_reg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \write_to_mem~output (
	.i(\control_unit|Decoder2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_to_mem),
	.obar());
// synopsys translate_off
defparam \write_to_mem~output .bus_hold = "false";
defparam \write_to_mem~output .open_drain_output = "false";
defparam \write_to_mem~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N53
cyclonev_io_obuf \branch~output (
	.i(\control_unit|Decoder2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(branch),
	.obar());
// synopsys translate_off
defparam \branch~output .bus_hold = "false";
defparam \branch~output .open_drain_output = "false";
defparam \branch~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \alu_origin~output (
	.i(\control_unit|WideOr2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_origin),
	.obar());
// synopsys translate_off
defparam \alu_origin~output .bus_hold = "false";
defparam \alu_origin~output .open_drain_output = "false";
defparam \alu_origin~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \write_to_reg~output (
	.i(\control_unit|WideOr1~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(write_to_reg),
	.obar());
// synopsys translate_off
defparam \write_to_reg~output .bus_hold = "false";
defparam \write_to_reg~output .open_drain_output = "false";
defparam \write_to_reg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \jal~output (
	.i(\control_unit|jal~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(jal),
	.obar());
// synopsys translate_off
defparam \jal~output .bus_hold = "false";
defparam \jal~output .open_drain_output = "false";
defparam \jal~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \imd_to_reg~output (
	.i(\control_unit|Decoder2~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imd_to_reg),
	.obar());
// synopsys translate_off
defparam \imd_to_reg~output .bus_hold = "false";
defparam \imd_to_reg~output .open_drain_output = "false";
defparam \imd_to_reg~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \addr[31]~output (
	.i(\program_counter|pc_value [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[31]),
	.obar());
// synopsys translate_off
defparam \addr[31]~output .bus_hold = "false";
defparam \addr[31]~output .open_drain_output = "false";
defparam \addr[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \addr[30]~output (
	.i(\program_counter|pc_value [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[30]),
	.obar());
// synopsys translate_off
defparam \addr[30]~output .bus_hold = "false";
defparam \addr[30]~output .open_drain_output = "false";
defparam \addr[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \addr[29]~output (
	.i(\program_counter|pc_value[29]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[29]),
	.obar());
// synopsys translate_off
defparam \addr[29]~output .bus_hold = "false";
defparam \addr[29]~output .open_drain_output = "false";
defparam \addr[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y81_N36
cyclonev_io_obuf \addr[28]~output (
	.i(\program_counter|pc_value [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[28]),
	.obar());
// synopsys translate_off
defparam \addr[28]~output .bus_hold = "false";
defparam \addr[28]~output .open_drain_output = "false";
defparam \addr[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \addr[27]~output (
	.i(\program_counter|pc_value [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[27]),
	.obar());
// synopsys translate_off
defparam \addr[27]~output .bus_hold = "false";
defparam \addr[27]~output .open_drain_output = "false";
defparam \addr[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \addr[26]~output (
	.i(\program_counter|pc_value [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[26]),
	.obar());
// synopsys translate_off
defparam \addr[26]~output .bus_hold = "false";
defparam \addr[26]~output .open_drain_output = "false";
defparam \addr[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \addr[25]~output (
	.i(\program_counter|pc_value [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[25]),
	.obar());
// synopsys translate_off
defparam \addr[25]~output .bus_hold = "false";
defparam \addr[25]~output .open_drain_output = "false";
defparam \addr[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \addr[24]~output (
	.i(\program_counter|pc_value [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[24]),
	.obar());
// synopsys translate_off
defparam \addr[24]~output .bus_hold = "false";
defparam \addr[24]~output .open_drain_output = "false";
defparam \addr[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \addr[23]~output (
	.i(\program_counter|pc_value [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[23]),
	.obar());
// synopsys translate_off
defparam \addr[23]~output .bus_hold = "false";
defparam \addr[23]~output .open_drain_output = "false";
defparam \addr[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \addr[22]~output (
	.i(\program_counter|pc_value [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[22]),
	.obar());
// synopsys translate_off
defparam \addr[22]~output .bus_hold = "false";
defparam \addr[22]~output .open_drain_output = "false";
defparam \addr[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \addr[21]~output (
	.i(\program_counter|pc_value[21]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[21]),
	.obar());
// synopsys translate_off
defparam \addr[21]~output .bus_hold = "false";
defparam \addr[21]~output .open_drain_output = "false";
defparam \addr[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \addr[20]~output (
	.i(\program_counter|pc_value [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[20]),
	.obar());
// synopsys translate_off
defparam \addr[20]~output .bus_hold = "false";
defparam \addr[20]~output .open_drain_output = "false";
defparam \addr[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \addr[19]~output (
	.i(\program_counter|pc_value [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[19]),
	.obar());
// synopsys translate_off
defparam \addr[19]~output .bus_hold = "false";
defparam \addr[19]~output .open_drain_output = "false";
defparam \addr[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \addr[18]~output (
	.i(\program_counter|pc_value [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[18]),
	.obar());
// synopsys translate_off
defparam \addr[18]~output .bus_hold = "false";
defparam \addr[18]~output .open_drain_output = "false";
defparam \addr[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \addr[17]~output (
	.i(\program_counter|pc_value [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[17]),
	.obar());
// synopsys translate_off
defparam \addr[17]~output .bus_hold = "false";
defparam \addr[17]~output .open_drain_output = "false";
defparam \addr[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \addr[16]~output (
	.i(\program_counter|pc_value [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[16]),
	.obar());
// synopsys translate_off
defparam \addr[16]~output .bus_hold = "false";
defparam \addr[16]~output .open_drain_output = "false";
defparam \addr[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \addr[15]~output (
	.i(\program_counter|pc_value [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[15]),
	.obar());
// synopsys translate_off
defparam \addr[15]~output .bus_hold = "false";
defparam \addr[15]~output .open_drain_output = "false";
defparam \addr[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \addr[14]~output (
	.i(\program_counter|pc_value [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[14]),
	.obar());
// synopsys translate_off
defparam \addr[14]~output .bus_hold = "false";
defparam \addr[14]~output .open_drain_output = "false";
defparam \addr[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \addr[13]~output (
	.i(\program_counter|pc_value [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[13]),
	.obar());
// synopsys translate_off
defparam \addr[13]~output .bus_hold = "false";
defparam \addr[13]~output .open_drain_output = "false";
defparam \addr[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \addr[12]~output (
	.i(\program_counter|pc_value [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[12]),
	.obar());
// synopsys translate_off
defparam \addr[12]~output .bus_hold = "false";
defparam \addr[12]~output .open_drain_output = "false";
defparam \addr[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \addr[11]~output (
	.i(\program_counter|pc_value [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[11]),
	.obar());
// synopsys translate_off
defparam \addr[11]~output .bus_hold = "false";
defparam \addr[11]~output .open_drain_output = "false";
defparam \addr[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \addr[10]~output (
	.i(\program_counter|pc_value [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[10]),
	.obar());
// synopsys translate_off
defparam \addr[10]~output .bus_hold = "false";
defparam \addr[10]~output .open_drain_output = "false";
defparam \addr[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \addr[9]~output (
	.i(\program_counter|pc_value[9]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[9]),
	.obar());
// synopsys translate_off
defparam \addr[9]~output .bus_hold = "false";
defparam \addr[9]~output .open_drain_output = "false";
defparam \addr[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \addr[8]~output (
	.i(\program_counter|pc_value[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[8]),
	.obar());
// synopsys translate_off
defparam \addr[8]~output .bus_hold = "false";
defparam \addr[8]~output .open_drain_output = "false";
defparam \addr[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \addr[7]~output (
	.i(\program_counter|pc_value [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[7]),
	.obar());
// synopsys translate_off
defparam \addr[7]~output .bus_hold = "false";
defparam \addr[7]~output .open_drain_output = "false";
defparam \addr[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \addr[6]~output (
	.i(\program_counter|pc_value [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[6]),
	.obar());
// synopsys translate_off
defparam \addr[6]~output .bus_hold = "false";
defparam \addr[6]~output .open_drain_output = "false";
defparam \addr[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \addr[5]~output (
	.i(\program_counter|pc_value [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[5]),
	.obar());
// synopsys translate_off
defparam \addr[5]~output .bus_hold = "false";
defparam \addr[5]~output .open_drain_output = "false";
defparam \addr[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \addr[4]~output (
	.i(\program_counter|pc_value [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[4]),
	.obar());
// synopsys translate_off
defparam \addr[4]~output .bus_hold = "false";
defparam \addr[4]~output .open_drain_output = "false";
defparam \addr[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \addr[3]~output (
	.i(\program_counter|pc_value[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[3]),
	.obar());
// synopsys translate_off
defparam \addr[3]~output .bus_hold = "false";
defparam \addr[3]~output .open_drain_output = "false";
defparam \addr[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \addr[2]~output (
	.i(\program_counter|pc_value[2]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[2]),
	.obar());
// synopsys translate_off
defparam \addr[2]~output .bus_hold = "false";
defparam \addr[2]~output .open_drain_output = "false";
defparam \addr[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \addr[1]~output (
	.i(\program_counter|pc_value [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[1]),
	.obar());
// synopsys translate_off
defparam \addr[1]~output .bus_hold = "false";
defparam \addr[1]~output .open_drain_output = "false";
defparam \addr[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \addr[0]~output (
	.i(\program_counter|pc_value [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr[0]),
	.obar());
// synopsys translate_off
defparam \addr[0]~output .bus_hold = "false";
defparam \addr[0]~output .open_drain_output = "false";
defparam \addr[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \alu_op[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op[4]),
	.obar());
// synopsys translate_off
defparam \alu_op[4]~output .bus_hold = "false";
defparam \alu_op[4]~output .open_drain_output = "false";
defparam \alu_op[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \alu_op[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op[3]),
	.obar());
// synopsys translate_off
defparam \alu_op[3]~output .bus_hold = "false";
defparam \alu_op[3]~output .open_drain_output = "false";
defparam \alu_op[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \alu_op[2]~output (
	.i(\control_unit|alu_op[2]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op[2]),
	.obar());
// synopsys translate_off
defparam \alu_op[2]~output .bus_hold = "false";
defparam \alu_op[2]~output .open_drain_output = "false";
defparam \alu_op[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \alu_op[1]~output (
	.i(\control_unit|alu_op[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op[1]),
	.obar());
// synopsys translate_off
defparam \alu_op[1]~output .bus_hold = "false";
defparam \alu_op[1]~output .open_drain_output = "false";
defparam \alu_op[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \alu_op[0]~output (
	.i(\control_unit|Selector0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_op[0]),
	.obar());
// synopsys translate_off
defparam \alu_op[0]~output .bus_hold = "false";
defparam \alu_op[0]~output .open_drain_output = "false";
defparam \alu_op[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \d1[31]~output (
	.i(\banco_registradores|rd1[31]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[31]),
	.obar());
// synopsys translate_off
defparam \d1[31]~output .bus_hold = "false";
defparam \d1[31]~output .open_drain_output = "false";
defparam \d1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \d1[30]~output (
	.i(\banco_registradores|rd1[30]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[30]),
	.obar());
// synopsys translate_off
defparam \d1[30]~output .bus_hold = "false";
defparam \d1[30]~output .open_drain_output = "false";
defparam \d1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \d1[29]~output (
	.i(\banco_registradores|rd1[29]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[29]),
	.obar());
// synopsys translate_off
defparam \d1[29]~output .bus_hold = "false";
defparam \d1[29]~output .open_drain_output = "false";
defparam \d1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \d1[28]~output (
	.i(\banco_registradores|rd1[28]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[28]),
	.obar());
// synopsys translate_off
defparam \d1[28]~output .bus_hold = "false";
defparam \d1[28]~output .open_drain_output = "false";
defparam \d1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \d1[27]~output (
	.i(\banco_registradores|rd1[27]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[27]),
	.obar());
// synopsys translate_off
defparam \d1[27]~output .bus_hold = "false";
defparam \d1[27]~output .open_drain_output = "false";
defparam \d1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \d1[26]~output (
	.i(\banco_registradores|rd1[26]~66_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[26]),
	.obar());
// synopsys translate_off
defparam \d1[26]~output .bus_hold = "false";
defparam \d1[26]~output .open_drain_output = "false";
defparam \d1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \d1[25]~output (
	.i(\banco_registradores|rd1[25]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[25]),
	.obar());
// synopsys translate_off
defparam \d1[25]~output .bus_hold = "false";
defparam \d1[25]~output .open_drain_output = "false";
defparam \d1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \d1[24]~output (
	.i(\banco_registradores|rd1[24]~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[24]),
	.obar());
// synopsys translate_off
defparam \d1[24]~output .bus_hold = "false";
defparam \d1[24]~output .open_drain_output = "false";
defparam \d1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \d1[23]~output (
	.i(\banco_registradores|rd1[23]~99_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[23]),
	.obar());
// synopsys translate_off
defparam \d1[23]~output .bus_hold = "false";
defparam \d1[23]~output .open_drain_output = "false";
defparam \d1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \d1[22]~output (
	.i(\banco_registradores|rd1[22]~110_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[22]),
	.obar());
// synopsys translate_off
defparam \d1[22]~output .bus_hold = "false";
defparam \d1[22]~output .open_drain_output = "false";
defparam \d1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \d1[21]~output (
	.i(\banco_registradores|rd1[21]~121_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[21]),
	.obar());
// synopsys translate_off
defparam \d1[21]~output .bus_hold = "false";
defparam \d1[21]~output .open_drain_output = "false";
defparam \d1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \d1[20]~output (
	.i(\banco_registradores|rd1[20]~132_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[20]),
	.obar());
// synopsys translate_off
defparam \d1[20]~output .bus_hold = "false";
defparam \d1[20]~output .open_drain_output = "false";
defparam \d1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \d1[19]~output (
	.i(\banco_registradores|rd1[19]~143_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[19]),
	.obar());
// synopsys translate_off
defparam \d1[19]~output .bus_hold = "false";
defparam \d1[19]~output .open_drain_output = "false";
defparam \d1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \d1[18]~output (
	.i(\banco_registradores|rd1[18]~154_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[18]),
	.obar());
// synopsys translate_off
defparam \d1[18]~output .bus_hold = "false";
defparam \d1[18]~output .open_drain_output = "false";
defparam \d1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \d1[17]~output (
	.i(\banco_registradores|rd1[17]~165_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[17]),
	.obar());
// synopsys translate_off
defparam \d1[17]~output .bus_hold = "false";
defparam \d1[17]~output .open_drain_output = "false";
defparam \d1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \d1[16]~output (
	.i(\banco_registradores|rd1[16]~176_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[16]),
	.obar());
// synopsys translate_off
defparam \d1[16]~output .bus_hold = "false";
defparam \d1[16]~output .open_drain_output = "false";
defparam \d1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \d1[15]~output (
	.i(\banco_registradores|rd1[15]~187_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[15]),
	.obar());
// synopsys translate_off
defparam \d1[15]~output .bus_hold = "false";
defparam \d1[15]~output .open_drain_output = "false";
defparam \d1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \d1[14]~output (
	.i(\banco_registradores|rd1[14]~199_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[14]),
	.obar());
// synopsys translate_off
defparam \d1[14]~output .bus_hold = "false";
defparam \d1[14]~output .open_drain_output = "false";
defparam \d1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \d1[13]~output (
	.i(\banco_registradores|rd1[13]~210_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[13]),
	.obar());
// synopsys translate_off
defparam \d1[13]~output .bus_hold = "false";
defparam \d1[13]~output .open_drain_output = "false";
defparam \d1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \d1[12]~output (
	.i(\banco_registradores|rd1[12]~221_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[12]),
	.obar());
// synopsys translate_off
defparam \d1[12]~output .bus_hold = "false";
defparam \d1[12]~output .open_drain_output = "false";
defparam \d1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \d1[11]~output (
	.i(\banco_registradores|rd1[11]~232_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[11]),
	.obar());
// synopsys translate_off
defparam \d1[11]~output .bus_hold = "false";
defparam \d1[11]~output .open_drain_output = "false";
defparam \d1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \d1[10]~output (
	.i(\banco_registradores|rd1[10]~243_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[10]),
	.obar());
// synopsys translate_off
defparam \d1[10]~output .bus_hold = "false";
defparam \d1[10]~output .open_drain_output = "false";
defparam \d1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \d1[9]~output (
	.i(\banco_registradores|rd1[9]~254_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[9]),
	.obar());
// synopsys translate_off
defparam \d1[9]~output .bus_hold = "false";
defparam \d1[9]~output .open_drain_output = "false";
defparam \d1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \d1[8]~output (
	.i(\banco_registradores|rd1[8]~265_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[8]),
	.obar());
// synopsys translate_off
defparam \d1[8]~output .bus_hold = "false";
defparam \d1[8]~output .open_drain_output = "false";
defparam \d1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \d1[7]~output (
	.i(\banco_registradores|rd1[7]~276_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[7]),
	.obar());
// synopsys translate_off
defparam \d1[7]~output .bus_hold = "false";
defparam \d1[7]~output .open_drain_output = "false";
defparam \d1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \d1[6]~output (
	.i(\banco_registradores|rd1[6]~287_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[6]),
	.obar());
// synopsys translate_off
defparam \d1[6]~output .bus_hold = "false";
defparam \d1[6]~output .open_drain_output = "false";
defparam \d1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \d1[5]~output (
	.i(\banco_registradores|rd1[5]~298_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[5]),
	.obar());
// synopsys translate_off
defparam \d1[5]~output .bus_hold = "false";
defparam \d1[5]~output .open_drain_output = "false";
defparam \d1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \d1[4]~output (
	.i(\banco_registradores|rd1[4]~309_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[4]),
	.obar());
// synopsys translate_off
defparam \d1[4]~output .bus_hold = "false";
defparam \d1[4]~output .open_drain_output = "false";
defparam \d1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \d1[3]~output (
	.i(\banco_registradores|rd1[3]~320_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[3]),
	.obar());
// synopsys translate_off
defparam \d1[3]~output .bus_hold = "false";
defparam \d1[3]~output .open_drain_output = "false";
defparam \d1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \d1[2]~output (
	.i(\banco_registradores|rd1[2]~331_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[2]),
	.obar());
// synopsys translate_off
defparam \d1[2]~output .bus_hold = "false";
defparam \d1[2]~output .open_drain_output = "false";
defparam \d1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \d1[1]~output (
	.i(\banco_registradores|rd1[1]~342_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[1]),
	.obar());
// synopsys translate_off
defparam \d1[1]~output .bus_hold = "false";
defparam \d1[1]~output .open_drain_output = "false";
defparam \d1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \d1[0]~output (
	.i(\banco_registradores|rd1[0]~353_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d1[0]),
	.obar());
// synopsys translate_off
defparam \d1[0]~output .bus_hold = "false";
defparam \d1[0]~output .open_drain_output = "false";
defparam \d1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \d2[31]~output (
	.i(\banco_registradores|rd2[31]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[31]),
	.obar());
// synopsys translate_off
defparam \d2[31]~output .bus_hold = "false";
defparam \d2[31]~output .open_drain_output = "false";
defparam \d2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \d2[30]~output (
	.i(\banco_registradores|rd2[30]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[30]),
	.obar());
// synopsys translate_off
defparam \d2[30]~output .bus_hold = "false";
defparam \d2[30]~output .open_drain_output = "false";
defparam \d2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \d2[29]~output (
	.i(\banco_registradores|rd2[29]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[29]),
	.obar());
// synopsys translate_off
defparam \d2[29]~output .bus_hold = "false";
defparam \d2[29]~output .open_drain_output = "false";
defparam \d2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \d2[28]~output (
	.i(\banco_registradores|rd2[28]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[28]),
	.obar());
// synopsys translate_off
defparam \d2[28]~output .bus_hold = "false";
defparam \d2[28]~output .open_drain_output = "false";
defparam \d2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \d2[27]~output (
	.i(\banco_registradores|rd2[27]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[27]),
	.obar());
// synopsys translate_off
defparam \d2[27]~output .bus_hold = "false";
defparam \d2[27]~output .open_drain_output = "false";
defparam \d2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \d2[26]~output (
	.i(\banco_registradores|rd2[26]~66_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[26]),
	.obar());
// synopsys translate_off
defparam \d2[26]~output .bus_hold = "false";
defparam \d2[26]~output .open_drain_output = "false";
defparam \d2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \d2[25]~output (
	.i(\banco_registradores|rd2[25]~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[25]),
	.obar());
// synopsys translate_off
defparam \d2[25]~output .bus_hold = "false";
defparam \d2[25]~output .open_drain_output = "false";
defparam \d2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \d2[24]~output (
	.i(\banco_registradores|rd2[24]~86_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[24]),
	.obar());
// synopsys translate_off
defparam \d2[24]~output .bus_hold = "false";
defparam \d2[24]~output .open_drain_output = "false";
defparam \d2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \d2[23]~output (
	.i(\banco_registradores|rd2[23]~97_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[23]),
	.obar());
// synopsys translate_off
defparam \d2[23]~output .bus_hold = "false";
defparam \d2[23]~output .open_drain_output = "false";
defparam \d2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \d2[22]~output (
	.i(\banco_registradores|rd2[22]~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[22]),
	.obar());
// synopsys translate_off
defparam \d2[22]~output .bus_hold = "false";
defparam \d2[22]~output .open_drain_output = "false";
defparam \d2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \d2[21]~output (
	.i(\banco_registradores|rd2[21]~118_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[21]),
	.obar());
// synopsys translate_off
defparam \d2[21]~output .bus_hold = "false";
defparam \d2[21]~output .open_drain_output = "false";
defparam \d2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \d2[20]~output (
	.i(\banco_registradores|rd2[20]~128_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[20]),
	.obar());
// synopsys translate_off
defparam \d2[20]~output .bus_hold = "false";
defparam \d2[20]~output .open_drain_output = "false";
defparam \d2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \d2[19]~output (
	.i(\banco_registradores|rd2[19]~139_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[19]),
	.obar());
// synopsys translate_off
defparam \d2[19]~output .bus_hold = "false";
defparam \d2[19]~output .open_drain_output = "false";
defparam \d2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \d2[18]~output (
	.i(\banco_registradores|rd2[18]~150_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[18]),
	.obar());
// synopsys translate_off
defparam \d2[18]~output .bus_hold = "false";
defparam \d2[18]~output .open_drain_output = "false";
defparam \d2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \d2[17]~output (
	.i(\banco_registradores|rd2[17]~161_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[17]),
	.obar());
// synopsys translate_off
defparam \d2[17]~output .bus_hold = "false";
defparam \d2[17]~output .open_drain_output = "false";
defparam \d2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \d2[16]~output (
	.i(\banco_registradores|rd2[16]~172_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[16]),
	.obar());
// synopsys translate_off
defparam \d2[16]~output .bus_hold = "false";
defparam \d2[16]~output .open_drain_output = "false";
defparam \d2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \d2[15]~output (
	.i(\banco_registradores|rd2[15]~183_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[15]),
	.obar());
// synopsys translate_off
defparam \d2[15]~output .bus_hold = "false";
defparam \d2[15]~output .open_drain_output = "false";
defparam \d2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \d2[14]~output (
	.i(\banco_registradores|rd2[14]~194_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[14]),
	.obar());
// synopsys translate_off
defparam \d2[14]~output .bus_hold = "false";
defparam \d2[14]~output .open_drain_output = "false";
defparam \d2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \d2[13]~output (
	.i(\banco_registradores|rd2[13]~204_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[13]),
	.obar());
// synopsys translate_off
defparam \d2[13]~output .bus_hold = "false";
defparam \d2[13]~output .open_drain_output = "false";
defparam \d2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \d2[12]~output (
	.i(\banco_registradores|rd2[12]~214_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[12]),
	.obar());
// synopsys translate_off
defparam \d2[12]~output .bus_hold = "false";
defparam \d2[12]~output .open_drain_output = "false";
defparam \d2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \d2[11]~output (
	.i(\banco_registradores|rd2[11]~225_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[11]),
	.obar());
// synopsys translate_off
defparam \d2[11]~output .bus_hold = "false";
defparam \d2[11]~output .open_drain_output = "false";
defparam \d2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \d2[10]~output (
	.i(\banco_registradores|rd2[10]~236_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[10]),
	.obar());
// synopsys translate_off
defparam \d2[10]~output .bus_hold = "false";
defparam \d2[10]~output .open_drain_output = "false";
defparam \d2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \d2[9]~output (
	.i(\banco_registradores|rd2[9]~247_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[9]),
	.obar());
// synopsys translate_off
defparam \d2[9]~output .bus_hold = "false";
defparam \d2[9]~output .open_drain_output = "false";
defparam \d2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \d2[8]~output (
	.i(\banco_registradores|rd2[8]~258_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[8]),
	.obar());
// synopsys translate_off
defparam \d2[8]~output .bus_hold = "false";
defparam \d2[8]~output .open_drain_output = "false";
defparam \d2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \d2[7]~output (
	.i(\banco_registradores|rd2[7]~269_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[7]),
	.obar());
// synopsys translate_off
defparam \d2[7]~output .bus_hold = "false";
defparam \d2[7]~output .open_drain_output = "false";
defparam \d2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \d2[6]~output (
	.i(\banco_registradores|rd2[6]~280_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[6]),
	.obar());
// synopsys translate_off
defparam \d2[6]~output .bus_hold = "false";
defparam \d2[6]~output .open_drain_output = "false";
defparam \d2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \d2[5]~output (
	.i(\banco_registradores|rd2[5]~291_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[5]),
	.obar());
// synopsys translate_off
defparam \d2[5]~output .bus_hold = "false";
defparam \d2[5]~output .open_drain_output = "false";
defparam \d2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \d2[4]~output (
	.i(\banco_registradores|rd2[4]~302_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[4]),
	.obar());
// synopsys translate_off
defparam \d2[4]~output .bus_hold = "false";
defparam \d2[4]~output .open_drain_output = "false";
defparam \d2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \d2[3]~output (
	.i(\banco_registradores|rd2[3]~313_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[3]),
	.obar());
// synopsys translate_off
defparam \d2[3]~output .bus_hold = "false";
defparam \d2[3]~output .open_drain_output = "false";
defparam \d2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \d2[2]~output (
	.i(\banco_registradores|rd2[2]~324_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[2]),
	.obar());
// synopsys translate_off
defparam \d2[2]~output .bus_hold = "false";
defparam \d2[2]~output .open_drain_output = "false";
defparam \d2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \d2[1]~output (
	.i(\banco_registradores|rd2[1]~335_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[1]),
	.obar());
// synopsys translate_off
defparam \d2[1]~output .bus_hold = "false";
defparam \d2[1]~output .open_drain_output = "false";
defparam \d2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \d2[0]~output (
	.i(\banco_registradores|rd2[0]~346_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(d2[0]),
	.obar());
// synopsys translate_off
defparam \d2[0]~output .bus_hold = "false";
defparam \d2[0]~output .open_drain_output = "false";
defparam \d2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \disp[31]~output (
	.i(\banco_registradores|rdisp[31]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[31]),
	.obar());
// synopsys translate_off
defparam \disp[31]~output .bus_hold = "false";
defparam \disp[31]~output .open_drain_output = "false";
defparam \disp[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \disp[30]~output (
	.i(\banco_registradores|rdisp[30]~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[30]),
	.obar());
// synopsys translate_off
defparam \disp[30]~output .bus_hold = "false";
defparam \disp[30]~output .open_drain_output = "false";
defparam \disp[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \disp[29]~output (
	.i(\banco_registradores|rdisp[29]~33_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[29]),
	.obar());
// synopsys translate_off
defparam \disp[29]~output .bus_hold = "false";
defparam \disp[29]~output .open_drain_output = "false";
defparam \disp[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \disp[28]~output (
	.i(\banco_registradores|rdisp[28]~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[28]),
	.obar());
// synopsys translate_off
defparam \disp[28]~output .bus_hold = "false";
defparam \disp[28]~output .open_drain_output = "false";
defparam \disp[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \disp[27]~output (
	.i(\banco_registradores|rdisp[27]~55_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[27]),
	.obar());
// synopsys translate_off
defparam \disp[27]~output .bus_hold = "false";
defparam \disp[27]~output .open_drain_output = "false";
defparam \disp[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \disp[26]~output (
	.i(\banco_registradores|rdisp[26]~66_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[26]),
	.obar());
// synopsys translate_off
defparam \disp[26]~output .bus_hold = "false";
defparam \disp[26]~output .open_drain_output = "false";
defparam \disp[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \disp[25]~output (
	.i(\banco_registradores|rdisp[25]~77_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[25]),
	.obar());
// synopsys translate_off
defparam \disp[25]~output .bus_hold = "false";
defparam \disp[25]~output .open_drain_output = "false";
defparam \disp[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \disp[24]~output (
	.i(\banco_registradores|rdisp[24]~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[24]),
	.obar());
// synopsys translate_off
defparam \disp[24]~output .bus_hold = "false";
defparam \disp[24]~output .open_drain_output = "false";
defparam \disp[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \disp[23]~output (
	.i(\banco_registradores|rdisp[23]~99_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[23]),
	.obar());
// synopsys translate_off
defparam \disp[23]~output .bus_hold = "false";
defparam \disp[23]~output .open_drain_output = "false";
defparam \disp[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \disp[22]~output (
	.i(\banco_registradores|rdisp[22]~110_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[22]),
	.obar());
// synopsys translate_off
defparam \disp[22]~output .bus_hold = "false";
defparam \disp[22]~output .open_drain_output = "false";
defparam \disp[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \disp[21]~output (
	.i(\banco_registradores|rdisp[21]~121_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[21]),
	.obar());
// synopsys translate_off
defparam \disp[21]~output .bus_hold = "false";
defparam \disp[21]~output .open_drain_output = "false";
defparam \disp[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \disp[20]~output (
	.i(\banco_registradores|rdisp[20]~132_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[20]),
	.obar());
// synopsys translate_off
defparam \disp[20]~output .bus_hold = "false";
defparam \disp[20]~output .open_drain_output = "false";
defparam \disp[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \disp[19]~output (
	.i(\banco_registradores|rdisp[19]~143_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[19]),
	.obar());
// synopsys translate_off
defparam \disp[19]~output .bus_hold = "false";
defparam \disp[19]~output .open_drain_output = "false";
defparam \disp[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \disp[18]~output (
	.i(\banco_registradores|rdisp[18]~154_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[18]),
	.obar());
// synopsys translate_off
defparam \disp[18]~output .bus_hold = "false";
defparam \disp[18]~output .open_drain_output = "false";
defparam \disp[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \disp[17]~output (
	.i(\banco_registradores|rdisp[17]~165_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[17]),
	.obar());
// synopsys translate_off
defparam \disp[17]~output .bus_hold = "false";
defparam \disp[17]~output .open_drain_output = "false";
defparam \disp[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \disp[16]~output (
	.i(\banco_registradores|rdisp[16]~176_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[16]),
	.obar());
// synopsys translate_off
defparam \disp[16]~output .bus_hold = "false";
defparam \disp[16]~output .open_drain_output = "false";
defparam \disp[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \disp[15]~output (
	.i(\banco_registradores|rdisp[15]~187_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[15]),
	.obar());
// synopsys translate_off
defparam \disp[15]~output .bus_hold = "false";
defparam \disp[15]~output .open_drain_output = "false";
defparam \disp[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \disp[14]~output (
	.i(\banco_registradores|rdisp[14]~198_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[14]),
	.obar());
// synopsys translate_off
defparam \disp[14]~output .bus_hold = "false";
defparam \disp[14]~output .open_drain_output = "false";
defparam \disp[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \disp[13]~output (
	.i(\banco_registradores|rdisp[13]~209_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[13]),
	.obar());
// synopsys translate_off
defparam \disp[13]~output .bus_hold = "false";
defparam \disp[13]~output .open_drain_output = "false";
defparam \disp[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \disp[12]~output (
	.i(\banco_registradores|rdisp[12]~220_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[12]),
	.obar());
// synopsys translate_off
defparam \disp[12]~output .bus_hold = "false";
defparam \disp[12]~output .open_drain_output = "false";
defparam \disp[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \disp[11]~output (
	.i(\banco_registradores|rdisp[11]~231_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[11]),
	.obar());
// synopsys translate_off
defparam \disp[11]~output .bus_hold = "false";
defparam \disp[11]~output .open_drain_output = "false";
defparam \disp[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \disp[10]~output (
	.i(\banco_registradores|rdisp[10]~242_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[10]),
	.obar());
// synopsys translate_off
defparam \disp[10]~output .bus_hold = "false";
defparam \disp[10]~output .open_drain_output = "false";
defparam \disp[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \disp[9]~output (
	.i(\banco_registradores|rdisp[9]~253_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[9]),
	.obar());
// synopsys translate_off
defparam \disp[9]~output .bus_hold = "false";
defparam \disp[9]~output .open_drain_output = "false";
defparam \disp[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \disp[8]~output (
	.i(\banco_registradores|rdisp[8]~264_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[8]),
	.obar());
// synopsys translate_off
defparam \disp[8]~output .bus_hold = "false";
defparam \disp[8]~output .open_drain_output = "false";
defparam \disp[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \disp[7]~output (
	.i(\banco_registradores|rdisp[7]~275_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[7]),
	.obar());
// synopsys translate_off
defparam \disp[7]~output .bus_hold = "false";
defparam \disp[7]~output .open_drain_output = "false";
defparam \disp[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \disp[6]~output (
	.i(\banco_registradores|rdisp[6]~286_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[6]),
	.obar());
// synopsys translate_off
defparam \disp[6]~output .bus_hold = "false";
defparam \disp[6]~output .open_drain_output = "false";
defparam \disp[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \disp[5]~output (
	.i(\banco_registradores|rdisp[5]~297_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[5]),
	.obar());
// synopsys translate_off
defparam \disp[5]~output .bus_hold = "false";
defparam \disp[5]~output .open_drain_output = "false";
defparam \disp[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \disp[4]~output (
	.i(\banco_registradores|rdisp[4]~308_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[4]),
	.obar());
// synopsys translate_off
defparam \disp[4]~output .bus_hold = "false";
defparam \disp[4]~output .open_drain_output = "false";
defparam \disp[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \disp[3]~output (
	.i(\banco_registradores|rdisp[3]~319_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[3]),
	.obar());
// synopsys translate_off
defparam \disp[3]~output .bus_hold = "false";
defparam \disp[3]~output .open_drain_output = "false";
defparam \disp[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \disp[2]~output (
	.i(\banco_registradores|rdisp[2]~330_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[2]),
	.obar());
// synopsys translate_off
defparam \disp[2]~output .bus_hold = "false";
defparam \disp[2]~output .open_drain_output = "false";
defparam \disp[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \disp[1]~output (
	.i(\banco_registradores|rdisp[1]~341_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[1]),
	.obar());
// synopsys translate_off
defparam \disp[1]~output .bus_hold = "false";
defparam \disp[1]~output .open_drain_output = "false";
defparam \disp[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \disp[0]~output (
	.i(\banco_registradores|rdisp[0]~352_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(disp[0]),
	.obar());
// synopsys translate_off
defparam \disp[0]~output .bus_hold = "false";
defparam \disp[0]~output .open_drain_output = "false";
defparam \disp[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \instrucao[31]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[31]),
	.obar());
// synopsys translate_off
defparam \instrucao[31]~output .bus_hold = "false";
defparam \instrucao[31]~output .open_drain_output = "false";
defparam \instrucao[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \instrucao[30]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[30]),
	.obar());
// synopsys translate_off
defparam \instrucao[30]~output .bus_hold = "false";
defparam \instrucao[30]~output .open_drain_output = "false";
defparam \instrucao[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \instrucao[29]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[29]),
	.obar());
// synopsys translate_off
defparam \instrucao[29]~output .bus_hold = "false";
defparam \instrucao[29]~output .open_drain_output = "false";
defparam \instrucao[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \instrucao[28]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[28]),
	.obar());
// synopsys translate_off
defparam \instrucao[28]~output .bus_hold = "false";
defparam \instrucao[28]~output .open_drain_output = "false";
defparam \instrucao[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \instrucao[27]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[27]),
	.obar());
// synopsys translate_off
defparam \instrucao[27]~output .bus_hold = "false";
defparam \instrucao[27]~output .open_drain_output = "false";
defparam \instrucao[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \instrucao[26]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[26]),
	.obar());
// synopsys translate_off
defparam \instrucao[26]~output .bus_hold = "false";
defparam \instrucao[26]~output .open_drain_output = "false";
defparam \instrucao[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \instrucao[25]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[25]),
	.obar());
// synopsys translate_off
defparam \instrucao[25]~output .bus_hold = "false";
defparam \instrucao[25]~output .open_drain_output = "false";
defparam \instrucao[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \instrucao[24]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[24]),
	.obar());
// synopsys translate_off
defparam \instrucao[24]~output .bus_hold = "false";
defparam \instrucao[24]~output .open_drain_output = "false";
defparam \instrucao[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \instrucao[23]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[23]),
	.obar());
// synopsys translate_off
defparam \instrucao[23]~output .bus_hold = "false";
defparam \instrucao[23]~output .open_drain_output = "false";
defparam \instrucao[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \instrucao[22]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[22]),
	.obar());
// synopsys translate_off
defparam \instrucao[22]~output .bus_hold = "false";
defparam \instrucao[22]~output .open_drain_output = "false";
defparam \instrucao[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \instrucao[21]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[21]),
	.obar());
// synopsys translate_off
defparam \instrucao[21]~output .bus_hold = "false";
defparam \instrucao[21]~output .open_drain_output = "false";
defparam \instrucao[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \instrucao[20]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[20]),
	.obar());
// synopsys translate_off
defparam \instrucao[20]~output .bus_hold = "false";
defparam \instrucao[20]~output .open_drain_output = "false";
defparam \instrucao[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \instrucao[19]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[19]),
	.obar());
// synopsys translate_off
defparam \instrucao[19]~output .bus_hold = "false";
defparam \instrucao[19]~output .open_drain_output = "false";
defparam \instrucao[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \instrucao[18]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[18]),
	.obar());
// synopsys translate_off
defparam \instrucao[18]~output .bus_hold = "false";
defparam \instrucao[18]~output .open_drain_output = "false";
defparam \instrucao[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \instrucao[17]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[17]),
	.obar());
// synopsys translate_off
defparam \instrucao[17]~output .bus_hold = "false";
defparam \instrucao[17]~output .open_drain_output = "false";
defparam \instrucao[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \instrucao[16]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[16]),
	.obar());
// synopsys translate_off
defparam \instrucao[16]~output .bus_hold = "false";
defparam \instrucao[16]~output .open_drain_output = "false";
defparam \instrucao[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \instrucao[15]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[15]),
	.obar());
// synopsys translate_off
defparam \instrucao[15]~output .bus_hold = "false";
defparam \instrucao[15]~output .open_drain_output = "false";
defparam \instrucao[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \instrucao[14]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[14]),
	.obar());
// synopsys translate_off
defparam \instrucao[14]~output .bus_hold = "false";
defparam \instrucao[14]~output .open_drain_output = "false";
defparam \instrucao[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \instrucao[13]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[13]),
	.obar());
// synopsys translate_off
defparam \instrucao[13]~output .bus_hold = "false";
defparam \instrucao[13]~output .open_drain_output = "false";
defparam \instrucao[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \instrucao[12]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[12]),
	.obar());
// synopsys translate_off
defparam \instrucao[12]~output .bus_hold = "false";
defparam \instrucao[12]~output .open_drain_output = "false";
defparam \instrucao[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \instrucao[11]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[11]),
	.obar());
// synopsys translate_off
defparam \instrucao[11]~output .bus_hold = "false";
defparam \instrucao[11]~output .open_drain_output = "false";
defparam \instrucao[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \instrucao[10]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[10]),
	.obar());
// synopsys translate_off
defparam \instrucao[10]~output .bus_hold = "false";
defparam \instrucao[10]~output .open_drain_output = "false";
defparam \instrucao[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \instrucao[9]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[9]),
	.obar());
// synopsys translate_off
defparam \instrucao[9]~output .bus_hold = "false";
defparam \instrucao[9]~output .open_drain_output = "false";
defparam \instrucao[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \instrucao[8]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[8]),
	.obar());
// synopsys translate_off
defparam \instrucao[8]~output .bus_hold = "false";
defparam \instrucao[8]~output .open_drain_output = "false";
defparam \instrucao[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \instrucao[7]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[7]),
	.obar());
// synopsys translate_off
defparam \instrucao[7]~output .bus_hold = "false";
defparam \instrucao[7]~output .open_drain_output = "false";
defparam \instrucao[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \instrucao[6]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[6]),
	.obar());
// synopsys translate_off
defparam \instrucao[6]~output .bus_hold = "false";
defparam \instrucao[6]~output .open_drain_output = "false";
defparam \instrucao[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \instrucao[5]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[5]),
	.obar());
// synopsys translate_off
defparam \instrucao[5]~output .bus_hold = "false";
defparam \instrucao[5]~output .open_drain_output = "false";
defparam \instrucao[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \instrucao[4]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[4]),
	.obar());
// synopsys translate_off
defparam \instrucao[4]~output .bus_hold = "false";
defparam \instrucao[4]~output .open_drain_output = "false";
defparam \instrucao[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \instrucao[3]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[3]),
	.obar());
// synopsys translate_off
defparam \instrucao[3]~output .bus_hold = "false";
defparam \instrucao[3]~output .open_drain_output = "false";
defparam \instrucao[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \instrucao[2]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[2]),
	.obar());
// synopsys translate_off
defparam \instrucao[2]~output .bus_hold = "false";
defparam \instrucao[2]~output .open_drain_output = "false";
defparam \instrucao[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \instrucao[1]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[1]),
	.obar());
// synopsys translate_off
defparam \instrucao[1]~output .bus_hold = "false";
defparam \instrucao[1]~output .open_drain_output = "false";
defparam \instrucao[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \instrucao[0]~output (
	.i(\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(instrucao[0]),
	.obar());
// synopsys translate_off
defparam \instrucao[0]~output .bus_hold = "false";
defparam \instrucao[0]~output .open_drain_output = "false";
defparam \instrucao[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N56
dffeas \program_counter|pc_value[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[8] .is_wysiwyg = "true";
defparam \program_counter|pc_value[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N59
dffeas \program_counter|pc_value[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[9] .is_wysiwyg = "true";
defparam \program_counter|pc_value[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\program_counter|pc_value[9]~DUPLICATE_q ,\program_counter|pc_value[8]~DUPLICATE_q ,\program_counter|pc_value [7],\program_counter|pc_value [6],\program_counter|pc_value [5],\program_counter|pc_value [4],\program_counter|pc_value[3]~DUPLICATE_q ,
\program_counter|pc_value[2]~DUPLICATE_q ,\program_counter|pc_value [1],\program_counter|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../de1_text.mif";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_instruction:memoria_instrucao|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201A0681A0000090000003400201A04A180601605F800681824090";
// synopsys translate_on

// Location: FF_X66_Y6_N53
dffeas \program_counter|pc_value[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[7]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\program_counter|pc_value[9]~DUPLICATE_q ,\program_counter|pc_value[8]~DUPLICATE_q ,\program_counter|pc_value [7],\program_counter|pc_value [6],\program_counter|pc_value [5],\program_counter|pc_value [4],\program_counter|pc_value[3]~DUPLICATE_q ,
\program_counter|pc_value[2]~DUPLICATE_q ,\program_counter|pc_value [1],\program_counter|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../de1_text.mif";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_instruction:memoria_instrucao|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019C0300C2364C6FC4C6F1BF9318C330CC330CC330CD9300C130DC37";
// synopsys translate_on

// Location: FF_X66_Y6_N40
dffeas \program_counter|pc_value[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[3] .is_wysiwyg = "true";
defparam \program_counter|pc_value[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\program_counter|pc_value[9]~DUPLICATE_q ,\program_counter|pc_value[8]~DUPLICATE_q ,\program_counter|pc_value [7],\program_counter|pc_value [6],\program_counter|pc_value [5],\program_counter|pc_value [4],\program_counter|pc_value[3]~DUPLICATE_q ,
\program_counter|pc_value[2]~DUPLICATE_q ,\program_counter|pc_value [1],\program_counter|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../de1_text.mif";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem_instruction:memoria_instrucao|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "dont_care";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000081004A1F840060580601C102CC93A4C9324E93A6E10040000000";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N54
cyclonev_lcell_comb \gerador_imediatos|Selector21~4 (
// Equation(s):
// \gerador_imediatos|Selector21~4_combout  = ( \gerador_imediatos|Selector21~2_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\gerador_imediatos|Selector21~2_combout  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \control_unit|jal~0_combout ) ) ) ) # ( !\gerador_imediatos|Selector21~2_combout  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [10] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \control_unit|jal~0_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(!\control_unit|jal~0_combout ),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector21~2_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector21~4 .extended_lut = "off";
defparam \gerador_imediatos|Selector21~4 .lut_mask = 64'h050500000505FFFF;
defparam \gerador_imediatos|Selector21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N38
dffeas \program_counter|pc_value[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[2] .is_wysiwyg = "true";
defparam \program_counter|pc_value[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N45
cyclonev_lcell_comb \gerador_imediatos|Selector22~0 (
// Equation(s):
// \gerador_imediatos|Selector22~0_combout  = ( \control_unit|jal~0_combout  & ( \gerador_imediatos|Selector21~2_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( !\control_unit|jal~0_combout  & ( 
// \gerador_imediatos|Selector21~2_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] ) ) ) # ( \control_unit|jal~0_combout  & ( !\gerador_imediatos|Selector21~2_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\control_unit|jal~0_combout ),
	.dataf(!\gerador_imediatos|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector22~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector22~0 .lut_mask = 64'h00000F0F00FF00FF;
defparam \gerador_imediatos|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout }),
	.portaaddr({\program_counter|pc_value[9]~DUPLICATE_q ,\program_counter|pc_value[8]~DUPLICATE_q ,\program_counter|pc_value [7],\program_counter|pc_value [6],\program_counter|pc_value [5],\program_counter|pc_value [4],\program_counter|pc_value[3]~DUPLICATE_q ,
\program_counter|pc_value[2]~DUPLICATE_q ,\program_counter|pc_value [1],\program_counter|pc_value [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../de1_text.mif";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem_instruction:memoria_instrucao|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "dont_care";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 10;
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \memoria_instrucao|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100400004000040100001000010040100401004030080300C03";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N0
cyclonev_lcell_comb \gerador_imediatos|Selector24~2 (
// Equation(s):
// \gerador_imediatos|Selector24~2_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [7])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]) ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector24~2 .extended_lut = "off";
defparam \gerador_imediatos|Selector24~2 .lut_mask = 64'h00000080A0A00484;
defparam \gerador_imediatos|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N24
cyclonev_lcell_comb \gerador_imediatos|Selector24~3 (
// Equation(s):
// \gerador_imediatos|Selector24~3_combout  = ( \control_unit|jal~0_combout  & ( \gerador_imediatos|Selector24~2_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\control_unit|jal~0_combout ),
	.dataf(!\gerador_imediatos|Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector24~3 .extended_lut = "off";
defparam \gerador_imediatos|Selector24~3 .lut_mask = 64'h000000000000FF00;
defparam \gerador_imediatos|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N30
cyclonev_lcell_comb \inst11|Add0~125 (
// Equation(s):
// \inst11|Add0~125_sumout  = SUM(( ((!\control_unit|jal~1_combout  & !\inst14~combout )) # (\gerador_imediatos|Selector24~3_combout ) ) + ( \program_counter|pc_value [0] ) + ( !VCC ))
// \inst11|Add0~126  = CARRY(( ((!\control_unit|jal~1_combout  & !\inst14~combout )) # (\gerador_imediatos|Selector24~3_combout ) ) + ( \program_counter|pc_value [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|Selector24~3_combout ),
	.datad(!\inst14~combout ),
	.datae(gnd),
	.dataf(!\program_counter|pc_value [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~125_sumout ),
	.cout(\inst11|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~125 .extended_lut = "off";
defparam \inst11|Add0~125 .lut_mask = 64'h0000FF000000CF0F;
defparam \inst11|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N33
cyclonev_lcell_comb \inst11|Add0~121 (
// Equation(s):
// \inst11|Add0~121_sumout  = SUM(( (\gerador_imediatos|Selector23~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \program_counter|pc_value [1] ) + ( \inst11|Add0~126  ))
// \inst11|Add0~122  = CARRY(( (\gerador_imediatos|Selector23~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \program_counter|pc_value [1] ) + ( \inst11|Add0~126  ))

	.dataa(!\gerador_imediatos|Selector23~1_combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|Selector21~3_combout ),
	.datad(!\inst14~combout ),
	.datae(gnd),
	.dataf(!\program_counter|pc_value [1]),
	.datag(gnd),
	.cin(\inst11|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~121_sumout ),
	.cout(\inst11|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~121 .extended_lut = "off";
defparam \inst11|Add0~121 .lut_mask = 64'h0000FF0000001050;
defparam \inst11|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N36
cyclonev_lcell_comb \inst11|Add0~117 (
// Equation(s):
// \inst11|Add0~117_sumout  = SUM(( \program_counter|pc_value [2] ) + ( (!\gerador_imediatos|Selector21~3_combout  & (\gerador_imediatos|Selector22~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~122  ))
// \inst11|Add0~118  = CARRY(( \program_counter|pc_value [2] ) + ( (!\gerador_imediatos|Selector21~3_combout  & (\gerador_imediatos|Selector22~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~122  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [2]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector22~0_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~117_sumout ),
	.cout(\inst11|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~117 .extended_lut = "off";
defparam \inst11|Add0~117 .lut_mask = 64'h0000FFB3000000FF;
defparam \inst11|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \inst11|Add0~113 (
// Equation(s):
// \inst11|Add0~113_sumout  = SUM(( \program_counter|pc_value [3] ) + ( (!\gerador_imediatos|Selector21~3_combout  & (\gerador_imediatos|Selector21~4_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~118  ))
// \inst11|Add0~114  = CARRY(( \program_counter|pc_value [3] ) + ( (!\gerador_imediatos|Selector21~3_combout  & (\gerador_imediatos|Selector21~4_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~118  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [3]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector21~4_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~113_sumout ),
	.cout(\inst11|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~113 .extended_lut = "off";
defparam \inst11|Add0~113 .lut_mask = 64'h0000FFB3000000FF;
defparam \inst11|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \inst11|Add0~109 (
// Equation(s):
// \inst11|Add0~109_sumout  = SUM(( (!\gerador_imediatos|Selector21~3_combout  & (\gerador_imediatos|Selector20~1_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \program_counter|pc_value [4] ) + ( \inst11|Add0~114  ))
// \inst11|Add0~110  = CARRY(( (!\gerador_imediatos|Selector21~3_combout  & (\gerador_imediatos|Selector20~1_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \program_counter|pc_value [4] ) + ( \inst11|Add0~114  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\gerador_imediatos|Selector21~3_combout ),
	.datad(!\gerador_imediatos|Selector20~1_combout ),
	.datae(gnd),
	.dataf(!\program_counter|pc_value [4]),
	.datag(gnd),
	.cin(\inst11|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~109_sumout ),
	.cout(\inst11|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~109 .extended_lut = "off";
defparam \inst11|Add0~109 .lut_mask = 64'h0000FF0000000070;
defparam \inst11|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N45
cyclonev_lcell_comb \inst11|Add0~105 (
// Equation(s):
// \inst11|Add0~105_sumout  = SUM(( \program_counter|pc_value [5] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [25] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~110 
//  ))
// \inst11|Add0~106  = CARRY(( \program_counter|pc_value [5] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [25] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~110  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\gerador_imediatos|WideOr2~1_combout ),
	.datad(!\program_counter|pc_value [5]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(\inst11|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~105_sumout ),
	.cout(\inst11|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~105 .extended_lut = "off";
defparam \inst11|Add0~105 .lut_mask = 64'h0000FFF8000000FF;
defparam \inst11|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \inst11|Add0~101 (
// Equation(s):
// \inst11|Add0~101_sumout  = SUM(( \program_counter|pc_value [6] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [26] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~106 
//  ))
// \inst11|Add0~102  = CARRY(( \program_counter|pc_value [6] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [26] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~106  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [6]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(\inst11|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~101_sumout ),
	.cout(\inst11|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~101 .extended_lut = "off";
defparam \inst11|Add0~101 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst11|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N51
cyclonev_lcell_comb \inst11|Add0~97 (
// Equation(s):
// \inst11|Add0~97_sumout  = SUM(( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \program_counter|pc_value[7]~DUPLICATE_q  ) + ( 
// \inst11|Add0~102  ))
// \inst11|Add0~98  = CARRY(( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \program_counter|pc_value[7]~DUPLICATE_q  ) + ( 
// \inst11|Add0~102  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\inst14~combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27]),
	.datae(gnd),
	.dataf(!\program_counter|pc_value[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\inst11|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~97_sumout ),
	.cout(\inst11|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~97 .extended_lut = "off";
defparam \inst11|Add0~97 .lut_mask = 64'h0000FF0000000015;
defparam \inst11|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \inst11|Add0~93 (
// Equation(s):
// \inst11|Add0~93_sumout  = SUM(( \program_counter|pc_value [8] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~98  
// ))
// \inst11|Add0~94  = CARRY(( \program_counter|pc_value [8] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~98  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [8]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(\inst11|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~93_sumout ),
	.cout(\inst11|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~93 .extended_lut = "off";
defparam \inst11|Add0~93 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst11|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N57
cyclonev_lcell_comb \inst11|Add0~89 (
// Equation(s):
// \inst11|Add0~89_sumout  = SUM(( \program_counter|pc_value [9] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [29] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~94  
// ))
// \inst11|Add0~90  = CARRY(( \program_counter|pc_value [9] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [29] & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \inst11|Add0~94  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [9]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(\inst11|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~89_sumout ),
	.cout(\inst11|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~89 .extended_lut = "off";
defparam \inst11|Add0~89 .lut_mask = 64'h0000FFEA000000FF;
defparam \inst11|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N58
dffeas \program_counter|pc_value[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[9]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N55
dffeas \program_counter|pc_value[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[8]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N52
dffeas \program_counter|pc_value[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[7] .is_wysiwyg = "true";
defparam \program_counter|pc_value[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y6_N49
dffeas \program_counter|pc_value[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[6] .is_wysiwyg = "true";
defparam \program_counter|pc_value[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N27
cyclonev_lcell_comb \control_unit|jal~0 (
// Equation(s):
// \control_unit|jal~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|jal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|jal~0 .extended_lut = "off";
defparam \control_unit|jal~0 .lut_mask = 64'h000000000000FFFF;
defparam \control_unit|jal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N30
cyclonev_lcell_comb \gerador_imediatos|WideOr2~0 (
// Equation(s):
// \gerador_imediatos|WideOr2~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2])) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|WideOr2~0 .extended_lut = "off";
defparam \gerador_imediatos|WideOr2~0 .lut_mask = 64'hF000A0000000A0AA;
defparam \gerador_imediatos|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N6
cyclonev_lcell_comb \gerador_imediatos|WideOr2~1 (
// Equation(s):
// \gerador_imediatos|WideOr2~1_combout  = ( \control_unit|jal~0_combout  & ( \gerador_imediatos|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|jal~0_combout ),
	.dataf(!\gerador_imediatos|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|WideOr2~1 .extended_lut = "off";
defparam \gerador_imediatos|WideOr2~1 .lut_mask = 64'h000000000000FFFF;
defparam \gerador_imediatos|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N47
dffeas \program_counter|pc_value[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[5] .is_wysiwyg = "true";
defparam \program_counter|pc_value[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \gerador_imediatos|Selector21~2 (
// Equation(s):
// \gerador_imediatos|Selector21~2_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector21~2 .extended_lut = "off";
defparam \gerador_imediatos|Selector21~2 .lut_mask = 64'h00000000F0000000;
defparam \gerador_imediatos|Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N15
cyclonev_lcell_comb \gerador_imediatos|Selector20~1 (
// Equation(s):
// \gerador_imediatos|Selector20~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \control_unit|jal~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\gerador_imediatos|Selector21~2_combout 
// ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \control_unit|jal~0_combout  & ( (!\gerador_imediatos|Selector21~2_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( !\control_unit|jal~0_combout  & ( \gerador_imediatos|Selector21~2_combout  ) ) )

	.dataa(!\gerador_imediatos|Selector21~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector20~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector20~1 .lut_mask = 64'h0000555500AA55FF;
defparam \gerador_imediatos|Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N44
dffeas \program_counter|pc_value[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[4] .is_wysiwyg = "true";
defparam \program_counter|pc_value[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N45
cyclonev_lcell_comb \control_unit|WideOr2~0 (
// Equation(s):
// \control_unit|WideOr2~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [0]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|WideOr2~0 .extended_lut = "off";
defparam \control_unit|WideOr2~0 .lut_mask = 64'h0080009100800040;
defparam \control_unit|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \control_unit|Decoder2~4 (
// Equation(s):
// \control_unit|Decoder2~4_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [1]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Decoder2~4 .extended_lut = "off";
defparam \control_unit|Decoder2~4 .lut_mask = 64'h0000000200000000;
defparam \control_unit|Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N27
cyclonev_lcell_comb \gerador_imediatos|Selector0~0 (
// Equation(s):
// \gerador_imediatos|Selector0~0_combout  = ( \control_unit|Decoder2~4_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\control_unit|Decoder2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector0~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector0~0 .lut_mask = 64'h0000000000550055;
defparam \gerador_imediatos|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N36
cyclonev_lcell_comb \gerador_imediatos|Selector24~0 (
// Equation(s):
// \gerador_imediatos|Selector24~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [31] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector24~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector24~0 .lut_mask = 64'h0000000000000800;
defparam \gerador_imediatos|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N0
cyclonev_lcell_comb \gerador_imediatos|Selector24~1 (
// Equation(s):
// \gerador_imediatos|Selector24~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [31] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [0])) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [31] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [0])) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector24~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector24~1 .lut_mask = 64'h00000000000A0003;
defparam \gerador_imediatos|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N36
cyclonev_lcell_comb \gerador_imediatos|Selector0~1 (
// Equation(s):
// \gerador_imediatos|Selector0~1_combout  = ( \gerador_imediatos|Selector24~1_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (((\gerador_imediatos|Selector24~0_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ((!\control_unit|Decoder2~4_combout ) # (\gerador_imediatos|Selector24~0_combout )))) ) ) # ( 
// !\gerador_imediatos|Selector24~1_combout  & ( (\gerador_imediatos|Selector24~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) # ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & 
// \control_unit|Decoder2~4_combout )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\gerador_imediatos|Selector24~0_combout ),
	.datac(!\control_unit|Decoder2~4_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector0~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector0~1 .lut_mask = 64'h3302330233A233A2;
defparam \gerador_imediatos|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N57
cyclonev_lcell_comb \gerador_imediatos|Selector2~0 (
// Equation(s):
// \gerador_imediatos|Selector2~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & ( (\gerador_imediatos|Selector0~1_combout ) # (\gerador_imediatos|Selector0~0_combout ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & ( \gerador_imediatos|Selector0~1_combout  ) )

	.dataa(!\gerador_imediatos|Selector0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gerador_imediatos|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector2~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector2~0 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \gerador_imediatos|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \control_unit|Equal0~0 (
// Equation(s):
// \control_unit|Equal0~0_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [26] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [30] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [26]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Equal0~0 .extended_lut = "off";
defparam \control_unit|Equal0~0 .lut_mask = 64'h0000000080000000;
defparam \control_unit|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N21
cyclonev_lcell_comb \control_unit|alu_op[2]~0 (
// Equation(s):
// \control_unit|alu_op[2]~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [13] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [14] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|alu_op[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|alu_op[2]~0 .extended_lut = "off";
defparam \control_unit|alu_op[2]~0 .lut_mask = 64'h00000000F000F000;
defparam \control_unit|alu_op[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N51
cyclonev_lcell_comb \control_unit|Decoder2~1 (
// Equation(s):
// \control_unit|Decoder2~1_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [0])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Decoder2~1 .extended_lut = "off";
defparam \control_unit|Decoder2~1 .lut_mask = 64'h00000000000C0000;
defparam \control_unit|Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N15
cyclonev_lcell_comb \control_unit|alu_op[2]~1 (
// Equation(s):
// \control_unit|alu_op[2]~1_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( \control_unit|Decoder2~1_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & (\control_unit|alu_op[2]~0_combout  & 
// ((!\control_unit|Equal0~0_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [31])))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\control_unit|Equal0~0_combout ),
	.datad(!\control_unit|alu_op[2]~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\control_unit|Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|alu_op[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|alu_op[2]~1 .extended_lut = "off";
defparam \control_unit|alu_op[2]~1 .lut_mask = 64'h0000000000510000;
defparam \control_unit|alu_op[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N54
cyclonev_lcell_comb \control_unit|Decoder2~5 (
// Equation(s):
// \control_unit|Decoder2~5_combout  = ( \control_unit|Decoder2~4_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control_unit|Decoder2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Decoder2~5 .extended_lut = "off";
defparam \control_unit|Decoder2~5 .lut_mask = 64'h0000000033333333;
defparam \control_unit|Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N12
cyclonev_lcell_comb \inst18|o[20]~1 (
// Equation(s):
// \inst18|o[20]~1_combout  = ( !\control_unit|Decoder2~5_combout  & ( (\control_unit|alu_op[2]~1_combout ) # (\control_unit|Decoder2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\control_unit|Decoder2~0_combout ),
	.datac(gnd),
	.datad(!\control_unit|alu_op[2]~1_combout ),
	.datae(gnd),
	.dataf(!\control_unit|Decoder2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[20]~1 .extended_lut = "off";
defparam \inst18|o[20]~1 .lut_mask = 64'h33FF33FF00000000;
defparam \inst18|o[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N39
cyclonev_lcell_comb \inst18|o[20]~2 (
// Equation(s):
// \inst18|o[20]~2_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[20]~2 .extended_lut = "off";
defparam \inst18|o[20]~2 .lut_mask = 64'h5500000000000055;
defparam \inst18|o[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N48
cyclonev_lcell_comb \inst18|o[20]~3 (
// Equation(s):
// \inst18|o[20]~3_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & (\inst18|o[20]~2_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [3])) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\inst18|o[20]~2_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[20]~3 .extended_lut = "off";
defparam \inst18|o[20]~3 .lut_mask = 64'h0000202000002020;
defparam \inst18|o[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N57
cyclonev_lcell_comb \control_unit|alu_op[1]~2 (
// Equation(s):
// \control_unit|alu_op[1]~2_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [14] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [12]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|alu_op[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|alu_op[1]~2 .extended_lut = "off";
defparam \control_unit|alu_op[1]~2 .lut_mask = 64'hFF000000FF000000;
defparam \control_unit|alu_op[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \control_unit|alu_op[1]~3 (
// Equation(s):
// \control_unit|alu_op[1]~3_combout  = ( !\control_unit|alu_op[1]~2_combout  & ( \control_unit|Equal0~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// (\control_unit|Decoder2~1_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [31]))) ) ) ) # ( !\control_unit|alu_op[1]~2_combout  & ( !\control_unit|Equal0~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] 
// & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & \control_unit|Decoder2~1_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\control_unit|Decoder2~1_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datae(!\control_unit|alu_op[1]~2_combout ),
	.dataf(!\control_unit|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|alu_op[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|alu_op[1]~3 .extended_lut = "off";
defparam \control_unit|alu_op[1]~3 .lut_mask = 64'h0404000000040000;
defparam \control_unit|alu_op[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \banco_registradores|regs[9][28]~feeder (
// Equation(s):
// \banco_registradores|regs[9][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N27
cyclonev_lcell_comb \control_unit|WideOr1~0 (
// Equation(s):
// \control_unit|WideOr1~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4])))) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4])))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|WideOr1~0 .extended_lut = "off";
defparam \control_unit|WideOr1~0 .lut_mask = 64'h8C0014108C001410;
defparam \control_unit|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N12
cyclonev_lcell_comb \banco_registradores|Decoder0~1 (
// Equation(s):
// \banco_registradores|Decoder0~1_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~1 .extended_lut = "off";
defparam \banco_registradores|Decoder0~1 .lut_mask = 64'h5555555500000000;
defparam \banco_registradores|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N33
cyclonev_lcell_comb \banco_registradores|Decoder0~0 (
// Equation(s):
// \banco_registradores|Decoder0~0_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~0 .extended_lut = "off";
defparam \banco_registradores|Decoder0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \banco_registradores|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N3
cyclonev_lcell_comb \banco_registradores|Decoder0~3 (
// Equation(s):
// \banco_registradores|Decoder0~3_combout  = ( \banco_registradores|Decoder0~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (\control_unit|WideOr1~0_combout  & (\banco_registradores|Decoder0~1_combout  & 
// \control_unit|jal~0_combout ))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\banco_registradores|Decoder0~1_combout ),
	.datad(!\control_unit|jal~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~3 .extended_lut = "off";
defparam \banco_registradores|Decoder0~3 .lut_mask = 64'h0000000000010001;
defparam \banco_registradores|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N14
dffeas \banco_registradores|regs[9][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N51
cyclonev_lcell_comb \banco_registradores|regs[8][28]~feeder (
// Equation(s):
// \banco_registradores|regs[8][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \banco_registradores|Decoder0~2 (
// Equation(s):
// \banco_registradores|Decoder0~2_combout  = ( \banco_registradores|Decoder0~1_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (\control_unit|WideOr1~0_combout  & (\banco_registradores|Decoder0~0_combout  & 
// \control_unit|jal~0_combout ))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\banco_registradores|Decoder0~0_combout ),
	.datad(!\control_unit|jal~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~2 .extended_lut = "off";
defparam \banco_registradores|Decoder0~2 .lut_mask = 64'h0000000000020002;
defparam \banco_registradores|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N53
dffeas \banco_registradores|regs[8][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \banco_registradores|regs[10][28]~feeder (
// Equation(s):
// \banco_registradores|regs[10][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \banco_registradores|Decoder0~4 (
// Equation(s):
// \banco_registradores|Decoder0~4_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( \banco_registradores|Decoder0~1_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & 
// (\control_unit|WideOr1~0_combout  & (\control_unit|jal~0_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\control_unit|jal~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\banco_registradores|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~4 .extended_lut = "off";
defparam \banco_registradores|Decoder0~4 .lut_mask = 64'h0000000000000200;
defparam \banco_registradores|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N26
dffeas \banco_registradores|regs[10][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N0
cyclonev_lcell_comb \banco_registradores|rd1[28]~34 (
// Equation(s):
// \banco_registradores|rd1[28]~34_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[9][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][28]~q ),
	.datab(!\banco_registradores|regs[8][28]~q ),
	.datac(!\banco_registradores|regs[11][28]~q ),
	.datad(!\banco_registradores|regs[10][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~34 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~34 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[28]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd1[31]~1 (
// Equation(s):
// \banco_registradores|rd1[31]~1_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~1 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~1 .lut_mask = 64'h00000000F0F00000;
defparam \banco_registradores|rd1[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \banco_registradores|regs[1][28]~feeder (
// Equation(s):
// \banco_registradores|regs[1][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[1][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[1][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[1][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[1][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N33
cyclonev_lcell_comb \banco_registradores|Decoder0~7 (
// Equation(s):
// \banco_registradores|Decoder0~7_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~7 .extended_lut = "off";
defparam \banco_registradores|Decoder0~7 .lut_mask = 64'hFF00FF0000000000;
defparam \banco_registradores|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N39
cyclonev_lcell_comb \banco_registradores|Decoder0~39 (
// Equation(s):
// \banco_registradores|Decoder0~39_combout  = ( \banco_registradores|Decoder0~7_combout  & ( (\control_unit|WideOr1~0_combout  & (\control_unit|jal~0_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & 
// \banco_registradores|Decoder0~0_combout ))) ) )

	.dataa(!\control_unit|WideOr1~0_combout ),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\banco_registradores|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|Decoder0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~39 .extended_lut = "off";
defparam \banco_registradores|Decoder0~39 .lut_mask = 64'h0000000000010001;
defparam \banco_registradores|Decoder0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N56
dffeas \banco_registradores|regs[1][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \banco_registradores|regs[3][28]~feeder (
// Equation(s):
// \banco_registradores|regs[3][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[3][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N21
cyclonev_lcell_comb \banco_registradores|Decoder0~40 (
// Equation(s):
// \banco_registradores|Decoder0~40_combout  = ( \banco_registradores|Decoder0~7_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & 
// (\control_unit|WideOr1~0_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & \control_unit|jal~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\control_unit|jal~0_combout ),
	.datae(!\banco_registradores|Decoder0~7_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~40 .extended_lut = "off";
defparam \banco_registradores|Decoder0~40 .lut_mask = 64'h0000000000000010;
defparam \banco_registradores|Decoder0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N38
dffeas \banco_registradores|regs[3][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \banco_registradores|Decoder0~38 (
// Equation(s):
// \banco_registradores|Decoder0~38_combout  = ( \banco_registradores|Decoder0~7_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & 
// (\control_unit|WideOr1~0_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & \control_unit|jal~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\control_unit|jal~0_combout ),
	.datae(!\banco_registradores|Decoder0~7_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~38 .extended_lut = "off";
defparam \banco_registradores|Decoder0~38 .lut_mask = 64'h0000000200000000;
defparam \banco_registradores|Decoder0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N50
dffeas \banco_registradores|regs[2][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N45
cyclonev_lcell_comb \banco_registradores|rd1[28]~42 (
// Equation(s):
// \banco_registradores|rd1[28]~42_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[3][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][28]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][28]~q ),
	.datad(!\banco_registradores|regs[2][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~42 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~42 .lut_mask = 64'h0000555500FF0F0F;
defparam \banco_registradores|rd1[28]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N27
cyclonev_lcell_comb \banco_registradores|regs[4][28]~feeder (
// Equation(s):
// \banco_registradores|regs[4][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N57
cyclonev_lcell_comb \banco_registradores|Decoder0~29 (
// Equation(s):
// \banco_registradores|Decoder0~29_combout  = (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~29 .extended_lut = "off";
defparam \banco_registradores|Decoder0~29 .lut_mask = 64'hF000F000F000F000;
defparam \banco_registradores|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \banco_registradores|Decoder0~34 (
// Equation(s):
// \banco_registradores|Decoder0~34_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( (\control_unit|jal~0_combout  & (\control_unit|WideOr1~0_combout  & 
// (\banco_registradores|Decoder0~29_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]))) ) ) )

	.dataa(!\control_unit|jal~0_combout ),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\banco_registradores|Decoder0~29_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~34 .extended_lut = "off";
defparam \banco_registradores|Decoder0~34 .lut_mask = 64'h0000000001000000;
defparam \banco_registradores|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N28
dffeas \banco_registradores|regs[4][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N6
cyclonev_lcell_comb \banco_registradores|Decoder0~19 (
// Equation(s):
// \banco_registradores|Decoder0~19_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~19 .extended_lut = "off";
defparam \banco_registradores|Decoder0~19 .lut_mask = 64'h00000000AAAAAAAA;
defparam \banco_registradores|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \banco_registradores|Decoder0~37 (
// Equation(s):
// \banco_registradores|Decoder0~37_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \banco_registradores|Decoder0~19_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & (\control_unit|jal~0_combout  & \control_unit|WideOr1~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\control_unit|jal~0_combout ),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\banco_registradores|Decoder0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~37 .extended_lut = "off";
defparam \banco_registradores|Decoder0~37 .lut_mask = 64'h0000000000010000;
defparam \banco_registradores|Decoder0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N41
dffeas \banco_registradores|regs[7][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \banco_registradores|regs[6][28]~feeder (
// Equation(s):
// \banco_registradores|regs[6][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[6][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \banco_registradores|Decoder0~36 (
// Equation(s):
// \banco_registradores|Decoder0~36_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \banco_registradores|Decoder0~19_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & (\control_unit|jal~0_combout  & \control_unit|WideOr1~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\control_unit|jal~0_combout ),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\banco_registradores|Decoder0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~36 .extended_lut = "off";
defparam \banco_registradores|Decoder0~36 .lut_mask = 64'h0000000000020000;
defparam \banco_registradores|Decoder0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y3_N32
dffeas \banco_registradores|regs[6][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N54
cyclonev_lcell_comb \banco_registradores|regs[5][28]~feeder (
// Equation(s):
// \banco_registradores|regs[5][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N9
cyclonev_lcell_comb \banco_registradores|Decoder0~35 (
// Equation(s):
// \banco_registradores|Decoder0~35_combout  = ( \banco_registradores|Decoder0~0_combout  & ( \control_unit|jal~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10] & \control_unit|WideOr1~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\banco_registradores|Decoder0~0_combout ),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~35 .extended_lut = "off";
defparam \banco_registradores|Decoder0~35 .lut_mask = 64'h0000000000000010;
defparam \banco_registradores|Decoder0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N56
dffeas \banco_registradores|regs[5][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N57
cyclonev_lcell_comb \banco_registradores|rd1[28]~41 (
// Equation(s):
// \banco_registradores|rd1[28]~41_combout  = ( \banco_registradores|regs[5][28]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[6][28]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[7][28]~q )) ) ) ) # ( !\banco_registradores|regs[5][28]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[6][28]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[7][28]~q )) ) ) ) # ( \banco_registradores|regs[5][28]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[4][28]~q ) ) ) ) # ( !\banco_registradores|regs[5][28]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[4][28]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[4][28]~q ),
	.datab(!\banco_registradores|regs[7][28]~q ),
	.datac(!\banco_registradores|regs[6][28]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[5][28]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~41 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~41 .lut_mask = 64'h550055FF0F330F33;
defparam \banco_registradores|rd1[28]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N15
cyclonev_lcell_comb \banco_registradores|Decoder0~5 (
// Equation(s):
// \banco_registradores|Decoder0~5_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~5 .extended_lut = "off";
defparam \banco_registradores|Decoder0~5 .lut_mask = 64'h5555555500000000;
defparam \banco_registradores|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N6
cyclonev_lcell_comb \banco_registradores|Decoder0~33 (
// Equation(s):
// \banco_registradores|Decoder0~33_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( \banco_registradores|Decoder0~5_combout  & ( (\control_unit|WideOr1~0_combout  & (\control_unit|jal~0_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\control_unit|WideOr1~0_combout ),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\banco_registradores|Decoder0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~33 .extended_lut = "off";
defparam \banco_registradores|Decoder0~33 .lut_mask = 64'h0000000000000001;
defparam \banco_registradores|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y5_N26
dffeas \banco_registradores|regs[15][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N57
cyclonev_lcell_comb \banco_registradores|regs[12][28]~feeder (
// Equation(s):
// \banco_registradores|regs[12][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N18
cyclonev_lcell_comb \banco_registradores|Decoder0~30 (
// Equation(s):
// \banco_registradores|Decoder0~30_combout  = ( \banco_registradores|Decoder0~29_combout  & ( \control_unit|jal~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & (\control_unit|WideOr1~0_combout  & 
// \banco_registradores|Decoder0~5_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\control_unit|WideOr1~0_combout ),
	.datad(!\banco_registradores|Decoder0~5_combout ),
	.datae(!\banco_registradores|Decoder0~29_combout ),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~30 .extended_lut = "off";
defparam \banco_registradores|Decoder0~30 .lut_mask = 64'h0000000000000003;
defparam \banco_registradores|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N59
dffeas \banco_registradores|regs[12][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N9
cyclonev_lcell_comb \banco_registradores|Decoder0~22 (
// Equation(s):
// \banco_registradores|Decoder0~22_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~22 .extended_lut = "off";
defparam \banco_registradores|Decoder0~22 .lut_mask = 64'h0000000055555555;
defparam \banco_registradores|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \banco_registradores|Decoder0~32 (
// Equation(s):
// \banco_registradores|Decoder0~32_combout  = ( \banco_registradores|Decoder0~22_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & 
// (\control_unit|WideOr1~0_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & \control_unit|jal~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\control_unit|jal~0_combout ),
	.datae(!\banco_registradores|Decoder0~22_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~32 .extended_lut = "off";
defparam \banco_registradores|Decoder0~32 .lut_mask = 64'h0000000000000020;
defparam \banco_registradores|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N56
dffeas \banco_registradores|regs[14][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \banco_registradores|regs[13][28]~feeder (
// Equation(s):
// \banco_registradores|regs[13][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N33
cyclonev_lcell_comb \banco_registradores|Decoder0~31 (
// Equation(s):
// \banco_registradores|Decoder0~31_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & 
// (\control_unit|jal~0_combout  & (\banco_registradores|Decoder0~5_combout  & \control_unit|WideOr1~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\banco_registradores|Decoder0~5_combout ),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~31 .extended_lut = "off";
defparam \banco_registradores|Decoder0~31 .lut_mask = 64'h0000000000010000;
defparam \banco_registradores|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N41
dffeas \banco_registradores|regs[13][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N42
cyclonev_lcell_comb \banco_registradores|rd1[28]~40 (
// Equation(s):
// \banco_registradores|rd1[28]~40_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][28]~q ),
	.datab(!\banco_registradores|regs[12][28]~q ),
	.datac(!\banco_registradores|regs[14][28]~q ),
	.datad(!\banco_registradores|regs[13][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~40 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~40 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd1[28]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \banco_registradores|rd1[28]~43 (
// Equation(s):
// \banco_registradores|rd1[28]~43_combout  = ( \banco_registradores|rd1[28]~41_combout  & ( \banco_registradores|rd1[28]~40_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[28]~42_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[28]~41_combout  & ( \banco_registradores|rd1[28]~40_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[28]~42_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) ) # 
// ( \banco_registradores|rd1[28]~41_combout  & ( !\banco_registradores|rd1[28]~40_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[28]~42_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\banco_registradores|rd1[28]~41_combout  & ( !\banco_registradores|rd1[28]~40_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[28]~42_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\banco_registradores|rd1[28]~42_combout ),
	.datae(!\banco_registradores|rd1[28]~41_combout ),
	.dataf(!\banco_registradores|rd1[28]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~43 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~43 .lut_mask = 64'h00C030F003C333F3;
defparam \banco_registradores|rd1[28]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \banco_registradores|Decoder0~18 (
// Equation(s):
// \banco_registradores|Decoder0~18_combout  = ( \banco_registradores|Decoder0~7_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (\control_unit|jal~0_combout  
// & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & \control_unit|WideOr1~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\banco_registradores|Decoder0~7_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~18 .extended_lut = "off";
defparam \banco_registradores|Decoder0~18 .lut_mask = 64'h0000000000000002;
defparam \banco_registradores|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N26
dffeas \banco_registradores|regs[18][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N30
cyclonev_lcell_comb \banco_registradores|regs[22][28]~feeder (
// Equation(s):
// \banco_registradores|regs[22][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \banco_registradores|Decoder0~20 (
// Equation(s):
// \banco_registradores|Decoder0~20_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( \banco_registradores|Decoder0~19_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (\control_unit|jal~0_combout  
// & (\control_unit|WideOr1~0_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [11]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\control_unit|WideOr1~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\banco_registradores|Decoder0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~20 .extended_lut = "off";
defparam \banco_registradores|Decoder0~20 .lut_mask = 64'h0000000000000002;
defparam \banco_registradores|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N32
dffeas \banco_registradores|regs[22][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N6
cyclonev_lcell_comb \banco_registradores|regs[26][28]~feeder (
// Equation(s):
// \banco_registradores|regs[26][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[26][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[26][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[26][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[26][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N30
cyclonev_lcell_comb \banco_registradores|Decoder0~21 (
// Equation(s):
// \banco_registradores|Decoder0~21_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( \banco_registradores|Decoder0~1_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (\control_unit|jal~0_combout  
// & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & \control_unit|WideOr1~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\banco_registradores|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~21 .extended_lut = "off";
defparam \banco_registradores|Decoder0~21 .lut_mask = 64'h0000000000000002;
defparam \banco_registradores|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N8
dffeas \banco_registradores|regs[26][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[26][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N27
cyclonev_lcell_comb \banco_registradores|Decoder0~23 (
// Equation(s):
// \banco_registradores|Decoder0~23_combout  = ( \banco_registradores|Decoder0~22_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (\control_unit|jal~0_combout  
// & (\control_unit|WideOr1~0_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [11]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\control_unit|WideOr1~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\banco_registradores|Decoder0~22_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~23 .extended_lut = "off";
defparam \banco_registradores|Decoder0~23 .lut_mask = 64'h0000000000000002;
defparam \banco_registradores|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N14
dffeas \banco_registradores|regs[30][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N39
cyclonev_lcell_comb \banco_registradores|rd1[28]~37 (
// Equation(s):
// \banco_registradores|rd1[28]~37_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][28]~q ),
	.datab(!\banco_registradores|regs[22][28]~q ),
	.datac(!\banco_registradores|regs[26][28]~q ),
	.datad(!\banco_registradores|regs[30][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~37 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~37 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd1[28]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \banco_registradores|Decoder0~8 (
// Equation(s):
// \banco_registradores|Decoder0~8_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~8 .extended_lut = "off";
defparam \banco_registradores|Decoder0~8 .lut_mask = 64'h0000FF0000000000;
defparam \banco_registradores|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N27
cyclonev_lcell_comb \banco_registradores|Decoder0~11 (
// Equation(s):
// \banco_registradores|Decoder0~11_combout  = ( \banco_registradores|Decoder0~8_combout  & ( (\control_unit|jal~0_combout  & (\control_unit|WideOr1~0_combout  & \banco_registradores|Decoder0~1_combout )) ) )

	.dataa(!\control_unit|jal~0_combout ),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\banco_registradores|Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\banco_registradores|Decoder0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~11 .extended_lut = "off";
defparam \banco_registradores|Decoder0~11 .lut_mask = 64'h0000000001010101;
defparam \banco_registradores|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N2
dffeas \banco_registradores|regs[24][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N15
cyclonev_lcell_comb \banco_registradores|Decoder0~12 (
// Equation(s):
// \banco_registradores|Decoder0~12_combout  = ( \banco_registradores|Decoder0~8_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & (\control_unit|jal~0_combout  
// & \control_unit|WideOr1~0_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(gnd),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\banco_registradores|Decoder0~8_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~12 .extended_lut = "off";
defparam \banco_registradores|Decoder0~12 .lut_mask = 64'h0000000000000011;
defparam \banco_registradores|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N47
dffeas \banco_registradores|regs[28][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \banco_registradores|regs[16][28]~feeder (
// Equation(s):
// \banco_registradores|regs[16][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N57
cyclonev_lcell_comb \banco_registradores|Decoder0~9 (
// Equation(s):
// \banco_registradores|Decoder0~9_combout  = ( \banco_registradores|Decoder0~7_combout  & ( \banco_registradores|Decoder0~8_combout  & ( (\control_unit|jal~0_combout  & \control_unit|WideOr1~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\control_unit|WideOr1~0_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|Decoder0~7_combout ),
	.dataf(!\banco_registradores|Decoder0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~9 .extended_lut = "off";
defparam \banco_registradores|Decoder0~9 .lut_mask = 64'h0000000000000303;
defparam \banco_registradores|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y4_N44
dffeas \banco_registradores|regs[16][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N0
cyclonev_lcell_comb \banco_registradores|regs[20][28]~feeder (
// Equation(s):
// \banco_registradores|regs[20][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N48
cyclonev_lcell_comb \banco_registradores|Decoder0~10 (
// Equation(s):
// \banco_registradores|Decoder0~10_combout  = ( \banco_registradores|Decoder0~8_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( (\control_unit|WideOr1~0_combout  & (\control_unit|jal~0_combout  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [10])) ) ) )

	.dataa(!\control_unit|WideOr1~0_combout ),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datad(gnd),
	.datae(!\banco_registradores|Decoder0~8_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~10 .extended_lut = "off";
defparam \banco_registradores|Decoder0~10 .lut_mask = 64'h0000000000001010;
defparam \banco_registradores|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N2
dffeas \banco_registradores|regs[20][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \banco_registradores|rd1[28]~35 (
// Equation(s):
// \banco_registradores|rd1[28]~35_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][28]~q ),
	.datab(!\banco_registradores|regs[28][28]~q ),
	.datac(!\banco_registradores|regs[16][28]~q ),
	.datad(!\banco_registradores|regs[20][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~35 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~35 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[28]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N18
cyclonev_lcell_comb \banco_registradores|regs[19][28]~feeder (
// Equation(s):
// \banco_registradores|regs[19][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \banco_registradores|Decoder0~24 (
// Equation(s):
// \banco_registradores|Decoder0~24_combout  = ( \banco_registradores|Decoder0~7_combout  & ( \control_unit|jal~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & (\control_unit|WideOr1~0_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [11]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datae(!\banco_registradores|Decoder0~7_combout ),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~24 .extended_lut = "off";
defparam \banco_registradores|Decoder0~24 .lut_mask = 64'h0000000000000001;
defparam \banco_registradores|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N20
dffeas \banco_registradores|regs[19][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N12
cyclonev_lcell_comb \banco_registradores|regs[23][28]~feeder (
// Equation(s):
// \banco_registradores|regs[23][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \banco_registradores|Decoder0~25 (
// Equation(s):
// \banco_registradores|Decoder0~25_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & ( \banco_registradores|Decoder0~19_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & (\control_unit|jal~0_combout  
// & (\control_unit|WideOr1~0_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [8]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\control_unit|WideOr1~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\banco_registradores|Decoder0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~25 .extended_lut = "off";
defparam \banco_registradores|Decoder0~25 .lut_mask = 64'h0000000000000001;
defparam \banco_registradores|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y3_N14
dffeas \banco_registradores|regs[23][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N0
cyclonev_lcell_comb \banco_registradores|Decoder0~26 (
// Equation(s):
// \banco_registradores|Decoder0~26_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~26 .extended_lut = "off";
defparam \banco_registradores|Decoder0~26 .lut_mask = 64'h000000000000FFFF;
defparam \banco_registradores|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N48
cyclonev_lcell_comb \banco_registradores|Decoder0~27 (
// Equation(s):
// \banco_registradores|Decoder0~27_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( \banco_registradores|Decoder0~26_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & 
// (\control_unit|WideOr1~0_combout  & (\control_unit|jal~0_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\control_unit|jal~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\banco_registradores|Decoder0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~27 .extended_lut = "off";
defparam \banco_registradores|Decoder0~27 .lut_mask = 64'h0000000000000100;
defparam \banco_registradores|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N29
dffeas \banco_registradores|regs[27][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \banco_registradores|Decoder0~28 (
// Equation(s):
// \banco_registradores|Decoder0~28_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & ( \banco_registradores|Decoder0~22_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & (\control_unit|jal~0_combout  
// & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & \control_unit|WideOr1~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\control_unit|WideOr1~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\banco_registradores|Decoder0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~28 .extended_lut = "off";
defparam \banco_registradores|Decoder0~28 .lut_mask = 64'h0000000000000001;
defparam \banco_registradores|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y6_N32
dffeas \banco_registradores|regs[31][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N57
cyclonev_lcell_comb \banco_registradores|rd1[28]~38 (
// Equation(s):
// \banco_registradores|rd1[28]~38_combout  = ( \banco_registradores|regs[31][28]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[27][28]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [17]) ) ) ) # ( !\banco_registradores|regs[31][28]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|regs[27][28]~q ) ) ) ) # ( 
// \banco_registradores|regs[31][28]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[19][28]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[23][28]~q ))) ) ) ) # ( !\banco_registradores|regs[31][28]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[19][28]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[23][28]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[19][28]~q ),
	.datab(!\banco_registradores|regs[23][28]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[27][28]~q ),
	.datae(!\banco_registradores|regs[31][28]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~38 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~38 .lut_mask = 64'h5353535300F00FFF;
defparam \banco_registradores|rd1[28]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \banco_registradores|regs[17][28]~feeder (
// Equation(s):
// \banco_registradores|regs[17][28]~feeder_combout  = ( \inst18|o[28]~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[28]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][28]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \banco_registradores|Decoder0~13 (
// Equation(s):
// \banco_registradores|Decoder0~13_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~13 .extended_lut = "off";
defparam \banco_registradores|Decoder0~13 .lut_mask = 64'h3333333300000000;
defparam \banco_registradores|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N36
cyclonev_lcell_comb \banco_registradores|Decoder0~14 (
// Equation(s):
// \banco_registradores|Decoder0~14_combout  = ( \banco_registradores|Decoder0~13_combout  & ( (\control_unit|WideOr1~0_combout  & (\control_unit|jal~0_combout  & (\banco_registradores|Decoder0~7_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\control_unit|WideOr1~0_combout ),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\banco_registradores|Decoder0~7_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\banco_registradores|Decoder0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~14 .extended_lut = "off";
defparam \banco_registradores|Decoder0~14 .lut_mask = 64'h0000000000010001;
defparam \banco_registradores|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N44
dffeas \banco_registradores|regs[17][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N30
cyclonev_lcell_comb \banco_registradores|Decoder0~15 (
// Equation(s):
// \banco_registradores|Decoder0~15_combout  = ( \banco_registradores|Decoder0~13_combout  & ( \control_unit|jal~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [10] & (\control_unit|WideOr1~0_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [9]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\control_unit|WideOr1~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datae(!\banco_registradores|Decoder0~13_combout ),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~15 .extended_lut = "off";
defparam \banco_registradores|Decoder0~15 .lut_mask = 64'h0000000000000004;
defparam \banco_registradores|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N59
dffeas \banco_registradores|regs[21][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N9
cyclonev_lcell_comb \banco_registradores|Decoder0~17 (
// Equation(s):
// \banco_registradores|Decoder0~17_combout  = ( \banco_registradores|Decoder0~13_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [10] & ( (\control_unit|WideOr1~0_combout  & (\control_unit|jal~0_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [7]))) ) ) )

	.dataa(!\control_unit|WideOr1~0_combout ),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datae(!\banco_registradores|Decoder0~13_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~17 .extended_lut = "off";
defparam \banco_registradores|Decoder0~17 .lut_mask = 64'h0000000000000001;
defparam \banco_registradores|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N50
dffeas \banco_registradores|regs[29][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \banco_registradores|Decoder0~16 (
// Equation(s):
// \banco_registradores|Decoder0~16_combout  = ( \banco_registradores|Decoder0~1_combout  & ( (\control_unit|jal~0_combout  & (\control_unit|WideOr1~0_combout  & (\banco_registradores|Decoder0~13_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [7]))) ) )

	.dataa(!\control_unit|jal~0_combout ),
	.datab(!\control_unit|WideOr1~0_combout ),
	.datac(!\banco_registradores|Decoder0~13_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datae(gnd),
	.dataf(!\banco_registradores|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~16 .extended_lut = "off";
defparam \banco_registradores|Decoder0~16 .lut_mask = 64'h0000000000010001;
defparam \banco_registradores|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N20
dffeas \banco_registradores|regs[25][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \banco_registradores|rd1[28]~36 (
// Equation(s):
// \banco_registradores|rd1[28]~36_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[17][28]~q ),
	.datab(!\banco_registradores|regs[21][28]~q ),
	.datac(!\banco_registradores|regs[29][28]~q ),
	.datad(!\banco_registradores|regs[25][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~36 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~36 .lut_mask = 64'h5555333300FF0F0F;
defparam \banco_registradores|rd1[28]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N51
cyclonev_lcell_comb \banco_registradores|rd1[28]~39 (
// Equation(s):
// \banco_registradores|rd1[28]~39_combout  = ( \banco_registradores|rd1[28]~38_combout  & ( \banco_registradores|rd1[28]~36_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[28]~35_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[28]~37_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[28]~38_combout  & ( 
// \banco_registradores|rd1[28]~36_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[28]~35_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[28]~37_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) 
// ) ) # ( \banco_registradores|rd1[28]~38_combout  & ( !\banco_registradores|rd1[28]~36_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[28]~35_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[28]~37_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\banco_registradores|rd1[28]~38_combout  & ( !\banco_registradores|rd1[28]~36_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[28]~35_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[28]~37_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\banco_registradores|rd1[28]~37_combout ),
	.datac(!\banco_registradores|rd1[28]~35_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|rd1[28]~38_combout ),
	.dataf(!\banco_registradores|rd1[28]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~39 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~39 .lut_mask = 64'h0A220A775F225F77;
defparam \banco_registradores|rd1[28]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \banco_registradores|rd1[28]~44 (
// Equation(s):
// \banco_registradores|rd1[28]~44_combout  = ( \banco_registradores|rd1[28]~43_combout  & ( \banco_registradores|rd1[28]~39_combout  ) ) # ( !\banco_registradores|rd1[28]~43_combout  & ( \banco_registradores|rd1[28]~39_combout  & ( 
// ((\banco_registradores|rd1[28]~34_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[28]~43_combout  & ( !\banco_registradores|rd1[28]~39_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # ((\banco_registradores|rd1[28]~34_combout  & \banco_registradores|rd1[31]~1_combout )) ) ) ) # ( !\banco_registradores|rd1[28]~43_combout  & ( !\banco_registradores|rd1[28]~39_combout  & 
// ( (\banco_registradores|rd1[28]~34_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\banco_registradores|rd1[28]~34_combout ),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd1[28]~43_combout ),
	.dataf(!\banco_registradores|rd1[28]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[28]~44 .extended_lut = "off";
defparam \banco_registradores|rd1[28]~44 .lut_mask = 64'h0303ABAB5757FFFF;
defparam \banco_registradores|rd1[28]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N36
cyclonev_lcell_comb \control_unit|WideOr2~1 (
// Equation(s):
// \control_unit|WideOr2~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ( \control_unit|WideOr2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\control_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|WideOr2~1 .extended_lut = "off";
defparam \control_unit|WideOr2~1 .lut_mask = 64'h000000000000FFFF;
defparam \control_unit|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N51
cyclonev_lcell_comb \inst17|o[28]~3 (
// Equation(s):
// \inst17|o[28]~3_combout  = ( \banco_registradores|rd2[28]~44_combout  & ( (!\control_unit|WideOr2~1_combout ) # (\gerador_imediatos|Selector2~0_combout ) ) ) # ( !\banco_registradores|rd2[28]~44_combout  & ( (\gerador_imediatos|Selector2~0_combout  & 
// \control_unit|WideOr2~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gerador_imediatos|Selector2~0_combout ),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[28]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[28]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[28]~3 .extended_lut = "off";
defparam \inst17|o[28]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst17|o[28]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \control_unit|Selector0~0 (
// Equation(s):
// \control_unit|Selector0~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [13] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [14] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [12]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Selector0~0 .extended_lut = "off";
defparam \control_unit|Selector0~0 .lut_mask = 64'h000000000F000F00;
defparam \control_unit|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N0
cyclonev_lcell_comb \control_unit|Selector0~1 (
// Equation(s):
// \control_unit|Selector0~1_combout  = ( \control_unit|Selector0~0_combout  & ( \control_unit|Equal0~0_combout  & ( (\control_unit|Decoder2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] $ 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\control_unit|Selector0~0_combout  & ( \control_unit|Equal0~0_combout  & ( (\control_unit|Decoder2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [4] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6])))) ) ) ) # ( \control_unit|Selector0~0_combout  & ( !\control_unit|Equal0~0_combout  & ( (\control_unit|Decoder2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] 
// $ (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( !\control_unit|Selector0~0_combout  & ( !\control_unit|Equal0~0_combout  & ( (\control_unit|Decoder2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [4] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [6])) ) ) )

	.dataa(!\control_unit|Decoder2~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\control_unit|Selector0~0_combout ),
	.dataf(!\control_unit|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Selector0~1 .extended_lut = "off";
defparam \control_unit|Selector0~1 .lut_mask = 64'h0050055004500550;
defparam \control_unit|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N39
cyclonev_lcell_comb \gerador_imediatos|Selector3~0 (
// Equation(s):
// \gerador_imediatos|Selector3~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & ( \gerador_imediatos|Selector0~0_combout  ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & ( 
// \gerador_imediatos|Selector0~0_combout  & ( \gerador_imediatos|Selector0~1_combout  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & ( !\gerador_imediatos|Selector0~0_combout  & ( \gerador_imediatos|Selector0~1_combout  ) ) ) # 
// ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & ( !\gerador_imediatos|Selector0~0_combout  & ( \gerador_imediatos|Selector0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gerador_imediatos|Selector0~1_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27]),
	.dataf(!\gerador_imediatos|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector3~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector3~0 .lut_mask = 64'h00FF00FF00FFFFFF;
defparam \gerador_imediatos|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N54
cyclonev_lcell_comb \banco_registradores|regs[10][27]~feeder (
// Equation(s):
// \banco_registradores|regs[10][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N56
dffeas \banco_registradores|regs[10][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N51
cyclonev_lcell_comb \banco_registradores|regs[8][27]~feeder (
// Equation(s):
// \banco_registradores|regs[8][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N53
dffeas \banco_registradores|regs[8][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \banco_registradores|regs[11][27]~feeder (
// Equation(s):
// \banco_registradores|regs[11][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[11][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[11][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[11][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[11][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N30
cyclonev_lcell_comb \banco_registradores|Decoder0~6 (
// Equation(s):
// \banco_registradores|Decoder0~6_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [9] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [7] & 
// (\control_unit|jal~0_combout  & (\control_unit|WideOr1~0_combout  & \banco_registradores|Decoder0~5_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datab(!\control_unit|jal~0_combout ),
	.datac(!\control_unit|WideOr1~0_combout ),
	.datad(!\banco_registradores|Decoder0~5_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|Decoder0~6 .extended_lut = "off";
defparam \banco_registradores|Decoder0~6 .lut_mask = 64'h0000000000010000;
defparam \banco_registradores|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N2
dffeas \banco_registradores|regs[11][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \banco_registradores|rd2[27]~45 (
// Equation(s):
// \banco_registradores|rd2[27]~45_combout  = ( \banco_registradores|regs[11][27]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|regs[10][27]~q ) ) ) ) # ( !\banco_registradores|regs[11][27]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[10][27]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( \banco_registradores|regs[11][27]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[8][27]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[9][27]~q )) ) ) ) # ( !\banco_registradores|regs[11][27]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[8][27]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[9][27]~q )) ) ) )

	.dataa(!\banco_registradores|regs[9][27]~q ),
	.datab(!\banco_registradores|regs[10][27]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[8][27]~q ),
	.datae(!\banco_registradores|regs[11][27]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~45 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~45 .lut_mask = 64'h05F505F530303F3F;
defparam \banco_registradores|rd2[27]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N27
cyclonev_lcell_comb \banco_registradores|rd2[31]~1 (
// Equation(s):
// \banco_registradores|rd2[31]~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~1 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~1 .lut_mask = 64'h00000000F000F000;
defparam \banco_registradores|rd2[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N20
dffeas \banco_registradores|regs[18][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N53
dffeas \banco_registradores|regs[22][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N8
dffeas \banco_registradores|regs[26][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N18
cyclonev_lcell_comb \banco_registradores|regs[30][27]~feeder (
// Equation(s):
// \banco_registradores|regs[30][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[30][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[30][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[30][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[30][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N20
dffeas \banco_registradores|regs[30][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[30][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \banco_registradores|rd2[27]~48 (
// Equation(s):
// \banco_registradores|rd2[27]~48_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][27]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[26][27]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[18][27]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[22][27]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[30][27]~q  & ( (\banco_registradores|regs[26][27]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[30][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[18][27]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[22][27]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[18][27]~q ),
	.datab(!\banco_registradores|regs[22][27]~q ),
	.datac(!\banco_registradores|regs[26][27]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[30][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~48 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~48 .lut_mask = 64'h55330F0055330FFF;
defparam \banco_registradores|rd2[27]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N18
cyclonev_lcell_comb \banco_registradores|regs[24][27]~feeder (
// Equation(s):
// \banco_registradores|regs[24][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N20
dffeas \banco_registradores|regs[24][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \banco_registradores|regs[16][27]~feeder (
// Equation(s):
// \banco_registradores|regs[16][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \banco_registradores|regs[16][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N12
cyclonev_lcell_comb \banco_registradores|regs[20][27]~feeder (
// Equation(s):
// \banco_registradores|regs[20][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N14
dffeas \banco_registradores|regs[20][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \banco_registradores|regs[28][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \banco_registradores|rd2[27]~46 (
// Equation(s):
// \banco_registradores|rd2[27]~46_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][27]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[24][27]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[16][27]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[20][27]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[28][27]~q  & ( (\banco_registradores|regs[24][27]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[28][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[16][27]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[20][27]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[24][27]~q ),
	.datab(!\banco_registradores|regs[16][27]~q ),
	.datac(!\banco_registradores|regs[20][27]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[28][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~46 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~46 .lut_mask = 64'h330F5500330F55FF;
defparam \banco_registradores|rd2[27]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N14
dffeas \banco_registradores|regs[19][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N56
dffeas \banco_registradores|regs[27][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N20
dffeas \banco_registradores|regs[31][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N11
dffeas \banco_registradores|regs[23][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \banco_registradores|rd2[27]~49 (
// Equation(s):
// \banco_registradores|rd2[27]~49_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][27]~q ),
	.datab(!\banco_registradores|regs[27][27]~q ),
	.datac(!\banco_registradores|regs[31][27]~q ),
	.datad(!\banco_registradores|regs[23][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~49 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~49 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd2[27]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \banco_registradores|regs[25][27]~feeder (
// Equation(s):
// \banco_registradores|regs[25][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N8
dffeas \banco_registradores|regs[25][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N14
dffeas \banco_registradores|regs[21][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N8
dffeas \banco_registradores|regs[29][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N51
cyclonev_lcell_comb \banco_registradores|regs[17][27]~feeder (
// Equation(s):
// \banco_registradores|regs[17][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N53
dffeas \banco_registradores|regs[17][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N9
cyclonev_lcell_comb \banco_registradores|rd2[27]~47 (
// Equation(s):
// \banco_registradores|rd2[27]~47_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][27]~q ),
	.datab(!\banco_registradores|regs[21][27]~q ),
	.datac(!\banco_registradores|regs[29][27]~q ),
	.datad(!\banco_registradores|regs[17][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~47 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~47 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd2[27]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \banco_registradores|rd2[27]~50 (
// Equation(s):
// \banco_registradores|rd2[27]~50_combout  = ( \banco_registradores|rd2[27]~49_combout  & ( \banco_registradores|rd2[27]~47_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[27]~46_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[27]~48_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[27]~49_combout  & ( 
// \banco_registradores|rd2[27]~47_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[27]~46_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[27]~48_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) 
// ) ) # ( \banco_registradores|rd2[27]~49_combout  & ( !\banco_registradores|rd2[27]~47_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[27]~46_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[27]~48_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\banco_registradores|rd2[27]~49_combout  & ( !\banco_registradores|rd2[27]~47_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[27]~46_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[27]~48_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|rd2[27]~48_combout ),
	.datac(!\banco_registradores|rd2[27]~46_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|rd2[27]~49_combout ),
	.dataf(!\banco_registradores|rd2[27]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~50 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~50 .lut_mask = 64'h0A220A775F225F77;
defparam \banco_registradores|rd2[27]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N20
dffeas \banco_registradores|regs[14][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N32
dffeas \banco_registradores|regs[13][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N3
cyclonev_lcell_comb \banco_registradores|regs[12][27]~feeder (
// Equation(s):
// \banco_registradores|regs[12][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N4
dffeas \banco_registradores|regs[12][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N2
dffeas \banco_registradores|regs[15][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N3
cyclonev_lcell_comb \banco_registradores|rd2[27]~51 (
// Equation(s):
// \banco_registradores|rd2[27]~51_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[14][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[12][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][27]~q ),
	.datab(!\banco_registradores|regs[13][27]~q ),
	.datac(!\banco_registradores|regs[12][27]~q ),
	.datad(!\banco_registradores|regs[15][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~51 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~51 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N53
dffeas \banco_registradores|regs[1][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N8
dffeas \banco_registradores|regs[2][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N29
dffeas \banco_registradores|regs[3][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N57
cyclonev_lcell_comb \banco_registradores|rd2[27]~53 (
// Equation(s):
// \banco_registradores|rd2[27]~53_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[3][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[1][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][27]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[2][27]~q ),
	.datad(!\banco_registradores|regs[3][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~53 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~53 .lut_mask = 64'h00000F0F555500FF;
defparam \banco_registradores|rd2[27]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N26
dffeas \banco_registradores|regs[7][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[27]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \banco_registradores|regs[5][27]~feeder (
// Equation(s):
// \banco_registradores|regs[5][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N2
dffeas \banco_registradores|regs[5][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \banco_registradores|regs[6][27]~feeder (
// Equation(s):
// \banco_registradores|regs[6][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[6][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N56
dffeas \banco_registradores|regs[6][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \banco_registradores|regs[4][27]~feeder (
// Equation(s):
// \banco_registradores|regs[4][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N40
dffeas \banco_registradores|regs[4][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N9
cyclonev_lcell_comb \banco_registradores|rd2[27]~52 (
// Equation(s):
// \banco_registradores|rd2[27]~52_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[4][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[5][27]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[7][27]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[6][27]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[4][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[5][27]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[7][27]~q 
// )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[4][27]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|regs[6][27]~q ) ) ) )

	.dataa(!\banco_registradores|regs[7][27]~q ),
	.datab(!\banco_registradores|regs[5][27]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[6][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[4][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~52 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~52 .lut_mask = 64'h000F3535F0FF3535;
defparam \banco_registradores|rd2[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N42
cyclonev_lcell_comb \banco_registradores|rd2[27]~54 (
// Equation(s):
// \banco_registradores|rd2[27]~54_combout  = ( \banco_registradores|rd2[27]~53_combout  & ( \banco_registradores|rd2[27]~52_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[27]~51_combout )) ) ) ) # ( !\banco_registradores|rd2[27]~53_combout  & ( \banco_registradores|rd2[27]~52_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[27]~51_combout ))) ) ) ) # ( \banco_registradores|rd2[27]~53_combout  & ( 
// !\banco_registradores|rd2[27]~52_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|rd2[27]~51_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( !\banco_registradores|rd2[27]~53_combout  & ( !\banco_registradores|rd2[27]~52_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[27]~51_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[27]~51_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[27]~53_combout ),
	.dataf(!\banco_registradores|rd2[27]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~54 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~54 .lut_mask = 64'h0005AA055505FF05;
defparam \banco_registradores|rd2[27]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N24
cyclonev_lcell_comb \banco_registradores|rd2[27]~55 (
// Equation(s):
// \banco_registradores|rd2[27]~55_combout  = ( \banco_registradores|rd2[27]~50_combout  & ( \banco_registradores|rd2[27]~54_combout  ) ) # ( !\banco_registradores|rd2[27]~50_combout  & ( \banco_registradores|rd2[27]~54_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((\banco_registradores|rd2[27]~45_combout  & \banco_registradores|rd2[31]~1_combout )) ) ) ) # ( \banco_registradores|rd2[27]~50_combout  & ( !\banco_registradores|rd2[27]~54_combout  & 
// ( ((\banco_registradores|rd2[27]~45_combout  & \banco_registradores|rd2[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[27]~50_combout  & ( !\banco_registradores|rd2[27]~54_combout  
// & ( (\banco_registradores|rd2[27]~45_combout  & \banco_registradores|rd2[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd2[27]~45_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\banco_registradores|rd2[31]~1_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[27]~50_combout ),
	.dataf(!\banco_registradores|rd2[27]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[27]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[27]~55 .extended_lut = "off";
defparam \banco_registradores|rd2[27]~55 .lut_mask = 64'h05053737CDCDFFFF;
defparam \banco_registradores|rd2[27]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N45
cyclonev_lcell_comb \inst17|o[27]~4 (
// Equation(s):
// \inst17|o[27]~4_combout  = ( \banco_registradores|rd2[27]~55_combout  & ( (!\control_unit|WideOr2~1_combout ) # (\gerador_imediatos|Selector3~0_combout ) ) ) # ( !\banco_registradores|rd2[27]~55_combout  & ( (\control_unit|WideOr2~1_combout  & 
// \gerador_imediatos|Selector3~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(!\gerador_imediatos|Selector3~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[27]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[27]~4 .extended_lut = "off";
defparam \inst17|o[27]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst17|o[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N39
cyclonev_lcell_comb \gerador_imediatos|Selector4~0 (
// Equation(s):
// \gerador_imediatos|Selector4~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [26] & ( (\gerador_imediatos|Selector0~1_combout ) # (\gerador_imediatos|Selector0~0_combout ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [26] & ( \gerador_imediatos|Selector0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gerador_imediatos|Selector0~0_combout ),
	.datad(!\gerador_imediatos|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector4~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector4~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \gerador_imediatos|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N6
cyclonev_lcell_comb \banco_registradores|regs[8][26]~feeder (
// Equation(s):
// \banco_registradores|regs[8][26]~feeder_combout  = ( \inst18|o[26]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][26]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N8
dffeas \banco_registradores|regs[8][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y8_N26
dffeas \banco_registradores|regs[10][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N54
cyclonev_lcell_comb \banco_registradores|regs[9][26]~feeder (
// Equation(s):
// \banco_registradores|regs[9][26]~feeder_combout  = ( \inst18|o[26]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][26]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N56
dffeas \banco_registradores|regs[9][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N32
dffeas \banco_registradores|regs[11][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N3
cyclonev_lcell_comb \banco_registradores|rd2[26]~56 (
// Equation(s):
// \banco_registradores|rd2[26]~56_combout  = ( \banco_registradores|regs[9][26]~q  & ( \banco_registradores|regs[11][26]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[8][26]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[10][26]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|regs[9][26]~q  & ( 
// \banco_registradores|regs[11][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[8][26]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[10][26]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) 
// ) # ( \banco_registradores|regs[9][26]~q  & ( !\banco_registradores|regs[11][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[8][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[10][26]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\banco_registradores|regs[9][26]~q  & ( !\banco_registradores|regs[11][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[8][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[10][26]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[8][26]~q ),
	.datab(!\banco_registradores|regs[10][26]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|regs[9][26]~q ),
	.dataf(!\banco_registradores|regs[11][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~56 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~56 .lut_mask = 64'h50305F30503F5F3F;
defparam \banco_registradores|rd2[26]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N5
dffeas \banco_registradores|regs[22][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N34
dffeas \banco_registradores|regs[18][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N17
dffeas \banco_registradores|regs[26][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N38
dffeas \banco_registradores|regs[30][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N39
cyclonev_lcell_comb \banco_registradores|rd2[26]~59 (
// Equation(s):
// \banco_registradores|rd2[26]~59_combout  = ( \banco_registradores|regs[30][26]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[26][26]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22]) ) ) ) # ( !\banco_registradores|regs[30][26]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|regs[26][26]~q ) ) ) ) # ( 
// \banco_registradores|regs[30][26]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[18][26]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[22][26]~q )) ) ) ) # ( !\banco_registradores|regs[30][26]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[18][26]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[22][26]~q )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[22][26]~q ),
	.datac(!\banco_registradores|regs[18][26]~q ),
	.datad(!\banco_registradores|regs[26][26]~q ),
	.datae(!\banco_registradores|regs[30][26]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~59 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~59 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \banco_registradores|rd2[26]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N24
cyclonev_lcell_comb \banco_registradores|regs[24][26]~feeder (
// Equation(s):
// \banco_registradores|regs[24][26]~feeder_combout  = ( \inst18|o[26]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][26]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N26
dffeas \banco_registradores|regs[24][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N8
dffeas \banco_registradores|regs[28][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \banco_registradores|regs[16][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N38
dffeas \banco_registradores|regs[20][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \banco_registradores|rd2[26]~57 (
// Equation(s):
// \banco_registradores|rd2[26]~57_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[24][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[28][26]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[20][26]~q  & ( (\banco_registradores|regs[16][26]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[20][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[24][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[28][26]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[20][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|regs[16][26]~q ) ) ) )

	.dataa(!\banco_registradores|regs[24][26]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[28][26]~q ),
	.datad(!\banco_registradores|regs[16][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[20][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~57 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~57 .lut_mask = 64'h00CC474733FF4747;
defparam \banco_registradores|rd2[26]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N25
dffeas \banco_registradores|regs[17][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N20
dffeas \banco_registradores|regs[25][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N5
dffeas \banco_registradores|regs[21][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N44
dffeas \banco_registradores|regs[29][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N45
cyclonev_lcell_comb \banco_registradores|rd2[26]~58 (
// Equation(s):
// \banco_registradores|rd2[26]~58_combout  = ( \banco_registradores|regs[21][26]~q  & ( \banco_registradores|regs[29][26]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[17][26]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][26]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|regs[21][26]~q  & ( 
// \banco_registradores|regs[29][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[17][26]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][26]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) 
// ) # ( \banco_registradores|regs[21][26]~q  & ( !\banco_registradores|regs[29][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|regs[17][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][26]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\banco_registradores|regs[21][26]~q  & ( !\banco_registradores|regs[29][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[17][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][26]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[17][26]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[25][26]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[21][26]~q ),
	.dataf(!\banco_registradores|regs[29][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~58 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~58 .lut_mask = 64'h440C770C443F773F;
defparam \banco_registradores|rd2[26]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N14
dffeas \banco_registradores|regs[27][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N59
dffeas \banco_registradores|regs[31][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N12
cyclonev_lcell_comb \banco_registradores|regs[19][26]~feeder (
// Equation(s):
// \banco_registradores|regs[19][26]~feeder_combout  = ( \inst18|o[26]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][26]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N14
dffeas \banco_registradores|regs[19][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N26
dffeas \banco_registradores|regs[23][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N39
cyclonev_lcell_comb \banco_registradores|rd2[26]~60 (
// Equation(s):
// \banco_registradores|rd2[26]~60_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][26]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][26]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][26]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][26]~q ),
	.datab(!\banco_registradores|regs[31][26]~q ),
	.datac(!\banco_registradores|regs[19][26]~q ),
	.datad(!\banco_registradores|regs[23][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~60 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~60 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd2[26]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N57
cyclonev_lcell_comb \banco_registradores|rd2[26]~61 (
// Equation(s):
// \banco_registradores|rd2[26]~61_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|rd2[26]~60_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|rd2[26]~59_combout ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|rd2[26]~60_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[26]~57_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[26]~58_combout ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\banco_registradores|rd2[26]~60_combout  & ( (\banco_registradores|rd2[26]~59_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\banco_registradores|rd2[26]~60_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[26]~57_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[26]~58_combout ))) ) ) )

	.dataa(!\banco_registradores|rd2[26]~59_combout ),
	.datab(!\banco_registradores|rd2[26]~57_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|rd2[26]~58_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|rd2[26]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~61 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~61 .lut_mask = 64'h303F5050303F5F5F;
defparam \banco_registradores|rd2[26]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N18
cyclonev_lcell_comb \banco_registradores|regs[7][26]~feeder (
// Equation(s):
// \banco_registradores|regs[7][26]~feeder_combout  = ( \inst18|o[26]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[7][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[7][26]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[7][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[7][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N20
dffeas \banco_registradores|regs[7][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[7][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N50
dffeas \banco_registradores|regs[6][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N30
cyclonev_lcell_comb \banco_registradores|regs[5][26]~feeder (
// Equation(s):
// \banco_registradores|regs[5][26]~feeder_combout  = ( \inst18|o[26]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][26]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N32
dffeas \banco_registradores|regs[5][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N26
dffeas \banco_registradores|regs[4][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \banco_registradores|rd2[26]~63 (
// Equation(s):
// \banco_registradores|rd2[26]~63_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][26]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][26]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][26]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][26]~q ),
	.datab(!\banco_registradores|regs[6][26]~q ),
	.datac(!\banco_registradores|regs[5][26]~q ),
	.datad(!\banco_registradores|regs[4][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~63 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~63 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd2[26]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N14
dffeas \banco_registradores|regs[14][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N41
dffeas \banco_registradores|regs[13][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N8
dffeas \banco_registradores|regs[12][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N44
dffeas \banco_registradores|regs[15][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N45
cyclonev_lcell_comb \banco_registradores|rd2[26]~62 (
// Equation(s):
// \banco_registradores|rd2[26]~62_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][26]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][26]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][26]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][26]~q ),
	.datab(!\banco_registradores|regs[13][26]~q ),
	.datac(!\banco_registradores|regs[12][26]~q ),
	.datad(!\banco_registradores|regs[15][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~62 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~62 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[26]~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y4_N26
dffeas \banco_registradores|regs[2][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y4_N56
dffeas \banco_registradores|regs[3][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[26]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N36
cyclonev_lcell_comb \banco_registradores|rd2[26]~64 (
// Equation(s):
// \banco_registradores|rd2[26]~64_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[3][26]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[1][26]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][26]~q ),
	.datab(!\banco_registradores|regs[1][26]~q ),
	.datac(!\banco_registradores|regs[3][26]~q ),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~64 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~64 .lut_mask = 64'h0000555533330F0F;
defparam \banco_registradores|rd2[26]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \banco_registradores|rd2[26]~65 (
// Equation(s):
// \banco_registradores|rd2[26]~65_combout  = ( \banco_registradores|rd2[26]~62_combout  & ( \banco_registradores|rd2[26]~64_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[26]~63_combout ))) ) 
// ) ) # ( !\banco_registradores|rd2[26]~62_combout  & ( \banco_registradores|rd2[26]~64_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|rd2[26]~63_combout ))) ) ) ) # ( \banco_registradores|rd2[26]~62_combout  & ( !\banco_registradores|rd2[26]~64_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[26]~63_combout ))) ) ) ) # ( !\banco_registradores|rd2[26]~62_combout  & ( !\banco_registradores|rd2[26]~64_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[26]~63_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[26]~63_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[26]~62_combout ),
	.dataf(!\banco_registradores|rd2[26]~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~65 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~65 .lut_mask = 64'h03000333CF00CF33;
defparam \banco_registradores|rd2[26]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \banco_registradores|rd2[26]~66 (
// Equation(s):
// \banco_registradores|rd2[26]~66_combout  = ( \banco_registradores|rd2[26]~61_combout  & ( \banco_registradores|rd2[26]~65_combout  ) ) # ( !\banco_registradores|rd2[26]~61_combout  & ( \banco_registradores|rd2[26]~65_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((\banco_registradores|rd2[31]~1_combout  & \banco_registradores|rd2[26]~56_combout )) ) ) ) # ( \banco_registradores|rd2[26]~61_combout  & ( !\banco_registradores|rd2[26]~65_combout  & 
// ( ((\banco_registradores|rd2[31]~1_combout  & \banco_registradores|rd2[26]~56_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[26]~61_combout  & ( !\banco_registradores|rd2[26]~65_combout  
// & ( (\banco_registradores|rd2[31]~1_combout  & \banco_registradores|rd2[26]~56_combout ) ) ) )

	.dataa(!\banco_registradores|rd2[31]~1_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[26]~56_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[26]~61_combout ),
	.dataf(!\banco_registradores|rd2[26]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[26]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[26]~66 .extended_lut = "off";
defparam \banco_registradores|rd2[26]~66 .lut_mask = 64'h050505FFFF05FFFF;
defparam \banco_registradores|rd2[26]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N57
cyclonev_lcell_comb \inst17|o[26]~5 (
// Equation(s):
// \inst17|o[26]~5_combout  = ( \gerador_imediatos|Selector4~0_combout  & ( \banco_registradores|rd2[26]~66_combout  ) ) # ( !\gerador_imediatos|Selector4~0_combout  & ( \banco_registradores|rd2[26]~66_combout  & ( !\control_unit|WideOr2~1_combout  ) ) ) # ( 
// \gerador_imediatos|Selector4~0_combout  & ( !\banco_registradores|rd2[26]~66_combout  & ( \control_unit|WideOr2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(!\gerador_imediatos|Selector4~0_combout ),
	.dataf(!\banco_registradores|rd2[26]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[26]~5 .extended_lut = "off";
defparam \inst17|o[26]~5 .lut_mask = 64'h000000FFFF00FFFF;
defparam \inst17|o[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \gerador_imediatos|Selector5~0 (
// Equation(s):
// \gerador_imediatos|Selector5~0_combout  = ( \gerador_imediatos|Selector24~1_combout  & ( \gerador_imediatos|Selector24~0_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) # ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [25] & \control_unit|Decoder2~4_combout ))) ) ) ) # ( !\gerador_imediatos|Selector24~1_combout  & ( 
// \gerador_imediatos|Selector24~0_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) # ((\control_unit|Decoder2~4_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [25])))) ) ) ) # ( \gerador_imediatos|Selector24~1_combout  & ( !\gerador_imediatos|Selector24~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ((!\control_unit|Decoder2~4_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [25] & 
// \control_unit|Decoder2~4_combout )))) ) ) ) # ( !\gerador_imediatos|Selector24~1_combout  & ( !\gerador_imediatos|Selector24~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [25] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & \control_unit|Decoder2~4_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\control_unit|Decoder2~4_combout ),
	.datae(!\gerador_imediatos|Selector24~1_combout ),
	.dataf(!\gerador_imediatos|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector5~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector5~0 .lut_mask = 64'h00010A01F0FBFAFB;
defparam \gerador_imediatos|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y7_N41
dffeas \banco_registradores|regs[3][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N38
dffeas \banco_registradores|regs[2][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N41
dffeas \banco_registradores|regs[1][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N33
cyclonev_lcell_comb \banco_registradores|rd2[25]~74 (
// Equation(s):
// \banco_registradores|rd2[25]~74_combout  = ( \banco_registradores|regs[1][25]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|regs[2][25]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [21])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\banco_registradores|regs[3][25]~q ))) ) ) # ( !\banco_registradores|regs[1][25]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[2][25]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[3][25]~q )))) ) )

	.dataa(!\banco_registradores|regs[3][25]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|regs[2][25]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~74 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~74 .lut_mask = 64'h001D001D331D331D;
defparam \banco_registradores|rd2[25]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N14
dffeas \banco_registradores|regs[6][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N48
cyclonev_lcell_comb \banco_registradores|regs[4][25]~feeder (
// Equation(s):
// \banco_registradores|regs[4][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N49
dffeas \banco_registradores|regs[4][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N59
dffeas \banco_registradores|regs[7][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y5_N26
dffeas \banco_registradores|regs[5][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \banco_registradores|rd2[25]~73 (
// Equation(s):
// \banco_registradores|rd2[25]~73_combout  = ( \banco_registradores|regs[7][25]~q  & ( \banco_registradores|regs[5][25]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[4][25]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[6][25]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|regs[7][25]~q  & ( 
// \banco_registradores|regs[5][25]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[4][25]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[6][25]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) 
// # ( \banco_registradores|regs[7][25]~q  & ( !\banco_registradores|regs[5][25]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[4][25]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[6][25]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\banco_registradores|regs[7][25]~q  & ( !\banco_registradores|regs[5][25]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[4][25]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[6][25]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[6][25]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[4][25]~q ),
	.datae(!\banco_registradores|regs[7][25]~q ),
	.dataf(!\banco_registradores|regs[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~73 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~73 .lut_mask = 64'h04C407C734F437F7;
defparam \banco_registradores|rd2[25]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N38
dffeas \banco_registradores|regs[14][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \banco_registradores|regs[12][25]~feeder (
// Equation(s):
// \banco_registradores|regs[12][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N25
dffeas \banco_registradores|regs[12][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N14
dffeas \banco_registradores|regs[13][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N2
dffeas \banco_registradores|regs[15][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N3
cyclonev_lcell_comb \banco_registradores|rd2[25]~72 (
// Equation(s):
// \banco_registradores|rd2[25]~72_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[14][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[12][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][25]~q ),
	.datab(!\banco_registradores|regs[12][25]~q ),
	.datac(!\banco_registradores|regs[13][25]~q ),
	.datad(!\banco_registradores|regs[15][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~72 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~72 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[25]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N51
cyclonev_lcell_comb \banco_registradores|rd2[25]~75 (
// Equation(s):
// \banco_registradores|rd2[25]~75_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|rd2[25]~72_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # 
// (\banco_registradores|rd2[25]~73_combout ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|rd2[25]~72_combout  & ( (\banco_registradores|rd2[25]~74_combout  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\banco_registradores|rd2[25]~72_combout  & ( (\banco_registradores|rd2[25]~73_combout  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\banco_registradores|rd2[25]~72_combout  & ( (\banco_registradores|rd2[25]~74_combout  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\banco_registradores|rd2[25]~74_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[25]~73_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\banco_registradores|rd2[25]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~75 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~75 .lut_mask = 64'h55000F0055000FFF;
defparam \banco_registradores|rd2[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N41
dffeas \banco_registradores|regs[11][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \banco_registradores|regs[10][25]~feeder (
// Equation(s):
// \banco_registradores|regs[10][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N23
dffeas \banco_registradores|regs[10][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \banco_registradores|regs[9][25]~feeder (
// Equation(s):
// \banco_registradores|regs[9][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N8
dffeas \banco_registradores|regs[9][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N3
cyclonev_lcell_comb \banco_registradores|regs[8][25]~feeder (
// Equation(s):
// \banco_registradores|regs[8][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N5
dffeas \banco_registradores|regs[8][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \banco_registradores|rd2[25]~376 (
// Equation(s):
// \banco_registradores|rd2[25]~376_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( ((\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[8][25]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[9][25]~q )))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// (\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|regs[10][25]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[11][25]~q )))) ) )

	.dataa(!\banco_registradores|regs[11][25]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|regs[10][25]~q ),
	.datad(!\banco_registradores|rd2[31]~1_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[9][25]~q ),
	.datag(!\banco_registradores|regs[8][25]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~376 .extended_lut = "on";
defparam \banco_registradores|rd2[25]~376 .lut_mask = 64'h000C001D003F001D;
defparam \banco_registradores|rd2[25]~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N48
cyclonev_lcell_comb \inst17|o[25]~6 (
// Equation(s):
// \inst17|o[25]~6_combout  = ( \banco_registradores|rd2[25]~71_combout  & ( \banco_registradores|rd2[25]~376_combout  & ( (\control_unit|WideOr2~1_combout  & !\gerador_imediatos|Selector5~0_combout ) ) ) ) # ( !\banco_registradores|rd2[25]~71_combout  & ( 
// \banco_registradores|rd2[25]~376_combout  & ( (\control_unit|WideOr2~1_combout  & !\gerador_imediatos|Selector5~0_combout ) ) ) ) # ( \banco_registradores|rd2[25]~71_combout  & ( !\banco_registradores|rd2[25]~376_combout  & ( 
// (!\control_unit|WideOr2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\banco_registradores|rd2[25]~75_combout ))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector5~0_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[25]~71_combout  & ( !\banco_registradores|rd2[25]~376_combout  & ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[25]~75_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]))) # 
// (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector5~0_combout )))) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\banco_registradores|rd2[25]~75_combout ),
	.datad(!\gerador_imediatos|Selector5~0_combout ),
	.datae(!\banco_registradores|rd2[25]~71_combout ),
	.dataf(!\banco_registradores|rd2[25]~376_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[25]~6 .extended_lut = "off";
defparam \inst17|o[25]~6 .lut_mask = 64'hF7A2D58055005500;
defparam \inst17|o[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N57
cyclonev_lcell_comb \banco_registradores|rd1[25]~67 (
// Equation(s):
// \banco_registradores|rd1[25]~67_combout  = ( \banco_registradores|regs[9][25]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[10][25]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[11][25]~q ))) ) ) ) # ( !\banco_registradores|regs[9][25]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[10][25]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[11][25]~q ))) ) ) ) # ( \banco_registradores|regs[9][25]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[8][25]~q ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|regs[9][25]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// \banco_registradores|regs[8][25]~q ) ) ) )

	.dataa(!\banco_registradores|regs[10][25]~q ),
	.datab(!\banco_registradores|regs[11][25]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\banco_registradores|regs[8][25]~q ),
	.datae(!\banco_registradores|regs[9][25]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~67 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~67 .lut_mask = 64'h00F00FFF53535353;
defparam \banco_registradores|rd1[25]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N9
cyclonev_lcell_comb \banco_registradores|rd1[25]~75 (
// Equation(s):
// \banco_registradores|rd1[25]~75_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[3][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[3][25]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[1][25]~q ),
	.datad(!\banco_registradores|regs[2][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~75 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~75 .lut_mask = 64'h00000F0F00FF5555;
defparam \banco_registradores|rd1[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \banco_registradores|rd1[25]~73 (
// Equation(s):
// \banco_registradores|rd1[25]~73_combout  = ( \banco_registradores|regs[12][25]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[14][25]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[15][25]~q ))) ) ) ) # ( !\banco_registradores|regs[12][25]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[14][25]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[15][25]~q ))) ) ) ) # ( \banco_registradores|regs[12][25]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[13][25]~q ) ) ) ) # ( !\banco_registradores|regs[12][25]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[13][25]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[14][25]~q ),
	.datab(!\banco_registradores|regs[13][25]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\banco_registradores|regs[15][25]~q ),
	.datae(!\banco_registradores|regs[12][25]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~73 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~73 .lut_mask = 64'h0303F3F3505F505F;
defparam \banco_registradores|rd1[25]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N15
cyclonev_lcell_comb \banco_registradores|rd1[25]~74 (
// Equation(s):
// \banco_registradores|rd1[25]~74_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][25]~q ),
	.datab(!\banco_registradores|regs[6][25]~q ),
	.datac(!\banco_registradores|regs[4][25]~q ),
	.datad(!\banco_registradores|regs[7][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~74 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~74 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd1[25]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N27
cyclonev_lcell_comb \banco_registradores|rd1[25]~76 (
// Equation(s):
// \banco_registradores|rd1[25]~76_combout  = ( \banco_registradores|rd1[25]~73_combout  & ( \banco_registradores|rd1[25]~74_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[25]~75_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[25]~73_combout  & ( \banco_registradores|rd1[25]~74_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[25]~75_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \banco_registradores|rd1[25]~73_combout  & ( !\banco_registradores|rd1[25]~74_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[25]~75_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( !\banco_registradores|rd1[25]~73_combout  & ( !\banco_registradores|rd1[25]~74_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[25]~75_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|rd1[25]~75_combout ),
	.datae(!\banco_registradores|rd1[25]~73_combout ),
	.dataf(!\banco_registradores|rd1[25]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~76 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~76 .lut_mask = 64'h00A005A50AAA0FAF;
defparam \banco_registradores|rd1[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N53
dffeas \banco_registradores|regs[20][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \banco_registradores|regs[16][25]~feeder (
// Equation(s):
// \banco_registradores|regs[16][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N13
dffeas \banco_registradores|regs[16][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N18
cyclonev_lcell_comb \banco_registradores|regs[24][25]~feeder (
// Equation(s):
// \banco_registradores|regs[24][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N20
dffeas \banco_registradores|regs[24][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \banco_registradores|regs[28][25]~feeder (
// Equation(s):
// \banco_registradores|regs[28][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \banco_registradores|regs[28][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N12
cyclonev_lcell_comb \banco_registradores|rd1[25]~68 (
// Equation(s):
// \banco_registradores|rd1[25]~68_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][25]~q ),
	.datab(!\banco_registradores|regs[16][25]~q ),
	.datac(!\banco_registradores|regs[24][25]~q ),
	.datad(!\banco_registradores|regs[28][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~68 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~68 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[25]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N50
dffeas \banco_registradores|regs[26][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N14
dffeas \banco_registradores|regs[30][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N24
cyclonev_lcell_comb \banco_registradores|regs[22][25]~feeder (
// Equation(s):
// \banco_registradores|regs[22][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N26
dffeas \banco_registradores|regs[22][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N11
dffeas \banco_registradores|regs[18][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N45
cyclonev_lcell_comb \banco_registradores|rd1[25]~70 (
// Equation(s):
// \banco_registradores|rd1[25]~70_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][25]~q ),
	.datab(!\banco_registradores|regs[30][25]~q ),
	.datac(!\banco_registradores|regs[22][25]~q ),
	.datad(!\banco_registradores|regs[18][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~70 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~70 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd1[25]~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N50
dffeas \banco_registradores|regs[29][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N32
dffeas \banco_registradores|regs[21][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N53
dffeas \banco_registradores|regs[17][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N33
cyclonev_lcell_comb \banco_registradores|rd1[25]~69 (
// Equation(s):
// \banco_registradores|rd1[25]~69_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][25]~q ),
	.datab(!\banco_registradores|regs[21][25]~q ),
	.datac(!\banco_registradores|regs[25][25]~q ),
	.datad(!\banco_registradores|regs[17][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~69 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~69 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd1[25]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N15
cyclonev_lcell_comb \banco_registradores|regs[19][25]~feeder (
// Equation(s):
// \banco_registradores|regs[19][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N17
dffeas \banco_registradores|regs[19][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \banco_registradores|regs[31][25]~feeder (
// Equation(s):
// \banco_registradores|regs[31][25]~feeder_combout  = ( \inst18|o[25]~16_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[25]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[31][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[31][25]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[31][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[31][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \banco_registradores|regs[31][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[31][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N53
dffeas \banco_registradores|regs[23][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N38
dffeas \banco_registradores|regs[27][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N39
cyclonev_lcell_comb \banco_registradores|rd1[25]~71 (
// Equation(s):
// \banco_registradores|rd1[25]~71_combout  = ( \banco_registradores|regs[27][25]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[31][25]~q ) ) ) ) # ( !\banco_registradores|regs[27][25]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[31][25]~q ) ) ) ) # ( \banco_registradores|regs[27][25]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[19][25]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[23][25]~q ))) ) ) ) # ( !\banco_registradores|regs[27][25]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[19][25]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[23][25]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[19][25]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|regs[31][25]~q ),
	.datad(!\banco_registradores|regs[23][25]~q ),
	.datae(!\banco_registradores|regs[27][25]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~71 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~71 .lut_mask = 64'h447744770303CFCF;
defparam \banco_registradores|rd1[25]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \banco_registradores|rd1[25]~72 (
// Equation(s):
// \banco_registradores|rd1[25]~72_combout  = ( \banco_registradores|rd1[25]~69_combout  & ( \banco_registradores|rd1[25]~71_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[25]~68_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[25]~70_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[25]~69_combout  & ( 
// \banco_registradores|rd1[25]~71_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[25]~68_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[25]~70_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( \banco_registradores|rd1[25]~69_combout  & ( 
// !\banco_registradores|rd1[25]~71_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[25]~68_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[25]~70_combout )))) ) ) ) # ( !\banco_registradores|rd1[25]~69_combout  & ( 
// !\banco_registradores|rd1[25]~71_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[25]~68_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[25]~70_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[25]~68_combout ),
	.datad(!\banco_registradores|rd1[25]~70_combout ),
	.datae(!\banco_registradores|rd1[25]~69_combout ),
	.dataf(!\banco_registradores|rd1[25]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~72 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~72 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \banco_registradores|rd1[25]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N9
cyclonev_lcell_comb \banco_registradores|rd1[25]~77 (
// Equation(s):
// \banco_registradores|rd1[25]~77_combout  = ( \banco_registradores|rd1[25]~76_combout  & ( \banco_registradores|rd1[25]~72_combout  ) ) # ( !\banco_registradores|rd1[25]~76_combout  & ( \banco_registradores|rd1[25]~72_combout  & ( 
// ((\banco_registradores|rd1[25]~67_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[25]~76_combout  & ( !\banco_registradores|rd1[25]~72_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # ((\banco_registradores|rd1[25]~67_combout  & \banco_registradores|rd1[31]~1_combout )) ) ) ) # ( !\banco_registradores|rd1[25]~76_combout  & ( !\banco_registradores|rd1[25]~72_combout  & 
// ( (\banco_registradores|rd1[25]~67_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[25]~67_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\banco_registradores|rd1[25]~76_combout ),
	.dataf(!\banco_registradores|rd1[25]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[25]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[25]~77 .extended_lut = "off";
defparam \banco_registradores|rd1[25]~77 .lut_mask = 64'h0505FF0505FFFFFF;
defparam \banco_registradores|rd1[25]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N12
cyclonev_lcell_comb \control_unit|WideOr1~2 (
// Equation(s):
// \control_unit|WideOr1~2_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|WideOr1~2 .extended_lut = "off";
defparam \control_unit|WideOr1~2 .lut_mask = 64'h000000000000FFFF;
defparam \control_unit|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N57
cyclonev_lcell_comb \gerador_imediatos|Selector9~0 (
// Equation(s):
// \gerador_imediatos|Selector9~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) # (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector9~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector9~0 .lut_mask = 64'h0F0C0F0F0F0F0F0F;
defparam \gerador_imediatos|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N45
cyclonev_lcell_comb \gerador_imediatos|Selector6~0 (
// Equation(s):
// \gerador_imediatos|Selector6~0_combout  = ( \gerador_imediatos|Selector9~0_combout  & ( \gerador_imediatos|Selector24~1_combout  & ( !\control_unit|WideOr1~2_combout  ) ) ) # ( !\gerador_imediatos|Selector9~0_combout  & ( 
// \gerador_imediatos|Selector24~1_combout  & ( (!\control_unit|WideOr1~2_combout  & (((\gerador_imediatos|Selector24~0_combout )))) # (\control_unit|WideOr1~2_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// ((\control_unit|jal~0_combout )))) ) ) ) # ( !\gerador_imediatos|Selector9~0_combout  & ( !\gerador_imediatos|Selector24~1_combout  & ( (!\control_unit|WideOr1~2_combout  & (((\gerador_imediatos|Selector24~0_combout )))) # (\control_unit|WideOr1~2_combout 
//  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ((\control_unit|jal~0_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\gerador_imediatos|Selector24~0_combout ),
	.datac(!\control_unit|WideOr1~2_combout ),
	.datad(!\control_unit|jal~0_combout ),
	.datae(!\gerador_imediatos|Selector9~0_combout ),
	.dataf(!\gerador_imediatos|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector6~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector6~0 .lut_mask = 64'h303500003035F0F0;
defparam \gerador_imediatos|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N47
dffeas \banco_registradores|regs[9][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N44
dffeas \banco_registradores|regs[11][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N27
cyclonev_lcell_comb \banco_registradores|regs[10][24]~feeder (
// Equation(s):
// \banco_registradores|regs[10][24]~feeder_combout  = ( \inst18|o[24]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[24]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][24]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N29
dffeas \banco_registradores|regs[10][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N41
dffeas \banco_registradores|regs[8][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N45
cyclonev_lcell_comb \banco_registradores|rd1[24]~78 (
// Equation(s):
// \banco_registradores|rd1[24]~78_combout  = ( \banco_registradores|regs[10][24]~q  & ( \banco_registradores|regs[8][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[9][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[11][24]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[10][24]~q  & ( \banco_registradores|regs[8][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[9][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|regs[11][24]~q ))))) ) ) ) # ( \banco_registradores|regs[10][24]~q  & ( !\banco_registradores|regs[8][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[9][24]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[11][24]~q ))))) ) ) ) # ( !\banco_registradores|regs[10][24]~q  & ( !\banco_registradores|regs[8][24]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[9][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|regs[11][24]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[9][24]~q ),
	.datab(!\banco_registradores|regs[11][24]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|regs[10][24]~q ),
	.dataf(!\banco_registradores|regs[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~78 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~78 .lut_mask = 64'h050305F3F503F5F3;
defparam \banco_registradores|rd1[24]~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N20
dffeas \banco_registradores|regs[26][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N50
dffeas \banco_registradores|regs[18][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N20
dffeas \banco_registradores|regs[30][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N56
dffeas \banco_registradores|regs[22][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd1[24]~81 (
// Equation(s):
// \banco_registradores|rd1[24]~81_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][24]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][24]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][24]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][24]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][24]~q ),
	.datab(!\banco_registradores|regs[18][24]~q ),
	.datac(!\banco_registradores|regs[30][24]~q ),
	.datad(!\banco_registradores|regs[22][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~81 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~81 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[24]~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N26
dffeas \banco_registradores|regs[28][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N14
dffeas \banco_registradores|regs[24][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \banco_registradores|regs[20][24]~feeder (
// Equation(s):
// \banco_registradores|regs[20][24]~feeder_combout  = ( \inst18|o[24]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[24]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][24]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N38
dffeas \banco_registradores|regs[20][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N52
dffeas \banco_registradores|regs[16][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N15
cyclonev_lcell_comb \banco_registradores|rd1[24]~79 (
// Equation(s):
// \banco_registradores|rd1[24]~79_combout  = ( \banco_registradores|regs[16][24]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[24][24]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[28][24]~q )) ) ) ) # ( !\banco_registradores|regs[16][24]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[24][24]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[28][24]~q )) ) ) ) # ( \banco_registradores|regs[16][24]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[20][24]~q ) ) ) ) # ( !\banco_registradores|regs[16][24]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[20][24]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[28][24]~q ),
	.datab(!\banco_registradores|regs[24][24]~q ),
	.datac(!\banco_registradores|regs[20][24]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|regs[16][24]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~79 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~79 .lut_mask = 64'h000FFF0F33553355;
defparam \banco_registradores|rd1[24]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N30
cyclonev_lcell_comb \banco_registradores|regs[19][24]~feeder (
// Equation(s):
// \banco_registradores|regs[19][24]~feeder_combout  = ( \inst18|o[24]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[24]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][24]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N32
dffeas \banco_registradores|regs[19][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N0
cyclonev_lcell_comb \banco_registradores|regs[23][24]~feeder (
// Equation(s):
// \banco_registradores|regs[23][24]~feeder_combout  = ( \inst18|o[24]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[24]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][24]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N2
dffeas \banco_registradores|regs[23][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N14
dffeas \banco_registradores|regs[31][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N2
dffeas \banco_registradores|regs[27][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N3
cyclonev_lcell_comb \banco_registradores|rd1[24]~82 (
// Equation(s):
// \banco_registradores|rd1[24]~82_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][24]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][24]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][24]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][24]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][24]~q ),
	.datab(!\banco_registradores|regs[23][24]~q ),
	.datac(!\banco_registradores|regs[31][24]~q ),
	.datad(!\banco_registradores|regs[27][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~82 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~82 .lut_mask = 64'h5555333300FF0F0F;
defparam \banco_registradores|rd1[24]~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y5_N50
dffeas \banco_registradores|regs[17][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N8
dffeas \banco_registradores|regs[25][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N20
dffeas \banco_registradores|regs[29][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N41
dffeas \banco_registradores|regs[21][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N36
cyclonev_lcell_comb \banco_registradores|rd1[24]~80 (
// Equation(s):
// \banco_registradores|rd1[24]~80_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][24]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][24]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][24]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][24]~q  ) ) )

	.dataa(!\banco_registradores|regs[17][24]~q ),
	.datab(!\banco_registradores|regs[25][24]~q ),
	.datac(!\banco_registradores|regs[29][24]~q ),
	.datad(!\banco_registradores|regs[21][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~80 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~80 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd1[24]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N54
cyclonev_lcell_comb \banco_registradores|rd1[24]~83 (
// Equation(s):
// \banco_registradores|rd1[24]~83_combout  = ( \banco_registradores|rd1[24]~82_combout  & ( \banco_registradores|rd1[24]~80_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[24]~79_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[24]~81_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[24]~82_combout  & ( 
// \banco_registradores|rd1[24]~80_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[24]~79_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[24]~81_combout ))) ) ) ) # ( \banco_registradores|rd1[24]~82_combout  & ( 
// !\banco_registradores|rd1[24]~80_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[24]~79_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[24]~81_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( !\banco_registradores|rd1[24]~82_combout  & ( 
// !\banco_registradores|rd1[24]~80_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[24]~79_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[24]~81_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[24]~81_combout ),
	.datad(!\banco_registradores|rd1[24]~79_combout ),
	.datae(!\banco_registradores|rd1[24]~82_combout ),
	.dataf(!\banco_registradores|rd1[24]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~83 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~83 .lut_mask = 64'h048C159D26AE37BF;
defparam \banco_registradores|rd1[24]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N47
dffeas \banco_registradores|regs[1][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N53
dffeas \banco_registradores|regs[3][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N12
cyclonev_lcell_comb \banco_registradores|rd1[24]~86 (
// Equation(s):
// \banco_registradores|rd1[24]~86_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][24]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// (\banco_registradores|regs[1][24]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][24]~q  & ( (\banco_registradores|regs[2][24]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [16]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\banco_registradores|regs[3][24]~q  & ( (\banco_registradores|regs[1][24]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\banco_registradores|regs[3][24]~q  & ( (\banco_registradores|regs[2][24]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[2][24]~q ),
	.datac(!\banco_registradores|regs[1][24]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\banco_registradores|regs[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~86 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~86 .lut_mask = 64'h00330F0000330FFF;
defparam \banco_registradores|rd1[24]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N56
dffeas \banco_registradores|regs[14][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N44
dffeas \banco_registradores|regs[13][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N48
cyclonev_lcell_comb \banco_registradores|regs[12][24]~feeder (
// Equation(s):
// \banco_registradores|regs[12][24]~feeder_combout  = ( \inst18|o[24]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[24]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][24]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y7_N50
dffeas \banco_registradores|regs[12][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N50
dffeas \banco_registradores|regs[15][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N57
cyclonev_lcell_comb \banco_registradores|rd1[24]~84 (
// Equation(s):
// \banco_registradores|rd1[24]~84_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][24]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[14][24]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[12][24]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[13][24]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[15][24]~q  & ( (\banco_registradores|regs[14][24]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[15][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[12][24]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[13][24]~q )) ) ) )

	.dataa(!\banco_registradores|regs[14][24]~q ),
	.datab(!\banco_registradores|regs[13][24]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\banco_registradores|regs[12][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~84 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~84 .lut_mask = 64'h03F3505003F35F5F;
defparam \banco_registradores|rd1[24]~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N50
dffeas \banco_registradores|regs[5][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N39
cyclonev_lcell_comb \banco_registradores|regs[4][24]~feeder (
// Equation(s):
// \banco_registradores|regs[4][24]~feeder_combout  = ( \inst18|o[24]~18_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[24]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][24]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N40
dffeas \banco_registradores|regs[4][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N14
dffeas \banco_registradores|regs[7][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N56
dffeas \banco_registradores|regs[6][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N57
cyclonev_lcell_comb \banco_registradores|rd1[24]~85 (
// Equation(s):
// \banco_registradores|rd1[24]~85_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][24]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][24]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][24]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][24]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][24]~q ),
	.datab(!\banco_registradores|regs[4][24]~q ),
	.datac(!\banco_registradores|regs[7][24]~q ),
	.datad(!\banco_registradores|regs[6][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~85 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~85 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[24]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N33
cyclonev_lcell_comb \banco_registradores|rd1[24]~87 (
// Equation(s):
// \banco_registradores|rd1[24]~87_combout  = ( \banco_registradores|rd1[24]~84_combout  & ( \banco_registradores|rd1[24]~85_combout  & ( ((\banco_registradores|rd1[24]~86_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[24]~84_combout  & ( \banco_registradores|rd1[24]~85_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[24]~86_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \banco_registradores|rd1[24]~84_combout  & ( !\banco_registradores|rd1[24]~85_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[24]~86_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( !\banco_registradores|rd1[24]~84_combout  & ( !\banco_registradores|rd1[24]~85_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|rd1[24]~86_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|rd1[24]~86_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[24]~84_combout ),
	.dataf(!\banco_registradores|rd1[24]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~87 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~87 .lut_mask = 64'h0C000C333F003F33;
defparam \banco_registradores|rd1[24]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N12
cyclonev_lcell_comb \banco_registradores|rd1[24]~88 (
// Equation(s):
// \banco_registradores|rd1[24]~88_combout  = ( \banco_registradores|rd1[24]~83_combout  & ( \banco_registradores|rd1[24]~87_combout  ) ) # ( !\banco_registradores|rd1[24]~83_combout  & ( \banco_registradores|rd1[24]~87_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # ((\banco_registradores|rd1[24]~78_combout  & \banco_registradores|rd1[31]~1_combout )) ) ) ) # ( \banco_registradores|rd1[24]~83_combout  & ( !\banco_registradores|rd1[24]~87_combout  & 
// ( ((\banco_registradores|rd1[24]~78_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[24]~83_combout  & ( !\banco_registradores|rd1[24]~87_combout  
// & ( (\banco_registradores|rd1[24]~78_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[24]~78_combout ),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\banco_registradores|rd1[31]~1_combout ),
	.datae(!\banco_registradores|rd1[24]~83_combout ),
	.dataf(!\banco_registradores|rd1[24]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[24]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[24]~88 .extended_lut = "off";
defparam \banco_registradores|rd1[24]~88 .lut_mask = 64'h00550F5FF0F5FFFF;
defparam \banco_registradores|rd1[24]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd2[24]~372 (
// Equation(s):
// \banco_registradores|rd2[24]~372_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( ((\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[8][24]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[9][24]~q ))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// ((\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[11][24]~q )))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|regs[9][24]~q ),
	.datac(!\banco_registradores|regs[10][24]~q ),
	.datad(!\banco_registradores|regs[11][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|rd2[31]~1_combout ),
	.datag(!\banco_registradores|regs[8][24]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~372 .extended_lut = "on";
defparam \banco_registradores|rd2[24]~372 .lut_mask = 64'h000000001B1B0A5F;
defparam \banco_registradores|rd2[24]~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N21
cyclonev_lcell_comb \banco_registradores|rd2[24]~78 (
// Equation(s):
// \banco_registradores|rd2[24]~78_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][24]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][24]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][24]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][24]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][24]~q ),
	.datab(!\banco_registradores|regs[25][24]~q ),
	.datac(!\banco_registradores|regs[17][24]~q ),
	.datad(!\banco_registradores|regs[29][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~78 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~78 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[24]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N27
cyclonev_lcell_comb \banco_registradores|rd2[24]~77 (
// Equation(s):
// \banco_registradores|rd2[24]~77_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][24]~q  & ( (\banco_registradores|regs[24][24]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[16][24]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[20][24]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[28][24]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|regs[24][24]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[28][24]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[16][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[20][24]~q ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[16][24]~q ),
	.datac(!\banco_registradores|regs[24][24]~q ),
	.datad(!\banco_registradores|regs[20][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[28][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~77 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~77 .lut_mask = 64'h22770A0A22775F5F;
defparam \banco_registradores|rd2[24]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N6
cyclonev_lcell_comb \banco_registradores|rd2[24]~80 (
// Equation(s):
// \banco_registradores|rd2[24]~80_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][24]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][24]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][24]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][24]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][24]~q ),
	.datab(!\banco_registradores|regs[19][24]~q ),
	.datac(!\banco_registradores|regs[27][24]~q ),
	.datad(!\banco_registradores|regs[31][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~80 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~80 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[24]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd2[24]~79 (
// Equation(s):
// \banco_registradores|rd2[24]~79_combout  = ( \banco_registradores|regs[22][24]~q  & ( \banco_registradores|regs[30][24]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[18][24]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][24]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|regs[22][24]~q  & ( 
// \banco_registradores|regs[30][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|regs[18][24]~q )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\banco_registradores|regs[26][24]~q ))) ) ) ) # ( \banco_registradores|regs[22][24]~q  & ( 
// !\banco_registradores|regs[30][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|regs[18][24]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][24]~q  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( !\banco_registradores|regs[22][24]~q  & ( 
// !\banco_registradores|regs[30][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[18][24]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][24]~q )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\banco_registradores|regs[26][24]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|regs[18][24]~q ),
	.datae(!\banco_registradores|regs[22][24]~q ),
	.dataf(!\banco_registradores|regs[30][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~79 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~79 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \banco_registradores|rd2[24]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N3
cyclonev_lcell_comb \banco_registradores|rd2[24]~81 (
// Equation(s):
// \banco_registradores|rd2[24]~81_combout  = ( \banco_registradores|rd2[24]~80_combout  & ( \banco_registradores|rd2[24]~79_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[24]~77_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[24]~78_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|rd2[24]~80_combout  & ( 
// \banco_registradores|rd2[24]~79_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[24]~77_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[24]~78_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) 
// ) ) # ( \banco_registradores|rd2[24]~80_combout  & ( !\banco_registradores|rd2[24]~79_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[24]~77_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[24]~78_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) ) ) # ( !\banco_registradores|rd2[24]~80_combout  & ( !\banco_registradores|rd2[24]~79_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[24]~77_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[24]~78_combout )))) ) ) )

	.dataa(!\banco_registradores|rd2[24]~78_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|rd2[24]~77_combout ),
	.datae(!\banco_registradores|rd2[24]~80_combout ),
	.dataf(!\banco_registradores|rd2[24]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~81 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~81 .lut_mask = 64'h04C407C734F437F7;
defparam \banco_registradores|rd2[24]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N54
cyclonev_lcell_comb \inst17|o[24]~7 (
// Equation(s):
// \inst17|o[24]~7_combout  = ( \banco_registradores|rd2[24]~81_combout  & ( \banco_registradores|rd2[24]~85_combout  & ( (\control_unit|WideOr2~1_combout  & !\gerador_imediatos|Selector6~0_combout ) ) ) ) # ( !\banco_registradores|rd2[24]~81_combout  & ( 
// \banco_registradores|rd2[24]~85_combout  & ( (!\control_unit|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ((!\banco_registradores|rd2[24]~372_combout )))) # (\control_unit|WideOr2~1_combout  & 
// (((!\gerador_imediatos|Selector6~0_combout )))) ) ) ) # ( \banco_registradores|rd2[24]~81_combout  & ( !\banco_registradores|rd2[24]~85_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// ((!\banco_registradores|rd2[24]~372_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector6~0_combout )))) ) ) ) # ( !\banco_registradores|rd2[24]~81_combout  & ( !\banco_registradores|rd2[24]~85_combout  & ( 
// (!\control_unit|WideOr2~1_combout  & ((!\banco_registradores|rd2[24]~372_combout ))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector6~0_combout )) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\gerador_imediatos|Selector6~0_combout ),
	.datad(!\banco_registradores|rd2[24]~372_combout ),
	.datae(!\banco_registradores|rd2[24]~81_combout ),
	.dataf(!\banco_registradores|rd2[24]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[24]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[24]~7 .extended_lut = "off";
defparam \inst17|o[24]~7 .lut_mask = 64'hFA50D85072505050;
defparam \inst17|o[24]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N0
cyclonev_lcell_comb \gerador_imediatos|Selector7~0 (
// Equation(s):
// \gerador_imediatos|Selector7~0_combout  = ( \gerador_imediatos|Selector9~0_combout  & ( \control_unit|jal~0_combout  & ( (!\control_unit|WideOr1~2_combout  & \gerador_imediatos|Selector24~1_combout ) ) ) ) # ( !\gerador_imediatos|Selector9~0_combout  & ( 
// \control_unit|jal~0_combout  & ( (!\control_unit|WideOr1~2_combout  & ((\gerador_imediatos|Selector24~0_combout ))) # (\control_unit|WideOr1~2_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( 
// \gerador_imediatos|Selector9~0_combout  & ( !\control_unit|jal~0_combout  & ( (!\control_unit|WideOr1~2_combout  & \gerador_imediatos|Selector24~1_combout ) ) ) ) # ( !\gerador_imediatos|Selector9~0_combout  & ( !\control_unit|jal~0_combout  & ( 
// (!\control_unit|WideOr1~2_combout  & \gerador_imediatos|Selector24~0_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\control_unit|WideOr1~2_combout ),
	.datac(!\gerador_imediatos|Selector24~1_combout ),
	.datad(!\gerador_imediatos|Selector24~0_combout ),
	.datae(!\gerador_imediatos|Selector9~0_combout ),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector7~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector7~0 .lut_mask = 64'h00CC0C0C11DD0C0C;
defparam \gerador_imediatos|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \banco_registradores|regs[9][23]~feeder (
// Equation(s):
// \banco_registradores|regs[9][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N50
dffeas \banco_registradores|regs[9][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N54
cyclonev_lcell_comb \banco_registradores|regs[11][23]~feeder (
// Equation(s):
// \banco_registradores|regs[11][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[11][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[11][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[11][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[11][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N56
dffeas \banco_registradores|regs[11][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[11][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N32
dffeas \banco_registradores|regs[10][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \banco_registradores|rd2[23]~87 (
// Equation(s):
// \banco_registradores|rd2[23]~87_combout  = ( \banco_registradores|regs[10][23]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[9][23]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[11][23]~q ))) ) ) ) # ( !\banco_registradores|regs[10][23]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[9][23]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[11][23]~q ))) ) ) ) # ( \banco_registradores|regs[10][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\banco_registradores|regs[8][23]~q ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|regs[10][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// \banco_registradores|regs[8][23]~q ) ) ) )

	.dataa(!\banco_registradores|regs[9][23]~q ),
	.datab(!\banco_registradores|regs[11][23]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[8][23]~q ),
	.datae(!\banco_registradores|regs[10][23]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~87 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~87 .lut_mask = 64'h00F00FFF53535353;
defparam \banco_registradores|rd2[23]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \banco_registradores|regs[14][23]~feeder (
// Equation(s):
// \banco_registradores|regs[14][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[14][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[14][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[14][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[14][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N26
dffeas \banco_registradores|regs[14][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[14][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N59
dffeas \banco_registradores|regs[13][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N27
cyclonev_lcell_comb \banco_registradores|regs[12][23]~feeder (
// Equation(s):
// \banco_registradores|regs[12][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N28
dffeas \banco_registradores|regs[12][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N44
dffeas \banco_registradores|regs[15][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N21
cyclonev_lcell_comb \banco_registradores|rd2[23]~93 (
// Equation(s):
// \banco_registradores|rd2[23]~93_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][23]~q ),
	.datab(!\banco_registradores|regs[13][23]~q ),
	.datac(!\banco_registradores|regs[12][23]~q ),
	.datad(!\banco_registradores|regs[15][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~93 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~93 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[23]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N26
dffeas \banco_registradores|regs[2][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N17
dffeas \banco_registradores|regs[3][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y2_N5
dffeas \banco_registradores|regs[1][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N45
cyclonev_lcell_comb \banco_registradores|rd2[23]~95 (
// Equation(s):
// \banco_registradores|rd2[23]~95_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[2][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[1][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][23]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][23]~q ),
	.datad(!\banco_registradores|regs[1][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~95 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~95 .lut_mask = 64'h000000FF55550F0F;
defparam \banco_registradores|rd2[23]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N50
dffeas \banco_registradores|regs[5][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N56
dffeas \banco_registradores|regs[6][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \banco_registradores|regs[7][23]~feeder (
// Equation(s):
// \banco_registradores|regs[7][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[7][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[7][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[7][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[7][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N38
dffeas \banco_registradores|regs[7][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[7][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N9
cyclonev_lcell_comb \banco_registradores|regs[4][23]~feeder (
// Equation(s):
// \banco_registradores|regs[4][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N10
dffeas \banco_registradores|regs[4][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N9
cyclonev_lcell_comb \banco_registradores|rd2[23]~94 (
// Equation(s):
// \banco_registradores|rd2[23]~94_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][23]~q ),
	.datab(!\banco_registradores|regs[6][23]~q ),
	.datac(!\banco_registradores|regs[7][23]~q ),
	.datad(!\banco_registradores|regs[4][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~94 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~94 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd2[23]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \banco_registradores|rd2[23]~96 (
// Equation(s):
// \banco_registradores|rd2[23]~96_combout  = ( \banco_registradores|rd2[23]~95_combout  & ( \banco_registradores|rd2[23]~94_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[23]~93_combout )) ) ) ) # ( !\banco_registradores|rd2[23]~95_combout  & ( \banco_registradores|rd2[23]~94_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[23]~93_combout ))) ) ) ) # ( \banco_registradores|rd2[23]~95_combout  & ( 
// !\banco_registradores|rd2[23]~94_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[23]~93_combout )) ) ) ) # ( !\banco_registradores|rd2[23]~95_combout  & ( !\banco_registradores|rd2[23]~94_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[23]~93_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|rd2[23]~93_combout ),
	.datae(!\banco_registradores|rd2[23]~95_combout ),
	.dataf(!\banco_registradores|rd2[23]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~96 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~96 .lut_mask = 64'h0003C0C30C0FCCCF;
defparam \banco_registradores|rd2[23]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N8
dffeas \banco_registradores|regs[22][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N56
dffeas \banco_registradores|regs[26][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N28
dffeas \banco_registradores|regs[18][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N26
dffeas \banco_registradores|regs[30][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N51
cyclonev_lcell_comb \banco_registradores|rd2[23]~90 (
// Equation(s):
// \banco_registradores|rd2[23]~90_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][23]~q ),
	.datab(!\banco_registradores|regs[26][23]~q ),
	.datac(!\banco_registradores|regs[18][23]~q ),
	.datad(!\banco_registradores|regs[30][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~90 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~90 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[23]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N12
cyclonev_lcell_comb \banco_registradores|regs[25][23]~feeder (
// Equation(s):
// \banco_registradores|regs[25][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N14
dffeas \banco_registradores|regs[25][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y4_N35
dffeas \banco_registradores|regs[21][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N57
cyclonev_lcell_comb \banco_registradores|regs[17][23]~feeder (
// Equation(s):
// \banco_registradores|regs[17][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N58
dffeas \banco_registradores|regs[17][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N44
dffeas \banco_registradores|regs[29][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \banco_registradores|rd2[23]~89 (
// Equation(s):
// \banco_registradores|rd2[23]~89_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][23]~q  & ( (\banco_registradores|regs[25][23]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][23]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[17][23]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[21][23]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[29][23]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|regs[25][23]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[29][23]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[17][23]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[21][23]~q )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[25][23]~q ),
	.datac(!\banco_registradores|regs[21][23]~q ),
	.datad(!\banco_registradores|regs[17][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[29][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~89 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~89 .lut_mask = 64'h05AF222205AF7777;
defparam \banco_registradores|rd2[23]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N29
dffeas \banco_registradores|regs[19][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N2
dffeas \banco_registradores|regs[27][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N42
cyclonev_lcell_comb \banco_registradores|regs[23][23]~feeder (
// Equation(s):
// \banco_registradores|regs[23][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N44
dffeas \banco_registradores|regs[23][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N32
dffeas \banco_registradores|regs[31][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N24
cyclonev_lcell_comb \banco_registradores|rd2[23]~91 (
// Equation(s):
// \banco_registradores|rd2[23]~91_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[31][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[23][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[27][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[19][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][23]~q ),
	.datab(!\banco_registradores|regs[27][23]~q ),
	.datac(!\banco_registradores|regs[23][23]~q ),
	.datad(!\banco_registradores|regs[31][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~91 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~91 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd2[23]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N14
dffeas \banco_registradores|regs[28][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N39
cyclonev_lcell_comb \banco_registradores|regs[16][23]~feeder (
// Equation(s):
// \banco_registradores|regs[16][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N40
dffeas \banco_registradores|regs[16][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N56
dffeas \banco_registradores|regs[24][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N0
cyclonev_lcell_comb \banco_registradores|regs[20][23]~feeder (
// Equation(s):
// \banco_registradores|regs[20][23]~feeder_combout  = ( \inst18|o[23]~20_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[23]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][23]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N2
dffeas \banco_registradores|regs[20][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N15
cyclonev_lcell_comb \banco_registradores|rd2[23]~88 (
// Equation(s):
// \banco_registradores|rd2[23]~88_combout  = ( \banco_registradores|regs[20][23]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[24][23]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[28][23]~q )) ) ) ) # ( !\banco_registradores|regs[20][23]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[24][23]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[28][23]~q )) ) ) ) # ( \banco_registradores|regs[20][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[16][23]~q ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|regs[20][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|regs[16][23]~q ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[28][23]~q ),
	.datac(!\banco_registradores|regs[16][23]~q ),
	.datad(!\banco_registradores|regs[24][23]~q ),
	.datae(!\banco_registradores|regs[20][23]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~88 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~88 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \banco_registradores|rd2[23]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \banco_registradores|rd2[23]~92 (
// Equation(s):
// \banco_registradores|rd2[23]~92_combout  = ( \banco_registradores|rd2[23]~91_combout  & ( \banco_registradores|rd2[23]~88_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # ((\banco_registradores|rd2[23]~89_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[23]~90_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( !\banco_registradores|rd2[23]~91_combout  & ( \banco_registradores|rd2[23]~88_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # ((\banco_registradores|rd2[23]~89_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[23]~90_combout ))) ) ) ) # ( \banco_registradores|rd2[23]~91_combout  & ( !\banco_registradores|rd2[23]~88_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[23]~89_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[23]~90_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( !\banco_registradores|rd2[23]~91_combout  & ( !\banco_registradores|rd2[23]~88_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[23]~89_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[23]~90_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[23]~90_combout ),
	.datad(!\banco_registradores|rd2[23]~89_combout ),
	.datae(!\banco_registradores|rd2[23]~91_combout ),
	.dataf(!\banco_registradores|rd2[23]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~92 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~92 .lut_mask = 64'h042615378CAE9DBF;
defparam \banco_registradores|rd2[23]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \banco_registradores|rd2[23]~97 (
// Equation(s):
// \banco_registradores|rd2[23]~97_combout  = ( \banco_registradores|rd2[23]~96_combout  & ( \banco_registradores|rd2[23]~92_combout  ) ) # ( !\banco_registradores|rd2[23]~96_combout  & ( \banco_registradores|rd2[23]~92_combout  & ( 
// ((\banco_registradores|rd2[23]~87_combout  & \banco_registradores|rd2[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \banco_registradores|rd2[23]~96_combout  & ( !\banco_registradores|rd2[23]~92_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((\banco_registradores|rd2[23]~87_combout  & \banco_registradores|rd2[31]~1_combout )) ) ) ) # ( !\banco_registradores|rd2[23]~96_combout  & ( !\banco_registradores|rd2[23]~92_combout  & 
// ( (\banco_registradores|rd2[23]~87_combout  & \banco_registradores|rd2[31]~1_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[23]~87_combout ),
	.datad(!\banco_registradores|rd2[31]~1_combout ),
	.datae(!\banco_registradores|rd2[23]~96_combout ),
	.dataf(!\banco_registradores|rd2[23]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[23]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[23]~97 .extended_lut = "off";
defparam \banco_registradores|rd2[23]~97 .lut_mask = 64'h000FAAAF555FFFFF;
defparam \banco_registradores|rd2[23]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N45
cyclonev_lcell_comb \inst17|o[23]~8 (
// Equation(s):
// \inst17|o[23]~8_combout  = ( \banco_registradores|rd2[23]~97_combout  & ( (!\control_unit|WideOr2~1_combout ) # (\gerador_imediatos|Selector7~0_combout ) ) ) # ( !\banco_registradores|rd2[23]~97_combout  & ( (\control_unit|WideOr2~1_combout  & 
// \gerador_imediatos|Selector7~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(!\gerador_imediatos|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[23]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[23]~8 .extended_lut = "off";
defparam \inst17|o[23]~8 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst17|o[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N9
cyclonev_lcell_comb \gerador_imediatos|Selector8~0 (
// Equation(s):
// \gerador_imediatos|Selector8~0_combout  = ( \gerador_imediatos|Selector9~0_combout  & ( \control_unit|jal~0_combout  & ( (!\control_unit|WideOr1~2_combout  & \gerador_imediatos|Selector24~1_combout ) ) ) ) # ( !\gerador_imediatos|Selector9~0_combout  & ( 
// \control_unit|jal~0_combout  & ( (!\control_unit|WideOr1~2_combout  & ((\gerador_imediatos|Selector24~0_combout ))) # (\control_unit|WideOr1~2_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( 
// \gerador_imediatos|Selector9~0_combout  & ( !\control_unit|jal~0_combout  & ( (!\control_unit|WideOr1~2_combout  & \gerador_imediatos|Selector24~1_combout ) ) ) ) # ( !\gerador_imediatos|Selector9~0_combout  & ( !\control_unit|jal~0_combout  & ( 
// (\gerador_imediatos|Selector24~0_combout  & !\control_unit|WideOr1~2_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\gerador_imediatos|Selector24~0_combout ),
	.datac(!\control_unit|WideOr1~2_combout ),
	.datad(!\gerador_imediatos|Selector24~1_combout ),
	.datae(!\gerador_imediatos|Selector9~0_combout ),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector8~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector8~0 .lut_mask = 64'h303000F0353500F0;
defparam \gerador_imediatos|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N9
cyclonev_lcell_comb \inst17|o[22]~9 (
// Equation(s):
// \inst17|o[22]~9_combout  = ( \banco_registradores|rd2[22]~108_combout  & ( (!\control_unit|WideOr2~1_combout ) # (\gerador_imediatos|Selector8~0_combout ) ) ) # ( !\banco_registradores|rd2[22]~108_combout  & ( (\control_unit|WideOr2~1_combout  & 
// \gerador_imediatos|Selector8~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(!\gerador_imediatos|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[22]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[22]~9 .extended_lut = "off";
defparam \inst17|o[22]~9 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \inst17|o[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N26
dffeas \banco_registradores|regs[10][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \banco_registradores|regs[8][22]~feeder (
// Equation(s):
// \banco_registradores|regs[8][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N26
dffeas \banco_registradores|regs[8][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N38
dffeas \banco_registradores|regs[9][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N27
cyclonev_lcell_comb \banco_registradores|rd1[22]~100 (
// Equation(s):
// \banco_registradores|rd1[22]~100_combout  = ( \banco_registradores|regs[11][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[10][22]~q ) ) ) ) # ( !\banco_registradores|regs[11][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[10][22]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \banco_registradores|regs[11][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[8][22]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][22]~q ))) ) ) ) # ( !\banco_registradores|regs[11][22]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[8][22]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[9][22]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[10][22]~q ),
	.datab(!\banco_registradores|regs[8][22]~q ),
	.datac(!\banco_registradores|regs[9][22]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[11][22]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~100 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~100 .lut_mask = 64'h330F330F550055FF;
defparam \banco_registradores|rd1[22]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \banco_registradores|regs[4][22]~feeder (
// Equation(s):
// \banco_registradores|regs[4][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N13
dffeas \banco_registradores|regs[4][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \banco_registradores|regs[5][22]~feeder (
// Equation(s):
// \banco_registradores|regs[5][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \banco_registradores|regs[5][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \banco_registradores|regs[6][22]~feeder (
// Equation(s):
// \banco_registradores|regs[6][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[6][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \banco_registradores|regs[6][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \banco_registradores|regs[7][22]~feeder (
// Equation(s):
// \banco_registradores|regs[7][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[7][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N26
dffeas \banco_registradores|regs[7][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N3
cyclonev_lcell_comb \banco_registradores|rd1[22]~107 (
// Equation(s):
// \banco_registradores|rd1[22]~107_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][22]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][22]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][22]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][22]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][22]~q ),
	.datab(!\banco_registradores|regs[5][22]~q ),
	.datac(!\banco_registradores|regs[6][22]~q ),
	.datad(!\banco_registradores|regs[7][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~107 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~107 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd1[22]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N26
dffeas \banco_registradores|regs[2][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y5_N56
dffeas \banco_registradores|regs[1][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N50
dffeas \banco_registradores|regs[3][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N18
cyclonev_lcell_comb \banco_registradores|rd1[22]~108 (
// Equation(s):
// \banco_registradores|rd1[22]~108_combout  = ( \banco_registradores|regs[3][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[2][22]~q ) ) ) ) # ( !\banco_registradores|regs[3][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[2][22]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15]) ) ) ) # ( \banco_registradores|regs[3][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[1][22]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( 
// !\banco_registradores|regs[3][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[1][22]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[2][22]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[1][22]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[3][22]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~108 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~108 .lut_mask = 64'h000F000F550055FF;
defparam \banco_registradores|rd1[22]~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N29
dffeas \banco_registradores|regs[13][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N8
dffeas \banco_registradores|regs[15][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N20
dffeas \banco_registradores|regs[14][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N9
cyclonev_lcell_comb \banco_registradores|regs[12][22]~feeder (
// Equation(s):
// \banco_registradores|regs[12][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N10
dffeas \banco_registradores|regs[12][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N21
cyclonev_lcell_comb \banco_registradores|rd1[22]~106 (
// Equation(s):
// \banco_registradores|rd1[22]~106_combout  = ( \banco_registradores|regs[12][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[14][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[15][22]~q )) ) ) ) # ( !\banco_registradores|regs[12][22]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[14][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[15][22]~q )) ) ) ) # ( \banco_registradores|regs[12][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[13][22]~q ) ) ) ) # ( !\banco_registradores|regs[12][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[13][22]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[13][22]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[15][22]~q ),
	.datad(!\banco_registradores|regs[14][22]~q ),
	.datae(!\banco_registradores|regs[12][22]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~106 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~106 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \banco_registradores|rd1[22]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N54
cyclonev_lcell_comb \banco_registradores|rd1[22]~109 (
// Equation(s):
// \banco_registradores|rd1[22]~109_combout  = ( \banco_registradores|rd1[22]~106_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[22]~108_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|rd1[22]~107_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]))) ) ) # ( 
// !\banco_registradores|rd1[22]~106_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|rd1[22]~108_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[22]~107_combout )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\banco_registradores|rd1[22]~107_combout ),
	.datad(!\banco_registradores|rd1[22]~108_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[22]~106_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~109 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~109 .lut_mask = 64'h048C048C159D159D;
defparam \banco_registradores|rd1[22]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \banco_registradores|regs[23][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N38
dffeas \banco_registradores|regs[27][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N30
cyclonev_lcell_comb \banco_registradores|regs[19][22]~feeder (
// Equation(s):
// \banco_registradores|regs[19][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N32
dffeas \banco_registradores|regs[19][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N36
cyclonev_lcell_comb \banco_registradores|regs[31][22]~feeder (
// Equation(s):
// \banco_registradores|regs[31][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[31][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[31][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[31][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[31][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N38
dffeas \banco_registradores|regs[31][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[31][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \banco_registradores|rd1[22]~104 (
// Equation(s):
// \banco_registradores|rd1[22]~104_combout  = ( \banco_registradores|regs[31][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[27][22]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [17]) ) ) ) # ( !\banco_registradores|regs[31][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|regs[27][22]~q ) ) ) ) # ( 
// \banco_registradores|regs[31][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[19][22]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[23][22]~q )) ) ) ) # ( !\banco_registradores|regs[31][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[19][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[23][22]~q )) ) ) )

	.dataa(!\banco_registradores|regs[23][22]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|regs[27][22]~q ),
	.datad(!\banco_registradores|regs[19][22]~q ),
	.datae(!\banco_registradores|regs[31][22]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~104 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~104 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \banco_registradores|rd1[22]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N14
dffeas \banco_registradores|regs[22][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N5
dffeas \banco_registradores|regs[18][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N59
dffeas \banco_registradores|regs[26][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N38
dffeas \banco_registradores|regs[30][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N45
cyclonev_lcell_comb \banco_registradores|rd1[22]~103 (
// Equation(s):
// \banco_registradores|rd1[22]~103_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][22]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][22]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][22]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][22]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][22]~q ),
	.datab(!\banco_registradores|regs[18][22]~q ),
	.datac(!\banco_registradores|regs[26][22]~q ),
	.datad(!\banco_registradores|regs[30][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~103 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~103 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[22]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N50
dffeas \banco_registradores|regs[17][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N44
dffeas \banco_registradores|regs[25][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N54
cyclonev_lcell_comb \banco_registradores|regs[29][22]~feeder (
// Equation(s):
// \banco_registradores|regs[29][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N56
dffeas \banco_registradores|regs[29][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y6_N5
dffeas \banco_registradores|regs[21][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N39
cyclonev_lcell_comb \banco_registradores|rd1[22]~102 (
// Equation(s):
// \banco_registradores|rd1[22]~102_combout  = ( \banco_registradores|regs[21][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[25][22]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[29][22]~q ))) ) ) ) # ( !\banco_registradores|regs[21][22]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[25][22]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[29][22]~q ))) ) ) ) # ( \banco_registradores|regs[21][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[17][22]~q ) ) ) ) # ( !\banco_registradores|regs[21][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[17][22]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[17][22]~q ),
	.datab(!\banco_registradores|regs[25][22]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[29][22]~q ),
	.datae(!\banco_registradores|regs[21][22]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~102 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~102 .lut_mask = 64'h50505F5F303F303F;
defparam \banco_registradores|rd1[22]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N52
dffeas \banco_registradores|regs[16][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N14
dffeas \banco_registradores|regs[24][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N30
cyclonev_lcell_comb \banco_registradores|regs[20][22]~feeder (
// Equation(s):
// \banco_registradores|regs[20][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N32
dffeas \banco_registradores|regs[20][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N39
cyclonev_lcell_comb \banco_registradores|regs[28][22]~feeder (
// Equation(s):
// \banco_registradores|regs[28][22]~feeder_combout  = ( \inst18|o[22]~22_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[22]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][22]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N41
dffeas \banco_registradores|regs[28][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N39
cyclonev_lcell_comb \banco_registradores|rd1[22]~101 (
// Equation(s):
// \banco_registradores|rd1[22]~101_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][22]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][22]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][22]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][22]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][22]~q ),
	.datab(!\banco_registradores|regs[24][22]~q ),
	.datac(!\banco_registradores|regs[20][22]~q ),
	.datad(!\banco_registradores|regs[28][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~101 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~101 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd1[22]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N42
cyclonev_lcell_comb \banco_registradores|rd1[22]~105 (
// Equation(s):
// \banco_registradores|rd1[22]~105_combout  = ( \banco_registradores|rd1[22]~102_combout  & ( \banco_registradores|rd1[22]~101_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[22]~103_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[22]~104_combout ))) ) ) ) # ( 
// !\banco_registradores|rd1[22]~102_combout  & ( \banco_registradores|rd1[22]~101_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// (\banco_registradores|rd1[22]~103_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[22]~104_combout  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \banco_registradores|rd1[22]~102_combout  & ( !\banco_registradores|rd1[22]~101_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[22]~103_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) # (\banco_registradores|rd1[22]~104_combout ))) 
// ) ) ) # ( !\banco_registradores|rd1[22]~102_combout  & ( !\banco_registradores|rd1[22]~101_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[22]~103_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[22]~104_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[22]~104_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[22]~103_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|rd1[22]~102_combout ),
	.dataf(!\banco_registradores|rd1[22]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~105 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~105 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \banco_registradores|rd1[22]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N27
cyclonev_lcell_comb \banco_registradores|rd1[22]~110 (
// Equation(s):
// \banco_registradores|rd1[22]~110_combout  = ( \banco_registradores|rd1[22]~109_combout  & ( \banco_registradores|rd1[22]~105_combout  ) ) # ( !\banco_registradores|rd1[22]~109_combout  & ( \banco_registradores|rd1[22]~105_combout  & ( 
// ((\banco_registradores|rd1[22]~100_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[22]~109_combout  & ( !\banco_registradores|rd1[22]~105_combout  
// & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # ((\banco_registradores|rd1[22]~100_combout  & \banco_registradores|rd1[31]~1_combout )) ) ) ) # ( !\banco_registradores|rd1[22]~109_combout  & ( 
// !\banco_registradores|rd1[22]~105_combout  & ( (\banco_registradores|rd1[22]~100_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd1[22]~100_combout ),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\banco_registradores|rd1[22]~109_combout ),
	.dataf(!\banco_registradores|rd1[22]~105_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[22]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[22]~110 .extended_lut = "off";
defparam \banco_registradores|rd1[22]~110 .lut_mask = 64'h0303FF0303FFFFFF;
defparam \banco_registradores|rd1[22]~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N9
cyclonev_lcell_comb \gerador_imediatos|Selector9~1 (
// Equation(s):
// \gerador_imediatos|Selector9~1_combout  = ( \control_unit|jal~0_combout  & ( \gerador_imediatos|Selector24~1_combout  & ( (!\gerador_imediatos|Selector9~0_combout  & ((!\control_unit|WideOr1~2_combout  & ((\gerador_imediatos|Selector24~0_combout ))) # 
// (\control_unit|WideOr1~2_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # (\gerador_imediatos|Selector9~0_combout  & (((!\control_unit|WideOr1~2_combout )))) ) ) ) # ( !\control_unit|jal~0_combout  & ( 
// \gerador_imediatos|Selector24~1_combout  & ( (!\control_unit|WideOr1~2_combout  & ((\gerador_imediatos|Selector24~0_combout ) # (\gerador_imediatos|Selector9~0_combout ))) ) ) ) # ( \control_unit|jal~0_combout  & ( !\gerador_imediatos|Selector24~1_combout 
//  & ( (!\gerador_imediatos|Selector9~0_combout  & ((!\control_unit|WideOr1~2_combout  & ((\gerador_imediatos|Selector24~0_combout ))) # (\control_unit|WideOr1~2_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// !\control_unit|jal~0_combout  & ( !\gerador_imediatos|Selector24~1_combout  & ( (!\gerador_imediatos|Selector9~0_combout  & (!\control_unit|WideOr1~2_combout  & \gerador_imediatos|Selector24~0_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\gerador_imediatos|Selector9~0_combout ),
	.datac(!\control_unit|WideOr1~2_combout ),
	.datad(!\gerador_imediatos|Selector24~0_combout ),
	.datae(!\control_unit|jal~0_combout ),
	.dataf(!\gerador_imediatos|Selector24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector9~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector9~1 .lut_mask = 64'h00C004C430F034F4;
defparam \gerador_imediatos|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N2
dffeas \banco_registradores|regs[14][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N32
dffeas \banco_registradores|regs[15][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N24
cyclonev_lcell_comb \banco_registradores|regs[12][21]~feeder (
// Equation(s):
// \banco_registradores|regs[12][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N26
dffeas \banco_registradores|regs[12][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N11
dffeas \banco_registradores|regs[13][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N33
cyclonev_lcell_comb \banco_registradores|rd2[21]~114 (
// Equation(s):
// \banco_registradores|rd2[21]~114_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[15][21]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[12][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][21]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[13][21]~q  & ( (\banco_registradores|regs[15][21]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[13][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[12][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[14][21]~q )) ) ) )

	.dataa(!\banco_registradores|regs[14][21]~q ),
	.datab(!\banco_registradores|regs[15][21]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[12][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~114 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~114 .lut_mask = 64'h05F5030305F5F3F3;
defparam \banco_registradores|rd2[21]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N42
cyclonev_lcell_comb \banco_registradores|regs[4][21]~feeder (
// Equation(s):
// \banco_registradores|regs[4][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N44
dffeas \banco_registradores|regs[4][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N32
dffeas \banco_registradores|regs[7][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N8
dffeas \banco_registradores|regs[5][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N36
cyclonev_lcell_comb \banco_registradores|regs[6][21]~feeder (
// Equation(s):
// \banco_registradores|regs[6][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[6][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[6][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[6][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[6][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N38
dffeas \banco_registradores|regs[6][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N33
cyclonev_lcell_comb \banco_registradores|rd2[21]~115 (
// Equation(s):
// \banco_registradores|rd2[21]~115_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][21]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][21]~q ),
	.datab(!\banco_registradores|regs[7][21]~q ),
	.datac(!\banco_registradores|regs[5][21]~q ),
	.datad(!\banco_registradores|regs[6][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~115 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~115 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rd2[21]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N53
dffeas \banco_registradores|regs[1][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y4_N38
dffeas \banco_registradores|regs[2][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N18
cyclonev_lcell_comb \banco_registradores|regs[3][21]~feeder (
// Equation(s):
// \banco_registradores|regs[3][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[3][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[3][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N20
dffeas \banco_registradores|regs[3][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N48
cyclonev_lcell_comb \banco_registradores|rd2[21]~116 (
// Equation(s):
// \banco_registradores|rd2[21]~116_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[3][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[1][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][21]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[2][21]~q ),
	.datad(!\banco_registradores|regs[3][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~116 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~116 .lut_mask = 64'h00000F0F555500FF;
defparam \banco_registradores|rd2[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N45
cyclonev_lcell_comb \banco_registradores|rd2[21]~117 (
// Equation(s):
// \banco_registradores|rd2[21]~117_combout  = ( \banco_registradores|rd2[21]~116_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[21]~115_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|rd2[21]~114_combout )))) ) ) # ( !\banco_registradores|rd2[21]~116_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|rd2[21]~115_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[21]~114_combout )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|rd2[21]~114_combout ),
	.datad(!\banco_registradores|rd2[21]~115_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[21]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~117 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~117 .lut_mask = 64'h0145014589CD89CD;
defparam \banco_registradores|rd2[21]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N56
dffeas \banco_registradores|regs[30][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N20
dffeas \banco_registradores|regs[22][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N26
dffeas \banco_registradores|regs[26][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N31
dffeas \banco_registradores|regs[18][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N57
cyclonev_lcell_comb \banco_registradores|rd2[21]~111 (
// Equation(s):
// \banco_registradores|rd2[21]~111_combout  = ( \banco_registradores|regs[18][21]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[26][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[30][21]~q )) ) ) ) # ( !\banco_registradores|regs[18][21]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[26][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[30][21]~q )) ) ) ) # ( \banco_registradores|regs[18][21]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[22][21]~q ) ) ) ) # ( !\banco_registradores|regs[18][21]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|regs[22][21]~q ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[30][21]~q ),
	.datac(!\banco_registradores|regs[22][21]~q ),
	.datad(!\banco_registradores|regs[26][21]~q ),
	.datae(!\banco_registradores|regs[18][21]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~111 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~111 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \banco_registradores|rd2[21]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N44
dffeas \banco_registradores|regs[29][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N50
dffeas \banco_registradores|regs[21][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N50
dffeas \banco_registradores|regs[25][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N45
cyclonev_lcell_comb \banco_registradores|regs[17][21]~feeder (
// Equation(s):
// \banco_registradores|regs[17][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N46
dffeas \banco_registradores|regs[17][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N57
cyclonev_lcell_comb \banco_registradores|rd2[21]~110 (
// Equation(s):
// \banco_registradores|rd2[21]~110_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][21]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][21]~q ),
	.datab(!\banco_registradores|regs[21][21]~q ),
	.datac(!\banco_registradores|regs[25][21]~q ),
	.datad(!\banco_registradores|regs[17][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~110 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~110 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd2[21]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N38
dffeas \banco_registradores|regs[19][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N42
cyclonev_lcell_comb \banco_registradores|regs[27][21]~feeder (
// Equation(s):
// \banco_registradores|regs[27][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[27][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[27][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[27][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[27][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N44
dffeas \banco_registradores|regs[27][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[27][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N54
cyclonev_lcell_comb \banco_registradores|regs[23][21]~feeder (
// Equation(s):
// \banco_registradores|regs[23][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y6_N56
dffeas \banco_registradores|regs[23][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y6_N50
dffeas \banco_registradores|regs[31][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N21
cyclonev_lcell_comb \banco_registradores|rd2[21]~112 (
// Equation(s):
// \banco_registradores|rd2[21]~112_combout  = ( \banco_registradores|regs[23][21]~q  & ( \banco_registradores|regs[31][21]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[19][21]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[27][21]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|regs[23][21]~q  & ( 
// \banco_registradores|regs[31][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[19][21]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[27][21]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) 
// ) # ( \banco_registradores|regs[23][21]~q  & ( !\banco_registradores|regs[31][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|regs[19][21]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[27][21]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\banco_registradores|regs[23][21]~q  & ( !\banco_registradores|regs[31][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[19][21]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[27][21]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[19][21]~q ),
	.datab(!\banco_registradores|regs[27][21]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[23][21]~q ),
	.dataf(!\banco_registradores|regs[31][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~112 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~112 .lut_mask = 64'h50305F30503F5F3F;
defparam \banco_registradores|rd2[21]~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N38
dffeas \banco_registradores|regs[24][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N11
dffeas \banco_registradores|regs[20][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N44
dffeas \banco_registradores|regs[28][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \banco_registradores|regs[16][21]~feeder (
// Equation(s):
// \banco_registradores|regs[16][21]~feeder_combout  = ( \inst18|o[21]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[21]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][21]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N14
dffeas \banco_registradores|regs[16][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd2[21]~109 (
// Equation(s):
// \banco_registradores|rd2[21]~109_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][21]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][21]~q ),
	.datab(!\banco_registradores|regs[20][21]~q ),
	.datac(!\banco_registradores|regs[28][21]~q ),
	.datad(!\banco_registradores|regs[16][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~109 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~109 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd2[21]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N24
cyclonev_lcell_comb \banco_registradores|rd2[21]~113 (
// Equation(s):
// \banco_registradores|rd2[21]~113_combout  = ( \banco_registradores|rd2[21]~112_combout  & ( \banco_registradores|rd2[21]~109_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # ((\banco_registradores|rd2[21]~110_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[21]~111_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( !\banco_registradores|rd2[21]~112_combout  & ( \banco_registradores|rd2[21]~109_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # ((\banco_registradores|rd2[21]~110_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[21]~111_combout ))) ) ) ) # ( \banco_registradores|rd2[21]~112_combout  & ( !\banco_registradores|rd2[21]~109_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[21]~110_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[21]~111_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( !\banco_registradores|rd2[21]~112_combout  & ( !\banco_registradores|rd2[21]~109_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[21]~110_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[21]~111_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[21]~111_combout ),
	.datad(!\banco_registradores|rd2[21]~110_combout ),
	.datae(!\banco_registradores|rd2[21]~112_combout ),
	.dataf(!\banco_registradores|rd2[21]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~113 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~113 .lut_mask = 64'h042615378CAE9DBF;
defparam \banco_registradores|rd2[21]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N30
cyclonev_lcell_comb \inst17|o[21]~10 (
// Equation(s):
// \inst17|o[21]~10_combout  = ( \banco_registradores|rd2[21]~117_combout  & ( \banco_registradores|rd2[21]~113_combout  & ( (\control_unit|WideOr2~1_combout  & !\gerador_imediatos|Selector9~1_combout ) ) ) ) # ( !\banco_registradores|rd2[21]~117_combout  & 
// ( \banco_registradores|rd2[21]~113_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ((!\banco_registradores|rd2[21]~368_combout )))) # (\control_unit|WideOr2~1_combout  & 
// (((!\gerador_imediatos|Selector9~1_combout )))) ) ) ) # ( \banco_registradores|rd2[21]~117_combout  & ( !\banco_registradores|rd2[21]~113_combout  & ( (!\control_unit|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// ((!\banco_registradores|rd2[21]~368_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector9~1_combout )))) ) ) ) # ( !\banco_registradores|rd2[21]~117_combout  & ( !\banco_registradores|rd2[21]~113_combout  & ( 
// (!\control_unit|WideOr2~1_combout  & ((!\banco_registradores|rd2[21]~368_combout ))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector9~1_combout )) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\gerador_imediatos|Selector9~1_combout ),
	.datad(!\banco_registradores|rd2[21]~368_combout ),
	.datae(!\banco_registradores|rd2[21]~117_combout ),
	.dataf(!\banco_registradores|rd2[21]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[21]~10 .extended_lut = "off";
defparam \inst17|o[21]~10 .lut_mask = 64'hFA507250D8505050;
defparam \inst17|o[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y6_N8
dffeas \banco_registradores|regs[9][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y6_N11
dffeas \banco_registradores|regs[8][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y6_N5
dffeas \banco_registradores|regs[10][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N33
cyclonev_lcell_comb \banco_registradores|rd1[21]~111 (
// Equation(s):
// \banco_registradores|rd1[21]~111_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[11][21]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[8][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[9][21]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[10][21]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & \banco_registradores|regs[11][21]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[10][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[8][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[9][21]~q 
// )) ) ) )

	.dataa(!\banco_registradores|regs[9][21]~q ),
	.datab(!\banco_registradores|regs[8][21]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\banco_registradores|regs[11][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[10][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~111 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~111 .lut_mask = 64'h3535000F3535F0FF;
defparam \banco_registradores|rd1[21]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N3
cyclonev_lcell_comb \banco_registradores|rd1[21]~117 (
// Equation(s):
// \banco_registradores|rd1[21]~117_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][21]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][21]~q ),
	.datab(!\banco_registradores|regs[15][21]~q ),
	.datac(!\banco_registradores|regs[13][21]~q ),
	.datad(!\banco_registradores|regs[12][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~117 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~117 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd1[21]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N33
cyclonev_lcell_comb \banco_registradores|rd1[21]~119 (
// Equation(s):
// \banco_registradores|rd1[21]~119_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[3][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][21]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][21]~q ),
	.datad(!\banco_registradores|regs[1][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~119 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~119 .lut_mask = 64'h000000FF55550F0F;
defparam \banco_registradores|rd1[21]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N51
cyclonev_lcell_comb \banco_registradores|rd1[21]~118 (
// Equation(s):
// \banco_registradores|rd1[21]~118_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][21]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[6][21]~q ),
	.datab(!\banco_registradores|regs[7][21]~q ),
	.datac(!\banco_registradores|regs[5][21]~q ),
	.datad(!\banco_registradores|regs[4][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~118 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~118 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd1[21]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N57
cyclonev_lcell_comb \banco_registradores|rd1[21]~120 (
// Equation(s):
// \banco_registradores|rd1[21]~120_combout  = ( \banco_registradores|rd1[21]~118_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[21]~119_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # ((\banco_registradores|rd1[21]~117_combout )))) ) ) # ( 
// !\banco_registradores|rd1[21]~118_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[21]~119_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[21]~117_combout ))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\banco_registradores|rd1[21]~117_combout ),
	.datad(!\banco_registradores|rd1[21]~119_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[21]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~120 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~120 .lut_mask = 64'h0189018945CD45CD;
defparam \banco_registradores|rd1[21]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[21]~114 (
// Equation(s):
// \banco_registradores|rd1[21]~114_combout  = ( \banco_registradores|regs[18][21]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[26][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[30][21]~q )) ) ) ) # ( !\banco_registradores|regs[18][21]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[26][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[30][21]~q )) ) ) ) # ( \banco_registradores|regs[18][21]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[22][21]~q ) ) ) ) # ( !\banco_registradores|regs[18][21]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[22][21]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[30][21]~q ),
	.datab(!\banco_registradores|regs[22][21]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[26][21]~q ),
	.datae(!\banco_registradores|regs[18][21]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~114 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~114 .lut_mask = 64'h0303F3F305F505F5;
defparam \banco_registradores|rd1[21]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N3
cyclonev_lcell_comb \banco_registradores|rd1[21]~113 (
// Equation(s):
// \banco_registradores|rd1[21]~113_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[29][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[21][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[25][21]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[17][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][21]~q ),
	.datab(!\banco_registradores|regs[29][21]~q ),
	.datac(!\banco_registradores|regs[21][21]~q ),
	.datad(!\banco_registradores|regs[17][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~113 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~113 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd1[21]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[21]~112 (
// Equation(s):
// \banco_registradores|rd1[21]~112_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[28][21]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[20][21]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[24][21]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[16][21]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][21]~q ),
	.datab(!\banco_registradores|regs[20][21]~q ),
	.datac(!\banco_registradores|regs[28][21]~q ),
	.datad(!\banco_registradores|regs[16][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~112 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~112 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[21]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd1[21]~115 (
// Equation(s):
// \banco_registradores|rd1[21]~115_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][21]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[27][21]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[19][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[23][21]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[31][21]~q  & ( (\banco_registradores|regs[27][21]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[31][21]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[19][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[23][21]~q )) ) ) )

	.dataa(!\banco_registradores|regs[23][21]~q ),
	.datab(!\banco_registradores|regs[27][21]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[19][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[31][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~115 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~115 .lut_mask = 64'h05F5303005F53F3F;
defparam \banco_registradores|rd1[21]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N18
cyclonev_lcell_comb \banco_registradores|rd1[21]~116 (
// Equation(s):
// \banco_registradores|rd1[21]~116_combout  = ( \banco_registradores|rd1[21]~112_combout  & ( \banco_registradores|rd1[21]~115_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # (\banco_registradores|rd1[21]~113_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) 
// # (\banco_registradores|rd1[21]~114_combout ))) ) ) ) # ( !\banco_registradores|rd1[21]~112_combout  & ( \banco_registradores|rd1[21]~115_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (((\banco_registradores|rd1[21]~113_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) # 
// (\banco_registradores|rd1[21]~114_combout ))) ) ) ) # ( \banco_registradores|rd1[21]~112_combout  & ( !\banco_registradores|rd1[21]~115_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # (\banco_registradores|rd1[21]~113_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[21]~114_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\banco_registradores|rd1[21]~112_combout  & ( !\banco_registradores|rd1[21]~115_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (((\banco_registradores|rd1[21]~113_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[21]~114_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\banco_registradores|rd1[21]~114_combout ),
	.datac(!\banco_registradores|rd1[21]~113_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|rd1[21]~112_combout ),
	.dataf(!\banco_registradores|rd1[21]~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~116 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~116 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \banco_registradores|rd1[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N15
cyclonev_lcell_comb \banco_registradores|rd1[21]~121 (
// Equation(s):
// \banco_registradores|rd1[21]~121_combout  = ( \banco_registradores|rd1[21]~120_combout  & ( \banco_registradores|rd1[21]~116_combout  ) ) # ( !\banco_registradores|rd1[21]~120_combout  & ( \banco_registradores|rd1[21]~116_combout  & ( 
// ((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[21]~111_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[21]~120_combout  & ( !\banco_registradores|rd1[21]~116_combout  
// & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # ((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[21]~111_combout )) ) ) ) # ( !\banco_registradores|rd1[21]~120_combout  & ( 
// !\banco_registradores|rd1[21]~116_combout  & ( (\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[21]~111_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\banco_registradores|rd1[21]~111_combout ),
	.datae(!\banco_registradores|rd1[21]~120_combout ),
	.dataf(!\banco_registradores|rd1[21]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[21]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[21]~121 .extended_lut = "off";
defparam \banco_registradores|rd1[21]~121 .lut_mask = 64'h000FAAAF555FFFFF;
defparam \banco_registradores|rd1[21]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N42
cyclonev_lcell_comb \gerador_imediatos|Selector10~0 (
// Equation(s):
// \gerador_imediatos|Selector10~0_combout  = ( \gerador_imediatos|Selector24~0_combout  & ( \control_unit|Decoder2~4_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) # 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \gerador_imediatos|Selector24~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) ) ) ) # ( !\gerador_imediatos|Selector24~0_combout  & ( 
// \control_unit|Decoder2~4_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \gerador_imediatos|Selector24~1_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( \gerador_imediatos|Selector24~0_combout  & ( !\control_unit|Decoder2~4_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \gerador_imediatos|Selector24~1_combout )) ) ) ) # ( !\gerador_imediatos|Selector24~0_combout  & ( !\control_unit|Decoder2~4_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \gerador_imediatos|Selector24~1_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\gerador_imediatos|Selector24~1_combout ),
	.datae(!\gerador_imediatos|Selector24~0_combout ),
	.dataf(!\control_unit|Decoder2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector10~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector10~0 .lut_mask = 64'h0050AAFA1151BBFB;
defparam \gerador_imediatos|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N8
dffeas \banco_registradores|regs[11][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N45
cyclonev_lcell_comb \banco_registradores|regs[10][20]~feeder (
// Equation(s):
// \banco_registradores|regs[10][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y5_N47
dffeas \banco_registradores|regs[10][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N32
dffeas \banco_registradores|regs[8][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N0
cyclonev_lcell_comb \banco_registradores|rd2[20]~364 (
// Equation(s):
// \banco_registradores|rd2[20]~364_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|rd2[31]~1_combout  & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[8][20]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[9][20]~q )))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// (\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|regs[10][20]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[11][20]~q )))) ) )

	.dataa(!\banco_registradores|rd2[31]~1_combout ),
	.datab(!\banco_registradores|regs[11][20]~q ),
	.datac(!\banco_registradores|regs[10][20]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[9][20]~q ),
	.datag(!\banco_registradores|regs[8][20]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~364 .extended_lut = "on";
defparam \banco_registradores|rd2[20]~364 .lut_mask = 64'h0500051105550511;
defparam \banco_registradores|rd2[20]~364 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N56
dffeas \banco_registradores|regs[31][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N36
cyclonev_lcell_comb \banco_registradores|regs[19][20]~feeder (
// Equation(s):
// \banco_registradores|regs[19][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N38
dffeas \banco_registradores|regs[19][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N30
cyclonev_lcell_comb \banco_registradores|regs[27][20]~feeder (
// Equation(s):
// \banco_registradores|regs[27][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[27][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[27][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[27][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[27][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N32
dffeas \banco_registradores|regs[27][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[27][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N8
dffeas \banco_registradores|regs[23][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N57
cyclonev_lcell_comb \banco_registradores|rd2[20]~122 (
// Equation(s):
// \banco_registradores|rd2[20]~122_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[31][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[23][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[27][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[19][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[31][20]~q ),
	.datab(!\banco_registradores|regs[19][20]~q ),
	.datac(!\banco_registradores|regs[27][20]~q ),
	.datad(!\banco_registradores|regs[23][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~122 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~122 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd2[20]~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N38
dffeas \banco_registradores|regs[25][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N32
dffeas \banco_registradores|regs[29][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N23
dffeas \banco_registradores|regs[21][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N9
cyclonev_lcell_comb \banco_registradores|regs[17][20]~feeder (
// Equation(s):
// \banco_registradores|regs[17][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N10
dffeas \banco_registradores|regs[17][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N57
cyclonev_lcell_comb \banco_registradores|rd2[20]~120 (
// Equation(s):
// \banco_registradores|rd2[20]~120_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][20]~q ),
	.datab(!\banco_registradores|regs[29][20]~q ),
	.datac(!\banco_registradores|regs[21][20]~q ),
	.datad(!\banco_registradores|regs[17][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~120 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~120 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd2[20]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N2
dffeas \banco_registradores|regs[30][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N12
cyclonev_lcell_comb \banco_registradores|regs[22][20]~feeder (
// Equation(s):
// \banco_registradores|regs[22][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N14
dffeas \banco_registradores|regs[22][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N42
cyclonev_lcell_comb \banco_registradores|regs[26][20]~feeder (
// Equation(s):
// \banco_registradores|regs[26][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[26][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[26][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[26][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[26][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N44
dffeas \banco_registradores|regs[26][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[26][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N22
dffeas \banco_registradores|regs[18][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N3
cyclonev_lcell_comb \banco_registradores|rd2[20]~121 (
// Equation(s):
// \banco_registradores|rd2[20]~121_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[30][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[26][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[18][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][20]~q ),
	.datab(!\banco_registradores|regs[22][20]~q ),
	.datac(!\banco_registradores|regs[26][20]~q ),
	.datad(!\banco_registradores|regs[18][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~121 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~121 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[20]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N20
dffeas \banco_registradores|regs[28][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N1
dffeas \banco_registradores|regs[16][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N9
cyclonev_lcell_comb \banco_registradores|regs[24][20]~feeder (
// Equation(s):
// \banco_registradores|regs[24][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y8_N11
dffeas \banco_registradores|regs[24][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y7_N53
dffeas \banco_registradores|regs[20][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \banco_registradores|rd2[20]~119 (
// Equation(s):
// \banco_registradores|rd2[20]~119_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[28][20]~q ),
	.datab(!\banco_registradores|regs[16][20]~q ),
	.datac(!\banco_registradores|regs[24][20]~q ),
	.datad(!\banco_registradores|regs[20][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~119 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~119 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd2[20]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N42
cyclonev_lcell_comb \banco_registradores|rd2[20]~123 (
// Equation(s):
// \banco_registradores|rd2[20]~123_combout  = ( \banco_registradores|rd2[20]~121_combout  & ( \banco_registradores|rd2[20]~119_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[20]~120_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[20]~122_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[20]~121_combout  & ( \banco_registradores|rd2[20]~119_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|rd2[20]~120_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[20]~122_combout  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) ) ) # ( 
// \banco_registradores|rd2[20]~121_combout  & ( !\banco_registradores|rd2[20]~119_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[20]~120_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # (\banco_registradores|rd2[20]~122_combout ))) 
// ) ) ) # ( !\banco_registradores|rd2[20]~121_combout  & ( !\banco_registradores|rd2[20]~119_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[20]~120_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[20]~122_combout )))) ) ) )

	.dataa(!\banco_registradores|rd2[20]~122_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[20]~120_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\banco_registradores|rd2[20]~121_combout ),
	.dataf(!\banco_registradores|rd2[20]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~123 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~123 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \banco_registradores|rd2[20]~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N38
dffeas \banco_registradores|regs[13][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \banco_registradores|regs[14][20]~feeder (
// Equation(s):
// \banco_registradores|regs[14][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[14][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[14][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[14][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[14][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N56
dffeas \banco_registradores|regs[14][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[14][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y5_N26
dffeas \banco_registradores|regs[12][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N50
dffeas \banco_registradores|regs[15][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N51
cyclonev_lcell_comb \banco_registradores|rd2[20]~124 (
// Equation(s):
// \banco_registradores|rd2[20]~124_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][20]~q ),
	.datab(!\banco_registradores|regs[14][20]~q ),
	.datac(!\banco_registradores|regs[12][20]~q ),
	.datad(!\banco_registradores|regs[15][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~124 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~124 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[20]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N0
cyclonev_lcell_comb \banco_registradores|regs[2][20]~feeder (
// Equation(s):
// \banco_registradores|regs[2][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[2][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N2
dffeas \banco_registradores|regs[2][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N6
cyclonev_lcell_comb \banco_registradores|regs[1][20]~feeder (
// Equation(s):
// \banco_registradores|regs[1][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[1][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[1][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[1][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[1][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y4_N8
dffeas \banco_registradores|regs[1][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[1][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y6_N20
dffeas \banco_registradores|regs[3][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N21
cyclonev_lcell_comb \banco_registradores|rd2[20]~126 (
// Equation(s):
// \banco_registradores|rd2[20]~126_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[3][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[1][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][20]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[1][20]~q ),
	.datad(!\banco_registradores|regs[3][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~126 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~126 .lut_mask = 64'h000055550F0F00FF;
defparam \banco_registradores|rd2[20]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \banco_registradores|regs[5][20]~feeder (
// Equation(s):
// \banco_registradores|regs[5][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \banco_registradores|regs[5][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N44
dffeas \banco_registradores|regs[7][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N20
dffeas \banco_registradores|regs[6][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N36
cyclonev_lcell_comb \banco_registradores|regs[4][20]~feeder (
// Equation(s):
// \banco_registradores|regs[4][20]~feeder_combout  = ( \inst18|o[20]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[20]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][20]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N37
dffeas \banco_registradores|regs[4][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \banco_registradores|rd2[20]~125 (
// Equation(s):
// \banco_registradores|rd2[20]~125_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][20]~q ),
	.datab(!\banco_registradores|regs[7][20]~q ),
	.datac(!\banco_registradores|regs[6][20]~q ),
	.datad(!\banco_registradores|regs[4][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~125 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~125 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd2[20]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N48
cyclonev_lcell_comb \banco_registradores|rd2[20]~127 (
// Equation(s):
// \banco_registradores|rd2[20]~127_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|rd2[20]~125_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|rd2[20]~124_combout ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|rd2[20]~125_combout  & ( (\banco_registradores|rd2[20]~126_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|rd2[20]~125_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] 
// & \banco_registradores|rd2[20]~124_combout ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|rd2[20]~125_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|rd2[20]~126_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[20]~124_combout ),
	.datad(!\banco_registradores|rd2[20]~126_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|rd2[20]~125_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~127 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~127 .lut_mask = 64'h00AA050555FF0505;
defparam \banco_registradores|rd2[20]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N30
cyclonev_lcell_comb \inst17|o[20]~11 (
// Equation(s):
// \inst17|o[20]~11_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ( \banco_registradores|rd2[20]~127_combout  & ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[20]~364_combout  & 
// !\banco_registradores|rd2[20]~123_combout )))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector10~0_combout )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ( \banco_registradores|rd2[20]~127_combout  & ( 
// (\control_unit|WideOr2~1_combout  & !\gerador_imediatos|Selector10~0_combout ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ( !\banco_registradores|rd2[20]~127_combout  & ( (!\control_unit|WideOr2~1_combout  & 
// (((!\banco_registradores|rd2[20]~364_combout  & !\banco_registradores|rd2[20]~123_combout )))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector10~0_combout )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// ( !\banco_registradores|rd2[20]~127_combout  & ( (!\control_unit|WideOr2~1_combout  & ((!\banco_registradores|rd2[20]~364_combout ))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector10~0_combout )) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector10~0_combout ),
	.datac(!\banco_registradores|rd2[20]~364_combout ),
	.datad(!\banco_registradores|rd2[20]~123_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\banco_registradores|rd2[20]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[20]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[20]~11 .extended_lut = "off";
defparam \inst17|o[20]~11 .lut_mask = 64'hE4E4E4444444E444;
defparam \inst17|o[20]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N24
cyclonev_lcell_comb \banco_registradores|rd2[20]~128 (
// Equation(s):
// \banco_registradores|rd2[20]~128_combout  = ( \banco_registradores|rd2[20]~127_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[20]~364_combout )) # (\banco_registradores|rd2[20]~123_combout ) ) 
// ) # ( !\banco_registradores|rd2[20]~127_combout  & ( ((\banco_registradores|rd2[20]~123_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [24])) # (\banco_registradores|rd2[20]~364_combout ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[20]~123_combout ),
	.datac(!\banco_registradores|rd2[20]~364_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[20]~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[20]~128 .extended_lut = "off";
defparam \banco_registradores|rd2[20]~128 .lut_mask = 64'h0F3F0F3FFF3FFF3F;
defparam \banco_registradores|rd2[20]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N45
cyclonev_lcell_comb \gerador_imediatos|Selector15~0 (
// Equation(s):
// \gerador_imediatos|Selector15~0_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector15~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector15~0 .lut_mask = 64'h0000F0F00F0F0000;
defparam \gerador_imediatos|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N51
cyclonev_lcell_comb \gerador_imediatos|Selector11~0 (
// Equation(s):
// \gerador_imediatos|Selector11~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [31] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [0])) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector11~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector11~0 .lut_mask = 64'h0000000A0000000A;
defparam \gerador_imediatos|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N48
cyclonev_lcell_comb \gerador_imediatos|Selector15~1 (
// Equation(s):
// \gerador_imediatos|Selector15~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]) # 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [6]))) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector15~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector15~1 .lut_mask = 64'hAAAA0000AAAB0200;
defparam \gerador_imediatos|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N54
cyclonev_lcell_comb \gerador_imediatos|Selector11~1 (
// Equation(s):
// \gerador_imediatos|Selector11~1_combout  = ( \gerador_imediatos|Selector11~0_combout  & ( \gerador_imediatos|Selector15~1_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ((!\gerador_imediatos|Selector15~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]))) # (\gerador_imediatos|Selector15~0_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19])))) ) ) ) # ( !\gerador_imediatos|Selector11~0_combout  & ( 
// \gerador_imediatos|Selector15~1_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & \gerador_imediatos|Selector15~0_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\gerador_imediatos|Selector15~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\gerador_imediatos|Selector11~0_combout ),
	.dataf(!\gerador_imediatos|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector11~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector11~1 .lut_mask = 64'h0000000001015101;
defparam \gerador_imediatos|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N18
cyclonev_lcell_comb \gerador_imediatos|Selector11~4 (
// Equation(s):
// \gerador_imediatos|Selector11~4_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( (!\gerador_imediatos|Selector24~0_combout ) # ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]) # ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]) # (((!\control_unit|jal~0_combout ) # ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [3])) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\control_unit|jal~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datag(!\gerador_imediatos|Selector24~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector11~4 .extended_lut = "on";
defparam \gerador_imediatos|Selector11~4 .lut_mask = 64'hF4F5FFFFF4F5FBFF;
defparam \gerador_imediatos|Selector11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N9
cyclonev_lcell_comb \gerador_imediatos|Selector11~2 (
// Equation(s):
// \gerador_imediatos|Selector11~2_combout  = ( \gerador_imediatos|Selector11~1_combout  & ( \gerador_imediatos|Selector11~4_combout  ) ) # ( \gerador_imediatos|Selector11~1_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) ) # ( 
// !\gerador_imediatos|Selector11~1_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector11~1_combout ),
	.dataf(!\gerador_imediatos|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector11~2 .extended_lut = "off";
defparam \gerador_imediatos|Selector11~2 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \gerador_imediatos|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N38
dffeas \banco_registradores|regs[30][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N44
dffeas \banco_registradores|regs[26][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N16
dffeas \banco_registradores|regs[18][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N0
cyclonev_lcell_comb \banco_registradores|regs[22][19]~feeder (
// Equation(s):
// \banco_registradores|regs[22][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N2
dffeas \banco_registradores|regs[22][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd2[19]~131 (
// Equation(s):
// \banco_registradores|rd2[19]~131_combout  = ( \banco_registradores|regs[22][19]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[26][19]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[30][19]~q )) ) ) ) # ( !\banco_registradores|regs[22][19]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[26][19]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[30][19]~q )) ) ) ) # ( \banco_registradores|regs[22][19]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[18][19]~q ) ) ) ) # ( !\banco_registradores|regs[22][19]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[18][19]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[30][19]~q ),
	.datab(!\banco_registradores|regs[26][19]~q ),
	.datac(!\banco_registradores|regs[18][19]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[22][19]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~131 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~131 .lut_mask = 64'h0F000FFF33553355;
defparam \banco_registradores|rd2[19]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N24
cyclonev_lcell_comb \banco_registradores|regs[16][19]~feeder (
// Equation(s):
// \banco_registradores|regs[16][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N26
dffeas \banco_registradores|regs[16][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N12
cyclonev_lcell_comb \banco_registradores|regs[28][19]~feeder (
// Equation(s):
// \banco_registradores|regs[28][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N14
dffeas \banco_registradores|regs[28][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N0
cyclonev_lcell_comb \banco_registradores|regs[20][19]~feeder (
// Equation(s):
// \banco_registradores|regs[20][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N2
dffeas \banco_registradores|regs[20][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N50
dffeas \banco_registradores|regs[24][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \banco_registradores|rd2[19]~129 (
// Equation(s):
// \banco_registradores|rd2[19]~129_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][19]~q ),
	.datab(!\banco_registradores|regs[28][19]~q ),
	.datac(!\banco_registradores|regs[20][19]~q ),
	.datad(!\banco_registradores|regs[24][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~129 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~129 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd2[19]~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N38
dffeas \banco_registradores|regs[29][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N12
cyclonev_lcell_comb \banco_registradores|regs[25][19]~feeder (
// Equation(s):
// \banco_registradores|regs[25][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N14
dffeas \banco_registradores|regs[25][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N3
cyclonev_lcell_comb \banco_registradores|regs[17][19]~feeder (
// Equation(s):
// \banco_registradores|regs[17][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N4
dffeas \banco_registradores|regs[17][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N18
cyclonev_lcell_comb \banco_registradores|regs[21][19]~feeder (
// Equation(s):
// \banco_registradores|regs[21][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[21][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[21][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[21][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[21][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N20
dffeas \banco_registradores|regs[21][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[21][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N18
cyclonev_lcell_comb \banco_registradores|rd2[19]~130 (
// Equation(s):
// \banco_registradores|rd2[19]~130_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][19]~q ),
	.datab(!\banco_registradores|regs[25][19]~q ),
	.datac(!\banco_registradores|regs[17][19]~q ),
	.datad(!\banco_registradores|regs[21][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~130 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~130 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd2[19]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \banco_registradores|regs[23][19]~feeder (
// Equation(s):
// \banco_registradores|regs[23][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N41
dffeas \banco_registradores|regs[23][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N9
cyclonev_lcell_comb \banco_registradores|regs[19][19]~feeder (
// Equation(s):
// \banco_registradores|regs[19][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N11
dffeas \banco_registradores|regs[19][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N5
dffeas \banco_registradores|regs[31][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \banco_registradores|rd2[19]~132 (
// Equation(s):
// \banco_registradores|rd2[19]~132_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[31][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[23][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[27][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[19][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][19]~q ),
	.datab(!\banco_registradores|regs[23][19]~q ),
	.datac(!\banco_registradores|regs[19][19]~q ),
	.datad(!\banco_registradores|regs[31][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~132 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~132 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[19]~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N54
cyclonev_lcell_comb \banco_registradores|rd2[19]~133 (
// Equation(s):
// \banco_registradores|rd2[19]~133_combout  = ( \banco_registradores|rd2[19]~130_combout  & ( \banco_registradores|rd2[19]~132_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[19]~129_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[19]~131_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[19]~130_combout  & ( 
// \banco_registradores|rd2[19]~132_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|rd2[19]~129_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # (\banco_registradores|rd2[19]~131_combout ))) ) ) ) # ( \banco_registradores|rd2[19]~130_combout  & ( 
// !\banco_registradores|rd2[19]~132_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[19]~129_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[19]~131_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( !\banco_registradores|rd2[19]~130_combout  & ( 
// !\banco_registradores|rd2[19]~132_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[19]~129_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[19]~131_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\banco_registradores|rd2[19]~131_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|rd2[19]~129_combout ),
	.datae(!\banco_registradores|rd2[19]~130_combout ),
	.dataf(!\banco_registradores|rd2[19]~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~133 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~133 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \banco_registradores|rd2[19]~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N17
dffeas \banco_registradores|regs[1][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N5
dffeas \banco_registradores|regs[3][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N35
dffeas \banco_registradores|regs[2][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd2[19]~135 (
// Equation(s):
// \banco_registradores|rd2[19]~135_combout  = ( \banco_registradores|regs[2][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[1][19]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[3][19]~q ))))) ) ) # ( !\banco_registradores|regs[2][19]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[1][19]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[3][19]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[1][19]~q ),
	.datad(!\banco_registradores|regs[3][19]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~135 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~135 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rd2[19]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y9_N29
dffeas \banco_registradores|regs[5][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N44
dffeas \banco_registradores|regs[7][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N52
dffeas \banco_registradores|regs[4][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y9_N20
dffeas \banco_registradores|regs[6][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N3
cyclonev_lcell_comb \banco_registradores|rd2[19]~134 (
// Equation(s):
// \banco_registradores|rd2[19]~134_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][19]~q ),
	.datab(!\banco_registradores|regs[7][19]~q ),
	.datac(!\banco_registradores|regs[4][19]~q ),
	.datad(!\banco_registradores|regs[6][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~134 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~134 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd2[19]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \banco_registradores|regs[8][19]~feeder (
// Equation(s):
// \banco_registradores|regs[8][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N38
dffeas \banco_registradores|regs[8][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \banco_registradores|regs[10][19]~feeder (
// Equation(s):
// \banco_registradores|regs[10][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N8
dffeas \banco_registradores|regs[10][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N0
cyclonev_lcell_comb \banco_registradores|regs[11][19]~feeder (
// Equation(s):
// \banco_registradores|regs[11][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[11][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[11][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[11][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[11][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N2
dffeas \banco_registradores|regs[11][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[11][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N23
dffeas \banco_registradores|regs[9][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N6
cyclonev_lcell_comb \banco_registradores|rd2[19]~137 (
// Equation(s):
// \banco_registradores|rd2[19]~137_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[8][19]~q ),
	.datab(!\banco_registradores|regs[10][19]~q ),
	.datac(!\banco_registradores|regs[11][19]~q ),
	.datad(!\banco_registradores|regs[9][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~137 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~137 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd2[19]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N38
dffeas \banco_registradores|regs[13][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N33
cyclonev_lcell_comb \banco_registradores|regs[12][19]~feeder (
// Equation(s):
// \banco_registradores|regs[12][19]~feeder_combout  = ( \inst18|o[19]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[19]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][19]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N34
dffeas \banco_registradores|regs[12][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N14
dffeas \banco_registradores|regs[14][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N50
dffeas \banco_registradores|regs[15][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N9
cyclonev_lcell_comb \banco_registradores|rd2[19]~136 (
// Equation(s):
// \banco_registradores|rd2[19]~136_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[14][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[12][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][19]~q ),
	.datab(!\banco_registradores|regs[12][19]~q ),
	.datac(!\banco_registradores|regs[14][19]~q ),
	.datad(!\banco_registradores|regs[15][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~136 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~136 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd2[19]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N30
cyclonev_lcell_comb \banco_registradores|rd2[19]~138 (
// Equation(s):
// \banco_registradores|rd2[19]~138_combout  = ( \banco_registradores|rd2[19]~137_combout  & ( \banco_registradores|rd2[19]~136_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[19]~135_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[19]~134_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|rd2[19]~137_combout  & ( 
// \banco_registradores|rd2[19]~136_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[19]~135_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[19]~134_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) 
// ) ) ) # ( \banco_registradores|rd2[19]~137_combout  & ( !\banco_registradores|rd2[19]~136_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|rd2[19]~135_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[19]~134_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\banco_registradores|rd2[19]~137_combout  & ( !\banco_registradores|rd2[19]~136_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[19]~135_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[19]~134_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\banco_registradores|rd2[19]~135_combout ),
	.datac(!\banco_registradores|rd2[19]~134_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|rd2[19]~137_combout ),
	.dataf(!\banco_registradores|rd2[19]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~138 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~138 .lut_mask = 64'h220A770A225F775F;
defparam \banco_registradores|rd2[19]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N42
cyclonev_lcell_comb \inst17|o[19]~12 (
// Equation(s):
// \inst17|o[19]~12_combout  = ( \gerador_imediatos|Selector11~4_combout  & ( \banco_registradores|rd2[19]~138_combout  & ( (!\control_unit|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// ((!\banco_registradores|rd2[19]~133_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector11~1_combout )))) ) ) ) # ( !\gerador_imediatos|Selector11~4_combout  & ( \banco_registradores|rd2[19]~138_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\control_unit|WideOr2~1_combout  & !\banco_registradores|rd2[19]~133_combout )) ) ) ) # ( \gerador_imediatos|Selector11~4_combout  & ( !\banco_registradores|rd2[19]~138_combout  & ( 
// (!\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((!\banco_registradores|rd2[19]~133_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector11~1_combout )))) ) ) ) # ( 
// !\gerador_imediatos|Selector11~4_combout  & ( !\banco_registradores|rd2[19]~138_combout  & ( (!\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (!\banco_registradores|rd2[19]~133_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\gerador_imediatos|Selector11~1_combout ),
	.datad(!\banco_registradores|rd2[19]~133_combout ),
	.datae(!\gerador_imediatos|Selector11~4_combout ),
	.dataf(!\banco_registradores|rd2[19]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[19]~12 .extended_lut = "off";
defparam \inst17|o[19]~12 .lut_mask = 64'hCC88FCB844007430;
defparam \inst17|o[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N24
cyclonev_lcell_comb \banco_registradores|rd2[19]~139 (
// Equation(s):
// \banco_registradores|rd2[19]~139_combout  = ( \banco_registradores|rd2[19]~133_combout  & ( \banco_registradores|rd2[19]~138_combout  ) ) # ( !\banco_registradores|rd2[19]~133_combout  & ( \banco_registradores|rd2[19]~138_combout  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] ) ) ) # ( \banco_registradores|rd2[19]~133_combout  & ( !\banco_registradores|rd2[19]~138_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [24] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[19]~133_combout ),
	.dataf(!\banco_registradores|rd2[19]~138_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[19]~139 .extended_lut = "off";
defparam \banco_registradores|rd2[19]~139 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \banco_registradores|rd2[19]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N9
cyclonev_lcell_comb \gerador_imediatos|Selector12~0 (
// Equation(s):
// \gerador_imediatos|Selector12~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \gerador_imediatos|Selector15~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & 
// \gerador_imediatos|Selector15~1_combout ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\gerador_imediatos|Selector15~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & 
// (\gerador_imediatos|Selector11~0_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & \gerador_imediatos|Selector15~1_combout ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\gerador_imediatos|Selector15~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (\gerador_imediatos|Selector11~0_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// \gerador_imediatos|Selector15~1_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\gerador_imediatos|Selector11~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\gerador_imediatos|Selector15~1_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\gerador_imediatos|Selector15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector12~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector12~0 .lut_mask = 64'h0010001000000055;
defparam \gerador_imediatos|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N27
cyclonev_lcell_comb \gerador_imediatos|Selector12~1 (
// Equation(s):
// \gerador_imediatos|Selector12~1_combout  = ( \gerador_imediatos|Selector11~4_combout  & ( \gerador_imediatos|Selector12~0_combout  ) ) # ( !\gerador_imediatos|Selector11~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gerador_imediatos|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector12~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector12~1 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \gerador_imediatos|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N48
cyclonev_lcell_comb \banco_registradores|regs[22][18]~feeder (
// Equation(s):
// \banco_registradores|regs[22][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N50
dffeas \banco_registradores|regs[22][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N53
dffeas \banco_registradores|regs[18][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N38
dffeas \banco_registradores|regs[26][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N26
dffeas \banco_registradores|regs[30][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N27
cyclonev_lcell_comb \banco_registradores|rd2[18]~142 (
// Equation(s):
// \banco_registradores|rd2[18]~142_combout  = ( \banco_registradores|regs[26][18]~q  & ( \banco_registradores|regs[30][18]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[18][18]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[22][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|regs[26][18]~q  & ( 
// \banco_registradores|regs[30][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|regs[18][18]~q )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # (\banco_registradores|regs[22][18]~q ))) ) ) ) # ( \banco_registradores|regs[26][18]~q  & ( 
// !\banco_registradores|regs[30][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\banco_registradores|regs[18][18]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[22][18]~q  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\banco_registradores|regs[26][18]~q  & ( 
// !\banco_registradores|regs[30][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[18][18]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[22][18]~q )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[22][18]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|regs[18][18]~q ),
	.datae(!\banco_registradores|regs[26][18]~q ),
	.dataf(!\banco_registradores|regs[30][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~142 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~142 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \banco_registradores|rd2[18]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N8
dffeas \banco_registradores|regs[23][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N59
dffeas \banco_registradores|regs[19][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N38
dffeas \banco_registradores|regs[31][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N32
dffeas \banco_registradores|regs[27][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \banco_registradores|rd2[18]~143 (
// Equation(s):
// \banco_registradores|rd2[18]~143_combout  = ( \banco_registradores|regs[31][18]~q  & ( \banco_registradores|regs[27][18]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[19][18]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|regs[31][18]~q  & ( 
// \banco_registradores|regs[27][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|regs[19][18]~q )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][18]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \banco_registradores|regs[31][18]~q  & ( 
// !\banco_registradores|regs[27][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\banco_registradores|regs[19][18]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # (\banco_registradores|regs[23][18]~q ))) ) ) ) # ( !\banco_registradores|regs[31][18]~q  & ( 
// !\banco_registradores|regs[27][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[19][18]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][18]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[23][18]~q ),
	.datab(!\banco_registradores|regs[19][18]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[31][18]~q ),
	.dataf(!\banco_registradores|regs[27][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~143 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~143 .lut_mask = 64'h3500350F35F035FF;
defparam \banco_registradores|rd2[18]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N51
cyclonev_lcell_comb \banco_registradores|regs[21][18]~feeder (
// Equation(s):
// \banco_registradores|regs[21][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[21][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[21][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[21][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[21][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N53
dffeas \banco_registradores|regs[21][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[21][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y9_N8
dffeas \banco_registradores|regs[25][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N30
cyclonev_lcell_comb \banco_registradores|regs[17][18]~feeder (
// Equation(s):
// \banco_registradores|regs[17][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N32
dffeas \banco_registradores|regs[17][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N0
cyclonev_lcell_comb \banco_registradores|regs[29][18]~feeder (
// Equation(s):
// \banco_registradores|regs[29][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N2
dffeas \banco_registradores|regs[29][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N42
cyclonev_lcell_comb \banco_registradores|rd2[18]~141 (
// Equation(s):
// \banco_registradores|rd2[18]~141_combout  = ( \banco_registradores|regs[29][18]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[25][18]~q ) ) ) ) # ( !\banco_registradores|regs[29][18]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[25][18]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \banco_registradores|regs[29][18]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[17][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[21][18]~q )) ) ) ) # ( !\banco_registradores|regs[29][18]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[17][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[21][18]~q )) ) ) )

	.dataa(!\banco_registradores|regs[21][18]~q ),
	.datab(!\banco_registradores|regs[25][18]~q ),
	.datac(!\banco_registradores|regs[17][18]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[29][18]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~141 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~141 .lut_mask = 64'h0F550F55330033FF;
defparam \banco_registradores|rd2[18]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N11
dffeas \banco_registradores|regs[16][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N14
dffeas \banco_registradores|regs[20][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N44
dffeas \banco_registradores|regs[24][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N48
cyclonev_lcell_comb \banco_registradores|regs[28][18]~feeder (
// Equation(s):
// \banco_registradores|regs[28][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N50
dffeas \banco_registradores|regs[28][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N27
cyclonev_lcell_comb \banco_registradores|rd2[18]~140 (
// Equation(s):
// \banco_registradores|rd2[18]~140_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[28][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[20][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[24][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[16][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][18]~q ),
	.datab(!\banco_registradores|regs[20][18]~q ),
	.datac(!\banco_registradores|regs[24][18]~q ),
	.datad(!\banco_registradores|regs[28][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~140 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~140 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd2[18]~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N48
cyclonev_lcell_comb \banco_registradores|rd2[18]~144 (
// Equation(s):
// \banco_registradores|rd2[18]~144_combout  = ( \banco_registradores|rd2[18]~141_combout  & ( \banco_registradores|rd2[18]~140_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[18]~142_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[18]~143_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[18]~141_combout  & ( \banco_registradores|rd2[18]~140_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[18]~142_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[18]~143_combout ))))) ) ) ) # ( \banco_registradores|rd2[18]~141_combout  & ( !\banco_registradores|rd2[18]~140_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[18]~142_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[18]~143_combout ))))) ) ) ) # ( !\banco_registradores|rd2[18]~141_combout  & ( !\banco_registradores|rd2[18]~140_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[18]~142_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[18]~143_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd2[18]~142_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[18]~143_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\banco_registradores|rd2[18]~141_combout ),
	.dataf(!\banco_registradores|rd2[18]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~144 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~144 .lut_mask = 64'h110311CFDD03DDCF;
defparam \banco_registradores|rd2[18]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N2
dffeas \banco_registradores|regs[1][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N38
dffeas \banco_registradores|regs[2][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N41
dffeas \banco_registradores|regs[3][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N27
cyclonev_lcell_comb \banco_registradores|rd2[18]~146 (
// Equation(s):
// \banco_registradores|rd2[18]~146_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][18]~q  & ( (\banco_registradores|regs[2][18]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][18]~q  & ( (\banco_registradores|regs[1][18]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\banco_registradores|regs[3][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[2][18]~q ) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\banco_registradores|regs[3][18]~q  & ( (\banco_registradores|regs[1][18]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(!\banco_registradores|regs[1][18]~q ),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[2][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[3][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~146 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~146 .lut_mask = 64'h050500F005050FFF;
defparam \banco_registradores|rd2[18]~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y8_N56
dffeas \banco_registradores|regs[10][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N54
cyclonev_lcell_comb \banco_registradores|regs[11][18]~feeder (
// Equation(s):
// \banco_registradores|regs[11][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[11][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[11][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[11][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[11][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N56
dffeas \banco_registradores|regs[11][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[11][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N45
cyclonev_lcell_comb \banco_registradores|regs[8][18]~feeder (
// Equation(s):
// \banco_registradores|regs[8][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N47
dffeas \banco_registradores|regs[8][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N57
cyclonev_lcell_comb \banco_registradores|rd2[18]~148 (
// Equation(s):
// \banco_registradores|rd2[18]~148_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[9][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[11][18]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[9][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[8][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[10][18]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[9][18]~q  & ( (\banco_registradores|regs[11][18]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[9][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[8][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[10][18]~q 
// )) ) ) )

	.dataa(!\banco_registradores|regs[10][18]~q ),
	.datab(!\banco_registradores|regs[11][18]~q ),
	.datac(!\banco_registradores|regs[8][18]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[9][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~148 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~148 .lut_mask = 64'h0F5500330F55FF33;
defparam \banco_registradores|rd2[18]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N23
dffeas \banco_registradores|regs[5][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N15
cyclonev_lcell_comb \banco_registradores|regs[4][18]~feeder (
// Equation(s):
// \banco_registradores|regs[4][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N17
dffeas \banco_registradores|regs[4][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N5
dffeas \banco_registradores|regs[6][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N32
dffeas \banco_registradores|regs[7][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N33
cyclonev_lcell_comb \banco_registradores|rd2[18]~145 (
// Equation(s):
// \banco_registradores|rd2[18]~145_combout  = ( \banco_registradores|regs[6][18]~q  & ( \banco_registradores|regs[7][18]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[4][18]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[5][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|regs[6][18]~q  & ( 
// \banco_registradores|regs[7][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|regs[4][18]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\banco_registradores|regs[5][18]~q ))) ) ) ) # ( \banco_registradores|regs[6][18]~q  & ( 
// !\banco_registradores|regs[7][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[4][18]~q )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[5][18]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\banco_registradores|regs[6][18]~q  & ( 
// !\banco_registradores|regs[7][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[4][18]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[5][18]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[5][18]~q ),
	.datab(!\banco_registradores|regs[4][18]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|regs[6][18]~q ),
	.dataf(!\banco_registradores|regs[7][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~145 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~145 .lut_mask = 64'h350035F0350F35FF;
defparam \banco_registradores|rd2[18]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N24
cyclonev_lcell_comb \banco_registradores|regs[15][18]~feeder (
// Equation(s):
// \banco_registradores|regs[15][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[15][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[15][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[15][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[15][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N26
dffeas \banco_registradores|regs[15][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[15][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N35
dffeas \banco_registradores|regs[13][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N12
cyclonev_lcell_comb \banco_registradores|regs[12][18]~feeder (
// Equation(s):
// \banco_registradores|regs[12][18]~feeder_combout  = ( \inst18|o[18]~30_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][18]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N14
dffeas \banco_registradores|regs[12][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N11
dffeas \banco_registradores|regs[14][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N0
cyclonev_lcell_comb \banco_registradores|rd2[18]~147 (
// Equation(s):
// \banco_registradores|rd2[18]~147_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][18]~q ),
	.datab(!\banco_registradores|regs[13][18]~q ),
	.datac(!\banco_registradores|regs[12][18]~q ),
	.datad(!\banco_registradores|regs[14][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~147 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~147 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd2[18]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N15
cyclonev_lcell_comb \banco_registradores|rd2[18]~149 (
// Equation(s):
// \banco_registradores|rd2[18]~149_combout  = ( \banco_registradores|rd2[18]~145_combout  & ( \banco_registradores|rd2[18]~147_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[18]~146_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[18]~148_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|rd2[18]~145_combout  & ( 
// \banco_registradores|rd2[18]~147_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[18]~146_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|rd2[18]~148_combout )))) ) ) ) # ( \banco_registradores|rd2[18]~145_combout  & ( 
// !\banco_registradores|rd2[18]~147_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\banco_registradores|rd2[18]~146_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[18]~148_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\banco_registradores|rd2[18]~145_combout  & ( 
// !\banco_registradores|rd2[18]~147_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[18]~146_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[18]~148_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd2[18]~146_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|rd2[18]~148_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|rd2[18]~145_combout ),
	.dataf(!\banco_registradores|rd2[18]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~149 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~149 .lut_mask = 64'h470047CC473347FF;
defparam \banco_registradores|rd2[18]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N18
cyclonev_lcell_comb \inst17|o[18]~13 (
// Equation(s):
// \inst17|o[18]~13_combout  = ( \gerador_imediatos|Selector12~0_combout  & ( \banco_registradores|rd2[18]~149_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\control_unit|WideOr2~1_combout  & 
// !\banco_registradores|rd2[18]~144_combout )) ) ) ) # ( !\gerador_imediatos|Selector12~0_combout  & ( \banco_registradores|rd2[18]~149_combout  & ( (!\control_unit|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// (!\banco_registradores|rd2[18]~144_combout ))) # (\control_unit|WideOr2~1_combout  & (((\gerador_imediatos|Selector11~4_combout )))) ) ) ) # ( \gerador_imediatos|Selector12~0_combout  & ( !\banco_registradores|rd2[18]~149_combout  & ( 
// (!\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (!\banco_registradores|rd2[18]~144_combout ))) ) ) ) # ( !\gerador_imediatos|Selector12~0_combout  & ( !\banco_registradores|rd2[18]~149_combout  & 
// ( (!\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((!\banco_registradores|rd2[18]~144_combout )))) # (\control_unit|WideOr2~1_combout  & (((\gerador_imediatos|Selector11~4_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\banco_registradores|rd2[18]~144_combout ),
	.datad(!\gerador_imediatos|Selector11~4_combout ),
	.datae(!\gerador_imediatos|Selector12~0_combout ),
	.dataf(!\banco_registradores|rd2[18]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[18]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[18]~13 .extended_lut = "off";
defparam \inst17|o[18]~13 .lut_mask = 64'hC8FBC8C840734040;
defparam \inst17|o[18]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \banco_registradores|rd2[18]~150 (
// Equation(s):
// \banco_registradores|rd2[18]~150_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ( \banco_registradores|rd2[18]~144_combout  ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ( 
// \banco_registradores|rd2[18]~144_combout  & ( \banco_registradores|rd2[18]~149_combout  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ( !\banco_registradores|rd2[18]~144_combout  & ( \banco_registradores|rd2[18]~149_combout  
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[18]~149_combout ),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\banco_registradores|rd2[18]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[18]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[18]~150 .extended_lut = "off";
defparam \banco_registradores|rd2[18]~150 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \banco_registradores|rd2[18]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N18
cyclonev_lcell_comb \gerador_imediatos|Selector13~0 (
// Equation(s):
// \gerador_imediatos|Selector13~0_combout  = ( \gerador_imediatos|Selector15~1_combout  & ( \gerador_imediatos|Selector11~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ((!\gerador_imediatos|Selector15~0_combout  & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6])) # (\gerador_imediatos|Selector15~0_combout  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))))) ) ) ) # ( \gerador_imediatos|Selector15~1_combout  & ( 
// !\gerador_imediatos|Selector11~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & \gerador_imediatos|Selector15~0_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\gerador_imediatos|Selector15~0_combout ),
	.datae(!\gerador_imediatos|Selector15~1_combout ),
	.dataf(!\gerador_imediatos|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector13~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector13~0 .lut_mask = 64'h0000000300000A03;
defparam \gerador_imediatos|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N21
cyclonev_lcell_comb \gerador_imediatos|Selector13~1 (
// Equation(s):
// \gerador_imediatos|Selector13~1_combout  = ( \gerador_imediatos|Selector13~0_combout  & ( \gerador_imediatos|Selector11~4_combout  ) ) # ( \gerador_imediatos|Selector13~0_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) ) # ( 
// !\gerador_imediatos|Selector13~0_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector13~0_combout ),
	.dataf(!\gerador_imediatos|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector13~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector13~1 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \gerador_imediatos|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y9_N50
dffeas \banco_registradores|regs[23][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y9_N26
dffeas \banco_registradores|regs[31][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N2
dffeas \banco_registradores|regs[19][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N50
dffeas \banco_registradores|regs[27][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N51
cyclonev_lcell_comb \banco_registradores|rd1[17]~158 (
// Equation(s):
// \banco_registradores|rd1[17]~158_combout  = ( \banco_registradores|regs[19][17]~q  & ( \banco_registradores|regs[27][17]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][17]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[31][17]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[19][17]~q  & ( \banco_registradores|regs[27][17]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][17]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|regs[31][17]~q ))))) ) ) ) # ( \banco_registradores|regs[19][17]~q  & ( !\banco_registradores|regs[27][17]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][17]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[31][17]~q ))))) ) ) ) # ( !\banco_registradores|regs[19][17]~q  & ( !\banco_registradores|regs[27][17]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][17]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|regs[31][17]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[23][17]~q ),
	.datab(!\banco_registradores|regs[31][17]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|regs[19][17]~q ),
	.dataf(!\banco_registradores|regs[27][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~158 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~158 .lut_mask = 64'h0503F50305F3F5F3;
defparam \banco_registradores|rd1[17]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N9
cyclonev_lcell_comb \banco_registradores|regs[17][17]~feeder (
// Equation(s):
// \banco_registradores|regs[17][17]~feeder_combout  = ( \inst18|o[17]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[17]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][17]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N11
dffeas \banco_registradores|regs[17][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N44
dffeas \banco_registradores|regs[21][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N2
dffeas \banco_registradores|regs[29][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N45
cyclonev_lcell_comb \banco_registradores|rd1[17]~156 (
// Equation(s):
// \banco_registradores|rd1[17]~156_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][17]~q ),
	.datab(!\banco_registradores|regs[17][17]~q ),
	.datac(!\banco_registradores|regs[21][17]~q ),
	.datad(!\banco_registradores|regs[29][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~156 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~156 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd1[17]~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N20
dffeas \banco_registradores|regs[20][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N41
dffeas \banco_registradores|regs[24][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N21
cyclonev_lcell_comb \banco_registradores|regs[16][17]~feeder (
// Equation(s):
// \banco_registradores|regs[16][17]~feeder_combout  = ( \inst18|o[17]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[17]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][17]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N23
dffeas \banco_registradores|regs[16][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N26
dffeas \banco_registradores|regs[28][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N39
cyclonev_lcell_comb \banco_registradores|rd1[17]~155 (
// Equation(s):
// \banco_registradores|rd1[17]~155_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][17]~q ),
	.datab(!\banco_registradores|regs[24][17]~q ),
	.datac(!\banco_registradores|regs[16][17]~q ),
	.datad(!\banco_registradores|regs[28][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~155 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~155 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd1[17]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N20
dffeas \banco_registradores|regs[30][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N15
cyclonev_lcell_comb \banco_registradores|regs[22][17]~feeder (
// Equation(s):
// \banco_registradores|regs[22][17]~feeder_combout  = ( \inst18|o[17]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[17]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][17]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N17
dffeas \banco_registradores|regs[22][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N5
dffeas \banco_registradores|regs[18][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N11
dffeas \banco_registradores|regs[26][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N54
cyclonev_lcell_comb \banco_registradores|rd1[17]~157 (
// Equation(s):
// \banco_registradores|rd1[17]~157_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][17]~q ),
	.datab(!\banco_registradores|regs[22][17]~q ),
	.datac(!\banco_registradores|regs[18][17]~q ),
	.datad(!\banco_registradores|regs[26][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~157 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~157 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[17]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N33
cyclonev_lcell_comb \banco_registradores|rd1[17]~159 (
// Equation(s):
// \banco_registradores|rd1[17]~159_combout  = ( \banco_registradores|rd1[17]~155_combout  & ( \banco_registradores|rd1[17]~157_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[17]~156_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[17]~158_combout ))) ) ) ) # ( 
// !\banco_registradores|rd1[17]~155_combout  & ( \banco_registradores|rd1[17]~157_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[17]~156_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[17]~158_combout )))) ) ) ) # ( \banco_registradores|rd1[17]~155_combout  & ( !\banco_registradores|rd1[17]~157_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[17]~156_combout 
// ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[17]~158_combout )))) ) ) ) # ( !\banco_registradores|rd1[17]~155_combout  & ( !\banco_registradores|rd1[17]~157_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[17]~156_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[17]~158_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[17]~158_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[17]~156_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|rd1[17]~155_combout ),
	.dataf(!\banco_registradores|rd1[17]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~159 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~159 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \banco_registradores|rd1[17]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N29
dffeas \banco_registradores|regs[1][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N20
dffeas \banco_registradores|regs[3][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y5_N5
dffeas \banco_registradores|regs[2][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \banco_registradores|rd1[17]~161 (
// Equation(s):
// \banco_registradores|rd1[17]~161_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[2][17]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[3][17]~q )) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[1][17]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) )

	.dataa(!\banco_registradores|regs[1][17]~q ),
	.datab(!\banco_registradores|regs[3][17]~q ),
	.datac(!\banco_registradores|regs[2][17]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~161 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~161 .lut_mask = 64'h005500550F330F33;
defparam \banco_registradores|rd1[17]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y5_N23
dffeas \banco_registradores|regs[14][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N29
dffeas \banco_registradores|regs[15][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N47
dffeas \banco_registradores|regs[13][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N5
dffeas \banco_registradores|regs[12][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N39
cyclonev_lcell_comb \banco_registradores|rd1[17]~162 (
// Equation(s):
// \banco_registradores|rd1[17]~162_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][17]~q ),
	.datab(!\banco_registradores|regs[15][17]~q ),
	.datac(!\banco_registradores|regs[13][17]~q ),
	.datad(!\banco_registradores|regs[12][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~162 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~162 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd1[17]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N24
cyclonev_lcell_comb \banco_registradores|regs[4][17]~feeder (
// Equation(s):
// \banco_registradores|regs[4][17]~feeder_combout  = ( \inst18|o[17]~32_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[17]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][17]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N26
dffeas \banco_registradores|regs[4][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N47
dffeas \banco_registradores|regs[5][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N53
dffeas \banco_registradores|regs[7][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N35
dffeas \banco_registradores|regs[6][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N9
cyclonev_lcell_comb \banco_registradores|rd1[17]~160 (
// Equation(s):
// \banco_registradores|rd1[17]~160_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][17]~q ),
	.datab(!\banco_registradores|regs[5][17]~q ),
	.datac(!\banco_registradores|regs[7][17]~q ),
	.datad(!\banco_registradores|regs[6][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~160 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~160 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd1[17]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N29
dffeas \banco_registradores|regs[8][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y5_N14
dffeas \banco_registradores|regs[10][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y8_N8
dffeas \banco_registradores|regs[9][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y8_N50
dffeas \banco_registradores|regs[11][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd1[17]~163 (
// Equation(s):
// \banco_registradores|rd1[17]~163_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[8][17]~q ),
	.datab(!\banco_registradores|regs[10][17]~q ),
	.datac(!\banco_registradores|regs[9][17]~q ),
	.datad(!\banco_registradores|regs[11][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~163 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~163 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd1[17]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N15
cyclonev_lcell_comb \banco_registradores|rd1[17]~164 (
// Equation(s):
// \banco_registradores|rd1[17]~164_combout  = ( \banco_registradores|rd1[17]~160_combout  & ( \banco_registradores|rd1[17]~163_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\banco_registradores|rd1[17]~161_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) 
// # (\banco_registradores|rd1[17]~162_combout )))) ) ) ) # ( !\banco_registradores|rd1[17]~160_combout  & ( \banco_registradores|rd1[17]~163_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\banco_registradores|rd1[17]~161_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|rd1[17]~162_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \banco_registradores|rd1[17]~160_combout  & ( !\banco_registradores|rd1[17]~163_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|rd1[17]~161_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|rd1[17]~162_combout )))) ) ) ) # ( !\banco_registradores|rd1[17]~160_combout  & ( !\banco_registradores|rd1[17]~163_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|rd1[17]~161_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|rd1[17]~162_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\banco_registradores|rd1[17]~161_combout ),
	.datac(!\banco_registradores|rd1[17]~162_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[17]~160_combout ),
	.dataf(!\banco_registradores|rd1[17]~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~164 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~164 .lut_mask = 64'h2205770522AF77AF;
defparam \banco_registradores|rd1[17]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd1[17]~165 (
// Equation(s):
// \banco_registradores|rd1[17]~165_combout  = ( \banco_registradores|rd1[17]~164_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # (\banco_registradores|rd1[17]~159_combout ) ) ) # ( !\banco_registradores|rd1[17]~164_combout  
// & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & \banco_registradores|rd1[17]~159_combout ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\banco_registradores|rd1[17]~159_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[17]~164_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[17]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[17]~165 .extended_lut = "off";
defparam \banco_registradores|rd1[17]~165 .lut_mask = 64'h00550055AAFFAAFF;
defparam \banco_registradores|rd1[17]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N54
cyclonev_lcell_comb \banco_registradores|rd2[17]~157 (
// Equation(s):
// \banco_registradores|rd2[17]~157_combout  = ( \banco_registradores|regs[3][17]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|regs[1][17]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # (\banco_registradores|regs[2][17]~q ))) ) ) # ( !\banco_registradores|regs[3][17]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|regs[1][17]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[2][17]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) )

	.dataa(!\banco_registradores|regs[2][17]~q ),
	.datab(!\banco_registradores|regs[1][17]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~157 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~157 .lut_mask = 64'h05300530053F053F;
defparam \banco_registradores|rd2[17]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N3
cyclonev_lcell_comb \banco_registradores|rd2[17]~158 (
// Equation(s):
// \banco_registradores|rd2[17]~158_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[12][17]~q ),
	.datab(!\banco_registradores|regs[14][17]~q ),
	.datac(!\banco_registradores|regs[13][17]~q ),
	.datad(!\banco_registradores|regs[15][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~158 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~158 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd2[17]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N45
cyclonev_lcell_comb \banco_registradores|rd2[17]~159 (
// Equation(s):
// \banco_registradores|rd2[17]~159_combout  = ( \banco_registradores|regs[8][17]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[9][17]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[11][17]~q )) ) ) ) # ( !\banco_registradores|regs[8][17]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[9][17]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[11][17]~q )) ) ) ) # ( \banco_registradores|regs[8][17]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[10][17]~q ) ) ) ) # ( !\banco_registradores|regs[8][17]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\banco_registradores|regs[10][17]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\banco_registradores|regs[11][17]~q ),
	.datab(!\banco_registradores|regs[10][17]~q ),
	.datac(!\banco_registradores|regs[9][17]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|regs[8][17]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~159 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~159 .lut_mask = 64'h0033FF330F550F55;
defparam \banco_registradores|rd2[17]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N48
cyclonev_lcell_comb \banco_registradores|rd2[17]~156 (
// Equation(s):
// \banco_registradores|rd2[17]~156_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][17]~q ),
	.datab(!\banco_registradores|regs[6][17]~q ),
	.datac(!\banco_registradores|regs[5][17]~q ),
	.datad(!\banco_registradores|regs[4][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~156 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~156 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[17]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N48
cyclonev_lcell_comb \banco_registradores|rd2[17]~160 (
// Equation(s):
// \banco_registradores|rd2[17]~160_combout  = ( \banco_registradores|rd2[17]~159_combout  & ( \banco_registradores|rd2[17]~156_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\banco_registradores|rd2[17]~157_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) 
// # (\banco_registradores|rd2[17]~158_combout )))) ) ) ) # ( !\banco_registradores|rd2[17]~159_combout  & ( \banco_registradores|rd2[17]~156_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\banco_registradores|rd2[17]~157_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[17]~158_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( \banco_registradores|rd2[17]~159_combout  & ( !\banco_registradores|rd2[17]~156_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|rd2[17]~157_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|rd2[17]~158_combout )))) ) ) ) # ( !\banco_registradores|rd2[17]~159_combout  & ( !\banco_registradores|rd2[17]~156_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|rd2[17]~157_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[17]~158_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\banco_registradores|rd2[17]~157_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|rd2[17]~158_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|rd2[17]~159_combout ),
	.dataf(!\banco_registradores|rd2[17]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~160 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~160 .lut_mask = 64'h4403770344CF77CF;
defparam \banco_registradores|rd2[17]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N39
cyclonev_lcell_comb \inst17|o[17]~14 (
// Equation(s):
// \inst17|o[17]~14_combout  = ( \gerador_imediatos|Selector11~4_combout  & ( \gerador_imediatos|Selector13~0_combout  & ( (!\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// ((!\banco_registradores|rd2[17]~160_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\banco_registradores|rd2[17]~155_combout )))) ) ) ) # ( !\gerador_imediatos|Selector11~4_combout  & ( 
// \gerador_imediatos|Selector13~0_combout  & ( (!\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ((!\banco_registradores|rd2[17]~160_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\banco_registradores|rd2[17]~155_combout )))) ) ) ) # ( \gerador_imediatos|Selector11~4_combout  & ( !\gerador_imediatos|Selector13~0_combout  & ( 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ((!\banco_registradores|rd2[17]~160_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\banco_registradores|rd2[17]~155_combout ))) # 
// (\control_unit|WideOr2~1_combout ) ) ) ) # ( !\gerador_imediatos|Selector11~4_combout  & ( !\gerador_imediatos|Selector13~0_combout  & ( (!\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// ((!\banco_registradores|rd2[17]~160_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\banco_registradores|rd2[17]~155_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\banco_registradores|rd2[17]~155_combout ),
	.datad(!\banco_registradores|rd2[17]~160_combout ),
	.datae(!\gerador_imediatos|Selector11~4_combout ),
	.dataf(!\gerador_imediatos|Selector13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[17]~14 .extended_lut = "off";
defparam \inst17|o[17]~14 .lut_mask = 64'hC840FB73C840C840;
defparam \inst17|o[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N3
cyclonev_lcell_comb \gerador_imediatos|Selector14~0 (
// Equation(s):
// \gerador_imediatos|Selector14~0_combout  = ( \gerador_imediatos|Selector15~1_combout  & ( \gerador_imediatos|Selector11~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ((!\gerador_imediatos|Selector15~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]))) # (\gerador_imediatos|Selector15~0_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \gerador_imediatos|Selector15~1_combout  & ( 
// !\gerador_imediatos|Selector11~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & \gerador_imediatos|Selector15~0_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\gerador_imediatos|Selector15~0_combout ),
	.datae(!\gerador_imediatos|Selector15~1_combout ),
	.dataf(!\gerador_imediatos|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector14~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector14~0 .lut_mask = 64'h0000000500000C05;
defparam \gerador_imediatos|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N12
cyclonev_lcell_comb \gerador_imediatos|Selector14~1 (
// Equation(s):
// \gerador_imediatos|Selector14~1_combout  = ( \gerador_imediatos|Selector14~0_combout  & ( \gerador_imediatos|Selector11~4_combout  ) ) # ( \gerador_imediatos|Selector14~0_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) ) # ( 
// !\gerador_imediatos|Selector14~0_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector14~0_combout ),
	.dataf(!\gerador_imediatos|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector14~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector14~1 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \gerador_imediatos|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N38
dffeas \banco_registradores|regs[3][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N50
dffeas \banco_registradores|regs[2][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N5
dffeas \banco_registradores|regs[1][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N0
cyclonev_lcell_comb \banco_registradores|rd1[16]~172 (
// Equation(s):
// \banco_registradores|rd1[16]~172_combout  = ( \banco_registradores|regs[1][16]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// (\banco_registradores|regs[3][16]~q ) ) ) ) # ( !\banco_registradores|regs[1][16]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( (\banco_registradores|regs[3][16]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [16]) ) ) ) # ( \banco_registradores|regs[1][16]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( (\banco_registradores|regs[2][16]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( 
// !\banco_registradores|regs[1][16]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( (\banco_registradores|regs[2][16]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\banco_registradores|regs[3][16]~q ),
	.datab(!\banco_registradores|regs[2][16]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.datae(!\banco_registradores|regs[1][16]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~172 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~172 .lut_mask = 64'h030303030505F5F5;
defparam \banco_registradores|rd1[16]~172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N2
dffeas \banco_registradores|regs[12][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N38
dffeas \banco_registradores|regs[14][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y5_N26
dffeas \banco_registradores|regs[13][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N26
dffeas \banco_registradores|regs[15][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N48
cyclonev_lcell_comb \banco_registradores|rd1[16]~173 (
// Equation(s):
// \banco_registradores|rd1[16]~173_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[12][16]~q ),
	.datab(!\banco_registradores|regs[14][16]~q ),
	.datac(!\banco_registradores|regs[13][16]~q ),
	.datad(!\banco_registradores|regs[15][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~173 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~173 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd1[16]~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N29
dffeas \banco_registradores|regs[4][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N59
dffeas \banco_registradores|regs[5][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N32
dffeas \banco_registradores|regs[7][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N51
cyclonev_lcell_comb \banco_registradores|rd1[16]~171 (
// Equation(s):
// \banco_registradores|rd1[16]~171_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][16]~q ),
	.datab(!\banco_registradores|regs[5][16]~q ),
	.datac(!\banco_registradores|regs[7][16]~q ),
	.datad(!\banco_registradores|regs[6][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~171 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~171 .lut_mask = 64'h5555333300FF0F0F;
defparam \banco_registradores|rd1[16]~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N44
dffeas \banco_registradores|regs[11][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N57
cyclonev_lcell_comb \banco_registradores|regs[8][16]~feeder (
// Equation(s):
// \banco_registradores|regs[8][16]~feeder_combout  = ( \inst18|o[16]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[16]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][16]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N59
dffeas \banco_registradores|regs[8][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y8_N32
dffeas \banco_registradores|regs[9][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y8_N38
dffeas \banco_registradores|regs[10][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N33
cyclonev_lcell_comb \banco_registradores|rd1[16]~174 (
// Equation(s):
// \banco_registradores|rd1[16]~174_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][16]~q ),
	.datab(!\banco_registradores|regs[8][16]~q ),
	.datac(!\banco_registradores|regs[9][16]~q ),
	.datad(!\banco_registradores|regs[10][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~174 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~174 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd1[16]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N36
cyclonev_lcell_comb \banco_registradores|rd1[16]~175 (
// Equation(s):
// \banco_registradores|rd1[16]~175_combout  = ( \banco_registradores|rd1[16]~171_combout  & ( \banco_registradores|rd1[16]~174_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\banco_registradores|rd1[16]~172_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) 
// # (\banco_registradores|rd1[16]~173_combout )))) ) ) ) # ( !\banco_registradores|rd1[16]~171_combout  & ( \banco_registradores|rd1[16]~174_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\banco_registradores|rd1[16]~172_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|rd1[16]~173_combout )))) ) ) ) # ( \banco_registradores|rd1[16]~171_combout  & ( !\banco_registradores|rd1[16]~174_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\banco_registradores|rd1[16]~172_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((\banco_registradores|rd1[16]~173_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( !\banco_registradores|rd1[16]~171_combout  & ( !\banco_registradores|rd1[16]~174_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\banco_registradores|rd1[16]~172_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((\banco_registradores|rd1[16]~173_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17])))) ) ) )

	.dataa(!\banco_registradores|rd1[16]~172_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\banco_registradores|rd1[16]~173_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[16]~171_combout ),
	.dataf(!\banco_registradores|rd1[16]~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~175 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~175 .lut_mask = 64'h440344CF770377CF;
defparam \banco_registradores|rd1[16]~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y9_N41
dffeas \banco_registradores|regs[23][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N3
cyclonev_lcell_comb \banco_registradores|regs[19][16]~feeder (
// Equation(s):
// \banco_registradores|regs[19][16]~feeder_combout  = ( \inst18|o[16]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[16]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][16]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N5
dffeas \banco_registradores|regs[19][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y9_N32
dffeas \banco_registradores|regs[31][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N56
dffeas \banco_registradores|regs[27][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N27
cyclonev_lcell_comb \banco_registradores|rd1[16]~169 (
// Equation(s):
// \banco_registradores|rd1[16]~169_combout  = ( \banco_registradores|regs[27][16]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[31][16]~q ) ) ) ) # ( !\banco_registradores|regs[27][16]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[31][16]~q ) ) ) ) # ( \banco_registradores|regs[27][16]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[19][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[23][16]~q )) ) ) ) # ( !\banco_registradores|regs[27][16]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[19][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[23][16]~q )) ) ) )

	.dataa(!\banco_registradores|regs[23][16]~q ),
	.datab(!\banco_registradores|regs[19][16]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[31][16]~q ),
	.datae(!\banco_registradores|regs[27][16]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~169 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~169 .lut_mask = 64'h35353535000FF0FF;
defparam \banco_registradores|rd1[16]~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y9_N5
dffeas \banco_registradores|regs[25][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \banco_registradores|regs[17][16]~feeder (
// Equation(s):
// \banco_registradores|regs[17][16]~feeder_combout  = ( \inst18|o[16]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[16]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][16]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y4_N22
dffeas \banco_registradores|regs[17][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y7_N8
dffeas \banco_registradores|regs[21][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N35
dffeas \banco_registradores|regs[29][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N57
cyclonev_lcell_comb \banco_registradores|rd1[16]~167 (
// Equation(s):
// \banco_registradores|rd1[16]~167_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[29][16]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|regs[21][16]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[29][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|regs[17][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[25][16]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\banco_registradores|regs[29][16]~q  & ( (\banco_registradores|regs[21][16]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\banco_registradores|regs[29][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[17][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\banco_registradores|regs[25][16]~q )) ) ) )

	.dataa(!\banco_registradores|regs[25][16]~q ),
	.datab(!\banco_registradores|regs[17][16]~q ),
	.datac(!\banco_registradores|regs[21][16]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\banco_registradores|regs[29][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~167 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~167 .lut_mask = 64'h33550F0033550FFF;
defparam \banco_registradores|rd1[16]~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y12_N50
dffeas \banco_registradores|regs[30][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N47
dffeas \banco_registradores|regs[18][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N44
dffeas \banco_registradores|regs[26][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y12_N35
dffeas \banco_registradores|regs[22][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N3
cyclonev_lcell_comb \banco_registradores|rd1[16]~168 (
// Equation(s):
// \banco_registradores|rd1[16]~168_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][16]~q ),
	.datab(!\banco_registradores|regs[18][16]~q ),
	.datac(!\banco_registradores|regs[26][16]~q ),
	.datad(!\banco_registradores|regs[22][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~168 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~168 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd1[16]~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y6_N32
dffeas \banco_registradores|regs[28][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N11
dffeas \banco_registradores|regs[24][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N5
dffeas \banco_registradores|regs[16][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N2
dffeas \banco_registradores|regs[20][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N45
cyclonev_lcell_comb \banco_registradores|rd1[16]~166 (
// Equation(s):
// \banco_registradores|rd1[16]~166_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[28][16]~q ),
	.datab(!\banco_registradores|regs[24][16]~q ),
	.datac(!\banco_registradores|regs[16][16]~q ),
	.datad(!\banco_registradores|regs[20][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~166 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~166 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[16]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N42
cyclonev_lcell_comb \banco_registradores|rd1[16]~170 (
// Equation(s):
// \banco_registradores|rd1[16]~170_combout  = ( \banco_registradores|rd1[16]~168_combout  & ( \banco_registradores|rd1[16]~166_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[16]~167_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[16]~169_combout ))) ) ) ) # ( 
// !\banco_registradores|rd1[16]~168_combout  & ( \banco_registradores|rd1[16]~166_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((\banco_registradores|rd1[16]~167_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[16]~169_combout ))) ) ) ) # ( 
// \banco_registradores|rd1[16]~168_combout  & ( !\banco_registradores|rd1[16]~166_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[16]~167_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|rd1[16]~169_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[16]~168_combout  & ( !\banco_registradores|rd1[16]~166_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[16]~167_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[16]~169_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[16]~169_combout ),
	.datad(!\banco_registradores|rd1[16]~167_combout ),
	.datae(!\banco_registradores|rd1[16]~168_combout ),
	.dataf(!\banco_registradores|rd1[16]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~170 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~170 .lut_mask = 64'h0123456789ABCDEF;
defparam \banco_registradores|rd1[16]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N15
cyclonev_lcell_comb \banco_registradores|rd1[16]~176 (
// Equation(s):
// \banco_registradores|rd1[16]~176_combout  = ( \banco_registradores|rd1[16]~175_combout  & ( \banco_registradores|rd1[16]~170_combout  ) ) # ( !\banco_registradores|rd1[16]~175_combout  & ( \banco_registradores|rd1[16]~170_combout  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) ) # ( \banco_registradores|rd1[16]~175_combout  & ( !\banco_registradores|rd1[16]~170_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(!\banco_registradores|rd1[16]~175_combout ),
	.dataf(!\banco_registradores|rd1[16]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[16]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[16]~176 .extended_lut = "off";
defparam \banco_registradores|rd1[16]~176 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \banco_registradores|rd1[16]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N54
cyclonev_lcell_comb \banco_registradores|rd2[16]~165 (
// Equation(s):
// \banco_registradores|rd2[16]~165_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][16]~q ),
	.datab(!\banco_registradores|regs[23][16]~q ),
	.datac(!\banco_registradores|regs[27][16]~q ),
	.datad(!\banco_registradores|regs[31][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~165 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~165 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd2[16]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N3
cyclonev_lcell_comb \banco_registradores|rd2[16]~163 (
// Equation(s):
// \banco_registradores|rd2[16]~163_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][16]~q ),
	.datab(!\banco_registradores|regs[21][16]~q ),
	.datac(!\banco_registradores|regs[17][16]~q ),
	.datad(!\banco_registradores|regs[25][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~163 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~163 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd2[16]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N36
cyclonev_lcell_comb \banco_registradores|rd2[16]~164 (
// Equation(s):
// \banco_registradores|rd2[16]~164_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][16]~q ),
	.datab(!\banco_registradores|regs[26][16]~q ),
	.datac(!\banco_registradores|regs[30][16]~q ),
	.datad(!\banco_registradores|regs[18][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~164 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~164 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd2[16]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N15
cyclonev_lcell_comb \banco_registradores|rd2[16]~162 (
// Equation(s):
// \banco_registradores|rd2[16]~162_combout  = ( \banco_registradores|regs[16][16]~q  & ( \banco_registradores|regs[24][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[20][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[28][16]~q ))) ) ) ) # ( 
// !\banco_registradores|regs[16][16]~q  & ( \banco_registradores|regs[24][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[20][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|regs[28][16]~q )))) ) ) ) # ( \banco_registradores|regs[16][16]~q  & ( !\banco_registradores|regs[24][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[20][16]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[28][16]~q )))) ) ) ) # ( !\banco_registradores|regs[16][16]~q  & ( !\banco_registradores|regs[24][16]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[20][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|regs[28][16]~q )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|regs[28][16]~q ),
	.datad(!\banco_registradores|regs[20][16]~q ),
	.datae(!\banco_registradores|regs[16][16]~q ),
	.dataf(!\banco_registradores|regs[24][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~162 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~162 .lut_mask = 64'h014589CD2367ABEF;
defparam \banco_registradores|rd2[16]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N33
cyclonev_lcell_comb \banco_registradores|rd2[16]~166 (
// Equation(s):
// \banco_registradores|rd2[16]~166_combout  = ( \banco_registradores|rd2[16]~164_combout  & ( \banco_registradores|rd2[16]~162_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[16]~163_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[16]~165_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[16]~164_combout  & ( \banco_registradores|rd2[16]~162_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((\banco_registradores|rd2[16]~163_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[16]~165_combout ))) ) ) ) # ( 
// \banco_registradores|rd2[16]~164_combout  & ( !\banco_registradores|rd2[16]~162_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[16]~163_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # ((\banco_registradores|rd2[16]~165_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[16]~164_combout  & ( !\banco_registradores|rd2[16]~162_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[16]~163_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[16]~165_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[16]~165_combout ),
	.datad(!\banco_registradores|rd2[16]~163_combout ),
	.datae(!\banco_registradores|rd2[16]~164_combout ),
	.dataf(!\banco_registradores|rd2[16]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~166 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~166 .lut_mask = 64'h0123456789ABCDEF;
defparam \banco_registradores|rd2[16]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N12
cyclonev_lcell_comb \inst17|o[16]~15 (
// Equation(s):
// \inst17|o[16]~15_combout  = ( \banco_registradores|rd2[16]~171_combout  & ( \banco_registradores|rd2[16]~166_combout  & ( (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector14~0_combout  & \gerador_imediatos|Selector11~4_combout )) ) ) ) # ( 
// !\banco_registradores|rd2[16]~171_combout  & ( \banco_registradores|rd2[16]~166_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24])) # (\control_unit|WideOr2~1_combout  & 
// (((!\gerador_imediatos|Selector14~0_combout  & \gerador_imediatos|Selector11~4_combout )))) ) ) ) # ( \banco_registradores|rd2[16]~171_combout  & ( !\banco_registradores|rd2[16]~166_combout  & ( (!\control_unit|WideOr2~1_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24])) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector14~0_combout  & \gerador_imediatos|Selector11~4_combout )))) ) ) ) # ( !\banco_registradores|rd2[16]~171_combout  & ( 
// !\banco_registradores|rd2[16]~166_combout  & ( (!\control_unit|WideOr2~1_combout ) # ((!\gerador_imediatos|Selector14~0_combout  & \gerador_imediatos|Selector11~4_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\gerador_imediatos|Selector14~0_combout ),
	.datad(!\gerador_imediatos|Selector11~4_combout ),
	.datae(!\banco_registradores|rd2[16]~171_combout ),
	.dataf(!\banco_registradores|rd2[16]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[16]~15 .extended_lut = "off";
defparam \inst17|o[16]~15 .lut_mask = 64'hCCFC447488B80030;
defparam \inst17|o[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N36
cyclonev_lcell_comb \gerador_imediatos|Selector15~2 (
// Equation(s):
// \gerador_imediatos|Selector15~2_combout  = ( \gerador_imediatos|Selector15~1_combout  & ( \gerador_imediatos|Selector11~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ((!\gerador_imediatos|Selector15~0_combout  & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6])) # (\gerador_imediatos|Selector15~0_combout  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))))) ) ) ) # ( \gerador_imediatos|Selector15~1_combout  & ( 
// !\gerador_imediatos|Selector11~0_combout  & ( (\gerador_imediatos|Selector15~0_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [5])) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\gerador_imediatos|Selector15~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datae(!\gerador_imediatos|Selector15~1_combout ),
	.dataf(!\gerador_imediatos|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector15~2 .extended_lut = "off";
defparam \gerador_imediatos|Selector15~2 .lut_mask = 64'h000000030000008B;
defparam \gerador_imediatos|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N0
cyclonev_lcell_comb \gerador_imediatos|Selector15~3 (
// Equation(s):
// \gerador_imediatos|Selector15~3_combout  = ( \gerador_imediatos|Selector15~2_combout  & ( \gerador_imediatos|Selector11~4_combout  ) ) # ( \gerador_imediatos|Selector15~2_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) ) # ( 
// !\gerador_imediatos|Selector15~2_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector15~2_combout ),
	.dataf(!\gerador_imediatos|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector15~3 .extended_lut = "off";
defparam \gerador_imediatos|Selector15~3 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \gerador_imediatos|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N44
dffeas \banco_registradores|regs[26][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N59
dffeas \banco_registradores|regs[18][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N2
dffeas \banco_registradores|regs[30][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N53
dffeas \banco_registradores|regs[22][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N3
cyclonev_lcell_comb \banco_registradores|rd2[15]~175 (
// Equation(s):
// \banco_registradores|rd2[15]~175_combout  = ( \banco_registradores|regs[30][15]~q  & ( \banco_registradores|regs[22][15]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[18][15]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|regs[30][15]~q  & ( 
// \banco_registradores|regs[22][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[18][15]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][15]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) 
// # ( \banco_registradores|regs[30][15]~q  & ( !\banco_registradores|regs[22][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|regs[18][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][15]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\banco_registradores|regs[30][15]~q  & ( !\banco_registradores|regs[22][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[18][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][15]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[26][15]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[18][15]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[30][15]~q ),
	.dataf(!\banco_registradores|regs[22][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~175 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~175 .lut_mask = 64'h0C440C773F443F77;
defparam \banco_registradores|rd2[15]~175 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y9_N59
dffeas \banco_registradores|regs[23][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N15
cyclonev_lcell_comb \banco_registradores|regs[19][15]~feeder (
// Equation(s):
// \banco_registradores|regs[19][15]~feeder_combout  = ( \inst18|o[15]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[15]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][15]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y4_N17
dffeas \banco_registradores|regs[19][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N50
dffeas \banco_registradores|regs[27][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N50
dffeas \banco_registradores|regs[31][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N51
cyclonev_lcell_comb \banco_registradores|rd2[15]~176 (
// Equation(s):
// \banco_registradores|rd2[15]~176_combout  = ( \banco_registradores|regs[27][15]~q  & ( \banco_registradores|regs[31][15]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[19][15]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|regs[27][15]~q  & ( 
// \banco_registradores|regs[31][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\banco_registradores|regs[19][15]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # (\banco_registradores|regs[23][15]~q ))) ) ) ) # ( \banco_registradores|regs[27][15]~q  & ( 
// !\banco_registradores|regs[31][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|regs[19][15]~q )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][15]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\banco_registradores|regs[27][15]~q  & ( 
// !\banco_registradores|regs[31][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[19][15]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][15]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[23][15]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[19][15]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[27][15]~q ),
	.dataf(!\banco_registradores|regs[31][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~176 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~176 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \banco_registradores|rd2[15]~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y9_N47
dffeas \banco_registradores|regs[25][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N14
dffeas \banco_registradores|regs[29][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N29
dffeas \banco_registradores|regs[17][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N15
cyclonev_lcell_comb \banco_registradores|rd2[15]~174 (
// Equation(s):
// \banco_registradores|rd2[15]~174_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][15]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][15]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][15]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][15]~q ),
	.datab(!\banco_registradores|regs[25][15]~q ),
	.datac(!\banco_registradores|regs[29][15]~q ),
	.datad(!\banco_registradores|regs[17][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~174 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~174 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd2[15]~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y6_N11
dffeas \banco_registradores|regs[20][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N14
dffeas \banco_registradores|regs[16][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N20
dffeas \banco_registradores|regs[28][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y6_N59
dffeas \banco_registradores|regs[24][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N54
cyclonev_lcell_comb \banco_registradores|rd2[15]~173 (
// Equation(s):
// \banco_registradores|rd2[15]~173_combout  = ( \banco_registradores|regs[24][15]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[28][15]~q ) ) ) ) # ( !\banco_registradores|regs[24][15]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[28][15]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \banco_registradores|regs[24][15]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[16][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[20][15]~q )) ) ) ) # ( !\banco_registradores|regs[24][15]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[16][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[20][15]~q )) ) ) )

	.dataa(!\banco_registradores|regs[20][15]~q ),
	.datab(!\banco_registradores|regs[16][15]~q ),
	.datac(!\banco_registradores|regs[28][15]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[24][15]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~173 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~173 .lut_mask = 64'h33553355000FFF0F;
defparam \banco_registradores|rd2[15]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \banco_registradores|rd2[15]~177 (
// Equation(s):
// \banco_registradores|rd2[15]~177_combout  = ( \banco_registradores|rd2[15]~174_combout  & ( \banco_registradores|rd2[15]~173_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[15]~175_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[15]~176_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[15]~174_combout  & ( \banco_registradores|rd2[15]~173_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\banco_registradores|rd2[15]~175_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|rd2[15]~176_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \banco_registradores|rd2[15]~174_combout  & ( !\banco_registradores|rd2[15]~173_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[15]~175_combout  & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|rd2[15]~176_combout 
// )))) ) ) ) # ( !\banco_registradores|rd2[15]~174_combout  & ( !\banco_registradores|rd2[15]~173_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[15]~175_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[15]~176_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd2[15]~175_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[15]~176_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|rd2[15]~174_combout ),
	.dataf(!\banco_registradores|rd2[15]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~177 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~177 .lut_mask = 64'h00473347CC47FF47;
defparam \banco_registradores|rd2[15]~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N59
dffeas \banco_registradores|regs[1][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N32
dffeas \banco_registradores|regs[2][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N2
dffeas \banco_registradores|regs[3][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N18
cyclonev_lcell_comb \banco_registradores|rd2[15]~179 (
// Equation(s):
// \banco_registradores|rd2[15]~179_combout  = ( \banco_registradores|regs[3][15]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|regs[2][15]~q ) ) ) ) # ( !\banco_registradores|regs[3][15]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[2][15]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20]) ) ) ) # ( \banco_registradores|regs[3][15]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[1][15]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( 
// !\banco_registradores|regs[3][15]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[1][15]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[1][15]~q ),
	.datac(!\banco_registradores|regs[2][15]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\banco_registradores|regs[3][15]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~179 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~179 .lut_mask = 64'h003300330F000FFF;
defparam \banco_registradores|rd2[15]~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N32
dffeas \banco_registradores|regs[6][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N14
dffeas \banco_registradores|regs[4][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N38
dffeas \banco_registradores|regs[5][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N56
dffeas \banco_registradores|regs[7][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N57
cyclonev_lcell_comb \banco_registradores|rd2[15]~178 (
// Equation(s):
// \banco_registradores|rd2[15]~178_combout  = ( \banco_registradores|regs[7][15]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|regs[6][15]~q ) ) ) ) # ( !\banco_registradores|regs[7][15]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[6][15]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20]) ) ) ) # ( \banco_registradores|regs[7][15]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[4][15]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[5][15]~q ))) ) ) ) # ( !\banco_registradores|regs[7][15]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[4][15]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[5][15]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[6][15]~q ),
	.datab(!\banco_registradores|regs[4][15]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[5][15]~q ),
	.datae(!\banco_registradores|regs[7][15]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~178 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~178 .lut_mask = 64'h303F303F50505F5F;
defparam \banco_registradores|rd2[15]~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N24
cyclonev_lcell_comb \banco_registradores|regs[13][15]~feeder (
// Equation(s):
// \banco_registradores|regs[13][15]~feeder_combout  = ( \inst18|o[15]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[15]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][15]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N26
dffeas \banco_registradores|regs[13][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N54
cyclonev_lcell_comb \banco_registradores|regs[12][15]~feeder (
// Equation(s):
// \banco_registradores|regs[12][15]~feeder_combout  = ( \inst18|o[15]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[15]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][15]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N55
dffeas \banco_registradores|regs[12][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N6
cyclonev_lcell_comb \banco_registradores|regs[14][15]~feeder (
// Equation(s):
// \banco_registradores|regs[14][15]~feeder_combout  = ( \inst18|o[15]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[15]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[14][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[14][15]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[14][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[14][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N8
dffeas \banco_registradores|regs[14][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y6_N8
dffeas \banco_registradores|regs[15][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N3
cyclonev_lcell_comb \banco_registradores|rd2[15]~180 (
// Equation(s):
// \banco_registradores|rd2[15]~180_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][15]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|regs[14][15]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[12][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[13][15]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\banco_registradores|regs[15][15]~q  & ( (\banco_registradores|regs[14][15]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\banco_registradores|regs[15][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[12][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[13][15]~q )) ) ) )

	.dataa(!\banco_registradores|regs[13][15]~q ),
	.datab(!\banco_registradores|regs[12][15]~q ),
	.datac(!\banco_registradores|regs[14][15]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~180 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~180 .lut_mask = 64'h33550F0033550FFF;
defparam \banco_registradores|rd2[15]~180 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N32
dffeas \banco_registradores|regs[9][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N48
cyclonev_lcell_comb \banco_registradores|regs[10][15]~feeder (
// Equation(s):
// \banco_registradores|regs[10][15]~feeder_combout  = ( \inst18|o[15]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[15]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][15]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N50
dffeas \banco_registradores|regs[10][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N6
cyclonev_lcell_comb \banco_registradores|regs[8][15]~feeder (
// Equation(s):
// \banco_registradores|regs[8][15]~feeder_combout  = ( \inst18|o[15]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[15]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][15]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N8
dffeas \banco_registradores|regs[8][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y6_N59
dffeas \banco_registradores|regs[11][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N54
cyclonev_lcell_comb \banco_registradores|rd2[15]~181 (
// Equation(s):
// \banco_registradores|rd2[15]~181_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][15]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][15]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][15]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][15]~q ),
	.datab(!\banco_registradores|regs[10][15]~q ),
	.datac(!\banco_registradores|regs[8][15]~q ),
	.datad(!\banco_registradores|regs[11][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~181 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~181 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[15]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N48
cyclonev_lcell_comb \banco_registradores|rd2[15]~182 (
// Equation(s):
// \banco_registradores|rd2[15]~182_combout  = ( \banco_registradores|rd2[15]~180_combout  & ( \banco_registradores|rd2[15]~181_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[15]~179_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[15]~178_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|rd2[15]~180_combout  & ( 
// \banco_registradores|rd2[15]~181_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[15]~179_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[15]~178_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22])))) ) ) ) # ( \banco_registradores|rd2[15]~180_combout  & ( !\banco_registradores|rd2[15]~181_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|rd2[15]~179_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[15]~178_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\banco_registradores|rd2[15]~180_combout  & ( !\banco_registradores|rd2[15]~181_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[15]~179_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[15]~178_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd2[15]~179_combout ),
	.datab(!\banco_registradores|rd2[15]~178_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|rd2[15]~180_combout ),
	.dataf(!\banco_registradores|rd2[15]~181_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~182 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~182 .lut_mask = 64'h5030503F5F305F3F;
defparam \banco_registradores|rd2[15]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N33
cyclonev_lcell_comb \inst17|o[15]~16 (
// Equation(s):
// \inst17|o[15]~16_combout  = ( \control_unit|WideOr2~1_combout  & ( \banco_registradores|rd2[15]~182_combout  & ( (!\gerador_imediatos|Selector15~2_combout  & \gerador_imediatos|Selector11~4_combout ) ) ) ) # ( !\control_unit|WideOr2~1_combout  & ( 
// \banco_registradores|rd2[15]~182_combout  & ( (!\banco_registradores|rd2[15]~177_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \control_unit|WideOr2~1_combout  & ( !\banco_registradores|rd2[15]~182_combout  & ( 
// (!\gerador_imediatos|Selector15~2_combout  & \gerador_imediatos|Selector11~4_combout ) ) ) ) # ( !\control_unit|WideOr2~1_combout  & ( !\banco_registradores|rd2[15]~182_combout  & ( (!\banco_registradores|rd2[15]~177_combout ) # 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\banco_registradores|rd2[15]~177_combout ),
	.datab(!\gerador_imediatos|Selector15~2_combout ),
	.datac(!\gerador_imediatos|Selector11~4_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\control_unit|WideOr2~1_combout ),
	.dataf(!\banco_registradores|rd2[15]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[15]~16 .extended_lut = "off";
defparam \inst17|o[15]~16 .lut_mask = 64'hFFAA0C0C00AA0C0C;
defparam \inst17|o[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N18
cyclonev_lcell_comb \banco_registradores|rd2[15]~183 (
// Equation(s):
// \banco_registradores|rd2[15]~183_combout  = ( \banco_registradores|rd2[15]~177_combout  & ( \banco_registradores|rd2[15]~182_combout  ) ) # ( !\banco_registradores|rd2[15]~177_combout  & ( \banco_registradores|rd2[15]~182_combout  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] ) ) ) # ( \banco_registradores|rd2[15]~177_combout  & ( !\banco_registradores|rd2[15]~182_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [24] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[15]~177_combout ),
	.dataf(!\banco_registradores|rd2[15]~182_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[15]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[15]~183 .extended_lut = "off";
defparam \banco_registradores|rd2[15]~183 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \banco_registradores|rd2[15]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N18
cyclonev_lcell_comb \gerador_imediatos|Selector15~4 (
// Equation(s):
// \gerador_imediatos|Selector15~4_combout  = ( \gerador_imediatos|Selector15~1_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & !\gerador_imediatos|Selector15~0_combout ) ) ) # ( !\gerador_imediatos|Selector15~1_combout  & ( 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & !\gerador_imediatos|Selector15~0_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(!\gerador_imediatos|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector15~4 .extended_lut = "off";
defparam \gerador_imediatos|Selector15~4 .lut_mask = 64'hDD55DD55CC00CC00;
defparam \gerador_imediatos|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N21
cyclonev_lcell_comb \gerador_imediatos|Selector11~3 (
// Equation(s):
// \gerador_imediatos|Selector11~3_combout  = ( \gerador_imediatos|Selector15~1_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]) # 
// (\gerador_imediatos|Selector15~0_combout ))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(!\gerador_imediatos|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector11~3 .extended_lut = "off";
defparam \gerador_imediatos|Selector11~3 .lut_mask = 64'h0000000044554455;
defparam \gerador_imediatos|Selector11~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N42
cyclonev_lcell_comb \gerador_imediatos|Selector16~0 (
// Equation(s):
// \gerador_imediatos|Selector16~0_combout  = ( \gerador_imediatos|Selector11~4_combout  & ( (\gerador_imediatos|Selector11~3_combout  & ((!\gerador_imediatos|Selector15~4_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [14])) # 
// (\gerador_imediatos|Selector15~4_combout  & ((\gerador_imediatos|Selector11~0_combout ))))) ) ) # ( !\gerador_imediatos|Selector11~4_combout  )

	.dataa(!\gerador_imediatos|Selector15~4_combout ),
	.datab(!\gerador_imediatos|Selector11~3_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\gerador_imediatos|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector16~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector16~0 .lut_mask = 64'hFFFFFFFF02130213;
defparam \gerador_imediatos|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N33
cyclonev_lcell_comb \banco_registradores|rd1[14]~192 (
// Equation(s):
// \banco_registradores|rd1[14]~192_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) ) # 
// ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~192 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~192 .lut_mask = 64'h30F0F0F00000F0F0;
defparam \banco_registradores|rd1[14]~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N42
cyclonev_lcell_comb \banco_registradores|regs[25][14]~feeder (
// Equation(s):
// \banco_registradores|regs[25][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N44
dffeas \banco_registradores|regs[25][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N20
dffeas \banco_registradores|regs[21][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N47
dffeas \banco_registradores|regs[17][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N14
dffeas \banco_registradores|regs[29][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N15
cyclonev_lcell_comb \banco_registradores|rd2[14]~190 (
// Equation(s):
// \banco_registradores|rd2[14]~190_combout  = ( \banco_registradores|regs[17][14]~q  & ( \banco_registradores|regs[29][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # (\banco_registradores|regs[25][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\banco_registradores|regs[21][14]~q ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\banco_registradores|regs[17][14]~q  & ( \banco_registradores|regs[29][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[25][14]~q  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\banco_registradores|regs[21][14]~q ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( \banco_registradores|regs[17][14]~q  & ( !\banco_registradores|regs[29][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # (\banco_registradores|regs[25][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// \banco_registradores|regs[21][14]~q )))) ) ) ) # ( !\banco_registradores|regs[17][14]~q  & ( !\banco_registradores|regs[29][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[25][14]~q  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|regs[21][14]~q )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[25][14]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|regs[21][14]~q ),
	.datae(!\banco_registradores|regs[17][14]~q ),
	.dataf(!\banco_registradores|regs[29][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~190 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~190 .lut_mask = 64'h0252A2F20757A7F7;
defparam \banco_registradores|rd2[14]~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N36
cyclonev_lcell_comb \banco_registradores|regs[19][14]~feeder (
// Equation(s):
// \banco_registradores|regs[19][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N38
dffeas \banco_registradores|regs[19][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N48
cyclonev_lcell_comb \banco_registradores|regs[31][14]~feeder (
// Equation(s):
// \banco_registradores|regs[31][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[31][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[31][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[31][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[31][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y8_N50
dffeas \banco_registradores|regs[31][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[31][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N44
dffeas \banco_registradores|regs[23][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y8_N23
dffeas \banco_registradores|regs[27][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N15
cyclonev_lcell_comb \banco_registradores|rd2[14]~192 (
// Equation(s):
// \banco_registradores|rd2[14]~192_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][14]~q ),
	.datab(!\banco_registradores|regs[31][14]~q ),
	.datac(!\banco_registradores|regs[23][14]~q ),
	.datad(!\banco_registradores|regs[27][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~192 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~192 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd2[14]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N54
cyclonev_lcell_comb \banco_registradores|regs[30][14]~feeder (
// Equation(s):
// \banco_registradores|regs[30][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[30][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[30][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[30][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[30][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N56
dffeas \banco_registradores|regs[30][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[30][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N9
cyclonev_lcell_comb \banco_registradores|regs[26][14]~feeder (
// Equation(s):
// \banco_registradores|regs[26][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[26][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[26][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[26][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[26][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y13_N11
dffeas \banco_registradores|regs[26][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[26][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N35
dffeas \banco_registradores|regs[22][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N15
cyclonev_lcell_comb \banco_registradores|regs[18][14]~feeder (
// Equation(s):
// \banco_registradores|regs[18][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N17
dffeas \banco_registradores|regs[18][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N12
cyclonev_lcell_comb \banco_registradores|rd2[14]~191 (
// Equation(s):
// \banco_registradores|rd2[14]~191_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][14]~q ),
	.datab(!\banco_registradores|regs[26][14]~q ),
	.datac(!\banco_registradores|regs[22][14]~q ),
	.datad(!\banco_registradores|regs[18][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~191 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~191 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[14]~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N26
dffeas \banco_registradores|regs[24][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N14
dffeas \banco_registradores|regs[20][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N35
dffeas \banco_registradores|regs[16][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N56
dffeas \banco_registradores|regs[28][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N57
cyclonev_lcell_comb \banco_registradores|rd2[14]~189 (
// Equation(s):
// \banco_registradores|rd2[14]~189_combout  = ( \banco_registradores|regs[28][14]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[24][14]~q ) ) ) ) # ( !\banco_registradores|regs[28][14]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[24][14]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \banco_registradores|regs[28][14]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[16][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[20][14]~q )) ) ) ) # ( !\banco_registradores|regs[28][14]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[16][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[20][14]~q )) ) ) )

	.dataa(!\banco_registradores|regs[24][14]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[20][14]~q ),
	.datad(!\banco_registradores|regs[16][14]~q ),
	.datae(!\banco_registradores|regs[28][14]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~189 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~189 .lut_mask = 64'h03CF03CF44447777;
defparam \banco_registradores|rd2[14]~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N18
cyclonev_lcell_comb \banco_registradores|rd2[14]~193 (
// Equation(s):
// \banco_registradores|rd2[14]~193_combout  = ( \banco_registradores|rd2[14]~191_combout  & ( \banco_registradores|rd2[14]~189_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[14]~190_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[14]~192_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[14]~191_combout  & ( \banco_registradores|rd2[14]~189_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[14]~190_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[14]~192_combout ))))) ) ) ) # ( \banco_registradores|rd2[14]~191_combout  & ( !\banco_registradores|rd2[14]~189_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[14]~190_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[14]~192_combout ))))) ) ) ) # ( !\banco_registradores|rd2[14]~191_combout  & ( !\banco_registradores|rd2[14]~189_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[14]~190_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[14]~192_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd2[14]~190_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[14]~192_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|rd2[14]~191_combout ),
	.dataf(!\banco_registradores|rd2[14]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~193 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~193 .lut_mask = 64'h110311CFDD03DDCF;
defparam \banco_registradores|rd2[14]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N54
cyclonev_lcell_comb \banco_registradores|regs[10][14]~feeder (
// Equation(s):
// \banco_registradores|regs[10][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N56
dffeas \banco_registradores|regs[10][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y9_N32
dffeas \banco_registradores|regs[9][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N59
dffeas \banco_registradores|regs[8][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N12
cyclonev_lcell_comb \banco_registradores|rd2[14]~360 (
// Equation(s):
// \banco_registradores|rd2[14]~360_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( ((\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[8][14]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[9][14]~q )))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// ((\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[10][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[11][14]~q ))))) ) )

	.dataa(!\banco_registradores|regs[11][14]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|regs[10][14]~q ),
	.datad(!\banco_registradores|regs[9][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|rd2[31]~1_combout ),
	.datag(!\banco_registradores|regs[8][14]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~360 .extended_lut = "on";
defparam \banco_registradores|rd2[14]~360 .lut_mask = 64'h000000000C3F1D1D;
defparam \banco_registradores|rd2[14]~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N14
dffeas \banco_registradores|regs[1][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N50
dffeas \banco_registradores|regs[3][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N11
dffeas \banco_registradores|regs[2][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \banco_registradores|rd2[14]~186 (
// Equation(s):
// \banco_registradores|rd2[14]~186_combout  = ( \banco_registradores|regs[2][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[1][14]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[3][14]~q ))))) ) ) # ( !\banco_registradores|regs[2][14]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[1][14]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[3][14]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[1][14]~q ),
	.datad(!\banco_registradores|regs[3][14]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~186 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~186 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rd2[14]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd2[14]~187 (
// Equation(s):
// \banco_registradores|rd2[14]~187_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~187 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~187 .lut_mask = 64'h0CCC00CCCCCC00CC;
defparam \banco_registradores|rd2[14]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N42
cyclonev_lcell_comb \banco_registradores|regs[4][14]~feeder (
// Equation(s):
// \banco_registradores|regs[4][14]~feeder_combout  = ( \inst18|o[14]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[14]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][14]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N44
dffeas \banco_registradores|regs[4][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N8
dffeas \banco_registradores|regs[7][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N14
dffeas \banco_registradores|regs[5][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N50
dffeas \banco_registradores|regs[6][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N45
cyclonev_lcell_comb \banco_registradores|rd2[14]~185 (
// Equation(s):
// \banco_registradores|rd2[14]~185_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][14]~q ),
	.datab(!\banco_registradores|regs[7][14]~q ),
	.datac(!\banco_registradores|regs[5][14]~q ),
	.datad(!\banco_registradores|regs[6][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~185 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~185 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd2[14]~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y5_N20
dffeas \banco_registradores|regs[14][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y4_N44
dffeas \banco_registradores|regs[12][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N59
dffeas \banco_registradores|regs[13][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y5_N26
dffeas \banco_registradores|regs[15][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N15
cyclonev_lcell_comb \banco_registradores|rd2[14]~184 (
// Equation(s):
// \banco_registradores|rd2[14]~184_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[14][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[12][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][14]~q ),
	.datab(!\banco_registradores|regs[12][14]~q ),
	.datac(!\banco_registradores|regs[13][14]~q ),
	.datad(!\banco_registradores|regs[15][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~184 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~184 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[14]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N42
cyclonev_lcell_comb \banco_registradores|rd2[14]~188 (
// Equation(s):
// \banco_registradores|rd2[14]~188_combout  = ( \banco_registradores|rd2[14]~185_combout  & ( \banco_registradores|rd2[14]~184_combout  & ( (\banco_registradores|rd2[14]~187_combout  & (((\banco_registradores|rd2[14]~186_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( !\banco_registradores|rd2[14]~185_combout  & ( \banco_registradores|rd2[14]~184_combout  & ( 
// (\banco_registradores|rd2[14]~187_combout  & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[14]~186_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) ) ) ) # ( 
// \banco_registradores|rd2[14]~185_combout  & ( !\banco_registradores|rd2[14]~184_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[14]~187_combout  & ((\banco_registradores|rd2[14]~186_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\banco_registradores|rd2[14]~185_combout  & ( !\banco_registradores|rd2[14]~184_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[14]~186_combout  & \banco_registradores|rd2[14]~187_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[14]~186_combout ),
	.datad(!\banco_registradores|rd2[14]~187_combout ),
	.datae(!\banco_registradores|rd2[14]~185_combout ),
	.dataf(!\banco_registradores|rd2[14]~184_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~188 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~188 .lut_mask = 64'h0008002A005D007F;
defparam \banco_registradores|rd2[14]~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N48
cyclonev_lcell_comb \banco_registradores|rd2[14]~194 (
// Equation(s):
// \banco_registradores|rd2[14]~194_combout  = ( \banco_registradores|rd2[14]~360_combout  & ( \banco_registradores|rd2[14]~188_combout  ) ) # ( !\banco_registradores|rd2[14]~360_combout  & ( \banco_registradores|rd2[14]~188_combout  ) ) # ( 
// \banco_registradores|rd2[14]~360_combout  & ( !\banco_registradores|rd2[14]~188_combout  ) ) # ( !\banco_registradores|rd2[14]~360_combout  & ( !\banco_registradores|rd2[14]~188_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] 
// & \banco_registradores|rd2[14]~193_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[14]~193_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[14]~360_combout ),
	.dataf(!\banco_registradores|rd2[14]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[14]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[14]~194 .extended_lut = "off";
defparam \banco_registradores|rd2[14]~194 .lut_mask = 64'h0505FFFFFFFFFFFF;
defparam \banco_registradores|rd2[14]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N6
cyclonev_lcell_comb \gerador_imediatos|Selector17~0 (
// Equation(s):
// \gerador_imediatos|Selector17~0_combout  = ( \gerador_imediatos|Selector15~4_combout  & ( \gerador_imediatos|Selector11~3_combout  & ( (!\gerador_imediatos|Selector11~4_combout ) # (\gerador_imediatos|Selector11~0_combout ) ) ) ) # ( 
// !\gerador_imediatos|Selector15~4_combout  & ( \gerador_imediatos|Selector11~3_combout  & ( (!\gerador_imediatos|Selector11~4_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [13]) ) ) ) # ( \gerador_imediatos|Selector15~4_combout  & 
// ( !\gerador_imediatos|Selector11~3_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) ) ) # ( !\gerador_imediatos|Selector15~4_combout  & ( !\gerador_imediatos|Selector11~3_combout  & ( !\gerador_imediatos|Selector11~4_combout  ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [13]),
	.datab(gnd),
	.datac(!\gerador_imediatos|Selector11~4_combout ),
	.datad(!\gerador_imediatos|Selector11~0_combout ),
	.datae(!\gerador_imediatos|Selector15~4_combout ),
	.dataf(!\gerador_imediatos|Selector11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector17~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector17~0 .lut_mask = 64'hF0F0F0F0F5F5F0FF;
defparam \gerador_imediatos|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N56
dffeas \banco_registradores|regs[21][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N8
dffeas \banco_registradores|regs[29][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N41
dffeas \banco_registradores|regs[17][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N33
cyclonev_lcell_comb \banco_registradores|regs[25][13]~feeder (
// Equation(s):
// \banco_registradores|regs[25][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N35
dffeas \banco_registradores|regs[25][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N57
cyclonev_lcell_comb \banco_registradores|rd1[13]~206 (
// Equation(s):
// \banco_registradores|rd1[13]~206_combout  = ( \banco_registradores|regs[25][13]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[29][13]~q ) ) ) ) # ( !\banco_registradores|regs[25][13]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[29][13]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \banco_registradores|regs[25][13]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[17][13]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[21][13]~q )) ) ) ) # ( !\banco_registradores|regs[25][13]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[17][13]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[21][13]~q )) ) ) )

	.dataa(!\banco_registradores|regs[21][13]~q ),
	.datab(!\banco_registradores|regs[29][13]~q ),
	.datac(!\banco_registradores|regs[17][13]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|regs[25][13]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~206 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~206 .lut_mask = 64'h0F550F550033FF33;
defparam \banco_registradores|rd1[13]~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N38
dffeas \banco_registradores|regs[19][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N8
dffeas \banco_registradores|regs[31][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N48
cyclonev_lcell_comb \banco_registradores|regs[23][13]~feeder (
// Equation(s):
// \banco_registradores|regs[23][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N50
dffeas \banco_registradores|regs[23][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N44
dffeas \banco_registradores|regs[27][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \banco_registradores|rd1[13]~208 (
// Equation(s):
// \banco_registradores|rd1[13]~208_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][13]~q ),
	.datab(!\banco_registradores|regs[31][13]~q ),
	.datac(!\banco_registradores|regs[23][13]~q ),
	.datad(!\banco_registradores|regs[27][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~208 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~208 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[13]~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N50
dffeas \banco_registradores|regs[26][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N32
dffeas \banco_registradores|regs[30][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N48
cyclonev_lcell_comb \banco_registradores|regs[22][13]~feeder (
// Equation(s):
// \banco_registradores|regs[22][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N50
dffeas \banco_registradores|regs[22][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N23
dffeas \banco_registradores|regs[18][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd1[13]~207 (
// Equation(s):
// \banco_registradores|rd1[13]~207_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][13]~q ),
	.datab(!\banco_registradores|regs[30][13]~q ),
	.datac(!\banco_registradores|regs[22][13]~q ),
	.datad(!\banco_registradores|regs[18][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~207 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~207 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd1[13]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N45
cyclonev_lcell_comb \banco_registradores|regs[16][13]~feeder (
// Equation(s):
// \banco_registradores|regs[16][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N47
dffeas \banco_registradores|regs[16][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N18
cyclonev_lcell_comb \banco_registradores|regs[20][13]~feeder (
// Equation(s):
// \banco_registradores|regs[20][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N20
dffeas \banco_registradores|regs[20][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N54
cyclonev_lcell_comb \banco_registradores|regs[28][13]~feeder (
// Equation(s):
// \banco_registradores|regs[28][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N56
dffeas \banco_registradores|regs[28][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N23
dffeas \banco_registradores|regs[24][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \banco_registradores|rd1[13]~205 (
// Equation(s):
// \banco_registradores|rd1[13]~205_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[28][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[20][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[24][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[16][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][13]~q ),
	.datab(!\banco_registradores|regs[20][13]~q ),
	.datac(!\banco_registradores|regs[28][13]~q ),
	.datad(!\banco_registradores|regs[24][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~205 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~205 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd1[13]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N36
cyclonev_lcell_comb \banco_registradores|rd1[13]~209 (
// Equation(s):
// \banco_registradores|rd1[13]~209_combout  = ( \banco_registradores|rd1[13]~207_combout  & ( \banco_registradores|rd1[13]~205_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[13]~206_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[13]~208_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[13]~207_combout  & ( \banco_registradores|rd1[13]~205_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[13]~206_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[13]~208_combout ))))) ) ) ) # ( \banco_registradores|rd1[13]~207_combout  & ( !\banco_registradores|rd1[13]~205_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[13]~206_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[13]~208_combout ))))) ) ) ) # ( !\banco_registradores|rd1[13]~207_combout  & ( !\banco_registradores|rd1[13]~205_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[13]~206_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[13]~208_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\banco_registradores|rd1[13]~206_combout ),
	.datac(!\banco_registradores|rd1[13]~208_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|rd1[13]~207_combout ),
	.dataf(!\banco_registradores|rd1[13]~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~209 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~209 .lut_mask = 64'h110511AFBB05BBAF;
defparam \banco_registradores|rd1[13]~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N2
dffeas \banco_registradores|regs[11][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N8
dffeas \banco_registradores|regs[9][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N48
cyclonev_lcell_comb \banco_registradores|regs[8][13]~feeder (
// Equation(s):
// \banco_registradores|regs[8][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N50
dffeas \banco_registradores|regs[8][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N39
cyclonev_lcell_comb \banco_registradores|rd1[13]~204 (
// Equation(s):
// \banco_registradores|rd1[13]~204_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[9][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][13]~q ),
	.datab(!\banco_registradores|regs[9][13]~q ),
	.datac(!\banco_registradores|regs[10][13]~q ),
	.datad(!\banco_registradores|regs[8][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~204 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~204 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd1[13]~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y11_N2
dffeas \banco_registradores|regs[7][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N20
dffeas \banco_registradores|regs[4][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N56
dffeas \banco_registradores|regs[5][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y11_N32
dffeas \banco_registradores|regs[6][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N24
cyclonev_lcell_comb \banco_registradores|rd1[13]~201 (
// Equation(s):
// \banco_registradores|rd1[13]~201_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][13]~q ),
	.datab(!\banco_registradores|regs[4][13]~q ),
	.datac(!\banco_registradores|regs[5][13]~q ),
	.datad(!\banco_registradores|regs[6][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~201 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~201 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd1[13]~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N38
dffeas \banco_registradores|regs[3][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N8
dffeas \banco_registradores|regs[2][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N56
dffeas \banco_registradores|regs[1][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \banco_registradores|rd1[13]~202 (
// Equation(s):
// \banco_registradores|rd1[13]~202_combout  = ( \banco_registradores|regs[1][13]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[2][13]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[3][13]~q )))) ) ) # ( !\banco_registradores|regs[1][13]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[2][13]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[3][13]~q )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[3][13]~q ),
	.datad(!\banco_registradores|regs[2][13]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~202 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~202 .lut_mask = 64'h0145014523672367;
defparam \banco_registradores|rd1[13]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N57
cyclonev_lcell_comb \banco_registradores|regs[13][13]~feeder (
// Equation(s):
// \banco_registradores|regs[13][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N59
dffeas \banco_registradores|regs[13][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N14
dffeas \banco_registradores|regs[15][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \banco_registradores|regs[12][13]~feeder (
// Equation(s):
// \banco_registradores|regs[12][13]~feeder_combout  = ( \inst18|o[13]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[13]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][13]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \banco_registradores|regs[12][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y4_N32
dffeas \banco_registradores|regs[14][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N24
cyclonev_lcell_comb \banco_registradores|rd1[13]~200 (
// Equation(s):
// \banco_registradores|rd1[13]~200_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][13]~q ),
	.datab(!\banco_registradores|regs[15][13]~q ),
	.datac(!\banco_registradores|regs[12][13]~q ),
	.datad(!\banco_registradores|regs[14][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~200 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~200 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd1[13]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N45
cyclonev_lcell_comb \banco_registradores|rd1[13]~203 (
// Equation(s):
// \banco_registradores|rd1[13]~203_combout  = ( \banco_registradores|rd1[13]~202_combout  & ( \banco_registradores|rd1[13]~200_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|rd1[13]~201_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[13]~202_combout  & ( \banco_registradores|rd1[13]~200_combout  & ( ((\banco_registradores|rd1[13]~201_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \banco_registradores|rd1[13]~202_combout  & ( !\banco_registradores|rd1[13]~200_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|rd1[13]~201_combout ))) ) ) ) # ( !\banco_registradores|rd1[13]~202_combout  & ( 
// !\banco_registradores|rd1[13]~200_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[13]~201_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\banco_registradores|rd1[13]~201_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[13]~202_combout ),
	.dataf(!\banco_registradores|rd1[13]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~203 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~203 .lut_mask = 64'h000CCC0C333FFF3F;
defparam \banco_registradores|rd1[13]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N48
cyclonev_lcell_comb \banco_registradores|rd1[13]~210 (
// Equation(s):
// \banco_registradores|rd1[13]~210_combout  = ( \banco_registradores|rd1[13]~203_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & ( (((\banco_registradores|rd1[13]~204_combout  & \banco_registradores|rd1[31]~1_combout )) # 
// (\banco_registradores|rd1[14]~192_combout )) # (\banco_registradores|rd1[13]~209_combout ) ) ) ) # ( !\banco_registradores|rd1[13]~203_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & ( 
// ((\banco_registradores|rd1[13]~204_combout  & \banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[13]~209_combout ) ) ) ) # ( \banco_registradores|rd1[13]~203_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] 
// & ( ((\banco_registradores|rd1[13]~204_combout  & \banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[13]~203_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [19] & ( (\banco_registradores|rd1[13]~204_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[13]~209_combout ),
	.datab(!\banco_registradores|rd1[14]~192_combout ),
	.datac(!\banco_registradores|rd1[13]~204_combout ),
	.datad(!\banco_registradores|rd1[31]~1_combout ),
	.datae(!\banco_registradores|rd1[13]~203_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[13]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[13]~210 .extended_lut = "off";
defparam \banco_registradores|rd1[13]~210 .lut_mask = 64'h000F333F555F777F;
defparam \banco_registradores|rd1[13]~210 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N45
cyclonev_lcell_comb \gerador_imediatos|Selector18~0 (
// Equation(s):
// \gerador_imediatos|Selector18~0_combout  = ( \gerador_imediatos|Selector11~4_combout  & ( (\gerador_imediatos|Selector11~3_combout  & ((!\gerador_imediatos|Selector15~4_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [12])) # 
// (\gerador_imediatos|Selector15~4_combout  & ((\gerador_imediatos|Selector11~0_combout ))))) ) ) # ( !\gerador_imediatos|Selector11~4_combout  )

	.dataa(!\gerador_imediatos|Selector15~4_combout ),
	.datab(!\gerador_imediatos|Selector11~3_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\gerador_imediatos|Selector11~0_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector18~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector18~0 .lut_mask = 64'hFFFFFFFF02130213;
defparam \gerador_imediatos|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N0
cyclonev_lcell_comb \banco_registradores|regs[11][12]~feeder (
// Equation(s):
// \banco_registradores|regs[11][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[11][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[11][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[11][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[11][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N2
dffeas \banco_registradores|regs[11][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N3
cyclonev_lcell_comb \banco_registradores|regs[10][12]~feeder (
// Equation(s):
// \banco_registradores|regs[10][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N5
dffeas \banco_registradores|regs[10][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y8_N8
dffeas \banco_registradores|regs[8][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N30
cyclonev_lcell_comb \banco_registradores|rd1[12]~215 (
// Equation(s):
// \banco_registradores|rd1[12]~215_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[9][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][12]~q ),
	.datab(!\banco_registradores|regs[10][12]~q ),
	.datac(!\banco_registradores|regs[9][12]~q ),
	.datad(!\banco_registradores|regs[8][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~215 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~215 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd1[12]~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N20
dffeas \banco_registradores|regs[27][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y8_N44
dffeas \banco_registradores|regs[31][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N8
dffeas \banco_registradores|regs[19][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N56
dffeas \banco_registradores|regs[23][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd1[12]~219 (
// Equation(s):
// \banco_registradores|rd1[12]~219_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][12]~q ),
	.datab(!\banco_registradores|regs[31][12]~q ),
	.datac(!\banco_registradores|regs[19][12]~q ),
	.datad(!\banco_registradores|regs[23][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~219 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~219 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[12]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N54
cyclonev_lcell_comb \banco_registradores|regs[22][12]~feeder (
// Equation(s):
// \banco_registradores|regs[22][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N56
dffeas \banco_registradores|regs[22][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N14
dffeas \banco_registradores|regs[18][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N8
dffeas \banco_registradores|regs[30][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N2
dffeas \banco_registradores|regs[26][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd1[12]~218 (
// Equation(s):
// \banco_registradores|rd1[12]~218_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][12]~q ),
	.datab(!\banco_registradores|regs[18][12]~q ),
	.datac(!\banco_registradores|regs[30][12]~q ),
	.datad(!\banco_registradores|regs[26][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~218 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~218 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[12]~218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y9_N26
dffeas \banco_registradores|regs[28][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N42
cyclonev_lcell_comb \banco_registradores|regs[24][12]~feeder (
// Equation(s):
// \banco_registradores|regs[24][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N44
dffeas \banco_registradores|regs[24][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N2
dffeas \banco_registradores|regs[20][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y9_N38
dffeas \banco_registradores|regs[16][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N3
cyclonev_lcell_comb \banco_registradores|rd1[12]~216 (
// Equation(s):
// \banco_registradores|rd1[12]~216_combout  = ( \banco_registradores|regs[16][12]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[24][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[28][12]~q )) ) ) ) # ( !\banco_registradores|regs[16][12]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[24][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[28][12]~q )) ) ) ) # ( \banco_registradores|regs[16][12]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[20][12]~q ) ) ) ) # ( !\banco_registradores|regs[16][12]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[20][12]~q ) ) ) )

	.dataa(!\banco_registradores|regs[28][12]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|regs[24][12]~q ),
	.datad(!\banco_registradores|regs[20][12]~q ),
	.datae(!\banco_registradores|regs[16][12]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~216 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~216 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \banco_registradores|rd1[12]~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y9_N26
dffeas \banco_registradores|regs[21][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N44
dffeas \banco_registradores|regs[17][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N2
dffeas \banco_registradores|regs[29][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N36
cyclonev_lcell_comb \banco_registradores|regs[25][12]~feeder (
// Equation(s):
// \banco_registradores|regs[25][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N38
dffeas \banco_registradores|regs[25][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N27
cyclonev_lcell_comb \banco_registradores|rd1[12]~217 (
// Equation(s):
// \banco_registradores|rd1[12]~217_combout  = ( \banco_registradores|regs[25][12]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[29][12]~q ) ) ) ) # ( !\banco_registradores|regs[25][12]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[29][12]~q ) ) ) ) # ( \banco_registradores|regs[25][12]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[17][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[21][12]~q )) ) ) ) # ( !\banco_registradores|regs[25][12]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[17][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[21][12]~q )) ) ) )

	.dataa(!\banco_registradores|regs[21][12]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|regs[17][12]~q ),
	.datad(!\banco_registradores|regs[29][12]~q ),
	.datae(!\banco_registradores|regs[25][12]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~217 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~217 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \banco_registradores|rd1[12]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N27
cyclonev_lcell_comb \banco_registradores|rd1[12]~220 (
// Equation(s):
// \banco_registradores|rd1[12]~220_combout  = ( \banco_registradores|rd1[12]~216_combout  & ( \banco_registradores|rd1[12]~217_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[12]~218_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[12]~219_combout ))) ) ) ) # ( 
// !\banco_registradores|rd1[12]~216_combout  & ( \banco_registradores|rd1[12]~217_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[12]~218_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[12]~219_combout )))) ) ) ) # ( \banco_registradores|rd1[12]~216_combout  & ( !\banco_registradores|rd1[12]~217_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[12]~218_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[12]~219_combout )))) ) ) ) # ( !\banco_registradores|rd1[12]~216_combout  & ( !\banco_registradores|rd1[12]~217_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[12]~218_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[12]~219_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[12]~219_combout ),
	.datad(!\banco_registradores|rd1[12]~218_combout ),
	.datae(!\banco_registradores|rd1[12]~216_combout ),
	.dataf(!\banco_registradores|rd1[12]~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~220 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~220 .lut_mask = 64'h014589CD2367ABEF;
defparam \banco_registradores|rd1[12]~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y12_N32
dffeas \banco_registradores|regs[13][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N16
dffeas \banco_registradores|regs[12][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N2
dffeas \banco_registradores|regs[15][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y12_N20
dffeas \banco_registradores|regs[14][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N3
cyclonev_lcell_comb \banco_registradores|rd1[12]~211 (
// Equation(s):
// \banco_registradores|rd1[12]~211_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][12]~q ),
	.datab(!\banco_registradores|regs[12][12]~q ),
	.datac(!\banco_registradores|regs[15][12]~q ),
	.datad(!\banco_registradores|regs[14][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~211 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~211 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[12]~211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N29
dffeas \banco_registradores|regs[1][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N47
dffeas \banco_registradores|regs[2][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N41
dffeas \banco_registradores|regs[3][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \banco_registradores|rd1[12]~213 (
// Equation(s):
// \banco_registradores|rd1[12]~213_combout  = ( \banco_registradores|regs[3][12]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[1][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|regs[2][12]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) # ( 
// !\banco_registradores|regs[3][12]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[1][12]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[2][12]~q )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[1][12]~q ),
	.datad(!\banco_registradores|regs[2][12]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~213 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~213 .lut_mask = 64'h0246024613571357;
defparam \banco_registradores|rd1[12]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N36
cyclonev_lcell_comb \banco_registradores|regs[6][12]~feeder (
// Equation(s):
// \banco_registradores|regs[6][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[6][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N38
dffeas \banco_registradores|regs[6][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N48
cyclonev_lcell_comb \banco_registradores|regs[5][12]~feeder (
// Equation(s):
// \banco_registradores|regs[5][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y11_N50
dffeas \banco_registradores|regs[5][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N2
dffeas \banco_registradores|regs[7][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N45
cyclonev_lcell_comb \banco_registradores|regs[4][12]~feeder (
// Equation(s):
// \banco_registradores|regs[4][12]~feeder_combout  = ( \inst18|o[12]~42_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[12]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][12]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N47
dffeas \banco_registradores|regs[4][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N30
cyclonev_lcell_comb \banco_registradores|rd1[12]~212 (
// Equation(s):
// \banco_registradores|rd1[12]~212_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[6][12]~q ),
	.datab(!\banco_registradores|regs[5][12]~q ),
	.datac(!\banco_registradores|regs[7][12]~q ),
	.datad(!\banco_registradores|regs[4][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~212 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~212 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[12]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N51
cyclonev_lcell_comb \banco_registradores|rd1[12]~214 (
// Equation(s):
// \banco_registradores|rd1[12]~214_combout  = ( \banco_registradores|rd1[12]~213_combout  & ( \banco_registradores|rd1[12]~212_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[12]~211_combout ) ) ) 
// ) # ( !\banco_registradores|rd1[12]~213_combout  & ( \banco_registradores|rd1[12]~212_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[12]~211_combout ))) ) ) ) # ( \banco_registradores|rd1[12]~213_combout  & ( !\banco_registradores|rd1[12]~212_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[12]~211_combout ))) ) ) 
// ) # ( !\banco_registradores|rd1[12]~213_combout  & ( !\banco_registradores|rd1[12]~212_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[12]~211_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\banco_registradores|rd1[12]~211_combout ),
	.datae(!\banco_registradores|rd1[12]~213_combout ),
	.dataf(!\banco_registradores|rd1[12]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~214 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~214 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \banco_registradores|rd1[12]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N54
cyclonev_lcell_comb \banco_registradores|rd1[12]~221 (
// Equation(s):
// \banco_registradores|rd1[12]~221_combout  = ( \banco_registradores|rd1[12]~220_combout  & ( \banco_registradores|rd1[12]~214_combout  & ( (((\banco_registradores|rd1[12]~215_combout  & \banco_registradores|rd1[31]~1_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19])) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[12]~220_combout  & ( \banco_registradores|rd1[12]~214_combout  & ( 
// ((\banco_registradores|rd1[12]~215_combout  & \banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[12]~220_combout  & ( !\banco_registradores|rd1[12]~214_combout  & ( 
// ((\banco_registradores|rd1[12]~215_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[12]~220_combout  & ( !\banco_registradores|rd1[12]~214_combout  
// & ( (\banco_registradores|rd1[12]~215_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[14]~192_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[12]~215_combout ),
	.datad(!\banco_registradores|rd1[31]~1_combout ),
	.datae(!\banco_registradores|rd1[12]~220_combout ),
	.dataf(!\banco_registradores|rd1[12]~214_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[12]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[12]~221 .extended_lut = "off";
defparam \banco_registradores|rd1[12]~221 .lut_mask = 64'h000F333F555F777F;
defparam \banco_registradores|rd1[12]~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N27
cyclonev_lcell_comb \gerador_imediatos|Selector19~0 (
// Equation(s):
// \gerador_imediatos|Selector19~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [2] ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [31])) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [31])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector19~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector19~0 .lut_mask = 64'h0F3300000F3300FF;
defparam \gerador_imediatos|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N33
cyclonev_lcell_comb \gerador_imediatos|Selector19~1 (
// Equation(s):
// \gerador_imediatos|Selector19~1_combout  = ( \gerador_imediatos|Selector19~0_combout  & ( \control_unit|jal~0_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (\gerador_imediatos|Selector24~0_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]) # (\gerador_imediatos|Selector24~0_combout )))) ) ) ) # 
// ( !\gerador_imediatos|Selector19~0_combout  & ( \control_unit|jal~0_combout  & ( (\gerador_imediatos|Selector24~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) # (!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [5]))) ) ) ) # ( \gerador_imediatos|Selector19~0_combout  & ( !\control_unit|jal~0_combout  & ( (\gerador_imediatos|Selector24~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) # 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]))) ) ) ) # ( !\gerador_imediatos|Selector19~0_combout  & ( !\control_unit|jal~0_combout  & ( (\gerador_imediatos|Selector24~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) # (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]))) ) ) )

	.dataa(!\gerador_imediatos|Selector24~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datae(!\gerador_imediatos|Selector19~0_combout ),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector19~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector19~1 .lut_mask = 64'h545454545454545C;
defparam \gerador_imediatos|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N32
dffeas \banco_registradores|regs[14][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N24
cyclonev_lcell_comb \banco_registradores|regs[13][11]~feeder (
// Equation(s):
// \banco_registradores|regs[13][11]~feeder_combout  = ( \inst18|o[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][11]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N26
dffeas \banco_registradores|regs[13][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N5
dffeas \banco_registradores|regs[12][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N20
dffeas \banco_registradores|regs[15][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N15
cyclonev_lcell_comb \banco_registradores|rd2[11]~215 (
// Equation(s):
// \banco_registradores|rd2[11]~215_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][11]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[13][11]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[12][11]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][11]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[15][11]~q  & ( (\banco_registradores|regs[13][11]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[15][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[12][11]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[14][11]~q )) ) ) )

	.dataa(!\banco_registradores|regs[14][11]~q ),
	.datab(!\banco_registradores|regs[13][11]~q ),
	.datac(!\banco_registradores|regs[12][11]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[15][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~215 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~215 .lut_mask = 64'h0F5533000F5533FF;
defparam \banco_registradores|rd2[11]~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N59
dffeas \banco_registradores|regs[1][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N53
dffeas \banco_registradores|regs[3][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N32
dffeas \banco_registradores|regs[2][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd2[11]~217 (
// Equation(s):
// \banco_registradores|rd2[11]~217_combout  = ( \banco_registradores|regs[2][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[1][11]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[3][11]~q ))))) ) ) # ( !\banco_registradores|regs[2][11]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[1][11]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[3][11]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[1][11]~q ),
	.datad(!\banco_registradores|regs[3][11]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~217 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~217 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rd2[11]~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N56
dffeas \banco_registradores|regs[4][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N8
dffeas \banco_registradores|regs[6][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y11_N8
dffeas \banco_registradores|regs[5][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N35
dffeas \banco_registradores|regs[7][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd2[11]~216 (
// Equation(s):
// \banco_registradores|rd2[11]~216_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][11]~q ),
	.datab(!\banco_registradores|regs[6][11]~q ),
	.datac(!\banco_registradores|regs[5][11]~q ),
	.datad(!\banco_registradores|regs[7][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~216 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~216 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd2[11]~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \banco_registradores|rd2[11]~218 (
// Equation(s):
// \banco_registradores|rd2[11]~218_combout  = ( \banco_registradores|rd2[11]~216_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[11]~217_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[11]~215_combout )))) ) ) ) # ( !\banco_registradores|rd2[11]~216_combout  & ( 
// \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[11]~217_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[11]~215_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|rd2[11]~215_combout ),
	.datac(!\banco_registradores|rd2[11]~217_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[11]~216_combout ),
	.dataf(!\banco_registradores|rd2[14]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~218 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~218 .lut_mask = 64'h000000000A335F33;
defparam \banco_registradores|rd2[11]~218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N14
dffeas \banco_registradores|regs[27][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N59
dffeas \banco_registradores|regs[31][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N59
dffeas \banco_registradores|regs[23][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N26
dffeas \banco_registradores|regs[19][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N15
cyclonev_lcell_comb \banco_registradores|rd2[11]~223 (
// Equation(s):
// \banco_registradores|rd2[11]~223_combout  = ( \banco_registradores|regs[23][11]~q  & ( \banco_registradores|regs[19][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[27][11]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[31][11]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[23][11]~q  & ( \banco_registradores|regs[19][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[27][11]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[31][11]~q ))))) ) ) ) # ( \banco_registradores|regs[23][11]~q  & ( !\banco_registradores|regs[19][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[27][11]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[31][11]~q ))))) ) ) ) # ( !\banco_registradores|regs[23][11]~q  & ( !\banco_registradores|regs[19][11]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[27][11]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[31][11]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\banco_registradores|regs[27][11]~q ),
	.datac(!\banco_registradores|regs[31][11]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[23][11]~q ),
	.dataf(!\banco_registradores|regs[19][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~223 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~223 .lut_mask = 64'h110511AFBB05BBAF;
defparam \banco_registradores|rd2[11]~223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N20
dffeas \banco_registradores|regs[21][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N8
dffeas \banco_registradores|regs[29][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N53
dffeas \banco_registradores|regs[17][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N47
dffeas \banco_registradores|regs[25][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N39
cyclonev_lcell_comb \banco_registradores|rd2[11]~221 (
// Equation(s):
// \banco_registradores|rd2[11]~221_combout  = ( \banco_registradores|regs[25][11]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[29][11]~q ) ) ) ) # ( !\banco_registradores|regs[25][11]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[29][11]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \banco_registradores|regs[25][11]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[17][11]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[21][11]~q )) ) ) ) # ( !\banco_registradores|regs[25][11]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[17][11]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[21][11]~q )) ) ) )

	.dataa(!\banco_registradores|regs[21][11]~q ),
	.datab(!\banco_registradores|regs[29][11]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|regs[17][11]~q ),
	.datae(!\banco_registradores|regs[25][11]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~221 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~221 .lut_mask = 64'h05F505F50303F3F3;
defparam \banco_registradores|rd2[11]~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N2
dffeas \banco_registradores|regs[20][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y12_N34
dffeas \banco_registradores|regs[16][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N32
dffeas \banco_registradores|regs[28][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \banco_registradores|regs[24][11]~feeder (
// Equation(s):
// \banco_registradores|regs[24][11]~feeder_combout  = ( \inst18|o[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][11]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N20
dffeas \banco_registradores|regs[24][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N45
cyclonev_lcell_comb \banco_registradores|rd2[11]~220 (
// Equation(s):
// \banco_registradores|rd2[11]~220_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][11]~q ),
	.datab(!\banco_registradores|regs[16][11]~q ),
	.datac(!\banco_registradores|regs[28][11]~q ),
	.datad(!\banco_registradores|regs[24][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~220 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~220 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd2[11]~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y13_N50
dffeas \banco_registradores|regs[22][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y13_N36
cyclonev_lcell_comb \banco_registradores|regs[18][11]~feeder (
// Equation(s):
// \banco_registradores|regs[18][11]~feeder_combout  = ( \inst18|o[11]~44_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[11]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][11]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y13_N38
dffeas \banco_registradores|regs[18][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N44
dffeas \banco_registradores|regs[26][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y13_N56
dffeas \banco_registradores|regs[30][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \banco_registradores|rd2[11]~222 (
// Equation(s):
// \banco_registradores|rd2[11]~222_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[30][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[26][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[18][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][11]~q ),
	.datab(!\banco_registradores|regs[18][11]~q ),
	.datac(!\banco_registradores|regs[26][11]~q ),
	.datad(!\banco_registradores|regs[30][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~222 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~222 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd2[11]~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N36
cyclonev_lcell_comb \banco_registradores|rd2[11]~224 (
// Equation(s):
// \banco_registradores|rd2[11]~224_combout  = ( \banco_registradores|rd2[11]~220_combout  & ( \banco_registradores|rd2[11]~222_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[11]~221_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[11]~223_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[11]~220_combout  & ( \banco_registradores|rd2[11]~222_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[11]~221_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # ((\banco_registradores|rd2[11]~223_combout )))) ) ) ) # ( 
// \banco_registradores|rd2[11]~220_combout  & ( !\banco_registradores|rd2[11]~222_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((\banco_registradores|rd2[11]~221_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[11]~223_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[11]~220_combout  & ( !\banco_registradores|rd2[11]~222_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[11]~221_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[11]~223_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[11]~223_combout ),
	.datad(!\banco_registradores|rd2[11]~221_combout ),
	.datae(!\banco_registradores|rd2[11]~220_combout ),
	.dataf(!\banco_registradores|rd2[11]~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~224 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~224 .lut_mask = 64'h012389AB4567CDEF;
defparam \banco_registradores|rd2[11]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N36
cyclonev_lcell_comb \inst17|o[11]~20 (
// Equation(s):
// \inst17|o[11]~20_combout  = ( !\banco_registradores|rd2[11]~219_combout  & ( \gerador_imediatos|Selector19~1_combout  & ( (!\banco_registradores|rd2[11]~218_combout  & (!\control_unit|WideOr2~1_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (!\banco_registradores|rd2[11]~224_combout )))) ) ) ) # ( \banco_registradores|rd2[11]~219_combout  & ( !\gerador_imediatos|Selector19~1_combout  & ( \control_unit|WideOr2~1_combout  ) 
// ) ) # ( !\banco_registradores|rd2[11]~219_combout  & ( !\gerador_imediatos|Selector19~1_combout  & ( ((!\banco_registradores|rd2[11]~218_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # 
// (!\banco_registradores|rd2[11]~224_combout )))) # (\control_unit|WideOr2~1_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\banco_registradores|rd2[11]~218_combout ),
	.datac(!\banco_registradores|rd2[11]~224_combout ),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(!\banco_registradores|rd2[11]~219_combout ),
	.dataf(!\gerador_imediatos|Selector19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[11]~20 .extended_lut = "off";
defparam \inst17|o[11]~20 .lut_mask = 64'hC8FF00FFC8000000;
defparam \inst17|o[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N26
dffeas \banco_registradores|regs[11][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N14
dffeas \banco_registradores|regs[8][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y9_N20
dffeas \banco_registradores|regs[10][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd1[11]~226 (
// Equation(s):
// \banco_registradores|rd1[11]~226_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[11][11]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[8][11]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][11]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[10][11]~q  & ( (\banco_registradores|regs[11][11]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[10][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[8][11]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][11]~q 
// ))) ) ) )

	.dataa(!\banco_registradores|regs[11][11]~q ),
	.datab(!\banco_registradores|regs[8][11]~q ),
	.datac(!\banco_registradores|regs[9][11]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[10][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~226 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~226 .lut_mask = 64'h330F0055330FFF55;
defparam \banco_registradores|rd1[11]~226 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N27
cyclonev_lcell_comb \banco_registradores|rd1[11]~228 (
// Equation(s):
// \banco_registradores|rd1[11]~228_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][11]~q ),
	.datab(!\banco_registradores|regs[25][11]~q ),
	.datac(!\banco_registradores|regs[29][11]~q ),
	.datad(!\banco_registradores|regs[17][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~228 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~228 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[11]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N27
cyclonev_lcell_comb \banco_registradores|rd1[11]~229 (
// Equation(s):
// \banco_registradores|rd1[11]~229_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][11]~q ),
	.datab(!\banco_registradores|regs[18][11]~q ),
	.datac(!\banco_registradores|regs[26][11]~q ),
	.datad(!\banco_registradores|regs[30][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~229 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~229 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[11]~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd1[11]~230 (
// Equation(s):
// \banco_registradores|rd1[11]~230_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][11]~q ),
	.datab(!\banco_registradores|regs[23][11]~q ),
	.datac(!\banco_registradores|regs[27][11]~q ),
	.datad(!\banco_registradores|regs[31][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~230 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~230 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd1[11]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \banco_registradores|rd1[11]~227 (
// Equation(s):
// \banco_registradores|rd1[11]~227_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[28][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[20][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[24][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[16][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][11]~q ),
	.datab(!\banco_registradores|regs[16][11]~q ),
	.datac(!\banco_registradores|regs[20][11]~q ),
	.datad(!\banco_registradores|regs[28][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~227 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~227 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[11]~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N54
cyclonev_lcell_comb \banco_registradores|rd1[11]~231 (
// Equation(s):
// \banco_registradores|rd1[11]~231_combout  = ( \banco_registradores|rd1[11]~230_combout  & ( \banco_registradores|rd1[11]~227_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[11]~229_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[11]~228_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\banco_registradores|rd1[11]~230_combout  & ( \banco_registradores|rd1[11]~227_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[11]~229_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[11]~228_combout ))) ) ) ) # ( \banco_registradores|rd1[11]~230_combout  & ( !\banco_registradores|rd1[11]~227_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[11]~229_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[11]~228_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\banco_registradores|rd1[11]~230_combout  & ( !\banco_registradores|rd1[11]~227_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[11]~229_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[11]~228_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[11]~228_combout ),
	.datad(!\banco_registradores|rd1[11]~229_combout ),
	.datae(!\banco_registradores|rd1[11]~230_combout ),
	.dataf(!\banco_registradores|rd1[11]~227_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~231 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~231 .lut_mask = 64'h042615378CAE9DBF;
defparam \banco_registradores|rd1[11]~231 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N33
cyclonev_lcell_comb \banco_registradores|rd1[11]~224 (
// Equation(s):
// \banco_registradores|rd1[11]~224_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][11]~q  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[1][11]~q ),
	.datac(!\banco_registradores|regs[2][11]~q ),
	.datad(!\banco_registradores|regs[3][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~224 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~224 .lut_mask = 64'h00000F0F333300FF;
defparam \banco_registradores|rd1[11]~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N9
cyclonev_lcell_comb \banco_registradores|rd1[11]~223 (
// Equation(s):
// \banco_registradores|rd1[11]~223_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][11]~q ),
	.datab(!\banco_registradores|regs[5][11]~q ),
	.datac(!\banco_registradores|regs[6][11]~q ),
	.datad(!\banco_registradores|regs[7][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~223 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~223 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd1[11]~223 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N39
cyclonev_lcell_comb \banco_registradores|rd1[11]~222 (
// Equation(s):
// \banco_registradores|rd1[11]~222_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[15][11]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[13][11]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[14][11]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[12][11]~q  ) ) )

	.dataa(!\banco_registradores|regs[12][11]~q ),
	.datab(!\banco_registradores|regs[15][11]~q ),
	.datac(!\banco_registradores|regs[14][11]~q ),
	.datad(!\banco_registradores|regs[13][11]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~222 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~222 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[11]~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd1[11]~225 (
// Equation(s):
// \banco_registradores|rd1[11]~225_combout  = ( \banco_registradores|rd1[11]~222_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[11]~224_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|rd1[11]~223_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) # ( !\banco_registradores|rd1[11]~222_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[11]~224_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|rd1[11]~223_combout ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|rd1[11]~224_combout ),
	.datad(!\banco_registradores|rd1[11]~223_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[11]~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~225 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~225 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \banco_registradores|rd1[11]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N48
cyclonev_lcell_comb \banco_registradores|rd1[11]~232 (
// Equation(s):
// \banco_registradores|rd1[11]~232_combout  = ( \banco_registradores|rd1[11]~231_combout  & ( \banco_registradores|rd1[11]~225_combout  & ( (((\banco_registradores|rd1[11]~226_combout  & \banco_registradores|rd1[31]~1_combout )) # 
// (\banco_registradores|rd1[14]~192_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[11]~231_combout  & ( \banco_registradores|rd1[11]~225_combout  & ( 
// ((\banco_registradores|rd1[11]~226_combout  & \banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[11]~231_combout  & ( !\banco_registradores|rd1[11]~225_combout  & ( 
// ((\banco_registradores|rd1[11]~226_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[11]~231_combout  & ( !\banco_registradores|rd1[11]~225_combout  
// & ( (\banco_registradores|rd1[11]~226_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[11]~226_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\banco_registradores|rd1[14]~192_combout ),
	.datae(!\banco_registradores|rd1[11]~231_combout ),
	.dataf(!\banco_registradores|rd1[11]~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[11]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[11]~232 .extended_lut = "off";
defparam \banco_registradores|rd1[11]~232 .lut_mask = 64'h0505373705FF37FF;
defparam \banco_registradores|rd1[11]~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y8_N23
dffeas \banco_registradores|regs[10][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N17
dffeas \banco_registradores|regs[8][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y8_N38
dffeas \banco_registradores|regs[11][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N18
cyclonev_lcell_comb \banco_registradores|rd1[10]~237 (
// Equation(s):
// \banco_registradores|rd1[10]~237_combout  = ( \banco_registradores|regs[11][10]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[10][10]~q ) ) ) ) # ( !\banco_registradores|regs[11][10]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[10][10]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \banco_registradores|regs[11][10]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[8][10]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][10]~q ))) ) ) ) # ( !\banco_registradores|regs[11][10]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[8][10]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[9][10]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[10][10]~q ),
	.datab(!\banco_registradores|regs[8][10]~q ),
	.datac(!\banco_registradores|regs[9][10]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[11][10]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~237 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~237 .lut_mask = 64'h330F330F550055FF;
defparam \banco_registradores|rd1[10]~237 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N6
cyclonev_lcell_comb \banco_registradores|regs[19][10]~feeder (
// Equation(s):
// \banco_registradores|regs[19][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N8
dffeas \banco_registradores|regs[19][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y7_N35
dffeas \banco_registradores|regs[31][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N0
cyclonev_lcell_comb \banco_registradores|regs[23][10]~feeder (
// Equation(s):
// \banco_registradores|regs[23][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y10_N2
dffeas \banco_registradores|regs[23][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y10_N32
dffeas \banco_registradores|regs[27][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N48
cyclonev_lcell_comb \banco_registradores|rd1[10]~241 (
// Equation(s):
// \banco_registradores|rd1[10]~241_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][10]~q ),
	.datab(!\banco_registradores|regs[31][10]~q ),
	.datac(!\banco_registradores|regs[23][10]~q ),
	.datad(!\banco_registradores|regs[27][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~241 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~241 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[10]~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N15
cyclonev_lcell_comb \banco_registradores|regs[22][10]~feeder (
// Equation(s):
// \banco_registradores|regs[22][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y13_N17
dffeas \banco_registradores|regs[22][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N26
dffeas \banco_registradores|regs[26][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N18
cyclonev_lcell_comb \banco_registradores|regs[18][10]~feeder (
// Equation(s):
// \banco_registradores|regs[18][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N19
dffeas \banco_registradores|regs[18][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y9_N50
dffeas \banco_registradores|regs[30][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd1[10]~240 (
// Equation(s):
// \banco_registradores|rd1[10]~240_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][10]~q ),
	.datab(!\banco_registradores|regs[26][10]~q ),
	.datac(!\banco_registradores|regs[18][10]~q ),
	.datad(!\banco_registradores|regs[30][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~240 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~240 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd1[10]~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \banco_registradores|regs[29][10]~feeder (
// Equation(s):
// \banco_registradores|regs[29][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N14
dffeas \banco_registradores|regs[29][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N14
dffeas \banco_registradores|regs[21][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y9_N31
dffeas \banco_registradores|regs[17][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \banco_registradores|regs[25][10]~feeder (
// Equation(s):
// \banco_registradores|regs[25][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N50
dffeas \banco_registradores|regs[25][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N51
cyclonev_lcell_comb \banco_registradores|rd1[10]~239 (
// Equation(s):
// \banco_registradores|rd1[10]~239_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[29][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[21][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[25][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[17][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][10]~q ),
	.datab(!\banco_registradores|regs[21][10]~q ),
	.datac(!\banco_registradores|regs[17][10]~q ),
	.datad(!\banco_registradores|regs[25][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~239 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~239 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[10]~239 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N33
cyclonev_lcell_comb \banco_registradores|regs[20][10]~feeder (
// Equation(s):
// \banco_registradores|regs[20][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N35
dffeas \banco_registradores|regs[20][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N9
cyclonev_lcell_comb \banco_registradores|regs[24][10]~feeder (
// Equation(s):
// \banco_registradores|regs[24][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y12_N11
dffeas \banco_registradores|regs[24][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \banco_registradores|regs[28][10]~feeder (
// Equation(s):
// \banco_registradores|regs[28][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N38
dffeas \banco_registradores|regs[28][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y13_N50
dffeas \banco_registradores|regs[16][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N54
cyclonev_lcell_comb \banco_registradores|rd1[10]~238 (
// Equation(s):
// \banco_registradores|rd1[10]~238_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[28][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[20][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[24][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[16][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][10]~q ),
	.datab(!\banco_registradores|regs[24][10]~q ),
	.datac(!\banco_registradores|regs[28][10]~q ),
	.datad(!\banco_registradores|regs[16][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~238 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~238 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[10]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N54
cyclonev_lcell_comb \banco_registradores|rd1[10]~242 (
// Equation(s):
// \banco_registradores|rd1[10]~242_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|rd1[10]~238_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[10]~239_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[10]~241_combout )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|rd1[10]~238_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|rd1[10]~240_combout ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\banco_registradores|rd1[10]~238_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[10]~239_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[10]~241_combout )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\banco_registradores|rd1[10]~238_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// \banco_registradores|rd1[10]~240_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\banco_registradores|rd1[10]~241_combout ),
	.datac(!\banco_registradores|rd1[10]~240_combout ),
	.datad(!\banco_registradores|rd1[10]~239_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\banco_registradores|rd1[10]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~242 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~242 .lut_mask = 64'h050511BBAFAF11BB;
defparam \banco_registradores|rd1[10]~242 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y10_N26
dffeas \banco_registradores|regs[1][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N44
dffeas \banco_registradores|regs[2][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y10_N2
dffeas \banco_registradores|regs[3][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[10]~235 (
// Equation(s):
// \banco_registradores|rd1[10]~235_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][10]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[2][10]~q ),
	.datad(!\banco_registradores|regs[3][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~235 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~235 .lut_mask = 64'h00000F0F555500FF;
defparam \banco_registradores|rd1[10]~235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N0
cyclonev_lcell_comb \banco_registradores|regs[13][10]~feeder (
// Equation(s):
// \banco_registradores|regs[13][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N2
dffeas \banco_registradores|regs[13][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y11_N44
dffeas \banco_registradores|regs[14][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N15
cyclonev_lcell_comb \banco_registradores|regs[12][10]~feeder (
// Equation(s):
// \banco_registradores|regs[12][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y8_N17
dffeas \banco_registradores|regs[12][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N50
dffeas \banco_registradores|regs[15][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N15
cyclonev_lcell_comb \banco_registradores|rd1[10]~233 (
// Equation(s):
// \banco_registradores|rd1[10]~233_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[15][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[13][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[14][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[12][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][10]~q ),
	.datab(!\banco_registradores|regs[14][10]~q ),
	.datac(!\banco_registradores|regs[12][10]~q ),
	.datad(!\banco_registradores|regs[15][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~233 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~233 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd1[10]~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N24
cyclonev_lcell_comb \banco_registradores|regs[4][10]~feeder (
// Equation(s):
// \banco_registradores|regs[4][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N26
dffeas \banco_registradores|regs[4][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y11_N14
dffeas \banco_registradores|regs[6][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[10]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N6
cyclonev_lcell_comb \banco_registradores|regs[5][10]~feeder (
// Equation(s):
// \banco_registradores|regs[5][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N8
dffeas \banco_registradores|regs[5][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N48
cyclonev_lcell_comb \banco_registradores|regs[7][10]~feeder (
// Equation(s):
// \banco_registradores|regs[7][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[7][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y11_N50
dffeas \banco_registradores|regs[7][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N45
cyclonev_lcell_comb \banco_registradores|rd1[10]~234 (
// Equation(s):
// \banco_registradores|rd1[10]~234_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][10]~q ),
	.datab(!\banco_registradores|regs[6][10]~q ),
	.datac(!\banco_registradores|regs[5][10]~q ),
	.datad(!\banco_registradores|regs[7][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~234 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~234 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd1[10]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N33
cyclonev_lcell_comb \banco_registradores|rd1[10]~236 (
// Equation(s):
// \banco_registradores|rd1[10]~236_combout  = ( \banco_registradores|rd1[10]~233_combout  & ( \banco_registradores|rd1[10]~234_combout  & ( ((\banco_registradores|rd1[10]~235_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[10]~233_combout  & ( \banco_registradores|rd1[10]~234_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[10]~235_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \banco_registradores|rd1[10]~233_combout  & ( !\banco_registradores|rd1[10]~234_combout  & ( 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[10]~235_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[10]~233_combout  & ( 
// !\banco_registradores|rd1[10]~234_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[10]~235_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|rd1[10]~235_combout ),
	.datae(!\banco_registradores|rd1[10]~233_combout ),
	.dataf(!\banco_registradores|rd1[10]~234_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~236 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~236 .lut_mask = 64'h00C033F30CCC3FFF;
defparam \banco_registradores|rd1[10]~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \banco_registradores|rd1[10]~243 (
// Equation(s):
// \banco_registradores|rd1[10]~243_combout  = ( \banco_registradores|rd1[10]~242_combout  & ( \banco_registradores|rd1[10]~236_combout  & ( (((\banco_registradores|rd1[10]~237_combout  & \banco_registradores|rd1[31]~1_combout )) # 
// (\banco_registradores|rd1[14]~192_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[10]~242_combout  & ( \banco_registradores|rd1[10]~236_combout  & ( 
// ((\banco_registradores|rd1[10]~237_combout  & \banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[10]~242_combout  & ( !\banco_registradores|rd1[10]~236_combout  & ( 
// ((\banco_registradores|rd1[10]~237_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[10]~242_combout  & ( !\banco_registradores|rd1[10]~236_combout  
// & ( (\banco_registradores|rd1[10]~237_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[10]~237_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\banco_registradores|rd1[14]~192_combout ),
	.datae(!\banco_registradores|rd1[10]~242_combout ),
	.dataf(!\banco_registradores|rd1[10]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[10]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[10]~243 .extended_lut = "off";
defparam \banco_registradores|rd1[10]~243 .lut_mask = 64'h0505373705FF37FF;
defparam \banco_registradores|rd1[10]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N24
cyclonev_lcell_comb \control_unit|Decoder2~2 (
// Equation(s):
// \control_unit|Decoder2~2_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( \control_unit|Decoder2~1_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\control_unit|Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Decoder2~2 .extended_lut = "off";
defparam \control_unit|Decoder2~2 .lut_mask = 64'h00000000F0F00000;
defparam \control_unit|Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \clock_mem_dados~input (
	.i(clock_mem_dados),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock_mem_dados~input_o ));
// synopsys translate_off
defparam \clock_mem_dados~input .bus_hold = "false";
defparam \clock_mem_dados~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clock_mem_dados~inputCLKENA0 (
	.inclk(\clock_mem_dados~input_o ),
	.ena(vcc),
	.outclk(\clock_mem_dados~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock_mem_dados~inputCLKENA0 .clock_type = "global clock";
defparam \clock_mem_dados~inputCLKENA0 .disable_mode = "low";
defparam \clock_mem_dados~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock_mem_dados~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock_mem_dados~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X66_Y10_N2
dffeas \banco_registradores|regs[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N50
dffeas \banco_registradores|regs[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N59
dffeas \banco_registradores|regs[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N30
cyclonev_lcell_comb \banco_registradores|rd2[2]~316 (
// Equation(s):
// \banco_registradores|rd2[2]~316_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[2][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[1][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][2]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][2]~q ),
	.datad(!\banco_registradores|regs[2][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~316 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~316 .lut_mask = 64'h0000555500FF0F0F;
defparam \banco_registradores|rd2[2]~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N53
dffeas \banco_registradores|regs[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N18
cyclonev_lcell_comb \banco_registradores|regs[12][2]~feeder (
// Equation(s):
// \banco_registradores|regs[12][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N19
dffeas \banco_registradores|regs[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N18
cyclonev_lcell_comb \banco_registradores|regs[14][2]~feeder (
// Equation(s):
// \banco_registradores|regs[14][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[14][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[14][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[14][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[14][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N20
dffeas \banco_registradores|regs[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N26
dffeas \banco_registradores|regs[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N27
cyclonev_lcell_comb \banco_registradores|rd2[2]~314 (
// Equation(s):
// \banco_registradores|rd2[2]~314_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[15][2]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[12][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[14][2]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[13][2]~q  & ( (\banco_registradores|regs[15][2]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[13][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[12][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[14][2]~q 
// ))) ) ) )

	.dataa(!\banco_registradores|regs[15][2]~q ),
	.datab(!\banco_registradores|regs[12][2]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[14][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~314 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~314 .lut_mask = 64'h303F0505303FF5F5;
defparam \banco_registradores|rd2[2]~314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N38
dffeas \banco_registradores|regs[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N26
dffeas \banco_registradores|regs[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N15
cyclonev_lcell_comb \banco_registradores|regs[4][2]~feeder (
// Equation(s):
// \banco_registradores|regs[4][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N16
dffeas \banco_registradores|regs[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N56
dffeas \banco_registradores|regs[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd2[2]~315 (
// Equation(s):
// \banco_registradores|rd2[2]~315_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][2]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][2]~q ),
	.datab(!\banco_registradores|regs[6][2]~q ),
	.datac(!\banco_registradores|regs[4][2]~q ),
	.datad(!\banco_registradores|regs[7][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~315 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~315 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[2]~315 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N18
cyclonev_lcell_comb \banco_registradores|rd2[2]~317 (
// Equation(s):
// \banco_registradores|rd2[2]~317_combout  = ( \banco_registradores|rd2[2]~315_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\banco_registradores|rd2[2]~316_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[2]~314_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[2]~315_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[2]~316_combout  & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[2]~314_combout )))) ) ) )

	.dataa(!\banco_registradores|rd2[2]~316_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|rd2[2]~314_combout ),
	.datae(!\banco_registradores|rd2[2]~315_combout ),
	.dataf(!\banco_registradores|rd2[14]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~317 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~317 .lut_mask = 64'h00000000404F707F;
defparam \banco_registradores|rd2[2]~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N32
dffeas \banco_registradores|regs[18][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N14
dffeas \banco_registradores|regs[30][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N6
cyclonev_lcell_comb \banco_registradores|regs[22][2]~feeder (
// Equation(s):
// \banco_registradores|regs[22][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[22][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[22][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N8
dffeas \banco_registradores|regs[22][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N38
dffeas \banco_registradores|regs[26][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N39
cyclonev_lcell_comb \banco_registradores|rd2[2]~321 (
// Equation(s):
// \banco_registradores|rd2[2]~321_combout  = ( \banco_registradores|regs[26][2]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[30][2]~q ) ) ) ) # ( !\banco_registradores|regs[26][2]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[30][2]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22]) ) ) ) # ( \banco_registradores|regs[26][2]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[18][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[22][2]~q ))) ) ) ) # ( !\banco_registradores|regs[26][2]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[18][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[22][2]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[18][2]~q ),
	.datab(!\banco_registradores|regs[30][2]~q ),
	.datac(!\banco_registradores|regs[22][2]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[26][2]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~321 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~321 .lut_mask = 64'h550F550F0033FF33;
defparam \banco_registradores|rd2[2]~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N25
dffeas \banco_registradores|regs[17][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \banco_registradores|regs[25][2]~feeder (
// Equation(s):
// \banco_registradores|regs[25][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N56
dffeas \banco_registradores|regs[25][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N56
dffeas \banco_registradores|regs[21][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N20
dffeas \banco_registradores|regs[29][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N57
cyclonev_lcell_comb \banco_registradores|rd2[2]~320 (
// Equation(s):
// \banco_registradores|rd2[2]~320_combout  = ( \banco_registradores|regs[21][2]~q  & ( \banco_registradores|regs[29][2]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[17][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][2]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|regs[21][2]~q  & ( 
// \banco_registradores|regs[29][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[17][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][2]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) 
// # ( \banco_registradores|regs[21][2]~q  & ( !\banco_registradores|regs[29][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|regs[17][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][2]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\banco_registradores|regs[21][2]~q  & ( !\banco_registradores|regs[29][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[17][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][2]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[17][2]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[25][2]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[21][2]~q ),
	.dataf(!\banco_registradores|regs[29][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~320 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~320 .lut_mask = 64'h440C770C443F773F;
defparam \banco_registradores|rd2[2]~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N38
dffeas \banco_registradores|regs[23][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N47
dffeas \banco_registradores|regs[31][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N47
dffeas \banco_registradores|regs[19][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N26
dffeas \banco_registradores|regs[27][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N39
cyclonev_lcell_comb \banco_registradores|rd2[2]~322 (
// Equation(s):
// \banco_registradores|rd2[2]~322_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][2]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][2]~q ),
	.datab(!\banco_registradores|regs[31][2]~q ),
	.datac(!\banco_registradores|regs[19][2]~q ),
	.datad(!\banco_registradores|regs[27][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~322 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~322 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd2[2]~322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N53
dffeas \banco_registradores|regs[20][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N6
cyclonev_lcell_comb \banco_registradores|regs[28][2]~feeder (
// Equation(s):
// \banco_registradores|regs[28][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N8
dffeas \banco_registradores|regs[28][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N53
dffeas \banco_registradores|regs[16][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N3
cyclonev_lcell_comb \banco_registradores|regs[24][2]~feeder (
// Equation(s):
// \banco_registradores|regs[24][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y9_N5
dffeas \banco_registradores|regs[24][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N21
cyclonev_lcell_comb \banco_registradores|rd2[2]~319 (
// Equation(s):
// \banco_registradores|rd2[2]~319_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][2]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][2]~q ),
	.datab(!\banco_registradores|regs[28][2]~q ),
	.datac(!\banco_registradores|regs[16][2]~q ),
	.datad(!\banco_registradores|regs[24][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~319 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~319 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd2[2]~319 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N0
cyclonev_lcell_comb \banco_registradores|rd2[2]~323 (
// Equation(s):
// \banco_registradores|rd2[2]~323_combout  = ( \banco_registradores|rd2[2]~322_combout  & ( \banco_registradores|rd2[2]~319_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|rd2[2]~320_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) 
// # (\banco_registradores|rd2[2]~321_combout ))) ) ) ) # ( !\banco_registradores|rd2[2]~322_combout  & ( \banco_registradores|rd2[2]~319_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|rd2[2]~320_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[2]~321_combout  & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( \banco_registradores|rd2[2]~322_combout  & ( !\banco_registradores|rd2[2]~319_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|rd2[2]~320_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # 
// (\banco_registradores|rd2[2]~321_combout ))) ) ) ) # ( !\banco_registradores|rd2[2]~322_combout  & ( !\banco_registradores|rd2[2]~319_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|rd2[2]~320_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[2]~321_combout  & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\banco_registradores|rd2[2]~321_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|rd2[2]~320_combout ),
	.datae(!\banco_registradores|rd2[2]~322_combout ),
	.dataf(!\banco_registradores|rd2[2]~319_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~323 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~323 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \banco_registradores|rd2[2]~323 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N6
cyclonev_lcell_comb \inst17|o[2]~26 (
// Equation(s):
// \inst17|o[2]~26_combout  = ( !\control_unit|WideOr2~1_combout  & ( ((((\banco_registradores|rd2[2]~323_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [24])) # (\banco_registradores|rd2[2]~318_combout ))) # 
// (\banco_registradores|rd2[2]~317_combout ) ) ) # ( \control_unit|WideOr2~1_combout  & ( ((!\gerador_imediatos|Selector21~3_combout  & (\gerador_imediatos|Selector22~0_combout ))) ) )

	.dataa(!\banco_registradores|rd2[2]~317_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\gerador_imediatos|Selector22~0_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\control_unit|WideOr2~1_combout ),
	.dataf(!\banco_registradores|rd2[2]~318_combout ),
	.datag(!\banco_registradores|rd2[2]~323_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[2]~26 .extended_lut = "on";
defparam \inst17|o[2]~26 .lut_mask = 64'h555F0C0CFFFF0C0C;
defparam \inst17|o[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N54
cyclonev_lcell_comb \banco_registradores|regs[8][2]~feeder (
// Equation(s):
// \banco_registradores|regs[8][2]~feeder_combout  = ( \inst18|o[2]~54_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][2]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N56
dffeas \banco_registradores|regs[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y7_N56
dffeas \banco_registradores|regs[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N59
dffeas \banco_registradores|regs[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N48
cyclonev_lcell_comb \banco_registradores|rd1[2]~325 (
// Equation(s):
// \banco_registradores|rd1[2]~325_combout  = ( \banco_registradores|regs[10][2]~q  & ( \banco_registradores|regs[11][2]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[8][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][2]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\banco_registradores|regs[10][2]~q  & ( 
// \banco_registradores|regs[11][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[8][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][2]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) ) ) ) 
// # ( \banco_registradores|regs[10][2]~q  & ( !\banco_registradores|regs[11][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[8][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][2]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( !\banco_registradores|regs[10][2]~q  & ( !\banco_registradores|regs[11][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[8][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][2]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\banco_registradores|regs[8][2]~q ),
	.datac(!\banco_registradores|regs[9][2]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[10][2]~q ),
	.dataf(!\banco_registradores|regs[11][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~325 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~325 .lut_mask = 64'h220A770A225F775F;
defparam \banco_registradores|rd1[2]~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N27
cyclonev_lcell_comb \banco_registradores|rd1[2]~326 (
// Equation(s):
// \banco_registradores|rd1[2]~326_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][2]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][2]~q ),
	.datab(!\banco_registradores|regs[16][2]~q ),
	.datac(!\banco_registradores|regs[28][2]~q ),
	.datad(!\banco_registradores|regs[20][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~326 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~326 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[2]~326 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd1[2]~328 (
// Equation(s):
// \banco_registradores|rd1[2]~328_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[26][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[30][2]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[22][2]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|regs[18][2]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[22][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[26][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[30][2]~q 
// ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\banco_registradores|regs[22][2]~q  & ( (\banco_registradores|regs[18][2]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[26][2]~q ),
	.datab(!\banco_registradores|regs[18][2]~q ),
	.datac(!\banco_registradores|regs[30][2]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[22][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~328 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~328 .lut_mask = 64'h3300550F33FF550F;
defparam \banco_registradores|rd1[2]~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N12
cyclonev_lcell_comb \banco_registradores|rd1[2]~327 (
// Equation(s):
// \banco_registradores|rd1[2]~327_combout  = ( \banco_registradores|regs[21][2]~q  & ( \banco_registradores|regs[29][2]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[17][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[25][2]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|regs[21][2]~q  & ( 
// \banco_registradores|regs[29][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[17][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[25][2]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) ) 
// # ( \banco_registradores|regs[21][2]~q  & ( !\banco_registradores|regs[29][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\banco_registradores|regs[17][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[25][2]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( !\banco_registradores|regs[21][2]~q  & ( !\banco_registradores|regs[29][2]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[17][2]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[25][2]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[17][2]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\banco_registradores|regs[25][2]~q ),
	.datae(!\banco_registradores|regs[21][2]~q ),
	.dataf(!\banco_registradores|regs[29][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~327 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~327 .lut_mask = 64'h404C707C434F737F;
defparam \banco_registradores|rd1[2]~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd1[2]~329 (
// Equation(s):
// \banco_registradores|rd1[2]~329_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][2]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][2]~q ),
	.datab(!\banco_registradores|regs[31][2]~q ),
	.datac(!\banco_registradores|regs[19][2]~q ),
	.datad(!\banco_registradores|regs[23][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~329 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~329 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[2]~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N0
cyclonev_lcell_comb \banco_registradores|rd1[2]~330 (
// Equation(s):
// \banco_registradores|rd1[2]~330_combout  = ( \banco_registradores|rd1[2]~327_combout  & ( \banco_registradores|rd1[2]~329_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[2]~326_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[2]~328_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[2]~327_combout  & ( 
// \banco_registradores|rd1[2]~329_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[2]~326_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[2]~328_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( \banco_registradores|rd1[2]~327_combout  & ( 
// !\banco_registradores|rd1[2]~329_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) # (\banco_registradores|rd1[2]~326_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & \banco_registradores|rd1[2]~328_combout )))) ) ) ) # ( !\banco_registradores|rd1[2]~327_combout  & ( 
// !\banco_registradores|rd1[2]~329_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[2]~326_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[2]~328_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\banco_registradores|rd1[2]~326_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\banco_registradores|rd1[2]~328_combout ),
	.datae(!\banco_registradores|rd1[2]~327_combout ),
	.dataf(!\banco_registradores|rd1[2]~329_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~330 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~330 .lut_mask = 64'h20702A7A25752F7F;
defparam \banco_registradores|rd1[2]~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N54
cyclonev_lcell_comb \banco_registradores|rd1[2]~323 (
// Equation(s):
// \banco_registradores|rd1[2]~323_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[1][2]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[3][2]~q ))) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( (\banco_registradores|regs[2][2]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) )

	.dataa(!\banco_registradores|regs[1][2]~q ),
	.datab(!\banco_registradores|regs[3][2]~q ),
	.datac(!\banco_registradores|regs[2][2]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~323 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~323 .lut_mask = 64'h000F000F55335533;
defparam \banco_registradores|rd1[2]~323 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N3
cyclonev_lcell_comb \banco_registradores|rd1[2]~321 (
// Equation(s):
// \banco_registradores|rd1[2]~321_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][2]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][2]~q ),
	.datab(!\banco_registradores|regs[14][2]~q ),
	.datac(!\banco_registradores|regs[12][2]~q ),
	.datad(!\banco_registradores|regs[13][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~321 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~321 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[2]~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \banco_registradores|rd1[2]~322 (
// Equation(s):
// \banco_registradores|rd1[2]~322_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][2]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][2]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][2]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][2]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][2]~q ),
	.datab(!\banco_registradores|regs[6][2]~q ),
	.datac(!\banco_registradores|regs[7][2]~q ),
	.datad(!\banco_registradores|regs[4][2]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~322 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~322 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[2]~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N12
cyclonev_lcell_comb \banco_registradores|rd1[2]~324 (
// Equation(s):
// \banco_registradores|rd1[2]~324_combout  = ( \banco_registradores|rd1[2]~321_combout  & ( \banco_registradores|rd1[2]~322_combout  & ( ((\banco_registradores|rd1[2]~323_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[2]~321_combout  & ( \banco_registradores|rd1[2]~322_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[2]~323_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \banco_registradores|rd1[2]~321_combout  & ( !\banco_registradores|rd1[2]~322_combout  & ( 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[2]~323_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[2]~321_combout  & ( 
// !\banco_registradores|rd1[2]~322_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[2]~323_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\banco_registradores|rd1[2]~323_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd1[2]~321_combout ),
	.dataf(!\banco_registradores|rd1[2]~322_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~324 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~324 .lut_mask = 64'h08083B3B4C4C7F7F;
defparam \banco_registradores|rd1[2]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N24
cyclonev_lcell_comb \banco_registradores|rd1[2]~331 (
// Equation(s):
// \banco_registradores|rd1[2]~331_combout  = ( \banco_registradores|rd1[2]~330_combout  & ( \banco_registradores|rd1[2]~324_combout  & ( (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[2]~325_combout )) # 
// (\banco_registradores|rd1[14]~192_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[2]~330_combout  & ( \banco_registradores|rd1[2]~324_combout  & ( ((\banco_registradores|rd1[31]~1_combout  
// & \banco_registradores|rd1[2]~325_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[2]~330_combout  & ( !\banco_registradores|rd1[2]~324_combout  & ( ((\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[2]~325_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[2]~330_combout  & ( !\banco_registradores|rd1[2]~324_combout  & ( (\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[2]~325_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\banco_registradores|rd1[14]~192_combout ),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\banco_registradores|rd1[2]~325_combout ),
	.datae(!\banco_registradores|rd1[2]~330_combout ),
	.dataf(!\banco_registradores|rd1[2]~324_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[2]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[2]~331 .extended_lut = "off";
defparam \banco_registradores|rd1[2]~331 .lut_mask = 64'h000F555F333F777F;
defparam \banco_registradores|rd1[2]~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \gerador_imediatos|Selector21~0 (
// Equation(s):
// \gerador_imediatos|Selector21~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]) # (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector21~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector21~0 .lut_mask = 64'h0000FF00FA00FF00;
defparam \gerador_imediatos|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N33
cyclonev_lcell_comb \gerador_imediatos|Selector23~0 (
// Equation(s):
// \gerador_imediatos|Selector23~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \control_unit|jal~0_combout  & ( (\gerador_imediatos|Selector21~1_combout  & (!\gerador_imediatos|Selector21~0_combout  & 
// ((!\gerador_imediatos|Selector21~2_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8])))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \control_unit|jal~0_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & (\gerador_imediatos|Selector21~2_combout  & (\gerador_imediatos|Selector21~1_combout  & !\gerador_imediatos|Selector21~0_combout ))) ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\control_unit|jal~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & (\gerador_imediatos|Selector21~2_combout  & (\gerador_imediatos|Selector21~1_combout  & 
// !\gerador_imediatos|Selector21~0_combout ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\control_unit|jal~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [8] & 
// (\gerador_imediatos|Selector21~2_combout  & (\gerador_imediatos|Selector21~1_combout  & !\gerador_imediatos|Selector21~0_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datab(!\gerador_imediatos|Selector21~2_combout ),
	.datac(!\gerador_imediatos|Selector21~1_combout ),
	.datad(!\gerador_imediatos|Selector21~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector23~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector23~0 .lut_mask = 64'h0100010001000D00;
defparam \gerador_imediatos|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N2
dffeas \banco_registradores|regs[27][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N14
dffeas \banco_registradores|regs[23][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N5
dffeas \banco_registradores|regs[31][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N44
dffeas \banco_registradores|regs[19][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N42
cyclonev_lcell_comb \banco_registradores|rd1[1]~340 (
// Equation(s):
// \banco_registradores|rd1[1]~340_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][1]~q ),
	.datab(!\banco_registradores|regs[23][1]~q ),
	.datac(!\banco_registradores|regs[31][1]~q ),
	.datad(!\banco_registradores|regs[19][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~340 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~340 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[1]~340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N56
dffeas \banco_registradores|regs[24][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N2
dffeas \banco_registradores|regs[20][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y7_N20
dffeas \banco_registradores|regs[28][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N33
cyclonev_lcell_comb \banco_registradores|regs[16][1]~feeder (
// Equation(s):
// \banco_registradores|regs[16][1]~feeder_combout  = ( \inst18|o[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][1]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N35
dffeas \banco_registradores|regs[16][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N9
cyclonev_lcell_comb \banco_registradores|rd1[1]~337 (
// Equation(s):
// \banco_registradores|rd1[1]~337_combout  = ( \banco_registradores|regs[16][1]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[24][1]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[28][1]~q ))) ) ) ) # ( !\banco_registradores|regs[16][1]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[24][1]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[28][1]~q ))) ) ) ) # ( \banco_registradores|regs[16][1]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[20][1]~q ) ) ) ) # ( !\banco_registradores|regs[16][1]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[20][1]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [17]) ) ) )

	.dataa(!\banco_registradores|regs[24][1]~q ),
	.datab(!\banco_registradores|regs[20][1]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[28][1]~q ),
	.datae(!\banco_registradores|regs[16][1]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~337 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~337 .lut_mask = 64'h0303F3F3505F505F;
defparam \banco_registradores|rd1[1]~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N0
cyclonev_lcell_comb \banco_registradores|regs[25][1]~feeder (
// Equation(s):
// \banco_registradores|regs[25][1]~feeder_combout  = ( \inst18|o[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][1]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y8_N2
dffeas \banco_registradores|regs[25][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N17
dffeas \banco_registradores|regs[29][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N56
dffeas \banco_registradores|regs[21][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N20
dffeas \banco_registradores|regs[17][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N51
cyclonev_lcell_comb \banco_registradores|rd1[1]~338 (
// Equation(s):
// \banco_registradores|rd1[1]~338_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][1]~q ),
	.datab(!\banco_registradores|regs[29][1]~q ),
	.datac(!\banco_registradores|regs[21][1]~q ),
	.datad(!\banco_registradores|regs[17][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~338 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~338 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd1[1]~338 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N2
dffeas \banco_registradores|regs[22][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N8
dffeas \banco_registradores|regs[18][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N8
dffeas \banco_registradores|regs[26][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N26
dffeas \banco_registradores|regs[30][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N3
cyclonev_lcell_comb \banco_registradores|rd1[1]~339 (
// Equation(s):
// \banco_registradores|rd1[1]~339_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][1]~q ),
	.datab(!\banco_registradores|regs[18][1]~q ),
	.datac(!\banco_registradores|regs[26][1]~q ),
	.datad(!\banco_registradores|regs[30][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~339 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~339 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[1]~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N0
cyclonev_lcell_comb \banco_registradores|rd1[1]~341 (
// Equation(s):
// \banco_registradores|rd1[1]~341_combout  = ( \banco_registradores|rd1[1]~338_combout  & ( \banco_registradores|rd1[1]~339_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[1]~337_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[1]~340_combout )))) ) 
// ) ) # ( !\banco_registradores|rd1[1]~338_combout  & ( \banco_registradores|rd1[1]~339_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[1]~337_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[1]~340_combout ))) ) ) ) 
// # ( \banco_registradores|rd1[1]~338_combout  & ( !\banco_registradores|rd1[1]~339_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[1]~337_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[1]~340_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[1]~338_combout  & ( !\banco_registradores|rd1[1]~339_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[1]~337_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[1]~340_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[1]~340_combout ),
	.datad(!\banco_registradores|rd1[1]~337_combout ),
	.datae(!\banco_registradores|rd1[1]~338_combout ),
	.dataf(!\banco_registradores|rd1[1]~339_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~341 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~341 .lut_mask = 64'h018945CD23AB67EF;
defparam \banco_registradores|rd1[1]~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N33
cyclonev_lcell_comb \banco_registradores|regs[8][1]~feeder (
// Equation(s):
// \banco_registradores|regs[8][1]~feeder_combout  = ( \inst18|o[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][1]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N35
dffeas \banco_registradores|regs[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N11
dffeas \banco_registradores|regs[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N38
dffeas \banco_registradores|regs[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N36
cyclonev_lcell_comb \banco_registradores|rd1[1]~336 (
// Equation(s):
// \banco_registradores|rd1[1]~336_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[8][1]~q ),
	.datab(!\banco_registradores|regs[11][1]~q ),
	.datac(!\banco_registradores|regs[10][1]~q ),
	.datad(!\banco_registradores|regs[9][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~336 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~336 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[1]~336 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N11
dffeas \banco_registradores|regs[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N20
dffeas \banco_registradores|regs[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N26
dffeas \banco_registradores|regs[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N18
cyclonev_lcell_comb \banco_registradores|rd1[1]~334 (
// Equation(s):
// \banco_registradores|rd1[1]~334_combout  = ( \banco_registradores|regs[2][1]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[1][1]~q 
// )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|regs[3][1]~q )))) ) ) # ( !\banco_registradores|regs[2][1]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[1][1]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|regs[3][1]~q )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[3][1]~q ),
	.datad(!\banco_registradores|regs[1][1]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~334 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~334 .lut_mask = 64'h0123012345674567;
defparam \banco_registradores|rd1[1]~334 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N26
dffeas \banco_registradores|regs[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N2
dffeas \banco_registradores|regs[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N17
dffeas \banco_registradores|regs[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N56
dffeas \banco_registradores|regs[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N57
cyclonev_lcell_comb \banco_registradores|rd1[1]~333 (
// Equation(s):
// \banco_registradores|rd1[1]~333_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][1]~q ),
	.datab(!\banco_registradores|regs[7][1]~q ),
	.datac(!\banco_registradores|regs[5][1]~q ),
	.datad(!\banco_registradores|regs[6][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~333 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~333 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[1]~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N6
cyclonev_lcell_comb \banco_registradores|regs[14][1]~feeder (
// Equation(s):
// \banco_registradores|regs[14][1]~feeder_combout  = ( \inst18|o[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[14][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[14][1]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[14][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[14][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N8
dffeas \banco_registradores|regs[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N14
dffeas \banco_registradores|regs[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N7
dffeas \banco_registradores|regs[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N56
dffeas \banco_registradores|regs[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[1]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N0
cyclonev_lcell_comb \banco_registradores|rd1[1]~332 (
// Equation(s):
// \banco_registradores|rd1[1]~332_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][1]~q ),
	.datab(!\banco_registradores|regs[15][1]~q ),
	.datac(!\banco_registradores|regs[12][1]~q ),
	.datad(!\banco_registradores|regs[13][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~332 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~332 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[1]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd1[1]~335 (
// Equation(s):
// \banco_registradores|rd1[1]~335_combout  = ( \banco_registradores|rd1[1]~333_combout  & ( \banco_registradores|rd1[1]~332_combout  & ( ((\banco_registradores|rd1[1]~334_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[1]~333_combout  & ( \banco_registradores|rd1[1]~332_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|rd1[1]~334_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \banco_registradores|rd1[1]~333_combout  & ( !\banco_registradores|rd1[1]~332_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[1]~334_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\banco_registradores|rd1[1]~333_combout  & ( 
// !\banco_registradores|rd1[1]~332_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[1]~334_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|rd1[1]~334_combout ),
	.datae(!\banco_registradores|rd1[1]~333_combout ),
	.dataf(!\banco_registradores|rd1[1]~332_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~335 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~335 .lut_mask = 64'h00A00AAA55F55FFF;
defparam \banco_registradores|rd1[1]~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N42
cyclonev_lcell_comb \banco_registradores|rd1[1]~342 (
// Equation(s):
// \banco_registradores|rd1[1]~342_combout  = ( \banco_registradores|rd1[1]~336_combout  & ( \banco_registradores|rd1[1]~335_combout  & ( (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & \banco_registradores|rd1[1]~341_combout )) # 
// (\banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[1]~336_combout  & ( \banco_registradores|rd1[1]~335_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] 
// & \banco_registradores|rd1[1]~341_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[1]~336_combout  & ( !\banco_registradores|rd1[1]~335_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [19] & \banco_registradores|rd1[1]~341_combout )) # (\banco_registradores|rd1[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd1[1]~336_combout  & ( !\banco_registradores|rd1[1]~335_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [19] & \banco_registradores|rd1[1]~341_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[14]~192_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[1]~341_combout ),
	.datad(!\banco_registradores|rd1[31]~1_combout ),
	.datae(!\banco_registradores|rd1[1]~336_combout ),
	.dataf(!\banco_registradores|rd1[1]~335_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[1]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[1]~342 .extended_lut = "off";
defparam \banco_registradores|rd1[1]~342 .lut_mask = 64'h030303FF575757FF;
defparam \banco_registradores|rd1[1]~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \inst|Selector30~0 (
// Equation(s):
// \inst|Selector30~0_combout  = ( \banco_registradores|rd1[1]~342_combout  & ( \control_unit|WideOr2~1_combout  ) ) # ( !\banco_registradores|rd1[1]~342_combout  & ( \control_unit|WideOr2~1_combout  & ( \gerador_imediatos|Selector23~0_combout  ) ) ) # ( 
// \banco_registradores|rd1[1]~342_combout  & ( !\control_unit|WideOr2~1_combout  ) ) # ( !\banco_registradores|rd1[1]~342_combout  & ( !\control_unit|WideOr2~1_combout  & ( \banco_registradores|rd2[1]~335_combout  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[1]~335_combout ),
	.datac(!\gerador_imediatos|Selector23~0_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd1[1]~342_combout ),
	.dataf(!\control_unit|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~0 .extended_lut = "off";
defparam \inst|Selector30~0 .lut_mask = 64'h3333FFFF0F0FFFFF;
defparam \inst|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N20
dffeas \banco_registradores|regs[26][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N44
dffeas \banco_registradores|regs[30][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N5
dffeas \banco_registradores|regs[22][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \banco_registradores|regs[18][0]~feeder (
// Equation(s):
// \banco_registradores|regs[18][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y6_N8
dffeas \banco_registradores|regs[18][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N33
cyclonev_lcell_comb \banco_registradores|rd1[0]~350 (
// Equation(s):
// \banco_registradores|rd1[0]~350_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][0]~q ),
	.datab(!\banco_registradores|regs[30][0]~q ),
	.datac(!\banco_registradores|regs[22][0]~q ),
	.datad(!\banco_registradores|regs[18][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~350 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~350 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd1[0]~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N54
cyclonev_lcell_comb \banco_registradores|regs[29][0]~feeder (
// Equation(s):
// \banco_registradores|regs[29][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N56
dffeas \banco_registradores|regs[29][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N33
cyclonev_lcell_comb \banco_registradores|regs[17][0]~feeder (
// Equation(s):
// \banco_registradores|regs[17][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N34
dffeas \banco_registradores|regs[17][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N24
cyclonev_lcell_comb \banco_registradores|regs[25][0]~feeder (
// Equation(s):
// \banco_registradores|regs[25][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N26
dffeas \banco_registradores|regs[25][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N53
dffeas \banco_registradores|regs[21][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd1[0]~349 (
// Equation(s):
// \banco_registradores|rd1[0]~349_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][0]~q ),
	.datab(!\banco_registradores|regs[17][0]~q ),
	.datac(!\banco_registradores|regs[25][0]~q ),
	.datad(!\banco_registradores|regs[21][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~349 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~349 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd1[0]~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N32
dffeas \banco_registradores|regs[20][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N24
cyclonev_lcell_comb \banco_registradores|regs[16][0]~feeder (
// Equation(s):
// \banco_registradores|regs[16][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N25
dffeas \banco_registradores|regs[16][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N24
cyclonev_lcell_comb \banco_registradores|regs[24][0]~feeder (
// Equation(s):
// \banco_registradores|regs[24][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N26
dffeas \banco_registradores|regs[24][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N24
cyclonev_lcell_comb \banco_registradores|regs[28][0]~feeder (
// Equation(s):
// \banco_registradores|regs[28][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N26
dffeas \banco_registradores|regs[28][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd1[0]~348 (
// Equation(s):
// \banco_registradores|rd1[0]~348_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[28][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[20][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[24][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[16][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][0]~q ),
	.datab(!\banco_registradores|regs[16][0]~q ),
	.datac(!\banco_registradores|regs[24][0]~q ),
	.datad(!\banco_registradores|regs[28][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~348 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~348 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd1[0]~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N6
cyclonev_lcell_comb \banco_registradores|regs[23][0]~feeder (
// Equation(s):
// \banco_registradores|regs[23][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[23][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[23][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[23][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[23][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N8
dffeas \banco_registradores|regs[23][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[23][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N6
cyclonev_lcell_comb \banco_registradores|regs[19][0]~feeder (
// Equation(s):
// \banco_registradores|regs[19][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N8
dffeas \banco_registradores|regs[19][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N44
dffeas \banco_registradores|regs[31][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N14
dffeas \banco_registradores|regs[27][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N51
cyclonev_lcell_comb \banco_registradores|rd1[0]~351 (
// Equation(s):
// \banco_registradores|rd1[0]~351_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[31][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[23][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[27][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[19][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][0]~q ),
	.datab(!\banco_registradores|regs[19][0]~q ),
	.datac(!\banco_registradores|regs[31][0]~q ),
	.datad(!\banco_registradores|regs[27][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~351 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~351 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[0]~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N36
cyclonev_lcell_comb \banco_registradores|rd1[0]~352 (
// Equation(s):
// \banco_registradores|rd1[0]~352_combout  = ( \banco_registradores|rd1[0]~348_combout  & ( \banco_registradores|rd1[0]~351_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|rd1[0]~349_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[0]~350_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( !\banco_registradores|rd1[0]~348_combout  & ( \banco_registradores|rd1[0]~351_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[0]~349_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[0]~350_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( \banco_registradores|rd1[0]~348_combout  & ( !\banco_registradores|rd1[0]~351_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|rd1[0]~349_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[0]~350_combout ))) ) ) ) # ( !\banco_registradores|rd1[0]~348_combout  & ( !\banco_registradores|rd1[0]~351_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[0]~349_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[0]~350_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[0]~350_combout ),
	.datad(!\banco_registradores|rd1[0]~349_combout ),
	.datae(!\banco_registradores|rd1[0]~348_combout ),
	.dataf(!\banco_registradores|rd1[0]~351_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~352 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~352 .lut_mask = 64'h04268CAE15379DBF;
defparam \banco_registradores|rd1[0]~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y8_N20
dffeas \banco_registradores|regs[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y8_N14
dffeas \banco_registradores|regs[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N0
cyclonev_lcell_comb \banco_registradores|regs[8][0]~feeder (
// Equation(s):
// \banco_registradores|regs[8][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N2
dffeas \banco_registradores|regs[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N45
cyclonev_lcell_comb \banco_registradores|rd1[0]~347 (
// Equation(s):
// \banco_registradores|rd1[0]~347_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][0]~q ),
	.datab(!\banco_registradores|regs[11][0]~q ),
	.datac(!\banco_registradores|regs[8][0]~q ),
	.datad(!\banco_registradores|regs[10][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~347 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~347 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[0]~347 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N39
cyclonev_lcell_comb \banco_registradores|regs[12][0]~feeder (
// Equation(s):
// \banco_registradores|regs[12][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N40
dffeas \banco_registradores|regs[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N57
cyclonev_lcell_comb \banco_registradores|regs[13][0]~feeder (
// Equation(s):
// \banco_registradores|regs[13][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N59
dffeas \banco_registradores|regs[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N18
cyclonev_lcell_comb \banco_registradores|regs[14][0]~feeder (
// Equation(s):
// \banco_registradores|regs[14][0]~feeder_combout  = ( \inst18|o[0]~56_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[0]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[14][0]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[14][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y10_N20
dffeas \banco_registradores|regs[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N8
dffeas \banco_registradores|regs[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N42
cyclonev_lcell_comb \banco_registradores|rd1[0]~343 (
// Equation(s):
// \banco_registradores|rd1[0]~343_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[12][0]~q ),
	.datab(!\banco_registradores|regs[13][0]~q ),
	.datac(!\banco_registradores|regs[14][0]~q ),
	.datad(!\banco_registradores|regs[15][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~343 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~343 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd1[0]~343 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N47
dffeas \banco_registradores|regs[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N41
dffeas \banco_registradores|regs[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N35
dffeas \banco_registradores|regs[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[0]~345 (
// Equation(s):
// \banco_registradores|rd1[0]~345_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][0]~q  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[2][0]~q ),
	.datac(!\banco_registradores|regs[3][0]~q ),
	.datad(!\banco_registradores|regs[1][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~345 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~345 .lut_mask = 64'h0000333300FF0F0F;
defparam \banco_registradores|rd1[0]~345 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N35
dffeas \banco_registradores|regs[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N34
dffeas \banco_registradores|regs[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N44
dffeas \banco_registradores|regs[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N50
dffeas \banco_registradores|regs[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd1[0]~344 (
// Equation(s):
// \banco_registradores|rd1[0]~344_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[6][0]~q ),
	.datab(!\banco_registradores|regs[4][0]~q ),
	.datac(!\banco_registradores|regs[7][0]~q ),
	.datad(!\banco_registradores|regs[5][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~344 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~344 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[0]~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N42
cyclonev_lcell_comb \banco_registradores|rd1[0]~346 (
// Equation(s):
// \banco_registradores|rd1[0]~346_combout  = ( \banco_registradores|rd1[0]~345_combout  & ( \banco_registradores|rd1[0]~344_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[0]~343_combout ) ) ) ) # 
// ( !\banco_registradores|rd1[0]~345_combout  & ( \banco_registradores|rd1[0]~344_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[0]~343_combout )) ) ) ) # ( \banco_registradores|rd1[0]~345_combout  & ( !\banco_registradores|rd1[0]~344_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[0]~343_combout )) ) ) 
// ) # ( !\banco_registradores|rd1[0]~345_combout  & ( !\banco_registradores|rd1[0]~344_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[0]~343_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[0]~343_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[0]~345_combout ),
	.dataf(!\banco_registradores|rd1[0]~344_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~346 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~346 .lut_mask = 64'h0505AF0505AFAFAF;
defparam \banco_registradores|rd1[0]~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N48
cyclonev_lcell_comb \banco_registradores|rd1[0]~353 (
// Equation(s):
// \banco_registradores|rd1[0]~353_combout  = ( \banco_registradores|rd1[14]~192_combout  & ( \banco_registradores|rd1[0]~346_combout  ) ) # ( !\banco_registradores|rd1[14]~192_combout  & ( \banco_registradores|rd1[0]~346_combout  & ( 
// (!\banco_registradores|rd1[0]~352_combout  & (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[0]~347_combout )))) # (\banco_registradores|rd1[0]~352_combout  & (((\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[0]~347_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( \banco_registradores|rd1[14]~192_combout  & ( !\banco_registradores|rd1[0]~346_combout  & ( 
// (!\banco_registradores|rd1[0]~352_combout  & (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[0]~347_combout )))) # (\banco_registradores|rd1[0]~352_combout  & (((\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[0]~347_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]))) ) ) ) # ( !\banco_registradores|rd1[14]~192_combout  & ( !\banco_registradores|rd1[0]~346_combout  & ( 
// (!\banco_registradores|rd1[0]~352_combout  & (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[0]~347_combout )))) # (\banco_registradores|rd1[0]~352_combout  & (((\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[0]~347_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]))) ) ) )

	.dataa(!\banco_registradores|rd1[0]~352_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\banco_registradores|rd1[0]~347_combout ),
	.datae(!\banco_registradores|rd1[14]~192_combout ),
	.dataf(!\banco_registradores|rd1[0]~346_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[0]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[0]~353 .extended_lut = "off";
defparam \banco_registradores|rd1[0]~353 .lut_mask = 64'h111F111F111FFFFF;
defparam \banco_registradores|rd1[0]~353 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N30
cyclonev_lcell_comb \inst|Add1~130 (
// Equation(s):
// \inst|Add1~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\inst|Add1~130_cout ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~130 .extended_lut = "off";
defparam \inst|Add1~130 .lut_mask = 64'h000000000000FFFF;
defparam \inst|Add1~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N33
cyclonev_lcell_comb \inst|Add1~125 (
// Equation(s):
// \inst|Add1~125_sumout  = SUM(( \banco_registradores|rd1[0]~353_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((!\banco_registradores|rd2[0]~346_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [1] & ((!\control_unit|WideOr2~0_combout  & ((!\banco_registradores|rd2[0]~346_combout ))) # (\control_unit|WideOr2~0_combout  & (!\gerador_imediatos|Selector24~3_combout )))) ) + ( \inst|Add1~130_cout  ))
// \inst|Add1~126  = CARRY(( \banco_registradores|rd1[0]~353_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((!\banco_registradores|rd2[0]~346_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] 
// & ((!\control_unit|WideOr2~0_combout  & ((!\banco_registradores|rd2[0]~346_combout ))) # (\control_unit|WideOr2~0_combout  & (!\gerador_imediatos|Selector24~3_combout )))) ) + ( \inst|Add1~130_cout  ))

	.dataa(!\gerador_imediatos|Selector24~3_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\banco_registradores|rd2[0]~346_combout ),
	.datad(!\banco_registradores|rd1[0]~353_combout ),
	.datae(gnd),
	.dataf(!\control_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(\inst|Add1~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~125_sumout ),
	.cout(\inst|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~125 .extended_lut = "off";
defparam \inst|Add1~125 .lut_mask = 64'h00000F1D000000FF;
defparam \inst|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \inst|Add0~125 (
// Equation(s):
// \inst|Add0~125_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[0]~346_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[0]~346_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector24~3_combout )))) ) + ( \banco_registradores|rd1[0]~353_combout  ) + ( !VCC ))
// \inst|Add0~126  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[0]~346_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[0]~346_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector24~3_combout )))) ) + ( \banco_registradores|rd1[0]~353_combout  ) + ( !VCC ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector24~3_combout ),
	.datad(!\banco_registradores|rd2[0]~346_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[0]~353_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~125_sumout ),
	.cout(\inst|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~125 .extended_lut = "off";
defparam \inst|Add0~125 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N6
cyclonev_lcell_comb \banco_registradores|rd2[0]~337 (
// Equation(s):
// \banco_registradores|rd2[0]~337_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][0]~q ),
	.datab(!\banco_registradores|regs[4][0]~q ),
	.datac(!\banco_registradores|regs[6][0]~q ),
	.datad(!\banco_registradores|regs[7][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~337 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~337 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[0]~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N36
cyclonev_lcell_comb \banco_registradores|rd2[0]~336 (
// Equation(s):
// \banco_registradores|rd2[0]~336_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][0]~q ),
	.datab(!\banco_registradores|regs[13][0]~q ),
	.datac(!\banco_registradores|regs[12][0]~q ),
	.datad(!\banco_registradores|regs[15][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~336 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~336 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[0]~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N45
cyclonev_lcell_comb \banco_registradores|rd2[0]~338 (
// Equation(s):
// \banco_registradores|rd2[0]~338_combout  = ( \banco_registradores|regs[1][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[2][0]~q 
// )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # ((\banco_registradores|regs[3][0]~q )))) ) ) # ( !\banco_registradores|regs[1][0]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[2][0]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[3][0]~q )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[3][0]~q ),
	.datad(!\banco_registradores|regs[2][0]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~338 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~338 .lut_mask = 64'h0123012345674567;
defparam \banco_registradores|rd2[0]~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd2[0]~339 (
// Equation(s):
// \banco_registradores|rd2[0]~339_combout  = ( \banco_registradores|rd2[0]~338_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # ((\banco_registradores|rd2[0]~337_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[0]~336_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[0]~338_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|rd2[0]~337_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[0]~336_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|rd2[0]~337_combout ),
	.datac(!\banco_registradores|rd2[0]~336_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[0]~338_combout ),
	.dataf(!\banco_registradores|rd2[14]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~339 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~339 .lut_mask = 64'h00000000110FBB0F;
defparam \banco_registradores|rd2[0]~339 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N33
cyclonev_lcell_comb \banco_registradores|rd2[0]~341 (
// Equation(s):
// \banco_registradores|rd2[0]~341_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[24][0]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[28][0]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[20][0]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|regs[16][0]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[20][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[24][0]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[28][0]~q 
// ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[20][0]~q  & ( (\banco_registradores|regs[16][0]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[16][0]~q ),
	.datab(!\banco_registradores|regs[24][0]~q ),
	.datac(!\banco_registradores|regs[28][0]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[20][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~341 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~341 .lut_mask = 64'h5500330F55FF330F;
defparam \banco_registradores|rd2[0]~341 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd2[0]~342 (
// Equation(s):
// \banco_registradores|rd2[0]~342_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[25][0]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[29][0]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[21][0]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|regs[17][0]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[21][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[25][0]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[29][0]~q 
// )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[21][0]~q  & ( (\banco_registradores|regs[17][0]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[17][0]~q ),
	.datab(!\banco_registradores|regs[29][0]~q ),
	.datac(!\banco_registradores|regs[25][0]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[21][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~342 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~342 .lut_mask = 64'h55000F3355FF0F33;
defparam \banco_registradores|rd2[0]~342 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N27
cyclonev_lcell_comb \banco_registradores|rd2[0]~344 (
// Equation(s):
// \banco_registradores|rd2[0]~344_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[31][0]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[19][0]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][0]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[27][0]~q  & ( (\banco_registradores|regs[31][0]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[27][0]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[19][0]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[23][0]~q 
// )) ) ) )

	.dataa(!\banco_registradores|regs[23][0]~q ),
	.datab(!\banco_registradores|regs[19][0]~q ),
	.datac(!\banco_registradores|regs[31][0]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[27][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~344 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~344 .lut_mask = 64'h3355000F3355FF0F;
defparam \banco_registradores|rd2[0]~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N21
cyclonev_lcell_comb \banco_registradores|rd2[0]~343 (
// Equation(s):
// \banco_registradores|rd2[0]~343_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][0]~q ),
	.datab(!\banco_registradores|regs[30][0]~q ),
	.datac(!\banco_registradores|regs[18][0]~q ),
	.datad(!\banco_registradores|regs[26][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~343 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~343 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd2[0]~343 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N6
cyclonev_lcell_comb \banco_registradores|rd2[0]~345 (
// Equation(s):
// \banco_registradores|rd2[0]~345_combout  = ( \banco_registradores|rd2[0]~344_combout  & ( \banco_registradores|rd2[0]~343_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[0]~341_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[0]~342_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|rd2[0]~344_combout  & ( 
// \banco_registradores|rd2[0]~343_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[0]~341_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[0]~342_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) 
// ) ) ) # ( \banco_registradores|rd2[0]~344_combout  & ( !\banco_registradores|rd2[0]~343_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[0]~341_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[0]~342_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) ) ) # ( !\banco_registradores|rd2[0]~344_combout  & ( !\banco_registradores|rd2[0]~343_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[0]~341_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[0]~342_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd2[0]~341_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[0]~342_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\banco_registradores|rd2[0]~344_combout ),
	.dataf(!\banco_registradores|rd2[0]~343_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~345 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~345 .lut_mask = 64'h440C443F770C773F;
defparam \banco_registradores|rd2[0]~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N24
cyclonev_lcell_comb \inst17|o[0]~25 (
// Equation(s):
// \inst17|o[0]~25_combout  = ( \banco_registradores|rd2[0]~345_combout  & ( \gerador_imediatos|Selector24~3_combout  & ( (!\banco_registradores|rd2[0]~340_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// (!\banco_registradores|rd2[0]~339_combout  & !\control_unit|WideOr2~1_combout ))) ) ) ) # ( !\banco_registradores|rd2[0]~345_combout  & ( \gerador_imediatos|Selector24~3_combout  & ( (!\banco_registradores|rd2[0]~340_combout  & 
// (!\banco_registradores|rd2[0]~339_combout  & !\control_unit|WideOr2~1_combout )) ) ) ) # ( \banco_registradores|rd2[0]~345_combout  & ( !\gerador_imediatos|Selector24~3_combout  & ( ((!\banco_registradores|rd2[0]~340_combout  & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & !\banco_registradores|rd2[0]~339_combout ))) # (\control_unit|WideOr2~1_combout ) ) ) ) # ( !\banco_registradores|rd2[0]~345_combout  & ( !\gerador_imediatos|Selector24~3_combout  & ( 
// ((!\banco_registradores|rd2[0]~340_combout  & !\banco_registradores|rd2[0]~339_combout )) # (\control_unit|WideOr2~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd2[0]~340_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\banco_registradores|rd2[0]~339_combout ),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(!\banco_registradores|rd2[0]~345_combout ),
	.dataf(!\gerador_imediatos|Selector24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[0]~25 .extended_lut = "off";
defparam \inst17|o[0]~25 .lut_mask = 64'hA0FF80FFA0008000;
defparam \inst17|o[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N36
cyclonev_lcell_comb \inst|Selector31~0 (
// Equation(s):
// \inst|Selector31~0_combout  = ( \inst|Add0~125_sumout  & ( \inst17|o[0]~25_combout  & ( (!\control_unit|alu_op[1]~3_combout  & ((!\control_unit|Selector0~1_combout ) # ((\inst|Add1~125_sumout )))) # (\control_unit|alu_op[1]~3_combout  & 
// (\control_unit|Selector0~1_combout  & (\banco_registradores|rd1[0]~353_combout ))) ) ) ) # ( !\inst|Add0~125_sumout  & ( \inst17|o[0]~25_combout  & ( (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add1~125_sumout ))) 
// # (\control_unit|alu_op[1]~3_combout  & (\banco_registradores|rd1[0]~353_combout )))) ) ) ) # ( \inst|Add0~125_sumout  & ( !\inst17|o[0]~25_combout  & ( (!\control_unit|alu_op[1]~3_combout  & ((!\control_unit|Selector0~1_combout ) # 
// ((\inst|Add1~125_sumout )))) # (\control_unit|alu_op[1]~3_combout  & (((\banco_registradores|rd1[0]~353_combout )) # (\control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add0~125_sumout  & ( !\inst17|o[0]~25_combout  & ( 
// (!\control_unit|alu_op[1]~3_combout  & (\control_unit|Selector0~1_combout  & ((\inst|Add1~125_sumout )))) # (\control_unit|alu_op[1]~3_combout  & (((\banco_registradores|rd1[0]~353_combout )) # (\control_unit|Selector0~1_combout ))) ) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\control_unit|Selector0~1_combout ),
	.datac(!\banco_registradores|rd1[0]~353_combout ),
	.datad(!\inst|Add1~125_sumout ),
	.datae(!\inst|Add0~125_sumout ),
	.dataf(!\inst17|o[0]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector31~0 .extended_lut = "off";
defparam \inst|Selector31~0 .lut_mask = 64'h15379DBF012389AB;
defparam \inst|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N36
cyclonev_lcell_comb \inst|Selector31~1 (
// Equation(s):
// \inst|Selector31~1_combout  = ( \inst|Selector31~0_combout  & ( !\control_unit|alu_op[2]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|alu_op[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector31~1 .extended_lut = "off";
defparam \inst|Selector31~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N18
cyclonev_lcell_comb \inst|Selector31~2 (
// Equation(s):
// \inst|Selector31~2_combout  = ( !\control_unit|alu_op[1]~3_combout  & ( (!\control_unit|Selector0~1_combout  & \control_unit|alu_op[2]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\control_unit|alu_op[2]~1_combout ),
	.datae(gnd),
	.dataf(!\control_unit|alu_op[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector31~2 .extended_lut = "off";
defparam \inst|Selector31~2 .lut_mask = 64'h00F000F000000000;
defparam \inst|Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \gerador_imediatos|WideOr0~0 (
// Equation(s):
// \gerador_imediatos|WideOr0~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \control_unit|jal~0_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [2]))) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \control_unit|jal~0_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] $ 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [2]))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|WideOr0~0 .extended_lut = "off";
defparam \gerador_imediatos|WideOr0~0 .lut_mask = 64'h00000000E2120002;
defparam \gerador_imediatos|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N57
cyclonev_lcell_comb \gerador_imediatos|imm[31]~0 (
// Equation(s):
// \gerador_imediatos|imm[31]~0_combout  = ( \gerador_imediatos|WideOr0~0_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [31] ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gerador_imediatos|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|imm[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|imm[31]~0 .extended_lut = "off";
defparam \gerador_imediatos|imm[31]~0 .lut_mask = 64'h0000000055555555;
defparam \gerador_imediatos|imm[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N5
dffeas \banco_registradores|regs[12][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N32
dffeas \banco_registradores|regs[14][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N50
dffeas \banco_registradores|regs[15][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \banco_registradores|regs[13][31]~feeder (
// Equation(s):
// \banco_registradores|regs[13][31]~feeder_combout  = ( \inst18|o[31]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][31]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N2
dffeas \banco_registradores|regs[13][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N33
cyclonev_lcell_comb \banco_registradores|rd1[31]~7 (
// Equation(s):
// \banco_registradores|rd1[31]~7_combout  = ( \banco_registradores|regs[13][31]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[14][31]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[15][31]~q ))) ) ) ) # ( !\banco_registradores|regs[13][31]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[14][31]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[15][31]~q ))) ) ) ) # ( \banco_registradores|regs[13][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[12][31]~q ) ) ) ) # ( !\banco_registradores|regs[13][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[12][31]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[12][31]~q ),
	.datab(!\banco_registradores|regs[14][31]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\banco_registradores|regs[15][31]~q ),
	.datae(!\banco_registradores|regs[13][31]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~7 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~7 .lut_mask = 64'h50505F5F303F303F;
defparam \banco_registradores|rd1[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N56
dffeas \banco_registradores|regs[6][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N36
cyclonev_lcell_comb \banco_registradores|regs[4][31]~feeder (
// Equation(s):
// \banco_registradores|regs[4][31]~feeder_combout  = ( \inst18|o[31]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][31]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N38
dffeas \banco_registradores|regs[4][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N56
dffeas \banco_registradores|regs[5][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N14
dffeas \banco_registradores|regs[7][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N57
cyclonev_lcell_comb \banco_registradores|rd1[31]~8 (
// Equation(s):
// \banco_registradores|rd1[31]~8_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][31]~q  & ( (\banco_registradores|regs[5][31]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [16]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][31]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[4][31]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[6][31]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\banco_registradores|regs[7][31]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & \banco_registradores|regs[5][31]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\banco_registradores|regs[7][31]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[4][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[6][31]~q )) ) ) )

	.dataa(!\banco_registradores|regs[6][31]~q ),
	.datab(!\banco_registradores|regs[4][31]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\banco_registradores|regs[5][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\banco_registradores|regs[7][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~8 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~8 .lut_mask = 64'h353500F035350FFF;
defparam \banco_registradores|rd1[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N39
cyclonev_lcell_comb \banco_registradores|regs[2][31]~feeder (
// Equation(s):
// \banco_registradores|regs[2][31]~feeder_combout  = ( \inst18|o[31]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[2][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[2][31]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[2][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[2][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N41
dffeas \banco_registradores|regs[2][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N53
dffeas \banco_registradores|regs[3][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N5
dffeas \banco_registradores|regs[1][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N30
cyclonev_lcell_comb \banco_registradores|rd1[31]~9 (
// Equation(s):
// \banco_registradores|rd1[31]~9_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[3][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][31]~q  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[2][31]~q ),
	.datac(!\banco_registradores|regs[3][31]~q ),
	.datad(!\banco_registradores|regs[1][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~9 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~9 .lut_mask = 64'h000000FF33330F0F;
defparam \banco_registradores|rd1[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N33
cyclonev_lcell_comb \banco_registradores|rd1[31]~10 (
// Equation(s):
// \banco_registradores|rd1[31]~10_combout  = ( \banco_registradores|rd1[31]~8_combout  & ( \banco_registradores|rd1[31]~9_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # ((\banco_registradores|rd1[31]~7_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) ) ) ) # ( !\banco_registradores|rd1[31]~8_combout  & ( \banco_registradores|rd1[31]~9_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[31]~7_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) ) # 
// ( \banco_registradores|rd1[31]~8_combout  & ( !\banco_registradores|rd1[31]~9_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|rd1[31]~7_combout ))) ) ) ) # ( !\banco_registradores|rd1[31]~8_combout  & ( !\banco_registradores|rd1[31]~9_combout  & ( (\banco_registradores|rd1[31]~7_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(!\banco_registradores|rd1[31]~7_combout ),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[31]~8_combout ),
	.dataf(!\banco_registradores|rd1[31]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~10 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~10 .lut_mask = 64'h00050F05F005FF05;
defparam \banco_registradores|rd1[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N17
dffeas \banco_registradores|regs[11][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N39
cyclonev_lcell_comb \banco_registradores|regs[10][31]~feeder (
// Equation(s):
// \banco_registradores|regs[10][31]~feeder_combout  = ( \inst18|o[31]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][31]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N41
dffeas \banco_registradores|regs[10][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y4_N44
dffeas \banco_registradores|regs[9][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N57
cyclonev_lcell_comb \banco_registradores|rd1[31]~0 (
// Equation(s):
// \banco_registradores|rd1[31]~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[8][31]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[10][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[11][31]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][31]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # (\banco_registradores|regs[9][31]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[8][31]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[10][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[11][31]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[8][31]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// \banco_registradores|regs[9][31]~q ) ) ) )

	.dataa(!\banco_registradores|regs[11][31]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[10][31]~q ),
	.datad(!\banco_registradores|regs[9][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[8][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~0 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~0 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \banco_registradores|rd1[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N26
dffeas \banco_registradores|regs[20][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N29
dffeas \banco_registradores|regs[16][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N56
dffeas \banco_registradores|regs[24][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N57
cyclonev_lcell_comb \banco_registradores|regs[28][31]~feeder (
// Equation(s):
// \banco_registradores|regs[28][31]~feeder_combout  = ( \inst18|o[31]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][31]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N59
dffeas \banco_registradores|regs[28][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N0
cyclonev_lcell_comb \banco_registradores|rd1[31]~2 (
// Equation(s):
// \banco_registradores|rd1[31]~2_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][31]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][31]~q ),
	.datab(!\banco_registradores|regs[16][31]~q ),
	.datac(!\banco_registradores|regs[24][31]~q ),
	.datad(!\banco_registradores|regs[28][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~2 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~2 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N17
dffeas \banco_registradores|regs[17][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N32
dffeas \banco_registradores|regs[25][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N2
dffeas \banco_registradores|regs[29][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y1_N8
dffeas \banco_registradores|regs[21][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N33
cyclonev_lcell_comb \banco_registradores|rd1[31]~3 (
// Equation(s):
// \banco_registradores|rd1[31]~3_combout  = ( \banco_registradores|regs[21][31]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[25][31]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[29][31]~q ))) ) ) ) # ( !\banco_registradores|regs[21][31]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[25][31]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[29][31]~q ))) ) ) ) # ( \banco_registradores|regs[21][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[17][31]~q ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|regs[21][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[17][31]~q ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\banco_registradores|regs[17][31]~q ),
	.datac(!\banco_registradores|regs[25][31]~q ),
	.datad(!\banco_registradores|regs[29][31]~q ),
	.datae(!\banco_registradores|regs[21][31]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~3 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~3 .lut_mask = 64'h222277770A5F0A5F;
defparam \banco_registradores|rd1[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N2
dffeas \banco_registradores|regs[18][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N50
dffeas \banco_registradores|regs[30][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \banco_registradores|regs[22][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \banco_registradores|regs[26][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N27
cyclonev_lcell_comb \banco_registradores|rd1[31]~4 (
// Equation(s):
// \banco_registradores|rd1[31]~4_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][31]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][31]~q ),
	.datab(!\banco_registradores|regs[30][31]~q ),
	.datac(!\banco_registradores|regs[22][31]~q ),
	.datad(!\banco_registradores|regs[26][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~4 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~4 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N26
dffeas \banco_registradores|regs[27][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N44
dffeas \banco_registradores|regs[23][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N2
dffeas \banco_registradores|regs[31][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N38
dffeas \banco_registradores|regs[19][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[31]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N27
cyclonev_lcell_comb \banco_registradores|rd1[31]~5 (
// Equation(s):
// \banco_registradores|rd1[31]~5_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][31]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][31]~q ),
	.datab(!\banco_registradores|regs[23][31]~q ),
	.datac(!\banco_registradores|regs[31][31]~q ),
	.datad(!\banco_registradores|regs[19][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~5 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~5 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N24
cyclonev_lcell_comb \banco_registradores|rd1[31]~6 (
// Equation(s):
// \banco_registradores|rd1[31]~6_combout  = ( \banco_registradores|rd1[31]~4_combout  & ( \banco_registradores|rd1[31]~5_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[31]~2_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[31]~3_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\banco_registradores|rd1[31]~4_combout  & ( 
// \banco_registradores|rd1[31]~5_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[31]~2_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[31]~3_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) ) ) ) 
// # ( \banco_registradores|rd1[31]~4_combout  & ( !\banco_registradores|rd1[31]~5_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[31]~2_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[31]~3_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) ) ) ) # ( !\banco_registradores|rd1[31]~4_combout  & ( !\banco_registradores|rd1[31]~5_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[31]~2_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[31]~3_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[31]~2_combout ),
	.datad(!\banco_registradores|rd1[31]~3_combout ),
	.datae(!\banco_registradores|rd1[31]~4_combout ),
	.dataf(!\banco_registradores|rd1[31]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~6 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~6 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \banco_registradores|rd1[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y1_N36
cyclonev_lcell_comb \banco_registradores|rd1[31]~11 (
// Equation(s):
// \banco_registradores|rd1[31]~11_combout  = ( \banco_registradores|rd1[31]~0_combout  & ( \banco_registradores|rd1[31]~6_combout  & ( ((\banco_registradores|rd1[31]~1_combout ) # (\banco_registradores|rd1[31]~10_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[31]~0_combout  & ( \banco_registradores|rd1[31]~6_combout  & ( (\banco_registradores|rd1[31]~10_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[31]~0_combout  & ( !\banco_registradores|rd1[31]~6_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & 
// \banco_registradores|rd1[31]~10_combout )) # (\banco_registradores|rd1[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd1[31]~0_combout  & ( !\banco_registradores|rd1[31]~6_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & 
// \banco_registradores|rd1[31]~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[31]~10_combout ),
	.datad(!\banco_registradores|rd1[31]~1_combout ),
	.datae(!\banco_registradores|rd1[31]~0_combout ),
	.dataf(!\banco_registradores|rd1[31]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[31]~11 .extended_lut = "off";
defparam \banco_registradores|rd1[31]~11 .lut_mask = 64'h0C0C0CFF3F3F3FFF;
defparam \banco_registradores|rd1[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N6
cyclonev_lcell_comb \gerador_imediatos|Selector0~2 (
// Equation(s):
// \gerador_imediatos|Selector0~2_combout  = ( \gerador_imediatos|Selector0~0_combout  & ( (\gerador_imediatos|Selector0~1_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [30]) ) ) # ( !\gerador_imediatos|Selector0~0_combout  & ( 
// \gerador_imediatos|Selector0~1_combout  ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [30]),
	.datac(gnd),
	.datad(!\gerador_imediatos|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector0~2 .extended_lut = "off";
defparam \gerador_imediatos|Selector0~2 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \gerador_imediatos|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N57
cyclonev_lcell_comb \banco_registradores|regs[8][30]~feeder (
// Equation(s):
// \banco_registradores|regs[8][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N59
dffeas \banco_registradores|regs[8][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y1_N32
dffeas \banco_registradores|regs[11][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N48
cyclonev_lcell_comb \banco_registradores|regs[9][30]~feeder (
// Equation(s):
// \banco_registradores|regs[9][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y1_N50
dffeas \banco_registradores|regs[9][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N33
cyclonev_lcell_comb \banco_registradores|rd2[30]~12 (
// Equation(s):
// \banco_registradores|rd2[30]~12_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[10][30]~q ),
	.datab(!\banco_registradores|regs[8][30]~q ),
	.datac(!\banco_registradores|regs[11][30]~q ),
	.datad(!\banco_registradores|regs[9][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~12 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~12 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd2[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N23
dffeas \banco_registradores|regs[12][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N12
cyclonev_lcell_comb \banco_registradores|regs[13][30]~feeder (
// Equation(s):
// \banco_registradores|regs[13][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N14
dffeas \banco_registradores|regs[13][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N56
dffeas \banco_registradores|regs[15][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N38
dffeas \banco_registradores|regs[14][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N57
cyclonev_lcell_comb \banco_registradores|rd2[30]~18 (
// Equation(s):
// \banco_registradores|rd2[30]~18_combout  = ( \banco_registradores|regs[14][30]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[13][30]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[15][30]~q ))) ) ) ) # ( !\banco_registradores|regs[14][30]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[13][30]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[15][30]~q ))) ) ) ) # ( \banco_registradores|regs[14][30]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[12][30]~q ) ) ) ) # ( !\banco_registradores|regs[14][30]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\banco_registradores|regs[12][30]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\banco_registradores|regs[12][30]~q ),
	.datab(!\banco_registradores|regs[13][30]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[15][30]~q ),
	.datae(!\banco_registradores|regs[14][30]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~18 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~18 .lut_mask = 64'h50505F5F303F303F;
defparam \banco_registradores|rd2[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N30
cyclonev_lcell_comb \banco_registradores|regs[2][30]~feeder (
// Equation(s):
// \banco_registradores|regs[2][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[2][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[2][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[2][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[2][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N32
dffeas \banco_registradores|regs[2][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[2][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N44
dffeas \banco_registradores|regs[1][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \banco_registradores|regs[3][30]~feeder (
// Equation(s):
// \banco_registradores|regs[3][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[3][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[3][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[3][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[3][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \banco_registradores|regs[3][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[3][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N45
cyclonev_lcell_comb \banco_registradores|rd2[30]~20 (
// Equation(s):
// \banco_registradores|rd2[30]~20_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[2][30]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[3][30]~q ))) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[1][30]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) )

	.dataa(!\banco_registradores|regs[2][30]~q ),
	.datab(!\banco_registradores|regs[1][30]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[3][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~20 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~20 .lut_mask = 64'h0303505F0303505F;
defparam \banco_registradores|rd2[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N50
dffeas \banco_registradores|regs[5][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \banco_registradores|regs[6][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y3_N44
dffeas \banco_registradores|regs[7][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N0
cyclonev_lcell_comb \banco_registradores|regs[4][30]~feeder (
// Equation(s):
// \banco_registradores|regs[4][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y3_N2
dffeas \banco_registradores|regs[4][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N45
cyclonev_lcell_comb \banco_registradores|rd2[30]~19 (
// Equation(s):
// \banco_registradores|rd2[30]~19_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][30]~q ),
	.datab(!\banco_registradores|regs[6][30]~q ),
	.datac(!\banco_registradores|regs[7][30]~q ),
	.datad(!\banco_registradores|regs[4][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~19 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~19 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd2[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N12
cyclonev_lcell_comb \banco_registradores|rd2[30]~21 (
// Equation(s):
// \banco_registradores|rd2[30]~21_combout  = ( \banco_registradores|rd2[30]~19_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[30]~20_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[30]~18_combout ))) ) ) # 
// ( !\banco_registradores|rd2[30]~19_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[30]~20_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[30]~18_combout ))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[30]~18_combout ),
	.datad(!\banco_registradores|rd2[30]~20_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[30]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~21 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~21 .lut_mask = 64'h0189018923AB23AB;
defparam \banco_registradores|rd2[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N35
dffeas \banco_registradores|regs[18][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \banco_registradores|regs[30][30]~feeder (
// Equation(s):
// \banco_registradores|regs[30][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[30][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[30][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[30][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[30][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N50
dffeas \banco_registradores|regs[30][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[30][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N56
dffeas \banco_registradores|regs[26][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N17
dffeas \banco_registradores|regs[22][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \banco_registradores|rd2[30]~15 (
// Equation(s):
// \banco_registradores|rd2[30]~15_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][30]~q ),
	.datab(!\banco_registradores|regs[30][30]~q ),
	.datac(!\banco_registradores|regs[26][30]~q ),
	.datad(!\banco_registradores|regs[22][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~15 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~15 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rd2[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N12
cyclonev_lcell_comb \banco_registradores|regs[24][30]~feeder (
// Equation(s):
// \banco_registradores|regs[24][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N14
dffeas \banco_registradores|regs[24][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N47
dffeas \banco_registradores|regs[16][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \banco_registradores|regs[28][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \banco_registradores|regs[20][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N45
cyclonev_lcell_comb \banco_registradores|rd2[30]~13 (
// Equation(s):
// \banco_registradores|rd2[30]~13_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][30]~q ),
	.datab(!\banco_registradores|regs[16][30]~q ),
	.datac(!\banco_registradores|regs[28][30]~q ),
	.datad(!\banco_registradores|regs[20][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~13 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~13 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd2[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N59
dffeas \banco_registradores|regs[23][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \banco_registradores|regs[19][30]~feeder (
// Equation(s):
// \banco_registradores|regs[19][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N17
dffeas \banco_registradores|regs[19][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N32
dffeas \banco_registradores|regs[31][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N8
dffeas \banco_registradores|regs[27][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N33
cyclonev_lcell_comb \banco_registradores|rd2[30]~16 (
// Equation(s):
// \banco_registradores|rd2[30]~16_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][30]~q ),
	.datab(!\banco_registradores|regs[19][30]~q ),
	.datac(!\banco_registradores|regs[31][30]~q ),
	.datad(!\banco_registradores|regs[27][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~16 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~16 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd2[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N6
cyclonev_lcell_comb \banco_registradores|regs[21][30]~feeder (
// Equation(s):
// \banco_registradores|regs[21][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[21][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[21][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[21][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[21][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N8
dffeas \banco_registradores|regs[21][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[21][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N26
dffeas \banco_registradores|regs[25][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \banco_registradores|regs[17][30]~feeder (
// Equation(s):
// \banco_registradores|regs[17][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N44
dffeas \banco_registradores|regs[17][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N20
dffeas \banco_registradores|regs[29][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[30]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \banco_registradores|rd2[30]~14 (
// Equation(s):
// \banco_registradores|rd2[30]~14_combout  = ( \banco_registradores|regs[29][30]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[25][30]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22]) ) ) ) # ( !\banco_registradores|regs[29][30]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|regs[25][30]~q ) ) ) ) # ( 
// \banco_registradores|regs[29][30]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[17][30]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[21][30]~q )) ) ) ) # ( !\banco_registradores|regs[29][30]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[17][30]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[21][30]~q )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[21][30]~q ),
	.datac(!\banco_registradores|regs[25][30]~q ),
	.datad(!\banco_registradores|regs[17][30]~q ),
	.datae(!\banco_registradores|regs[29][30]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~14 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~14 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \banco_registradores|rd2[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \banco_registradores|rd2[30]~17 (
// Equation(s):
// \banco_registradores|rd2[30]~17_combout  = ( \banco_registradores|rd2[30]~16_combout  & ( \banco_registradores|rd2[30]~14_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[30]~13_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[30]~15_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[30]~16_combout  & ( 
// \banco_registradores|rd2[30]~14_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[30]~13_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[30]~15_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) ) ) ) 
// # ( \banco_registradores|rd2[30]~16_combout  & ( !\banco_registradores|rd2[30]~14_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[30]~13_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[30]~15_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( !\banco_registradores|rd2[30]~16_combout  & ( !\banco_registradores|rd2[30]~14_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[30]~13_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[30]~15_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[30]~15_combout ),
	.datad(!\banco_registradores|rd2[30]~13_combout ),
	.datae(!\banco_registradores|rd2[30]~16_combout ),
	.dataf(!\banco_registradores|rd2[30]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~17 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~17 .lut_mask = 64'h028A139B46CE57DF;
defparam \banco_registradores|rd2[30]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N18
cyclonev_lcell_comb \banco_registradores|rd2[30]~22 (
// Equation(s):
// \banco_registradores|rd2[30]~22_combout  = ( \banco_registradores|rd2[30]~17_combout  & ( (((\banco_registradores|rd2[31]~1_combout  & \banco_registradores|rd2[30]~12_combout )) # (\banco_registradores|rd2[30]~21_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) # ( !\banco_registradores|rd2[30]~17_combout  & ( (!\banco_registradores|rd2[31]~1_combout  & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// \banco_registradores|rd2[30]~21_combout )))) # (\banco_registradores|rd2[31]~1_combout  & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & \banco_registradores|rd2[30]~21_combout )) # (\banco_registradores|rd2[30]~12_combout ))) ) )

	.dataa(!\banco_registradores|rd2[31]~1_combout ),
	.datab(!\banco_registradores|rd2[30]~12_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\banco_registradores|rd2[30]~21_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[30]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[30]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[30]~22 .extended_lut = "off";
defparam \banco_registradores|rd2[30]~22 .lut_mask = 64'h11F111F11FFF1FFF;
defparam \banco_registradores|rd2[30]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N15
cyclonev_lcell_comb \inst17|o[30]~1 (
// Equation(s):
// \inst17|o[30]~1_combout  = ( \banco_registradores|rd2[30]~22_combout  & ( (!\control_unit|WideOr2~1_combout ) # (\gerador_imediatos|Selector0~2_combout ) ) ) # ( !\banco_registradores|rd2[30]~22_combout  & ( (\gerador_imediatos|Selector0~2_combout  & 
// \control_unit|WideOr2~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gerador_imediatos|Selector0~2_combout ),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[30]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[30]~1 .extended_lut = "off";
defparam \inst17|o[30]~1 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \inst17|o[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N51
cyclonev_lcell_comb \gerador_imediatos|Selector1~0 (
// Equation(s):
// \gerador_imediatos|Selector1~0_combout  = ( \gerador_imediatos|Selector0~0_combout  & ( (\gerador_imediatos|Selector0~1_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]) ) ) # ( !\gerador_imediatos|Selector0~0_combout  & ( 
// \gerador_imediatos|Selector0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\gerador_imediatos|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector1~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector1~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \gerador_imediatos|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N27
cyclonev_lcell_comb \inst17|o[29]~2 (
// Equation(s):
// \inst17|o[29]~2_combout  = ( \banco_registradores|rd2[29]~33_combout  & ( \gerador_imediatos|Selector1~0_combout  ) ) # ( !\banco_registradores|rd2[29]~33_combout  & ( \gerador_imediatos|Selector1~0_combout  & ( \control_unit|WideOr2~1_combout  ) ) ) # ( 
// \banco_registradores|rd2[29]~33_combout  & ( !\gerador_imediatos|Selector1~0_combout  & ( !\control_unit|WideOr2~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[29]~33_combout ),
	.dataf(!\gerador_imediatos|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[29]~2 .extended_lut = "off";
defparam \inst17|o[29]~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \inst17|o[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N18
cyclonev_lcell_comb \banco_registradores|regs[1][29]~feeder (
// Equation(s):
// \banco_registradores|regs[1][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[1][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N20
dffeas \banco_registradores|regs[1][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N59
dffeas \banco_registradores|regs[2][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \banco_registradores|regs[3][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N24
cyclonev_lcell_comb \banco_registradores|rd1[29]~31 (
// Equation(s):
// \banco_registradores|rd1[29]~31_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][29]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][29]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][29]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][29]~q ),
	.datab(!\banco_registradores|regs[2][29]~q ),
	.datac(!\banco_registradores|regs[3][29]~q ),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~31 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~31 .lut_mask = 64'h0000333355550F0F;
defparam \banco_registradores|rd1[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \banco_registradores|regs[5][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N29
dffeas \banco_registradores|regs[4][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \banco_registradores|regs[6][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \banco_registradores|regs[7][29]~feeder (
// Equation(s):
// \banco_registradores|regs[7][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[7][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[7][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[7][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[7][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N20
dffeas \banco_registradores|regs[7][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[7][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N39
cyclonev_lcell_comb \banco_registradores|rd1[29]~30 (
// Equation(s):
// \banco_registradores|rd1[29]~30_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][29]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[6][29]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[4][29]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[5][29]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[7][29]~q  & ( (\banco_registradores|regs[6][29]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[7][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[4][29]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[5][29]~q 
// )) ) ) )

	.dataa(!\banco_registradores|regs[5][29]~q ),
	.datab(!\banco_registradores|regs[4][29]~q ),
	.datac(!\banco_registradores|regs[6][29]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[7][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~30 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~30 .lut_mask = 64'h33550F0033550FFF;
defparam \banco_registradores|rd1[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N20
dffeas \banco_registradores|regs[12][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N8
dffeas \banco_registradores|regs[14][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N54
cyclonev_lcell_comb \banco_registradores|regs[13][29]~feeder (
// Equation(s):
// \banco_registradores|regs[13][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N56
dffeas \banco_registradores|regs[13][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N26
dffeas \banco_registradores|regs[15][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N9
cyclonev_lcell_comb \banco_registradores|rd1[29]~29 (
// Equation(s):
// \banco_registradores|rd1[29]~29_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][29]~q  & ( (\banco_registradores|regs[14][29]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][29]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[13][29]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[15][29]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & \banco_registradores|regs[14][29]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[15][29]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[13][29]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[12][29]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[14][29]~q ),
	.datad(!\banco_registradores|regs[13][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[15][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~29 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~29 .lut_mask = 64'h44770C0C44773F3F;
defparam \banco_registradores|rd1[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N39
cyclonev_lcell_comb \banco_registradores|rd1[29]~32 (
// Equation(s):
// \banco_registradores|rd1[29]~32_combout  = ( \banco_registradores|rd1[29]~30_combout  & ( \banco_registradores|rd1[29]~29_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[29]~31_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[29]~30_combout  & ( \banco_registradores|rd1[29]~29_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[29]~31_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) ) # 
// ( \banco_registradores|rd1[29]~30_combout  & ( !\banco_registradores|rd1[29]~29_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[29]~31_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\banco_registradores|rd1[29]~30_combout  & ( !\banco_registradores|rd1[29]~29_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[29]~31_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\banco_registradores|rd1[29]~31_combout ),
	.datae(!\banco_registradores|rd1[29]~30_combout ),
	.dataf(!\banco_registradores|rd1[29]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~32 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~32 .lut_mask = 64'h00A050F005A555F5;
defparam \banco_registradores|rd1[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N18
cyclonev_lcell_comb \banco_registradores|regs[10][29]~feeder (
// Equation(s):
// \banco_registradores|regs[10][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N20
dffeas \banco_registradores|regs[10][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N27
cyclonev_lcell_comb \banco_registradores|regs[11][29]~feeder (
// Equation(s):
// \banco_registradores|regs[11][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[11][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[11][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[11][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[11][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N29
dffeas \banco_registradores|regs[11][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[11][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N51
cyclonev_lcell_comb \banco_registradores|regs[8][29]~feeder (
// Equation(s):
// \banco_registradores|regs[8][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N53
dffeas \banco_registradores|regs[8][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N12
cyclonev_lcell_comb \banco_registradores|rd1[29]~23 (
// Equation(s):
// \banco_registradores|rd1[29]~23_combout  = ( \banco_registradores|regs[9][29]~q  & ( \banco_registradores|regs[8][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15] & (\banco_registradores|regs[10][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[11][29]~q )))) ) ) ) # ( !\banco_registradores|regs[9][29]~q  & ( \banco_registradores|regs[8][29]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[10][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[11][29]~q ))))) ) ) ) # ( 
// \banco_registradores|regs[9][29]~q  & ( !\banco_registradores|regs[8][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[10][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[11][29]~q ))))) ) ) ) # ( !\banco_registradores|regs[9][29]~q  & ( !\banco_registradores|regs[8][29]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[10][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[11][29]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[10][29]~q ),
	.datab(!\banco_registradores|regs[11][29]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[9][29]~q ),
	.dataf(!\banco_registradores|regs[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~23 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~23 .lut_mask = 64'h050305F3F503F5F3;
defparam \banco_registradores|rd1[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N38
dffeas \banco_registradores|regs[29][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N18
cyclonev_lcell_comb \banco_registradores|regs[21][29]~feeder (
// Equation(s):
// \banco_registradores|regs[21][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[21][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[21][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[21][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[21][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N20
dffeas \banco_registradores|regs[21][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N56
dffeas \banco_registradores|regs[25][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \banco_registradores|regs[17][29]~feeder (
// Equation(s):
// \banco_registradores|regs[17][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N50
dffeas \banco_registradores|regs[17][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N57
cyclonev_lcell_comb \banco_registradores|rd1[29]~25 (
// Equation(s):
// \banco_registradores|rd1[29]~25_combout  = ( \banco_registradores|regs[25][29]~q  & ( \banco_registradores|regs[17][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[21][29]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[29][29]~q ))) ) ) ) # ( 
// !\banco_registradores|regs[25][29]~q  & ( \banco_registradores|regs[17][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[21][29]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[29][29]~q  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])))) ) ) ) # ( 
// \banco_registradores|regs[25][29]~q  & ( !\banco_registradores|regs[17][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((\banco_registradores|regs[21][29]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [17])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\banco_registradores|regs[29][29]~q ))) ) ) ) # ( !\banco_registradores|regs[25][29]~q  & ( 
// !\banco_registradores|regs[17][29]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[21][29]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[29][29]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[29][29]~q ),
	.datab(!\banco_registradores|regs[21][29]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|regs[25][29]~q ),
	.dataf(!\banco_registradores|regs[17][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~25 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~25 .lut_mask = 64'h00350F35F035FF35;
defparam \banco_registradores|rd1[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \banco_registradores|regs[22][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \banco_registradores|regs[26][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N44
dffeas \banco_registradores|regs[30][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N5
dffeas \banco_registradores|regs[18][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \banco_registradores|rd1[29]~26 (
// Equation(s):
// \banco_registradores|rd1[29]~26_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][29]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][29]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][29]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][29]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][29]~q ),
	.datab(!\banco_registradores|regs[26][29]~q ),
	.datac(!\banco_registradores|regs[30][29]~q ),
	.datad(!\banco_registradores|regs[18][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~26 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~26 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N50
dffeas \banco_registradores|regs[27][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N29
dffeas \banco_registradores|regs[23][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N17
dffeas \banco_registradores|regs[19][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N50
dffeas \banco_registradores|regs[31][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N51
cyclonev_lcell_comb \banco_registradores|rd1[29]~27 (
// Equation(s):
// \banco_registradores|rd1[29]~27_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][29]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][29]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][29]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][29]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][29]~q ),
	.datab(!\banco_registradores|regs[23][29]~q ),
	.datac(!\banco_registradores|regs[19][29]~q ),
	.datad(!\banco_registradores|regs[31][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~27 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~27 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd1[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N5
dffeas \banco_registradores|regs[20][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N48
cyclonev_lcell_comb \banco_registradores|regs[24][29]~feeder (
// Equation(s):
// \banco_registradores|regs[24][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y1_N50
dffeas \banco_registradores|regs[24][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N35
dffeas \banco_registradores|regs[28][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \banco_registradores|regs[16][29]~feeder (
// Equation(s):
// \banco_registradores|regs[16][29]~feeder_combout  = ( \inst18|o[29]~8_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[29]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][29]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N50
dffeas \banco_registradores|regs[16][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N21
cyclonev_lcell_comb \banco_registradores|rd1[29]~24 (
// Equation(s):
// \banco_registradores|rd1[29]~24_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[28][29]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[20][29]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[24][29]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[16][29]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][29]~q ),
	.datab(!\banco_registradores|regs[24][29]~q ),
	.datac(!\banco_registradores|regs[28][29]~q ),
	.datad(!\banco_registradores|regs[16][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~24 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~24 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[29]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \banco_registradores|rd1[29]~28 (
// Equation(s):
// \banco_registradores|rd1[29]~28_combout  = ( \banco_registradores|rd1[29]~27_combout  & ( \banco_registradores|rd1[29]~24_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[29]~26_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[29]~25_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\banco_registradores|rd1[29]~27_combout  & ( \banco_registradores|rd1[29]~24_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[29]~26_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[29]~25_combout ))) ) ) ) # ( \banco_registradores|rd1[29]~27_combout  & ( !\banco_registradores|rd1[29]~24_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[29]~26_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[29]~25_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\banco_registradores|rd1[29]~27_combout  & ( !\banco_registradores|rd1[29]~24_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[29]~26_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[29]~25_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[29]~25_combout ),
	.datad(!\banco_registradores|rd1[29]~26_combout ),
	.datae(!\banco_registradores|rd1[29]~27_combout ),
	.dataf(!\banco_registradores|rd1[29]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~28 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~28 .lut_mask = 64'h042615378CAE9DBF;
defparam \banco_registradores|rd1[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N48
cyclonev_lcell_comb \banco_registradores|rd1[29]~33 (
// Equation(s):
// \banco_registradores|rd1[29]~33_combout  = ( \banco_registradores|rd1[29]~28_combout  & ( (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[29]~23_combout )) # (\banco_registradores|rd1[29]~32_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) # ( !\banco_registradores|rd1[29]~28_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & (((\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[29]~23_combout )) # (\banco_registradores|rd1[29]~32_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & (\banco_registradores|rd1[31]~1_combout  & ((\banco_registradores|rd1[29]~23_combout )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\banco_registradores|rd1[31]~1_combout ),
	.datac(!\banco_registradores|rd1[29]~32_combout ),
	.datad(!\banco_registradores|rd1[29]~23_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[29]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[29]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[29]~33 .extended_lut = "off";
defparam \banco_registradores|rd1[29]~33 .lut_mask = 64'h0A3B0A3B5F7F5F7F;
defparam \banco_registradores|rd1[29]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N51
cyclonev_lcell_comb \inst|Add1~21 (
// Equation(s):
// \inst|Add1~21_sumout  = SUM(( \banco_registradores|rd1[26]~66_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[26]~66_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[26]~66_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector4~0_combout )))) ) + ( \inst|Add1~26  ))
// \inst|Add1~22  = CARRY(( \banco_registradores|rd1[26]~66_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[26]~66_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[26]~66_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector4~0_combout )))) ) + ( \inst|Add1~26  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector4~0_combout ),
	.datad(!\banco_registradores|rd1[26]~66_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[26]~66_combout ),
	.datag(gnd),
	.cin(\inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~21_sumout ),
	.cout(\inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~21 .extended_lut = "off";
defparam \inst|Add1~21 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N54
cyclonev_lcell_comb \inst|Add1~17 (
// Equation(s):
// \inst|Add1~17_sumout  = SUM(( \banco_registradores|rd1[27]~55_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[27]~55_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[27]~55_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector3~0_combout )))) ) + ( \inst|Add1~22  ))
// \inst|Add1~18  = CARRY(( \banco_registradores|rd1[27]~55_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[27]~55_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[27]~55_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector3~0_combout )))) ) + ( \inst|Add1~22  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector3~0_combout ),
	.datad(!\banco_registradores|rd1[27]~55_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[27]~55_combout ),
	.datag(gnd),
	.cin(\inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~17_sumout ),
	.cout(\inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~17 .extended_lut = "off";
defparam \inst|Add1~17 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N57
cyclonev_lcell_comb \inst|Add1~13 (
// Equation(s):
// \inst|Add1~13_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[28]~44_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[28]~44_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector2~0_combout )))) ) + ( \banco_registradores|rd1[28]~44_combout  ) + ( \inst|Add1~18  ))
// \inst|Add1~14  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[28]~44_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[28]~44_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector2~0_combout )))) ) + ( \banco_registradores|rd1[28]~44_combout  ) + ( \inst|Add1~18  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector2~0_combout ),
	.datad(!\banco_registradores|rd2[28]~44_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[28]~44_combout ),
	.datag(gnd),
	.cin(\inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~13_sumout ),
	.cout(\inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~13 .extended_lut = "off";
defparam \inst|Add1~13 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N30
cyclonev_lcell_comb \inst|Add1~9 (
// Equation(s):
// \inst|Add1~9_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[29]~33_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[29]~33_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector1~0_combout )))) ) + ( \banco_registradores|rd1[29]~33_combout  ) + ( \inst|Add1~14  ))
// \inst|Add1~10  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[29]~33_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[29]~33_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector1~0_combout )))) ) + ( \banco_registradores|rd1[29]~33_combout  ) + ( \inst|Add1~14  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector1~0_combout ),
	.datad(!\banco_registradores|rd2[29]~33_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[29]~33_combout ),
	.datag(gnd),
	.cin(\inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~9_sumout ),
	.cout(\inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~9 .extended_lut = "off";
defparam \inst|Add1~9 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N24
cyclonev_lcell_comb \inst|Add0~13 (
// Equation(s):
// \inst|Add0~13_sumout  = SUM(( \banco_registradores|rd1[28]~44_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[28]~44_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[28]~44_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector2~0_combout )))) ) + ( \inst|Add0~18  ))
// \inst|Add0~14  = CARRY(( \banco_registradores|rd1[28]~44_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[28]~44_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[28]~44_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector2~0_combout )))) ) + ( \inst|Add0~18  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector2~0_combout ),
	.datad(!\banco_registradores|rd1[28]~44_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[28]~44_combout ),
	.datag(gnd),
	.cin(\inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~13_sumout ),
	.cout(\inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~13 .extended_lut = "off";
defparam \inst|Add0~13 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N27
cyclonev_lcell_comb \inst|Add0~9 (
// Equation(s):
// \inst|Add0~9_sumout  = SUM(( \banco_registradores|rd1[29]~33_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[29]~33_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[29]~33_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector1~0_combout )))) ) + ( \inst|Add0~14  ))
// \inst|Add0~10  = CARRY(( \banco_registradores|rd1[29]~33_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[29]~33_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[29]~33_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector1~0_combout )))) ) + ( \inst|Add0~14  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector1~0_combout ),
	.datad(!\banco_registradores|rd1[29]~33_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[29]~33_combout ),
	.datag(gnd),
	.cin(\inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~9_sumout ),
	.cout(\inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~9 .extended_lut = "off";
defparam \inst|Add0~9 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N18
cyclonev_lcell_comb \inst18|o[29]~7 (
// Equation(s):
// \inst18|o[29]~7_combout  = ( \inst|Add1~9_sumout  & ( \inst|Add0~9_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\inst17|o[29]~2_combout  & (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[29]~33_combout )) # 
// (\inst17|o[29]~2_combout  & ((\banco_registradores|rd1[29]~33_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add1~9_sumout  & ( \inst|Add0~9_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout 
// )))) # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[29]~2_combout  & (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[29]~33_combout )) # (\inst17|o[29]~2_combout  & ((\banco_registradores|rd1[29]~33_combout ) # 
// (\control_unit|Selector0~1_combout ))))) ) ) ) # ( \inst|Add1~9_sumout  & ( !\inst|Add0~9_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[29]~2_combout  & 
// (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[29]~33_combout )) # (\inst17|o[29]~2_combout  & ((\banco_registradores|rd1[29]~33_combout ) # (\control_unit|Selector0~1_combout ))))) ) ) ) # ( !\inst|Add1~9_sumout  & ( !\inst|Add0~9_sumout  
// & ( (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[29]~2_combout  & (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[29]~33_combout )) # (\inst17|o[29]~2_combout  & ((\banco_registradores|rd1[29]~33_combout ) # 
// (\control_unit|Selector0~1_combout ))))) ) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\inst17|o[29]~2_combout ),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\banco_registradores|rd1[29]~33_combout ),
	.datae(!\inst|Add1~9_sumout ),
	.dataf(!\inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[29]~7 .extended_lut = "off";
defparam \inst18|o[29]~7 .lut_mask = 64'h01150B1FA1B5ABBF;
defparam \inst18|o[29]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N15
cyclonev_lcell_comb \gerador_imediatos|imm[5]~2 (
// Equation(s):
// \gerador_imediatos|imm[5]~2_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [25] & ( (\gerador_imediatos|WideOr2~0_combout  & \control_unit|jal~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gerador_imediatos|WideOr2~0_combout ),
	.datad(!\control_unit|jal~0_combout ),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|imm[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|imm[5]~2 .extended_lut = "off";
defparam \gerador_imediatos|imm[5]~2 .lut_mask = 64'h00000000000F000F;
defparam \gerador_imediatos|imm[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N15
cyclonev_lcell_comb \inst17|o[6]~24 (
// Equation(s):
// \inst17|o[6]~24_combout  = ( \gerador_imediatos|WideOr2~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & (\control_unit|WideOr2~0_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [26] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [1]))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\gerador_imediatos|WideOr2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[6]~24 .extended_lut = "off";
defparam \inst17|o[6]~24 .lut_mask = 64'h0000000100000001;
defparam \inst17|o[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N48
cyclonev_lcell_comb \inst17|o[7]~22 (
// Equation(s):
// \inst17|o[7]~22_combout  = ( \gerador_imediatos|WideOr2~0_combout  & ( \control_unit|WideOr2~0_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [27] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [0] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [1])) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\gerador_imediatos|WideOr2~0_combout ),
	.dataf(!\control_unit|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[7]~22 .extended_lut = "off";
defparam \inst17|o[7]~22 .lut_mask = 64'h0000000000000005;
defparam \inst17|o[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N17
dffeas \banco_registradores|regs[19][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y8_N2
dffeas \banco_registradores|regs[23][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N2
dffeas \banco_registradores|regs[27][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N26
dffeas \banco_registradores|regs[31][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N30
cyclonev_lcell_comb \banco_registradores|rd2[9]~245 (
// Equation(s):
// \banco_registradores|rd2[9]~245_combout  = ( \banco_registradores|regs[27][9]~q  & ( \banco_registradores|regs[31][9]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[19][9]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[23][9]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|regs[27][9]~q  & ( 
// \banco_registradores|regs[31][9]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[19][9]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|regs[23][9]~q )))) ) ) ) # ( \banco_registradores|regs[27][9]~q  & ( 
// !\banco_registradores|regs[31][9]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # (\banco_registradores|regs[19][9]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\banco_registradores|regs[23][9]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) ) ) ) # ( !\banco_registradores|regs[27][9]~q  & ( 
// !\banco_registradores|regs[31][9]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[19][9]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[23][9]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[19][9]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[23][9]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[27][9]~q ),
	.dataf(!\banco_registradores|regs[31][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~245 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~245 .lut_mask = 64'h470047CC473347FF;
defparam \banco_registradores|rd2[9]~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N56
dffeas \banco_registradores|regs[22][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N33
cyclonev_lcell_comb \banco_registradores|regs[18][9]~feeder (
// Equation(s):
// \banco_registradores|regs[18][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N35
dffeas \banco_registradores|regs[18][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y12_N2
dffeas \banco_registradores|regs[26][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N30
cyclonev_lcell_comb \banco_registradores|regs[30][9]~feeder (
// Equation(s):
// \banco_registradores|regs[30][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[30][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[30][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[30][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[30][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N32
dffeas \banco_registradores|regs[30][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[30][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N6
cyclonev_lcell_comb \banco_registradores|rd2[9]~244 (
// Equation(s):
// \banco_registradores|rd2[9]~244_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[30][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[26][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[18][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][9]~q ),
	.datab(!\banco_registradores|regs[18][9]~q ),
	.datac(!\banco_registradores|regs[26][9]~q ),
	.datad(!\banco_registradores|regs[30][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~244 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~244 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd2[9]~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N50
dffeas \banco_registradores|regs[16][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N12
cyclonev_lcell_comb \banco_registradores|regs[28][9]~feeder (
// Equation(s):
// \banco_registradores|regs[28][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N14
dffeas \banco_registradores|regs[28][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N57
cyclonev_lcell_comb \banco_registradores|regs[24][9]~feeder (
// Equation(s):
// \banco_registradores|regs[24][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N59
dffeas \banco_registradores|regs[24][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N39
cyclonev_lcell_comb \banco_registradores|rd2[9]~242 (
// Equation(s):
// \banco_registradores|rd2[9]~242_combout  = ( \banco_registradores|regs[20][9]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[24][9]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[28][9]~q )) ) ) ) # ( !\banco_registradores|regs[20][9]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[24][9]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[28][9]~q )) ) ) ) # ( \banco_registradores|regs[20][9]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[16][9]~q ) ) ) ) # ( !\banco_registradores|regs[20][9]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[16][9]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[16][9]~q ),
	.datab(!\banco_registradores|regs[28][9]~q ),
	.datac(!\banco_registradores|regs[24][9]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[20][9]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~242 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~242 .lut_mask = 64'h550055FF0F330F33;
defparam \banco_registradores|rd2[9]~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N21
cyclonev_lcell_comb \banco_registradores|regs[21][9]~feeder (
// Equation(s):
// \banco_registradores|regs[21][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[21][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[21][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[21][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[21][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N23
dffeas \banco_registradores|regs[21][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y11_N41
dffeas \banco_registradores|regs[17][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N36
cyclonev_lcell_comb \banco_registradores|regs[29][9]~feeder (
// Equation(s):
// \banco_registradores|regs[29][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N38
dffeas \banco_registradores|regs[29][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N30
cyclonev_lcell_comb \banco_registradores|regs[25][9]~feeder (
// Equation(s):
// \banco_registradores|regs[25][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N32
dffeas \banco_registradores|regs[25][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N6
cyclonev_lcell_comb \banco_registradores|rd2[9]~243 (
// Equation(s):
// \banco_registradores|rd2[9]~243_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][9]~q ),
	.datab(!\banco_registradores|regs[17][9]~q ),
	.datac(!\banco_registradores|regs[29][9]~q ),
	.datad(!\banco_registradores|regs[25][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~243 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~243 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd2[9]~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N6
cyclonev_lcell_comb \banco_registradores|rd2[9]~246 (
// Equation(s):
// \banco_registradores|rd2[9]~246_combout  = ( \banco_registradores|rd2[9]~242_combout  & ( \banco_registradores|rd2[9]~243_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[9]~244_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[9]~245_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[9]~242_combout  & ( \banco_registradores|rd2[9]~243_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// \banco_registradores|rd2[9]~244_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\banco_registradores|rd2[9]~245_combout ))) ) ) ) # ( 
// \banco_registradores|rd2[9]~242_combout  & ( !\banco_registradores|rd2[9]~243_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|rd2[9]~244_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[9]~245_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( 
// !\banco_registradores|rd2[9]~242_combout  & ( !\banco_registradores|rd2[9]~243_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[9]~244_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[9]~245_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|rd2[9]~245_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|rd2[9]~244_combout ),
	.datae(!\banco_registradores|rd2[9]~242_combout ),
	.dataf(!\banco_registradores|rd2[9]~243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~246 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~246 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \banco_registradores|rd2[9]~246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y8_N20
dffeas \banco_registradores|regs[10][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N15
cyclonev_lcell_comb \banco_registradores|regs[8][9]~feeder (
// Equation(s):
// \banco_registradores|regs[8][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y8_N17
dffeas \banco_registradores|regs[8][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N54
cyclonev_lcell_comb \banco_registradores|regs[9][9]~feeder (
// Equation(s):
// \banco_registradores|regs[9][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y8_N56
dffeas \banco_registradores|regs[9][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N35
dffeas \banco_registradores|regs[11][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N3
cyclonev_lcell_comb \banco_registradores|rd2[9]~241 (
// Equation(s):
// \banco_registradores|rd2[9]~241_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[11][9]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[9][9]~q 
// ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[11][9]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[8][9]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[10][9]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[11][9]~q  & ( 
// (\banco_registradores|regs[9][9]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[11][9]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[8][9]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[10][9]~q )) ) ) )

	.dataa(!\banco_registradores|regs[10][9]~q ),
	.datab(!\banco_registradores|regs[8][9]~q ),
	.datac(!\banco_registradores|regs[9][9]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[11][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~241 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~241 .lut_mask = 64'h33550F0033550FFF;
defparam \banco_registradores|rd2[9]~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N26
dffeas \banco_registradores|regs[14][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N21
cyclonev_lcell_comb \banco_registradores|regs[13][9]~feeder (
// Equation(s):
// \banco_registradores|regs[13][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N23
dffeas \banco_registradores|regs[13][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N39
cyclonev_lcell_comb \banco_registradores|regs[12][9]~feeder (
// Equation(s):
// \banco_registradores|regs[12][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N41
dffeas \banco_registradores|regs[12][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N20
dffeas \banco_registradores|regs[15][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd2[9]~237 (
// Equation(s):
// \banco_registradores|rd2[9]~237_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][9]~q  & ( (\banco_registradores|regs[13][9]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][9]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[12][9]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][9]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[15][9]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|regs[13][9]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[15][9]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[12][9]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][9]~q )) ) ) )

	.dataa(!\banco_registradores|regs[14][9]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[13][9]~q ),
	.datad(!\banco_registradores|regs[12][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[15][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~237 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~237 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \banco_registradores|rd2[9]~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N53
dffeas \banco_registradores|regs[1][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N47
dffeas \banco_registradores|regs[2][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N8
dffeas \banco_registradores|regs[3][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd2[9]~239 (
// Equation(s):
// \banco_registradores|rd2[9]~239_combout  = ( \banco_registradores|regs[2][9]~q  & ( \banco_registradores|regs[3][9]~q  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[1][9]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|regs[2][9]~q  & ( \banco_registradores|regs[3][9]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[1][9]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \banco_registradores|regs[2][9]~q  & ( !\banco_registradores|regs[3][9]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|regs[1][9]~q )) ) ) ) # ( !\banco_registradores|regs[2][9]~q  & ( !\banco_registradores|regs[3][9]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|regs[1][9]~q )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[1][9]~q ),
	.datae(!\banco_registradores|regs[2][9]~q ),
	.dataf(!\banco_registradores|regs[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~239 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~239 .lut_mask = 64'h00300C3C03330F3F;
defparam \banco_registradores|rd2[9]~239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N50
dffeas \banco_registradores|regs[7][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N17
dffeas \banco_registradores|regs[5][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N47
dffeas \banco_registradores|regs[6][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y13_N39
cyclonev_lcell_comb \banco_registradores|regs[4][9]~feeder (
// Equation(s):
// \banco_registradores|regs[4][9]~feeder_combout  = ( \inst18|o[9]~47_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[9]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][9]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y13_N41
dffeas \banco_registradores|regs[4][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N9
cyclonev_lcell_comb \banco_registradores|rd2[9]~238 (
// Equation(s):
// \banco_registradores|rd2[9]~238_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][9]~q ),
	.datab(!\banco_registradores|regs[5][9]~q ),
	.datac(!\banco_registradores|regs[6][9]~q ),
	.datad(!\banco_registradores|regs[4][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~238 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~238 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[9]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N12
cyclonev_lcell_comb \banco_registradores|rd2[9]~240 (
// Equation(s):
// \banco_registradores|rd2[9]~240_combout  = ( \banco_registradores|rd2[9]~239_combout  & ( \banco_registradores|rd2[9]~238_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[9]~237_combout ) ) ) ) # 
// ( !\banco_registradores|rd2[9]~239_combout  & ( \banco_registradores|rd2[9]~238_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[9]~237_combout ))) ) ) ) # ( \banco_registradores|rd2[9]~239_combout  & ( !\banco_registradores|rd2[9]~238_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[9]~237_combout ))) ) ) 
// ) # ( !\banco_registradores|rd2[9]~239_combout  & ( !\banco_registradores|rd2[9]~238_combout  & ( (\banco_registradores|rd2[9]~237_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[9]~237_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[9]~239_combout ),
	.dataf(!\banco_registradores|rd2[9]~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~240 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~240 .lut_mask = 64'h000FCC0F330FFF0F;
defparam \banco_registradores|rd2[9]~240 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N36
cyclonev_lcell_comb \banco_registradores|rd2[9]~247 (
// Equation(s):
// \banco_registradores|rd2[9]~247_combout  = ( \banco_registradores|rd2[9]~241_combout  & ( \banco_registradores|rd2[9]~240_combout  & ( (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & \banco_registradores|rd2[9]~246_combout )) # 
// (\banco_registradores|rd2[14]~187_combout )) # (\banco_registradores|rd2[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd2[9]~241_combout  & ( \banco_registradores|rd2[9]~240_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] 
// & \banco_registradores|rd2[9]~246_combout )) # (\banco_registradores|rd2[14]~187_combout ) ) ) ) # ( \banco_registradores|rd2[9]~241_combout  & ( !\banco_registradores|rd2[9]~240_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [24] & \banco_registradores|rd2[9]~246_combout )) # (\banco_registradores|rd2[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd2[9]~241_combout  & ( !\banco_registradores|rd2[9]~240_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [24] & \banco_registradores|rd2[9]~246_combout ) ) ) )

	.dataa(!\banco_registradores|rd2[31]~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\banco_registradores|rd2[14]~187_combout ),
	.datad(!\banco_registradores|rd2[9]~246_combout ),
	.datae(!\banco_registradores|rd2[9]~241_combout ),
	.dataf(!\banco_registradores|rd2[9]~240_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[9]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[9]~247 .extended_lut = "off";
defparam \banco_registradores|rd2[9]~247 .lut_mask = 64'h003355770F3F5F7F;
defparam \banco_registradores|rd2[9]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N51
cyclonev_lcell_comb \inst|Selector22~0 (
// Equation(s):
// \inst|Selector22~0_combout  = ( \banco_registradores|rd1[9]~254_combout  ) # ( !\banco_registradores|rd1[9]~254_combout  & ( (!\control_unit|WideOr2~1_combout  & (\banco_registradores|rd2[9]~247_combout )) # (\control_unit|WideOr2~1_combout  & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [29] & \gerador_imediatos|WideOr2~1_combout )))) ) )

	.dataa(!\banco_registradores|rd2[9]~247_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\gerador_imediatos|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[9]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~0 .extended_lut = "off";
defparam \inst|Selector22~0 .lut_mask = 64'h44474447FFFFFFFF;
defparam \inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N20
dffeas \banco_registradores|regs[8][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y8_N26
dffeas \banco_registradores|regs[9][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y8_N47
dffeas \banco_registradores|regs[11][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N48
cyclonev_lcell_comb \banco_registradores|rd1[8]~259 (
// Equation(s):
// \banco_registradores|rd1[8]~259_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[8][8]~q ),
	.datab(!\banco_registradores|regs[10][8]~q ),
	.datac(!\banco_registradores|regs[9][8]~q ),
	.datad(!\banco_registradores|regs[11][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~259 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~259 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd1[8]~259 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y8_N14
dffeas \banco_registradores|regs[25][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N56
dffeas \banco_registradores|regs[29][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N50
dffeas \banco_registradores|regs[17][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N56
dffeas \banco_registradores|regs[21][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N57
cyclonev_lcell_comb \banco_registradores|rd1[8]~261 (
// Equation(s):
// \banco_registradores|rd1[8]~261_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][8]~q ),
	.datab(!\banco_registradores|regs[29][8]~q ),
	.datac(!\banco_registradores|regs[17][8]~q ),
	.datad(!\banco_registradores|regs[21][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~261 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~261 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[8]~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N38
dffeas \banco_registradores|regs[26][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N17
dffeas \banco_registradores|regs[18][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N50
dffeas \banco_registradores|regs[30][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N44
dffeas \banco_registradores|regs[22][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N54
cyclonev_lcell_comb \banco_registradores|rd1[8]~262 (
// Equation(s):
// \banco_registradores|rd1[8]~262_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][8]~q ),
	.datab(!\banco_registradores|regs[18][8]~q ),
	.datac(!\banco_registradores|regs[30][8]~q ),
	.datad(!\banco_registradores|regs[22][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~262 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~262 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[8]~262 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N47
dffeas \banco_registradores|regs[16][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N56
dffeas \banco_registradores|regs[24][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N45
cyclonev_lcell_comb \banco_registradores|regs[28][8]~feeder (
// Equation(s):
// \banco_registradores|regs[28][8]~feeder_combout  = ( \inst18|o[8]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[8]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][8]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N47
dffeas \banco_registradores|regs[28][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N32
dffeas \banco_registradores|regs[20][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N27
cyclonev_lcell_comb \banco_registradores|rd1[8]~260 (
// Equation(s):
// \banco_registradores|rd1[8]~260_combout  = ( \banco_registradores|regs[20][8]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[24][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[28][8]~q ))) ) ) ) # ( !\banco_registradores|regs[20][8]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[24][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[28][8]~q ))) ) ) ) # ( \banco_registradores|regs[20][8]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[16][8]~q ) ) ) ) # ( !\banco_registradores|regs[20][8]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[16][8]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[16][8]~q ),
	.datab(!\banco_registradores|regs[24][8]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[28][8]~q ),
	.datae(!\banco_registradores|regs[20][8]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~260 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~260 .lut_mask = 64'h50505F5F303F303F;
defparam \banco_registradores|rd1[8]~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N56
dffeas \banco_registradores|regs[19][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N23
dffeas \banco_registradores|regs[31][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N11
dffeas \banco_registradores|regs[23][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N38
dffeas \banco_registradores|regs[27][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N15
cyclonev_lcell_comb \banco_registradores|rd1[8]~263 (
// Equation(s):
// \banco_registradores|rd1[8]~263_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][8]~q ),
	.datab(!\banco_registradores|regs[31][8]~q ),
	.datac(!\banco_registradores|regs[23][8]~q ),
	.datad(!\banco_registradores|regs[27][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~263 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~263 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[8]~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N33
cyclonev_lcell_comb \banco_registradores|rd1[8]~264 (
// Equation(s):
// \banco_registradores|rd1[8]~264_combout  = ( \banco_registradores|rd1[8]~260_combout  & ( \banco_registradores|rd1[8]~263_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[8]~262_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[8]~261_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\banco_registradores|rd1[8]~260_combout  & ( \banco_registradores|rd1[8]~263_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[8]~262_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[8]~261_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( \banco_registradores|rd1[8]~260_combout  & ( !\banco_registradores|rd1[8]~263_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[8]~262_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[8]~261_combout ))) ) ) ) # ( !\banco_registradores|rd1[8]~260_combout  & ( !\banco_registradores|rd1[8]~263_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[8]~262_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[8]~261_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[8]~261_combout ),
	.datad(!\banco_registradores|rd1[8]~262_combout ),
	.datae(!\banco_registradores|rd1[8]~260_combout ),
	.dataf(!\banco_registradores|rd1[8]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~264 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~264 .lut_mask = 64'h04268CAE15379DBF;
defparam \banco_registradores|rd1[8]~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N2
dffeas \banco_registradores|regs[14][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N24
cyclonev_lcell_comb \banco_registradores|regs[13][8]~feeder (
// Equation(s):
// \banco_registradores|regs[13][8]~feeder_combout  = ( \inst18|o[8]~48_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[8]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][8]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N26
dffeas \banco_registradores|regs[13][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N44
dffeas \banco_registradores|regs[15][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N46
dffeas \banco_registradores|regs[12][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N3
cyclonev_lcell_comb \banco_registradores|rd1[8]~255 (
// Equation(s):
// \banco_registradores|rd1[8]~255_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][8]~q ),
	.datab(!\banco_registradores|regs[13][8]~q ),
	.datac(!\banco_registradores|regs[15][8]~q ),
	.datad(!\banco_registradores|regs[12][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~255 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~255 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[8]~255 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N23
dffeas \banco_registradores|regs[3][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N17
dffeas \banco_registradores|regs[2][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N26
dffeas \banco_registradores|regs[1][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N42
cyclonev_lcell_comb \banco_registradores|rd1[8]~257 (
// Equation(s):
// \banco_registradores|rd1[8]~257_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[2][8]~q 
// ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[3][8]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][8]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[1][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[2][8]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[3][8]~q )) ) ) )

	.dataa(!\banco_registradores|regs[3][8]~q ),
	.datab(!\banco_registradores|regs[2][8]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~257 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~257 .lut_mask = 64'h000035350F0F3535;
defparam \banco_registradores|rd1[8]~257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N20
dffeas \banco_registradores|regs[4][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N44
dffeas \banco_registradores|regs[6][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N8
dffeas \banco_registradores|regs[7][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N2
dffeas \banco_registradores|regs[5][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N45
cyclonev_lcell_comb \banco_registradores|rd1[8]~256 (
// Equation(s):
// \banco_registradores|rd1[8]~256_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][8]~q ),
	.datab(!\banco_registradores|regs[6][8]~q ),
	.datac(!\banco_registradores|regs[7][8]~q ),
	.datad(!\banco_registradores|regs[5][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~256 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~256 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd1[8]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd1[8]~258 (
// Equation(s):
// \banco_registradores|rd1[8]~258_combout  = ( \banco_registradores|rd1[8]~257_combout  & ( \banco_registradores|rd1[8]~256_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[8]~255_combout ) ) ) ) # 
// ( !\banco_registradores|rd1[8]~257_combout  & ( \banco_registradores|rd1[8]~256_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[8]~255_combout ))) ) ) ) # ( \banco_registradores|rd1[8]~257_combout  & ( !\banco_registradores|rd1[8]~256_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[8]~255_combout ))) ) ) 
// ) # ( !\banco_registradores|rd1[8]~257_combout  & ( !\banco_registradores|rd1[8]~256_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[8]~255_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\banco_registradores|rd1[8]~255_combout ),
	.datae(!\banco_registradores|rd1[8]~257_combout ),
	.dataf(!\banco_registradores|rd1[8]~256_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~258 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~258 .lut_mask = 64'h000FA0AF505FF0FF;
defparam \banco_registradores|rd1[8]~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N0
cyclonev_lcell_comb \banco_registradores|rd1[8]~265 (
// Equation(s):
// \banco_registradores|rd1[8]~265_combout  = ( \banco_registradores|rd1[8]~264_combout  & ( \banco_registradores|rd1[8]~258_combout  & ( (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[8]~259_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19])) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[8]~264_combout  & ( \banco_registradores|rd1[8]~258_combout  & ( ((\banco_registradores|rd1[31]~1_combout  
// & \banco_registradores|rd1[8]~259_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[8]~264_combout  & ( !\banco_registradores|rd1[8]~258_combout  & ( ((\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[8]~259_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[8]~264_combout  & ( !\banco_registradores|rd1[8]~258_combout  & ( (\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[8]~259_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[14]~192_combout ),
	.datab(!\banco_registradores|rd1[31]~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\banco_registradores|rd1[8]~259_combout ),
	.datae(!\banco_registradores|rd1[8]~264_combout ),
	.dataf(!\banco_registradores|rd1[8]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[8]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[8]~265 .extended_lut = "off";
defparam \banco_registradores|rd1[8]~265 .lut_mask = 64'h00330F3F55775F7F;
defparam \banco_registradores|rd1[8]~265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N50
dffeas \banco_registradores|regs[30][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y12_N44
dffeas \banco_registradores|regs[22][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N39
cyclonev_lcell_comb \banco_registradores|regs[18][7]~feeder (
// Equation(s):
// \banco_registradores|regs[18][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N41
dffeas \banco_registradores|regs[18][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y12_N26
dffeas \banco_registradores|regs[26][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N51
cyclonev_lcell_comb \banco_registradores|rd1[7]~273 (
// Equation(s):
// \banco_registradores|rd1[7]~273_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][7]~q ),
	.datab(!\banco_registradores|regs[22][7]~q ),
	.datac(!\banco_registradores|regs[18][7]~q ),
	.datad(!\banco_registradores|regs[26][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~273 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~273 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd1[7]~273 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N15
cyclonev_lcell_comb \banco_registradores|regs[24][7]~feeder (
// Equation(s):
// \banco_registradores|regs[24][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N17
dffeas \banco_registradores|regs[24][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N39
cyclonev_lcell_comb \banco_registradores|regs[16][7]~feeder (
// Equation(s):
// \banco_registradores|regs[16][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N41
dffeas \banco_registradores|regs[16][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N56
dffeas \banco_registradores|regs[28][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N47
dffeas \banco_registradores|regs[20][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd1[7]~271 (
// Equation(s):
// \banco_registradores|rd1[7]~271_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][7]~q ),
	.datab(!\banco_registradores|regs[16][7]~q ),
	.datac(!\banco_registradores|regs[28][7]~q ),
	.datad(!\banco_registradores|regs[20][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~271 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~271 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[7]~271 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N50
dffeas \banco_registradores|regs[19][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y11_N44
dffeas \banco_registradores|regs[23][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y9_N5
dffeas \banco_registradores|regs[31][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y11_N38
dffeas \banco_registradores|regs[27][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N45
cyclonev_lcell_comb \banco_registradores|rd1[7]~274 (
// Equation(s):
// \banco_registradores|rd1[7]~274_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[31][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[23][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[27][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[19][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][7]~q ),
	.datab(!\banco_registradores|regs[23][7]~q ),
	.datac(!\banco_registradores|regs[31][7]~q ),
	.datad(!\banco_registradores|regs[27][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~274 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~274 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd1[7]~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N18
cyclonev_lcell_comb \banco_registradores|regs[17][7]~feeder (
// Equation(s):
// \banco_registradores|regs[17][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y8_N20
dffeas \banco_registradores|regs[17][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N8
dffeas \banco_registradores|regs[21][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N36
cyclonev_lcell_comb \banco_registradores|regs[29][7]~feeder (
// Equation(s):
// \banco_registradores|regs[29][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N38
dffeas \banco_registradores|regs[29][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y8_N38
dffeas \banco_registradores|regs[25][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N27
cyclonev_lcell_comb \banco_registradores|rd1[7]~272 (
// Equation(s):
// \banco_registradores|rd1[7]~272_combout  = ( \banco_registradores|regs[25][7]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[29][7]~q ) ) ) ) # ( !\banco_registradores|regs[25][7]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[29][7]~q ) ) ) ) # ( \banco_registradores|regs[25][7]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[17][7]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[21][7]~q ))) ) ) ) # ( !\banco_registradores|regs[25][7]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[17][7]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[21][7]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[17][7]~q ),
	.datab(!\banco_registradores|regs[21][7]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[29][7]~q ),
	.datae(!\banco_registradores|regs[25][7]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~272 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~272 .lut_mask = 64'h53535353000FF0FF;
defparam \banco_registradores|rd1[7]~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N12
cyclonev_lcell_comb \banco_registradores|rd1[7]~275 (
// Equation(s):
// \banco_registradores|rd1[7]~275_combout  = ( \banco_registradores|rd1[7]~274_combout  & ( \banco_registradores|rd1[7]~272_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[7]~271_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[7]~273_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[7]~274_combout  & ( 
// \banco_registradores|rd1[7]~272_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[7]~271_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[7]~273_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) ) 
// # ( \banco_registradores|rd1[7]~274_combout  & ( !\banco_registradores|rd1[7]~272_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[7]~271_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[7]~273_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( !\banco_registradores|rd1[7]~274_combout  & ( !\banco_registradores|rd1[7]~272_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[7]~271_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[7]~273_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[7]~273_combout ),
	.datad(!\banco_registradores|rd1[7]~271_combout ),
	.datae(!\banco_registradores|rd1[7]~274_combout ),
	.dataf(!\banco_registradores|rd1[7]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~275 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~275 .lut_mask = 64'h028A139B46CE57DF;
defparam \banco_registradores|rd1[7]~275 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N29
dffeas \banco_registradores|regs[9][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N59
dffeas \banco_registradores|regs[10][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N8
dffeas \banco_registradores|regs[11][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N48
cyclonev_lcell_comb \banco_registradores|regs[8][7]~feeder (
// Equation(s):
// \banco_registradores|regs[8][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y11_N50
dffeas \banco_registradores|regs[8][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N51
cyclonev_lcell_comb \banco_registradores|rd1[7]~270 (
// Equation(s):
// \banco_registradores|rd1[7]~270_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][7]~q ),
	.datab(!\banco_registradores|regs[10][7]~q ),
	.datac(!\banco_registradores|regs[11][7]~q ),
	.datad(!\banco_registradores|regs[8][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~270 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~270 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[7]~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N53
dffeas \banco_registradores|regs[3][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N32
dffeas \banco_registradores|regs[1][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N14
dffeas \banco_registradores|regs[2][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N15
cyclonev_lcell_comb \banco_registradores|rd1[7]~268 (
// Equation(s):
// \banco_registradores|rd1[7]~268_combout  = ( \banco_registradores|regs[2][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[1][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|regs[3][7]~q )))) ) ) # ( !\banco_registradores|regs[2][7]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|regs[1][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[3][7]~q )))) ) )

	.dataa(!\banco_registradores|regs[3][7]~q ),
	.datab(!\banco_registradores|regs[1][7]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~268 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~268 .lut_mask = 64'h0305030503F503F5;
defparam \banco_registradores|rd1[7]~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y10_N17
dffeas \banco_registradores|regs[13][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N23
dffeas \banco_registradores|regs[15][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N26
dffeas \banco_registradores|regs[14][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[7]~266 (
// Equation(s):
// \banco_registradores|rd1[7]~266_combout  = ( \banco_registradores|regs[15][7]~q  & ( \banco_registradores|regs[14][7]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][7]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[13][7]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) ) # ( !\banco_registradores|regs[15][7]~q  & ( 
// \banco_registradores|regs[14][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) # (\banco_registradores|regs[12][7]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & \banco_registradores|regs[13][7]~q )))) ) ) ) # ( \banco_registradores|regs[15][7]~q  & ( 
// !\banco_registradores|regs[14][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][7]~q  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|regs[13][7]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\banco_registradores|regs[15][7]~q  & ( 
// !\banco_registradores|regs[14][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][7]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[13][7]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\banco_registradores|regs[12][7]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\banco_registradores|regs[13][7]~q ),
	.datae(!\banco_registradores|regs[15][7]~q ),
	.dataf(!\banco_registradores|regs[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~266 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~266 .lut_mask = 64'h207025752A7A2F7F;
defparam \banco_registradores|rd1[7]~266 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y13_N2
dffeas \banco_registradores|regs[6][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N29
dffeas \banco_registradores|regs[5][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N24
cyclonev_lcell_comb \banco_registradores|regs[4][7]~feeder (
// Equation(s):
// \banco_registradores|regs[4][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N25
dffeas \banco_registradores|regs[4][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N38
dffeas \banco_registradores|regs[7][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[7]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N3
cyclonev_lcell_comb \banco_registradores|rd1[7]~267 (
// Equation(s):
// \banco_registradores|rd1[7]~267_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[6][7]~q ),
	.datab(!\banco_registradores|regs[5][7]~q ),
	.datac(!\banco_registradores|regs[4][7]~q ),
	.datad(!\banco_registradores|regs[7][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~267 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~267 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd1[7]~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N33
cyclonev_lcell_comb \banco_registradores|rd1[7]~269 (
// Equation(s):
// \banco_registradores|rd1[7]~269_combout  = ( \banco_registradores|rd1[7]~266_combout  & ( \banco_registradores|rd1[7]~267_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[7]~268_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[7]~266_combout  & ( \banco_registradores|rd1[7]~267_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[7]~268_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \banco_registradores|rd1[7]~266_combout  & ( !\banco_registradores|rd1[7]~267_combout  & ( 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[7]~268_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[7]~266_combout  & ( 
// !\banco_registradores|rd1[7]~267_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[7]~268_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|rd1[7]~268_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[7]~266_combout ),
	.dataf(!\banco_registradores|rd1[7]~267_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~269 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~269 .lut_mask = 64'h0C000CFF3F003FFF;
defparam \banco_registradores|rd1[7]~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N0
cyclonev_lcell_comb \banco_registradores|rd1[7]~276 (
// Equation(s):
// \banco_registradores|rd1[7]~276_combout  = ( \banco_registradores|rd1[7]~270_combout  & ( \banco_registradores|rd1[7]~269_combout  & ( (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & \banco_registradores|rd1[7]~275_combout )) # 
// (\banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[7]~270_combout  & ( \banco_registradores|rd1[7]~269_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] 
// & \banco_registradores|rd1[7]~275_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[7]~270_combout  & ( !\banco_registradores|rd1[7]~269_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [19] & \banco_registradores|rd1[7]~275_combout )) # (\banco_registradores|rd1[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd1[7]~270_combout  & ( !\banco_registradores|rd1[7]~269_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [19] & \banco_registradores|rd1[7]~275_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\banco_registradores|rd1[14]~192_combout ),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\banco_registradores|rd1[7]~275_combout ),
	.datae(!\banco_registradores|rd1[7]~270_combout ),
	.dataf(!\banco_registradores|rd1[7]~269_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[7]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[7]~276 .extended_lut = "off";
defparam \banco_registradores|rd1[7]~276 .lut_mask = 64'h00550F5F33773F7F;
defparam \banco_registradores|rd1[7]~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N9
cyclonev_lcell_comb \banco_registradores|rd2[7]~265 (
// Equation(s):
// \banco_registradores|rd2[7]~265_combout  = ( \banco_registradores|regs[21][7]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[25][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[29][7]~q )) ) ) ) # ( !\banco_registradores|regs[21][7]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[25][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[29][7]~q )) ) ) ) # ( \banco_registradores|regs[21][7]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[17][7]~q ) ) ) ) # ( !\banco_registradores|regs[21][7]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[17][7]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[29][7]~q ),
	.datab(!\banco_registradores|regs[17][7]~q ),
	.datac(!\banco_registradores|regs[25][7]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[21][7]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~265 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~265 .lut_mask = 64'h330033FF0F550F55;
defparam \banco_registradores|rd2[7]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N21
cyclonev_lcell_comb \banco_registradores|rd2[7]~264 (
// Equation(s):
// \banco_registradores|rd2[7]~264_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[16][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[24][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[28][7]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|regs[20][7]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[16][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[24][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[28][7]~q 
// )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[16][7]~q  & ( (\banco_registradores|regs[20][7]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[28][7]~q ),
	.datab(!\banco_registradores|regs[20][7]~q ),
	.datac(!\banco_registradores|regs[24][7]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[16][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~264 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~264 .lut_mask = 64'h00330F55FF330F55;
defparam \banco_registradores|rd2[7]~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N39
cyclonev_lcell_comb \banco_registradores|rd2[7]~267 (
// Equation(s):
// \banco_registradores|rd2[7]~267_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][7]~q ),
	.datab(!\banco_registradores|regs[23][7]~q ),
	.datac(!\banco_registradores|regs[31][7]~q ),
	.datad(!\banco_registradores|regs[19][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~267 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~267 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd2[7]~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N21
cyclonev_lcell_comb \banco_registradores|rd2[7]~266 (
// Equation(s):
// \banco_registradores|rd2[7]~266_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # 
// (\banco_registradores|regs[30][7]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|regs[18][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][7]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\banco_registradores|regs[22][7]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|regs[30][7]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\banco_registradores|regs[22][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[18][7]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[26][7]~q 
// )) ) ) )

	.dataa(!\banco_registradores|regs[26][7]~q ),
	.datab(!\banco_registradores|regs[18][7]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|regs[30][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\banco_registradores|regs[22][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~266 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~266 .lut_mask = 64'h3535000F3535F0FF;
defparam \banco_registradores|rd2[7]~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N12
cyclonev_lcell_comb \banco_registradores|rd2[7]~268 (
// Equation(s):
// \banco_registradores|rd2[7]~268_combout  = ( \banco_registradores|rd2[7]~267_combout  & ( \banco_registradores|rd2[7]~266_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[7]~264_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[7]~265_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|rd2[7]~267_combout  & ( 
// \banco_registradores|rd2[7]~266_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|rd2[7]~264_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[7]~265_combout ))) ) ) ) # ( \banco_registradores|rd2[7]~267_combout  & ( 
// !\banco_registradores|rd2[7]~266_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[7]~264_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|rd2[7]~265_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\banco_registradores|rd2[7]~267_combout  & ( 
// !\banco_registradores|rd2[7]~266_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[7]~264_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[7]~265_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[7]~265_combout ),
	.datad(!\banco_registradores|rd2[7]~264_combout ),
	.datae(!\banco_registradores|rd2[7]~267_combout ),
	.dataf(!\banco_registradores|rd2[7]~266_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~268 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~268 .lut_mask = 64'h048C159D26AE37BF;
defparam \banco_registradores|rd2[7]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N15
cyclonev_lcell_comb \banco_registradores|rd2[7]~351 (
// Equation(s):
// \banco_registradores|rd2[7]~351_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][7]~q ),
	.datab(!\banco_registradores|regs[10][7]~q ),
	.datac(!\banco_registradores|regs[11][7]~q ),
	.datad(!\banco_registradores|regs[8][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~351 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~351 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd2[7]~351 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd2[7]~263 (
// Equation(s):
// \banco_registradores|rd2[7]~263_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ( \banco_registradores|rd2[7]~351_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.dataf(!\banco_registradores|rd2[7]~351_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~263 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~263 .lut_mask = 64'h0000000000F00000;
defparam \banco_registradores|rd2[7]~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd2[7]~269 (
// Equation(s):
// \banco_registradores|rd2[7]~269_combout  = ( \banco_registradores|rd2[7]~262_combout  & ( \banco_registradores|rd2[7]~263_combout  ) ) # ( !\banco_registradores|rd2[7]~262_combout  & ( \banco_registradores|rd2[7]~263_combout  ) ) # ( 
// \banco_registradores|rd2[7]~262_combout  & ( !\banco_registradores|rd2[7]~263_combout  ) ) # ( !\banco_registradores|rd2[7]~262_combout  & ( !\banco_registradores|rd2[7]~263_combout  & ( (\banco_registradores|rd2[7]~268_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[7]~268_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[7]~262_combout ),
	.dataf(!\banco_registradores|rd2[7]~263_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~269 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~269 .lut_mask = 64'h000FFFFFFFFFFFFF;
defparam \banco_registradores|rd2[7]~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N39
cyclonev_lcell_comb \banco_registradores|regs[12][6]~feeder (
// Equation(s):
// \banco_registradores|regs[12][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N41
dffeas \banco_registradores|regs[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N8
dffeas \banco_registradores|regs[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N47
dffeas \banco_registradores|regs[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N26
dffeas \banco_registradores|regs[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N9
cyclonev_lcell_comb \banco_registradores|rd2[6]~270 (
// Equation(s):
// \banco_registradores|rd2[6]~270_combout  = ( \banco_registradores|regs[13][6]~q  & ( \banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20])) # (\banco_registradores|regs[12][6]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|regs[15][6]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[13][6]~q  & ( \banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[12][6]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|regs[15][6]~q )))) ) ) ) # ( \banco_registradores|regs[13][6]~q  & ( 
// !\banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # (\banco_registradores|regs[12][6]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|regs[15][6]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) ) ) # ( !\banco_registradores|regs[13][6]~q  & ( 
// !\banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[12][6]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|regs[15][6]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) ) )

	.dataa(!\banco_registradores|regs[12][6]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[15][6]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\banco_registradores|regs[13][6]~q ),
	.dataf(!\banco_registradores|regs[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~270 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~270 .lut_mask = 64'h440344CF770377CF;
defparam \banco_registradores|rd2[6]~270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N23
dffeas \banco_registradores|regs[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N29
dffeas \banco_registradores|regs[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N8
dffeas \banco_registradores|regs[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N42
cyclonev_lcell_comb \banco_registradores|rd2[6]~272 (
// Equation(s):
// \banco_registradores|rd2[6]~272_combout  = ( \banco_registradores|regs[3][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[2][6]~q 
// )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|regs[1][6]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) ) ) # ( !\banco_registradores|regs[3][6]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[2][6]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[1][6]~q ))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[1][6]~q ),
	.datad(!\banco_registradores|regs[2][6]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~272 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~272 .lut_mask = 64'h0426042615371537;
defparam \banco_registradores|rd2[6]~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N42
cyclonev_lcell_comb \banco_registradores|regs[4][6]~feeder (
// Equation(s):
// \banco_registradores|regs[4][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N43
dffeas \banco_registradores|regs[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N44
dffeas \banco_registradores|regs[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N59
dffeas \banco_registradores|regs[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y13_N14
dffeas \banco_registradores|regs[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N54
cyclonev_lcell_comb \banco_registradores|rd2[6]~271 (
// Equation(s):
// \banco_registradores|rd2[6]~271_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][6]~q ),
	.datab(!\banco_registradores|regs[6][6]~q ),
	.datac(!\banco_registradores|regs[7][6]~q ),
	.datad(!\banco_registradores|regs[5][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~271 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~271 .lut_mask = 64'h5555333300FF0F0F;
defparam \banco_registradores|rd2[6]~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N42
cyclonev_lcell_comb \banco_registradores|rd2[6]~273 (
// Equation(s):
// \banco_registradores|rd2[6]~273_combout  = ( \banco_registradores|rd2[6]~272_combout  & ( \banco_registradores|rd2[6]~271_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[6]~270_combout ) ) ) ) # 
// ( !\banco_registradores|rd2[6]~272_combout  & ( \banco_registradores|rd2[6]~271_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[6]~270_combout ))) ) ) ) # ( \banco_registradores|rd2[6]~272_combout  & ( !\banco_registradores|rd2[6]~271_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[6]~270_combout ))) ) ) 
// ) # ( !\banco_registradores|rd2[6]~272_combout  & ( !\banco_registradores|rd2[6]~271_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[6]~270_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|rd2[6]~270_combout ),
	.datae(!\banco_registradores|rd2[6]~272_combout ),
	.dataf(!\banco_registradores|rd2[6]~271_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~273 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~273 .lut_mask = 64'h0055A0F50A5FAAFF;
defparam \banco_registradores|rd2[6]~273 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N44
dffeas \banco_registradores|regs[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y9_N5
dffeas \banco_registradores|regs[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N56
dffeas \banco_registradores|regs[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N45
cyclonev_lcell_comb \banco_registradores|rd2[6]~274 (
// Equation(s):
// \banco_registradores|rd2[6]~274_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][6]~q ),
	.datab(!\banco_registradores|regs[11][6]~q ),
	.datac(!\banco_registradores|regs[8][6]~q ),
	.datad(!\banco_registradores|regs[10][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~274 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~274 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd2[6]~274 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N54
cyclonev_lcell_comb \banco_registradores|regs[24][6]~feeder (
// Equation(s):
// \banco_registradores|regs[24][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N56
dffeas \banco_registradores|regs[24][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N12
cyclonev_lcell_comb \banco_registradores|regs[16][6]~feeder (
// Equation(s):
// \banco_registradores|regs[16][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N14
dffeas \banco_registradores|regs[16][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N54
cyclonev_lcell_comb \banco_registradores|regs[20][6]~feeder (
// Equation(s):
// \banco_registradores|regs[20][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y12_N56
dffeas \banco_registradores|regs[20][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N48
cyclonev_lcell_comb \banco_registradores|regs[28][6]~feeder (
// Equation(s):
// \banco_registradores|regs[28][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N50
dffeas \banco_registradores|regs[28][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N0
cyclonev_lcell_comb \banco_registradores|rd2[6]~275 (
// Equation(s):
// \banco_registradores|rd2[6]~275_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[28][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[20][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[24][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[16][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][6]~q ),
	.datab(!\banco_registradores|regs[16][6]~q ),
	.datac(!\banco_registradores|regs[20][6]~q ),
	.datad(!\banco_registradores|regs[28][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~275 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~275 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[6]~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N18
cyclonev_lcell_comb \banco_registradores|regs[29][6]~feeder (
// Equation(s):
// \banco_registradores|regs[29][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y12_N20
dffeas \banco_registradores|regs[29][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N30
cyclonev_lcell_comb \banco_registradores|regs[17][6]~feeder (
// Equation(s):
// \banco_registradores|regs[17][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N32
dffeas \banco_registradores|regs[17][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N14
dffeas \banco_registradores|regs[25][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N15
cyclonev_lcell_comb \banco_registradores|regs[21][6]~feeder (
// Equation(s):
// \banco_registradores|regs[21][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[21][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[21][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[21][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[21][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N17
dffeas \banco_registradores|regs[21][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N42
cyclonev_lcell_comb \banco_registradores|rd2[6]~276 (
// Equation(s):
// \banco_registradores|rd2[6]~276_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][6]~q ),
	.datab(!\banco_registradores|regs[17][6]~q ),
	.datac(!\banco_registradores|regs[25][6]~q ),
	.datad(!\banco_registradores|regs[21][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~276 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~276 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd2[6]~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y12_N20
dffeas \banco_registradores|regs[30][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y12_N14
dffeas \banco_registradores|regs[26][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y12_N23
dffeas \banco_registradores|regs[22][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N48
cyclonev_lcell_comb \banco_registradores|regs[18][6]~feeder (
// Equation(s):
// \banco_registradores|regs[18][6]~feeder_combout  = ( \inst18|o[6]~50_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[6]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][6]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N50
dffeas \banco_registradores|regs[18][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N39
cyclonev_lcell_comb \banco_registradores|rd2[6]~277 (
// Equation(s):
// \banco_registradores|rd2[6]~277_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[30][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[26][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[18][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][6]~q ),
	.datab(!\banco_registradores|regs[26][6]~q ),
	.datac(!\banco_registradores|regs[22][6]~q ),
	.datad(!\banco_registradores|regs[18][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~277 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~277 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd2[6]~277 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N20
dffeas \banco_registradores|regs[19][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y11_N32
dffeas \banco_registradores|regs[27][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y11_N56
dffeas \banco_registradores|regs[23][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y8_N23
dffeas \banco_registradores|regs[31][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N33
cyclonev_lcell_comb \banco_registradores|rd2[6]~278 (
// Equation(s):
// \banco_registradores|rd2[6]~278_combout  = ( \banco_registradores|regs[31][6]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[27][6]~q ) ) ) ) # ( !\banco_registradores|regs[31][6]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[27][6]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22]) ) ) ) # ( \banco_registradores|regs[31][6]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[19][6]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[23][6]~q ))) ) ) ) # ( !\banco_registradores|regs[31][6]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[19][6]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[23][6]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[19][6]~q ),
	.datab(!\banco_registradores|regs[27][6]~q ),
	.datac(!\banco_registradores|regs[23][6]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[31][6]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~278 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~278 .lut_mask = 64'h550F550F330033FF;
defparam \banco_registradores|rd2[6]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N57
cyclonev_lcell_comb \banco_registradores|rd2[6]~279 (
// Equation(s):
// \banco_registradores|rd2[6]~279_combout  = ( \banco_registradores|rd2[6]~277_combout  & ( \banco_registradores|rd2[6]~278_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[6]~275_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[6]~276_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|rd2[6]~277_combout  & ( 
// \banco_registradores|rd2[6]~278_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[6]~275_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|rd2[6]~276_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \banco_registradores|rd2[6]~277_combout  & ( 
// !\banco_registradores|rd2[6]~278_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\banco_registradores|rd2[6]~275_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|rd2[6]~276_combout )))) ) ) ) # ( !\banco_registradores|rd2[6]~277_combout  & ( 
// !\banco_registradores|rd2[6]~278_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[6]~275_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[6]~276_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|rd2[6]~275_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|rd2[6]~276_combout ),
	.datae(!\banco_registradores|rd2[6]~277_combout ),
	.dataf(!\banco_registradores|rd2[6]~278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~279 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~279 .lut_mask = 64'h20702A7A25752F7F;
defparam \banco_registradores|rd2[6]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N6
cyclonev_lcell_comb \banco_registradores|rd2[6]~280 (
// Equation(s):
// \banco_registradores|rd2[6]~280_combout  = ( \banco_registradores|rd2[6]~279_combout  & ( \banco_registradores|rd2[31]~1_combout  & ( (((\banco_registradores|rd2[6]~273_combout  & \banco_registradores|rd2[14]~187_combout )) # 
// (\banco_registradores|rd2[6]~274_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[6]~279_combout  & ( \banco_registradores|rd2[31]~1_combout  & ( ((\banco_registradores|rd2[6]~273_combout  
// & \banco_registradores|rd2[14]~187_combout )) # (\banco_registradores|rd2[6]~274_combout ) ) ) ) # ( \banco_registradores|rd2[6]~279_combout  & ( !\banco_registradores|rd2[31]~1_combout  & ( ((\banco_registradores|rd2[6]~273_combout  & 
// \banco_registradores|rd2[14]~187_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[6]~279_combout  & ( !\banco_registradores|rd2[31]~1_combout  & ( (\banco_registradores|rd2[6]~273_combout  
// & \banco_registradores|rd2[14]~187_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\banco_registradores|rd2[6]~273_combout ),
	.datac(!\banco_registradores|rd2[14]~187_combout ),
	.datad(!\banco_registradores|rd2[6]~274_combout ),
	.datae(!\banco_registradores|rd2[6]~279_combout ),
	.dataf(!\banco_registradores|rd2[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[6]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[6]~280 .extended_lut = "off";
defparam \banco_registradores|rd2[6]~280 .lut_mask = 64'h0303575703FF57FF;
defparam \banco_registradores|rd2[6]~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N20
dffeas \banco_registradores|regs[22][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N14
dffeas \banco_registradores|regs[26][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N48
cyclonev_lcell_comb \banco_registradores|regs[30][5]~feeder (
// Equation(s):
// \banco_registradores|regs[30][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[30][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[30][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[30][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[30][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N50
dffeas \banco_registradores|regs[30][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[30][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N21
cyclonev_lcell_comb \banco_registradores|regs[18][5]~feeder (
// Equation(s):
// \banco_registradores|regs[18][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[18][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[18][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N23
dffeas \banco_registradores|regs[18][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N15
cyclonev_lcell_comb \banco_registradores|rd1[5]~295 (
// Equation(s):
// \banco_registradores|rd1[5]~295_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][5]~q ),
	.datab(!\banco_registradores|regs[26][5]~q ),
	.datac(!\banco_registradores|regs[30][5]~q ),
	.datad(!\banco_registradores|regs[18][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~295 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~295 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[5]~295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N2
dffeas \banco_registradores|regs[27][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N12
cyclonev_lcell_comb \banco_registradores|regs[19][5]~feeder (
// Equation(s):
// \banco_registradores|regs[19][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y11_N14
dffeas \banco_registradores|regs[19][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N29
dffeas \banco_registradores|regs[31][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y11_N26
dffeas \banco_registradores|regs[23][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N3
cyclonev_lcell_comb \banco_registradores|rd1[5]~296 (
// Equation(s):
// \banco_registradores|rd1[5]~296_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[31][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[23][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[27][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[19][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][5]~q ),
	.datab(!\banco_registradores|regs[19][5]~q ),
	.datac(!\banco_registradores|regs[31][5]~q ),
	.datad(!\banco_registradores|regs[23][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~296 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~296 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[5]~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N44
dffeas \banco_registradores|regs[21][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N45
cyclonev_lcell_comb \banco_registradores|regs[25][5]~feeder (
// Equation(s):
// \banco_registradores|regs[25][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[25][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[25][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[25][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[25][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N47
dffeas \banco_registradores|regs[25][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[25][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N18
cyclonev_lcell_comb \banco_registradores|regs[29][5]~feeder (
// Equation(s):
// \banco_registradores|regs[29][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[29][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[29][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[29][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[29][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y11_N20
dffeas \banco_registradores|regs[29][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[29][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N15
cyclonev_lcell_comb \banco_registradores|regs[17][5]~feeder (
// Equation(s):
// \banco_registradores|regs[17][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y11_N17
dffeas \banco_registradores|regs[17][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N54
cyclonev_lcell_comb \banco_registradores|rd1[5]~294 (
// Equation(s):
// \banco_registradores|rd1[5]~294_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[29][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[21][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[25][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[17][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][5]~q ),
	.datab(!\banco_registradores|regs[25][5]~q ),
	.datac(!\banco_registradores|regs[29][5]~q ),
	.datad(!\banco_registradores|regs[17][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~294 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~294 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[5]~294 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N45
cyclonev_lcell_comb \banco_registradores|regs[24][5]~feeder (
// Equation(s):
// \banco_registradores|regs[24][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N47
dffeas \banco_registradores|regs[24][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N54
cyclonev_lcell_comb \banco_registradores|regs[20][5]~feeder (
// Equation(s):
// \banco_registradores|regs[20][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[20][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[20][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[20][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[20][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N56
dffeas \banco_registradores|regs[20][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N6
cyclonev_lcell_comb \banco_registradores|regs[28][5]~feeder (
// Equation(s):
// \banco_registradores|regs[28][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N8
dffeas \banco_registradores|regs[28][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N12
cyclonev_lcell_comb \banco_registradores|regs[16][5]~feeder (
// Equation(s):
// \banco_registradores|regs[16][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[16][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[16][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N14
dffeas \banco_registradores|regs[16][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd1[5]~293 (
// Equation(s):
// \banco_registradores|rd1[5]~293_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[16][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[24][5]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[28][5]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|regs[20][5]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[16][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[24][5]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[28][5]~q 
// ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\banco_registradores|regs[16][5]~q  & ( (\banco_registradores|regs[20][5]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[24][5]~q ),
	.datab(!\banco_registradores|regs[20][5]~q ),
	.datac(!\banco_registradores|regs[28][5]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[16][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~293 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~293 .lut_mask = 64'h0033550FFF33550F;
defparam \banco_registradores|rd1[5]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N24
cyclonev_lcell_comb \banco_registradores|rd1[5]~297 (
// Equation(s):
// \banco_registradores|rd1[5]~297_combout  = ( \banco_registradores|rd1[5]~294_combout  & ( \banco_registradores|rd1[5]~293_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[5]~295_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[5]~296_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[5]~294_combout  & ( \banco_registradores|rd1[5]~293_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// ((\banco_registradores|rd1[5]~295_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[5]~296_combout )))) ) ) ) # ( 
// \banco_registradores|rd1[5]~294_combout  & ( !\banco_registradores|rd1[5]~293_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[5]~295_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[5]~296_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[5]~294_combout  & ( !\banco_registradores|rd1[5]~293_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[5]~295_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[5]~296_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[5]~295_combout ),
	.datad(!\banco_registradores|rd1[5]~296_combout ),
	.datae(!\banco_registradores|rd1[5]~294_combout ),
	.dataf(!\banco_registradores|rd1[5]~293_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~297 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~297 .lut_mask = 64'h021346578A9BCEDF;
defparam \banco_registradores|rd1[5]~297 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N5
dffeas \banco_registradores|regs[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N15
cyclonev_lcell_comb \banco_registradores|regs[8][5]~feeder (
// Equation(s):
// \banco_registradores|regs[8][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N17
dffeas \banco_registradores|regs[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y12_N32
dffeas \banco_registradores|regs[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N0
cyclonev_lcell_comb \banco_registradores|rd1[5]~292 (
// Equation(s):
// \banco_registradores|rd1[5]~292_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][5]~q ),
	.datab(!\banco_registradores|regs[8][5]~q ),
	.datac(!\banco_registradores|regs[9][5]~q ),
	.datad(!\banco_registradores|regs[10][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~292 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~292 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd1[5]~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \banco_registradores|regs[3][5]~feeder (
// Equation(s):
// \banco_registradores|regs[3][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[3][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N32
dffeas \banco_registradores|regs[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N41
dffeas \banco_registradores|regs[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N35
dffeas \banco_registradores|regs[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N30
cyclonev_lcell_comb \banco_registradores|rd1[5]~290 (
// Equation(s):
// \banco_registradores|rd1[5]~290_combout  = ( \banco_registradores|regs[2][5]~q  & ( \banco_registradores|regs[1][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [16])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|regs[3][5]~q ))) ) ) ) # ( !\banco_registradores|regs[2][5]~q  & ( 
// \banco_registradores|regs[1][5]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|regs[3][5]~q ))) ) ) ) # ( 
// \banco_registradores|regs[2][5]~q  & ( !\banco_registradores|regs[1][5]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # (\banco_registradores|regs[3][5]~q ))) 
// ) ) ) # ( !\banco_registradores|regs[2][5]~q  & ( !\banco_registradores|regs[1][5]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// \banco_registradores|regs[3][5]~q )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\banco_registradores|regs[3][5]~q ),
	.datae(!\banco_registradores|regs[2][5]~q ),
	.dataf(!\banco_registradores|regs[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~290 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~290 .lut_mask = 64'h00030C0F30333C3F;
defparam \banco_registradores|rd1[5]~290 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N11
dffeas \banco_registradores|regs[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N32
dffeas \banco_registradores|regs[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N37
dffeas \banco_registradores|regs[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N20
dffeas \banco_registradores|regs[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[5]~289 (
// Equation(s):
// \banco_registradores|rd1[5]~289_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][5]~q ),
	.datab(!\banco_registradores|regs[6][5]~q ),
	.datac(!\banco_registradores|regs[4][5]~q ),
	.datad(!\banco_registradores|regs[7][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~289 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~289 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd1[5]~289 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N50
dffeas \banco_registradores|regs[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N36
cyclonev_lcell_comb \banco_registradores|regs[12][5]~feeder (
// Equation(s):
// \banco_registradores|regs[12][5]~feeder_combout  = ( \inst18|o[5]~51_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[5]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][5]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N38
dffeas \banco_registradores|regs[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N56
dffeas \banco_registradores|regs[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N32
dffeas \banco_registradores|regs[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N24
cyclonev_lcell_comb \banco_registradores|rd1[5]~288 (
// Equation(s):
// \banco_registradores|rd1[5]~288_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][5]~q ),
	.datab(!\banco_registradores|regs[12][5]~q ),
	.datac(!\banco_registradores|regs[13][5]~q ),
	.datad(!\banco_registradores|regs[14][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~288 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~288 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd1[5]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N30
cyclonev_lcell_comb \banco_registradores|rd1[5]~291 (
// Equation(s):
// \banco_registradores|rd1[5]~291_combout  = ( \banco_registradores|rd1[5]~289_combout  & ( \banco_registradores|rd1[5]~288_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\banco_registradores|rd1[5]~290_combout ) ) ) ) # ( !\banco_registradores|rd1[5]~289_combout  & ( \banco_registradores|rd1[5]~288_combout  & ( ((\banco_registradores|rd1[5]~290_combout  
// & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \banco_registradores|rd1[5]~289_combout  & ( !\banco_registradores|rd1[5]~288_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|rd1[5]~290_combout ))) ) ) ) # ( !\banco_registradores|rd1[5]~289_combout  & ( 
// !\banco_registradores|rd1[5]~288_combout  & ( (\banco_registradores|rd1[5]~290_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(!\banco_registradores|rd1[5]~290_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[5]~289_combout ),
	.dataf(!\banco_registradores|rd1[5]~288_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~291 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~291 .lut_mask = 64'h440044CC773377FF;
defparam \banco_registradores|rd1[5]~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N48
cyclonev_lcell_comb \banco_registradores|rd1[5]~298 (
// Equation(s):
// \banco_registradores|rd1[5]~298_combout  = ( \banco_registradores|rd1[5]~292_combout  & ( \banco_registradores|rd1[5]~291_combout  & ( (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & \banco_registradores|rd1[5]~297_combout )) # 
// (\banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[5]~292_combout  & ( \banco_registradores|rd1[5]~291_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] 
// & \banco_registradores|rd1[5]~297_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[5]~292_combout  & ( !\banco_registradores|rd1[5]~291_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [19] & \banco_registradores|rd1[5]~297_combout )) # (\banco_registradores|rd1[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd1[5]~292_combout  & ( !\banco_registradores|rd1[5]~291_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [19] & \banco_registradores|rd1[5]~297_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[14]~192_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[5]~297_combout ),
	.datad(!\banco_registradores|rd1[31]~1_combout ),
	.datae(!\banco_registradores|rd1[5]~292_combout ),
	.dataf(!\banco_registradores|rd1[5]~291_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[5]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[5]~298 .extended_lut = "off";
defparam \banco_registradores|rd1[5]~298 .lut_mask = 64'h030303FF575757FF;
defparam \banco_registradores|rd1[5]~298 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N2
dffeas \banco_registradores|regs[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N42
cyclonev_lcell_comb \banco_registradores|regs[10][4]~feeder (
// Equation(s):
// \banco_registradores|regs[10][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N44
dffeas \banco_registradores|regs[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y7_N32
dffeas \banco_registradores|regs[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd1[4]~303 (
// Equation(s):
// \banco_registradores|rd1[4]~303_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[9][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][4]~q ),
	.datab(!\banco_registradores|regs[10][4]~q ),
	.datac(!\banco_registradores|regs[11][4]~q ),
	.datad(!\banco_registradores|regs[8][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~303 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~303 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[4]~303 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y5_N38
dffeas \banco_registradores|regs[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N59
dffeas \banco_registradores|regs[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N14
dffeas \banco_registradores|regs[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N55
dffeas \banco_registradores|regs[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N21
cyclonev_lcell_comb \banco_registradores|rd1[4]~299 (
// Equation(s):
// \banco_registradores|rd1[4]~299_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][4]~q ),
	.datab(!\banco_registradores|regs[13][4]~q ),
	.datac(!\banco_registradores|regs[14][4]~q ),
	.datad(!\banco_registradores|regs[12][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~299 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~299 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd1[4]~299 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y8_N35
dffeas \banco_registradores|regs[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N27
cyclonev_lcell_comb \banco_registradores|regs[3][4]~feeder (
// Equation(s):
// \banco_registradores|regs[3][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[3][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N29
dffeas \banco_registradores|regs[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N18
cyclonev_lcell_comb \banco_registradores|regs[2][4]~feeder (
// Equation(s):
// \banco_registradores|regs[2][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[2][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N20
dffeas \banco_registradores|regs[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N12
cyclonev_lcell_comb \banco_registradores|rd1[4]~301 (
// Equation(s):
// \banco_registradores|rd1[4]~301_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[3][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][4]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][4]~q ),
	.datad(!\banco_registradores|regs[2][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~301 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~301 .lut_mask = 64'h0000555500FF0F0F;
defparam \banco_registradores|rd1[4]~301 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N56
dffeas \banco_registradores|regs[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y8_N14
dffeas \banco_registradores|regs[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N4
dffeas \banco_registradores|regs[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N48
cyclonev_lcell_comb \banco_registradores|regs[5][4]~feeder (
// Equation(s):
// \banco_registradores|regs[5][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N50
dffeas \banco_registradores|regs[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N45
cyclonev_lcell_comb \banco_registradores|rd1[4]~300 (
// Equation(s):
// \banco_registradores|rd1[4]~300_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][4]~q ),
	.datab(!\banco_registradores|regs[6][4]~q ),
	.datac(!\banco_registradores|regs[4][4]~q ),
	.datad(!\banco_registradores|regs[5][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~300 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~300 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd1[4]~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd1[4]~302 (
// Equation(s):
// \banco_registradores|rd1[4]~302_combout  = ( \banco_registradores|rd1[4]~301_combout  & ( \banco_registradores|rd1[4]~300_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[4]~299_combout ) ) ) ) # 
// ( !\banco_registradores|rd1[4]~301_combout  & ( \banco_registradores|rd1[4]~300_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[4]~299_combout )) ) ) ) # ( \banco_registradores|rd1[4]~301_combout  & ( !\banco_registradores|rd1[4]~300_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[4]~299_combout )) ) ) 
// ) # ( !\banco_registradores|rd1[4]~301_combout  & ( !\banco_registradores|rd1[4]~300_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[4]~299_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\banco_registradores|rd1[4]~299_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[4]~301_combout ),
	.dataf(!\banco_registradores|rd1[4]~300_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~302 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~302 .lut_mask = 64'h0303CF0303CFCFCF;
defparam \banco_registradores|rd1[4]~302 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y7_N38
dffeas \banco_registradores|regs[26][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N38
dffeas \banco_registradores|regs[30][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y6_N47
dffeas \banco_registradores|regs[18][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N32
dffeas \banco_registradores|regs[22][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N39
cyclonev_lcell_comb \banco_registradores|rd1[4]~306 (
// Equation(s):
// \banco_registradores|rd1[4]~306_combout  = ( \banco_registradores|regs[22][4]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[26][4]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[30][4]~q ))) ) ) ) # ( !\banco_registradores|regs[22][4]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[26][4]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[30][4]~q ))) ) ) ) # ( \banco_registradores|regs[22][4]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[18][4]~q ) ) ) ) # ( !\banco_registradores|regs[22][4]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[18][4]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[26][4]~q ),
	.datab(!\banco_registradores|regs[30][4]~q ),
	.datac(!\banco_registradores|regs[18][4]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|regs[22][4]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~306 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~306 .lut_mask = 64'h0F000FFF55335533;
defparam \banco_registradores|rd1[4]~306 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N42
cyclonev_lcell_comb \banco_registradores|regs[17][4]~feeder (
// Equation(s):
// \banco_registradores|regs[17][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N43
dffeas \banco_registradores|regs[17][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N32
dffeas \banco_registradores|regs[29][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y7_N8
dffeas \banco_registradores|regs[21][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N56
dffeas \banco_registradores|regs[25][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N33
cyclonev_lcell_comb \banco_registradores|rd1[4]~305 (
// Equation(s):
// \banco_registradores|rd1[4]~305_combout  = ( \banco_registradores|regs[25][4]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[29][4]~q ) ) ) ) # ( !\banco_registradores|regs[25][4]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[29][4]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [17]) ) ) ) # ( \banco_registradores|regs[25][4]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[17][4]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[21][4]~q ))) ) ) ) # ( !\banco_registradores|regs[25][4]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[17][4]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[21][4]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[17][4]~q ),
	.datab(!\banco_registradores|regs[29][4]~q ),
	.datac(!\banco_registradores|regs[21][4]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|regs[25][4]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~305 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~305 .lut_mask = 64'h550F550F0033FF33;
defparam \banco_registradores|rd1[4]~305 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N8
dffeas \banco_registradores|regs[31][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y9_N50
dffeas \banco_registradores|regs[27][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N42
cyclonev_lcell_comb \banco_registradores|regs[19][4]~feeder (
// Equation(s):
// \banco_registradores|regs[19][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[19][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[19][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[19][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[19][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y9_N44
dffeas \banco_registradores|regs[19][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y9_N14
dffeas \banco_registradores|regs[23][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N42
cyclonev_lcell_comb \banco_registradores|rd1[4]~307 (
// Equation(s):
// \banco_registradores|rd1[4]~307_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[31][4]~q ),
	.datab(!\banco_registradores|regs[27][4]~q ),
	.datac(!\banco_registradores|regs[19][4]~q ),
	.datad(!\banco_registradores|regs[23][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~307 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~307 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[4]~307 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N2
dffeas \banco_registradores|regs[20][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \banco_registradores|regs[24][4]~feeder (
// Equation(s):
// \banco_registradores|regs[24][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N14
dffeas \banco_registradores|regs[24][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N8
dffeas \banco_registradores|regs[16][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[4]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N21
cyclonev_lcell_comb \banco_registradores|regs[28][4]~feeder (
// Equation(s):
// \banco_registradores|regs[28][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N23
dffeas \banco_registradores|regs[28][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \banco_registradores|rd1[4]~304 (
// Equation(s):
// \banco_registradores|rd1[4]~304_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][4]~q ),
	.datab(!\banco_registradores|regs[24][4]~q ),
	.datac(!\banco_registradores|regs[16][4]~q ),
	.datad(!\banco_registradores|regs[28][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~304 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~304 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd1[4]~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N51
cyclonev_lcell_comb \banco_registradores|rd1[4]~308 (
// Equation(s):
// \banco_registradores|rd1[4]~308_combout  = ( \banco_registradores|rd1[4]~307_combout  & ( \banco_registradores|rd1[4]~304_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[4]~306_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[4]~305_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\banco_registradores|rd1[4]~307_combout  & ( \banco_registradores|rd1[4]~304_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # ((\banco_registradores|rd1[4]~306_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[4]~305_combout )))) ) ) ) # ( \banco_registradores|rd1[4]~307_combout  & ( !\banco_registradores|rd1[4]~304_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[4]~306_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[4]~305_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]))) ) ) ) # ( !\banco_registradores|rd1[4]~307_combout  & ( !\banco_registradores|rd1[4]~304_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[4]~306_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[4]~305_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[4]~306_combout ),
	.datad(!\banco_registradores|rd1[4]~305_combout ),
	.datae(!\banco_registradores|rd1[4]~307_combout ),
	.dataf(!\banco_registradores|rd1[4]~304_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~308 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~308 .lut_mask = 64'h024613578ACE9BDF;
defparam \banco_registradores|rd1[4]~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N42
cyclonev_lcell_comb \banco_registradores|rd1[4]~309 (
// Equation(s):
// \banco_registradores|rd1[4]~309_combout  = ( \banco_registradores|rd1[4]~302_combout  & ( \banco_registradores|rd1[4]~308_combout  & ( (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[4]~303_combout )) # 
// (\banco_registradores|rd1[14]~192_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[4]~302_combout  & ( \banco_registradores|rd1[4]~308_combout  & ( ((\banco_registradores|rd1[31]~1_combout  
// & \banco_registradores|rd1[4]~303_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[4]~302_combout  & ( !\banco_registradores|rd1[4]~308_combout  & ( ((\banco_registradores|rd1[31]~1_combout  
// & \banco_registradores|rd1[4]~303_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[4]~302_combout  & ( !\banco_registradores|rd1[4]~308_combout  & ( (\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[4]~303_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[31]~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[14]~192_combout ),
	.datad(!\banco_registradores|rd1[4]~303_combout ),
	.datae(!\banco_registradores|rd1[4]~302_combout ),
	.dataf(!\banco_registradores|rd1[4]~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[4]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[4]~309 .extended_lut = "off";
defparam \banco_registradores|rd1[4]~309 .lut_mask = 64'h00550F5F33773F7F;
defparam \banco_registradores|rd1[4]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N48
cyclonev_lcell_comb \banco_registradores|regs[8][3]~feeder (
// Equation(s):
// \banco_registradores|regs[8][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y7_N50
dffeas \banco_registradores|regs[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N56
dffeas \banco_registradores|regs[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y7_N20
dffeas \banco_registradores|regs[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd1[3]~314 (
// Equation(s):
// \banco_registradores|rd1[3]~314_combout  = ( \banco_registradores|regs[9][3]~q  & ( \banco_registradores|regs[11][3]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[8][3]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[10][3]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|regs[9][3]~q  & ( 
// \banco_registradores|regs[11][3]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[8][3]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[10][3]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # 
// ( \banco_registradores|regs[9][3]~q  & ( !\banco_registradores|regs[11][3]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[8][3]~q 
// ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[10][3]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) 
// ) ) ) # ( !\banco_registradores|regs[9][3]~q  & ( !\banco_registradores|regs[11][3]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|regs[8][3]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[10][3]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[10][3]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[8][3]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|regs[9][3]~q ),
	.dataf(!\banco_registradores|regs[11][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~314 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~314 .lut_mask = 64'h0C443F440C773F77;
defparam \banco_registradores|rd1[3]~314 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y8_N56
dffeas \banco_registradores|regs[18][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[18][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N20
dffeas \banco_registradores|regs[30][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[30][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N20
dffeas \banco_registradores|regs[22][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[22][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[22][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N8
dffeas \banco_registradores|regs[26][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[26][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[26][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N0
cyclonev_lcell_comb \banco_registradores|rd1[3]~317 (
// Equation(s):
// \banco_registradores|rd1[3]~317_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][3]~q ),
	.datab(!\banco_registradores|regs[30][3]~q ),
	.datac(!\banco_registradores|regs[22][3]~q ),
	.datad(!\banco_registradores|regs[26][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~317 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~317 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[3]~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N20
dffeas \banco_registradores|regs[21][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N6
cyclonev_lcell_comb \banco_registradores|regs[17][3]~feeder (
// Equation(s):
// \banco_registradores|regs[17][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[17][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N8
dffeas \banco_registradores|regs[17][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[17][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y9_N23
dffeas \banco_registradores|regs[25][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N50
dffeas \banco_registradores|regs[29][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[29][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[3]~316 (
// Equation(s):
// \banco_registradores|rd1[3]~316_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][3]~q ),
	.datab(!\banco_registradores|regs[17][3]~q ),
	.datac(!\banco_registradores|regs[25][3]~q ),
	.datad(!\banco_registradores|regs[29][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~316 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~316 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[3]~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y9_N56
dffeas \banco_registradores|regs[19][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[19][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N14
dffeas \banco_registradores|regs[27][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y9_N29
dffeas \banco_registradores|regs[31][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[31][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N20
dffeas \banco_registradores|regs[23][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[23][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N27
cyclonev_lcell_comb \banco_registradores|rd1[3]~318 (
// Equation(s):
// \banco_registradores|rd1[3]~318_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][3]~q ),
	.datab(!\banco_registradores|regs[27][3]~q ),
	.datac(!\banco_registradores|regs[31][3]~q ),
	.datad(!\banco_registradores|regs[23][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~318 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~318 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd1[3]~318 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N20
dffeas \banco_registradores|regs[16][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[16][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[16][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N15
cyclonev_lcell_comb \banco_registradores|regs[24][3]~feeder (
// Equation(s):
// \banco_registradores|regs[24][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[24][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N17
dffeas \banco_registradores|regs[24][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[24][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N26
dffeas \banco_registradores|regs[20][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N54
cyclonev_lcell_comb \banco_registradores|regs[28][3]~feeder (
// Equation(s):
// \banco_registradores|regs[28][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[28][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[28][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[28][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[28][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N56
dffeas \banco_registradores|regs[28][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[28][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[28][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \banco_registradores|rd1[3]~315 (
// Equation(s):
// \banco_registradores|rd1[3]~315_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][3]~q ),
	.datab(!\banco_registradores|regs[24][3]~q ),
	.datac(!\banco_registradores|regs[20][3]~q ),
	.datad(!\banco_registradores|regs[28][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~315 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~315 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd1[3]~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N36
cyclonev_lcell_comb \banco_registradores|rd1[3]~319 (
// Equation(s):
// \banco_registradores|rd1[3]~319_combout  = ( \banco_registradores|rd1[3]~318_combout  & ( \banco_registradores|rd1[3]~315_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|rd1[3]~316_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[3]~317_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( !\banco_registradores|rd1[3]~318_combout  & ( \banco_registradores|rd1[3]~315_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|rd1[3]~316_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[3]~317_combout ))) ) ) ) # ( \banco_registradores|rd1[3]~318_combout  & ( !\banco_registradores|rd1[3]~315_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[3]~316_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[3]~317_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( !\banco_registradores|rd1[3]~318_combout  & ( !\banco_registradores|rd1[3]~315_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[3]~316_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[3]~317_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[3]~317_combout ),
	.datad(!\banco_registradores|rd1[3]~316_combout ),
	.datae(!\banco_registradores|rd1[3]~318_combout ),
	.dataf(!\banco_registradores|rd1[3]~315_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~319 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~319 .lut_mask = 64'h042615378CAE9DBF;
defparam \banco_registradores|rd1[3]~319 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N35
dffeas \banco_registradores|regs[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N36
cyclonev_lcell_comb \banco_registradores|regs[3][3]~feeder (
// Equation(s):
// \banco_registradores|regs[3][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[3][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y10_N38
dffeas \banco_registradores|regs[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[3][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N57
cyclonev_lcell_comb \banco_registradores|regs[2][3]~feeder (
// Equation(s):
// \banco_registradores|regs[2][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[2][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N59
dffeas \banco_registradores|regs[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N6
cyclonev_lcell_comb \banco_registradores|rd1[3]~312 (
// Equation(s):
// \banco_registradores|rd1[3]~312_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][3]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][3]~q ),
	.datad(!\banco_registradores|regs[2][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~312 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~312 .lut_mask = 64'h000000FF55550F0F;
defparam \banco_registradores|rd1[3]~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N30
cyclonev_lcell_comb \banco_registradores|regs[4][3]~feeder (
// Equation(s):
// \banco_registradores|regs[4][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[4][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N31
dffeas \banco_registradores|regs[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[4][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N14
dffeas \banco_registradores|regs[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[7][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N0
cyclonev_lcell_comb \banco_registradores|regs[5][3]~feeder (
// Equation(s):
// \banco_registradores|regs[5][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[5][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[5][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[5][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[5][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N2
dffeas \banco_registradores|regs[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[5][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N50
dffeas \banco_registradores|regs[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd1[3]~311 (
// Equation(s):
// \banco_registradores|rd1[3]~311_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][3]~q ),
	.datab(!\banco_registradores|regs[7][3]~q ),
	.datac(!\banco_registradores|regs[5][3]~q ),
	.datad(!\banco_registradores|regs[6][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~311 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~311 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[3]~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N36
cyclonev_lcell_comb \banco_registradores|regs[15][3]~feeder (
// Equation(s):
// \banco_registradores|regs[15][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[15][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N38
dffeas \banco_registradores|regs[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[15][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N42
cyclonev_lcell_comb \banco_registradores|regs[13][3]~feeder (
// Equation(s):
// \banco_registradores|regs[13][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[13][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[13][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[13][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[13][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N44
dffeas \banco_registradores|regs[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[13][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N0
cyclonev_lcell_comb \banco_registradores|regs[14][3]~feeder (
// Equation(s):
// \banco_registradores|regs[14][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[14][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[14][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y11_N2
dffeas \banco_registradores|regs[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[14][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N3
cyclonev_lcell_comb \banco_registradores|regs[12][3]~feeder (
// Equation(s):
// \banco_registradores|regs[12][3]~feeder_combout  = ( \inst18|o[3]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][3]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N4
dffeas \banco_registradores|regs[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N6
cyclonev_lcell_comb \banco_registradores|rd1[3]~310 (
// Equation(s):
// \banco_registradores|rd1[3]~310_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][3]~q ),
	.datab(!\banco_registradores|regs[13][3]~q ),
	.datac(!\banco_registradores|regs[14][3]~q ),
	.datad(!\banco_registradores|regs[12][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~310 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~310 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd1[3]~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N18
cyclonev_lcell_comb \banco_registradores|rd1[3]~313 (
// Equation(s):
// \banco_registradores|rd1[3]~313_combout  = ( \banco_registradores|rd1[3]~311_combout  & ( \banco_registradores|rd1[3]~310_combout  & ( ((\banco_registradores|rd1[3]~312_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[3]~311_combout  & ( \banco_registradores|rd1[3]~310_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|rd1[3]~312_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( \banco_registradores|rd1[3]~311_combout  & ( !\banco_registradores|rd1[3]~310_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[3]~312_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( !\banco_registradores|rd1[3]~311_combout  & ( 
// !\banco_registradores|rd1[3]~310_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[3]~312_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|rd1[3]~312_combout ),
	.datae(!\banco_registradores|rd1[3]~311_combout ),
	.dataf(!\banco_registradores|rd1[3]~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~313 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~313 .lut_mask = 64'h00C00CCC33F33FFF;
defparam \banco_registradores|rd1[3]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N24
cyclonev_lcell_comb \banco_registradores|rd1[3]~320 (
// Equation(s):
// \banco_registradores|rd1[3]~320_combout  = ( \banco_registradores|rd1[3]~319_combout  & ( \banco_registradores|rd1[3]~313_combout  & ( (((\banco_registradores|rd1[3]~314_combout  & \banco_registradores|rd1[31]~1_combout )) # 
// (\banco_registradores|rd1[14]~192_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[3]~319_combout  & ( \banco_registradores|rd1[3]~313_combout  & ( ((\banco_registradores|rd1[3]~314_combout 
//  & \banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[3]~319_combout  & ( !\banco_registradores|rd1[3]~313_combout  & ( ((\banco_registradores|rd1[3]~314_combout  & 
// \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[3]~319_combout  & ( !\banco_registradores|rd1[3]~313_combout  & ( (\banco_registradores|rd1[3]~314_combout  & 
// \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[3]~314_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[31]~1_combout ),
	.datad(!\banco_registradores|rd1[14]~192_combout ),
	.datae(!\banco_registradores|rd1[3]~319_combout ),
	.dataf(!\banco_registradores|rd1[3]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[3]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[3]~320 .extended_lut = "off";
defparam \banco_registradores|rd1[3]~320 .lut_mask = 64'h0505373705FF37FF;
defparam \banco_registradores|rd1[3]~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N39
cyclonev_lcell_comb \inst|Add1~117 (
// Equation(s):
// \inst|Add1~117_sumout  = SUM(( \banco_registradores|rd1[2]~331_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[2]~324_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector22~0_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~122  ))
// \inst|Add1~118  = CARRY(( \banco_registradores|rd1[2]~331_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[2]~324_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector22~0_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~122  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd2[2]~324_combout ),
	.datad(!\banco_registradores|rd1[2]~331_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector22~0_combout ),
	.datag(gnd),
	.cin(\inst|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~117_sumout ),
	.cout(\inst|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~117 .extended_lut = "off";
defparam \inst|Add1~117 .lut_mask = 64'h00000A4E000000FF;
defparam \inst|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N42
cyclonev_lcell_comb \inst|Add1~113 (
// Equation(s):
// \inst|Add1~113_sumout  = SUM(( \banco_registradores|rd1[3]~320_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[3]~313_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector21~4_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~118  ))
// \inst|Add1~114  = CARRY(( \banco_registradores|rd1[3]~320_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[3]~313_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector21~4_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~118  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd2[3]~313_combout ),
	.datad(!\banco_registradores|rd1[3]~320_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector21~4_combout ),
	.datag(gnd),
	.cin(\inst|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~113_sumout ),
	.cout(\inst|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~113 .extended_lut = "off";
defparam \inst|Add1~113 .lut_mask = 64'h00000A4E000000FF;
defparam \inst|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N45
cyclonev_lcell_comb \inst|Add1~109 (
// Equation(s):
// \inst|Add1~109_sumout  = SUM(( \banco_registradores|rd1[4]~309_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[4]~302_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector20~1_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~114  ))
// \inst|Add1~110  = CARRY(( \banco_registradores|rd1[4]~309_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[4]~302_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector20~1_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~114  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd2[4]~302_combout ),
	.datad(!\banco_registradores|rd1[4]~309_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector20~1_combout ),
	.datag(gnd),
	.cin(\inst|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~109_sumout ),
	.cout(\inst|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~109 .extended_lut = "off";
defparam \inst|Add1~109 .lut_mask = 64'h00000A4E000000FF;
defparam \inst|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N48
cyclonev_lcell_comb \inst|Add1~105 (
// Equation(s):
// \inst|Add1~105_sumout  = SUM(( \banco_registradores|rd1[5]~298_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[5]~291_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25])))) ) + ( \inst|Add1~110  ))
// \inst|Add1~106  = CARRY(( \banco_registradores|rd1[5]~298_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[5]~291_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25])))) ) + ( \inst|Add1~110  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [25]),
	.datad(!\banco_registradores|rd1[5]~298_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[5]~291_combout ),
	.datag(gnd),
	.cin(\inst|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~105_sumout ),
	.cout(\inst|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~105 .extended_lut = "off";
defparam \inst|Add1~105 .lut_mask = 64'h000001AB000000FF;
defparam \inst|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N51
cyclonev_lcell_comb \inst|Add1~101 (
// Equation(s):
// \inst|Add1~101_sumout  = SUM(( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[6]~280_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [26])))) ) + ( \banco_registradores|rd1[6]~287_combout  ) + ( \inst|Add1~106  ))
// \inst|Add1~102  = CARRY(( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[6]~280_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [26])))) ) + ( \banco_registradores|rd1[6]~287_combout  ) + ( \inst|Add1~106  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\banco_registradores|rd2[6]~280_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[6]~287_combout ),
	.datag(gnd),
	.cin(\inst|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~101_sumout ),
	.cout(\inst|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~101 .extended_lut = "off";
defparam \inst|Add1~101 .lut_mask = 64'h0000FF000000FE54;
defparam \inst|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N54
cyclonev_lcell_comb \inst|Add1~97 (
// Equation(s):
// \inst|Add1~97_sumout  = SUM(( \banco_registradores|rd1[7]~276_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[7]~269_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27])))) ) + ( \inst|Add1~102  ))
// \inst|Add1~98  = CARRY(( \banco_registradores|rd1[7]~276_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[7]~269_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27])))) ) + ( \inst|Add1~102  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\banco_registradores|rd1[7]~276_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[7]~269_combout ),
	.datag(gnd),
	.cin(\inst|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~97_sumout ),
	.cout(\inst|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~97 .extended_lut = "off";
defparam \inst|Add1~97 .lut_mask = 64'h000001AB000000FF;
defparam \inst|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N57
cyclonev_lcell_comb \inst|Add1~93 (
// Equation(s):
// \inst|Add1~93_sumout  = SUM(( \banco_registradores|rd1[8]~265_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[8]~258_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28])))) ) + ( \inst|Add1~98  ))
// \inst|Add1~94  = CARRY(( \banco_registradores|rd1[8]~265_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[8]~258_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28])))) ) + ( \inst|Add1~98  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\banco_registradores|rd1[8]~265_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[8]~258_combout ),
	.datag(gnd),
	.cin(\inst|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~93_sumout ),
	.cout(\inst|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~93 .extended_lut = "off";
defparam \inst|Add1~93 .lut_mask = 64'h000001AB000000FF;
defparam \inst|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N30
cyclonev_lcell_comb \inst|Add1~89 (
// Equation(s):
// \inst|Add1~89_sumout  = SUM(( \banco_registradores|rd1[9]~254_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[9]~247_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29])))) ) + ( \inst|Add1~94  ))
// \inst|Add1~90  = CARRY(( \banco_registradores|rd1[9]~254_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[9]~247_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29])))) ) + ( \inst|Add1~94  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\banco_registradores|rd1[9]~254_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[9]~247_combout ),
	.datag(gnd),
	.cin(\inst|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~89_sumout ),
	.cout(\inst|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~89 .extended_lut = "off";
defparam \inst|Add1~89 .lut_mask = 64'h000001AB000000FF;
defparam \inst|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N12
cyclonev_lcell_comb \inst|Selector28~0 (
// Equation(s):
// \inst|Selector28~0_combout  = ( !\control_unit|Selector0~1_combout  & ( \control_unit|alu_op[1]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\control_unit|alu_op[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector28~0 .extended_lut = "off";
defparam \inst|Selector28~0 .lut_mask = 64'h00000000FFFF0000;
defparam \inst|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N27
cyclonev_lcell_comb \inst|Selector22~1 (
// Equation(s):
// \inst|Selector22~1_combout  = ( \inst|Selector28~0_combout  & ( \banco_registradores|rd1[9]~254_combout  & ( (!\control_unit|WideOr2~1_combout  & (\banco_registradores|rd2[9]~247_combout )) # (\control_unit|WideOr2~1_combout  & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [29] & \gerador_imediatos|WideOr2~1_combout )))) ) ) )

	.dataa(!\banco_registradores|rd2[9]~247_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\gerador_imediatos|WideOr2~1_combout ),
	.datae(!\inst|Selector28~0_combout ),
	.dataf(!\banco_registradores|rd1[9]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~1 .extended_lut = "off";
defparam \inst|Selector22~1 .lut_mask = 64'h0000000000004447;
defparam \inst|Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N39
cyclonev_lcell_comb \gerador_imediatos|Selector20~0 (
// Equation(s):
// \gerador_imediatos|Selector20~0_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \control_unit|jal~0_combout  & ( (\gerador_imediatos|Selector21~1_combout  & (!\gerador_imediatos|Selector21~0_combout  & 
// ((\gerador_imediatos|Selector21~2_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( \control_unit|jal~0_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (!\gerador_imediatos|Selector21~2_combout  & (\gerador_imediatos|Selector21~1_combout  & !\gerador_imediatos|Selector21~0_combout ))) ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [11] & ( !\control_unit|jal~0_combout  & ( (\gerador_imediatos|Selector21~2_combout  & (\gerador_imediatos|Selector21~1_combout  & !\gerador_imediatos|Selector21~0_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\gerador_imediatos|Selector21~2_combout ),
	.datac(!\gerador_imediatos|Selector21~1_combout ),
	.datad(!\gerador_imediatos|Selector21~0_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector20~0 .extended_lut = "off";
defparam \gerador_imediatos|Selector20~0 .lut_mask = 64'h0000030004000700;
defparam \gerador_imediatos|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \inst|Add0~121 (
// Equation(s):
// \inst|Add0~121_sumout  = SUM(( \banco_registradores|rd1[1]~342_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[1]~335_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [1] & ((!\control_unit|WideOr2~0_combout  & (\banco_registradores|rd2[1]~335_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|Selector23~0_combout ))))) ) + ( \inst|Add0~126  ))
// \inst|Add0~122  = CARRY(( \banco_registradores|rd1[1]~342_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[1]~335_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\control_unit|WideOr2~0_combout  & (\banco_registradores|rd2[1]~335_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|Selector23~0_combout ))))) ) + ( \inst|Add0~126  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\banco_registradores|rd2[1]~335_combout ),
	.datad(!\banco_registradores|rd1[1]~342_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector23~0_combout ),
	.datag(gnd),
	.cin(\inst|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~121_sumout ),
	.cout(\inst|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~121 .extended_lut = "off";
defparam \inst|Add0~121 .lut_mask = 64'h0000F1E0000000FF;
defparam \inst|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \inst|Add0~117 (
// Equation(s):
// \inst|Add0~117_sumout  = SUM(( \banco_registradores|rd1[2]~331_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[2]~324_combout )))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & 
// ((\gerador_imediatos|Selector22~0_combout )))) ) + ( \inst|Add0~122  ))
// \inst|Add0~118  = CARRY(( \banco_registradores|rd1[2]~331_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[2]~324_combout )))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & 
// ((\gerador_imediatos|Selector22~0_combout )))) ) + ( \inst|Add0~122  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd2[2]~324_combout ),
	.datad(!\banco_registradores|rd1[2]~331_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector22~0_combout ),
	.datag(gnd),
	.cin(\inst|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~117_sumout ),
	.cout(\inst|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~117 .extended_lut = "off";
defparam \inst|Add0~117 .lut_mask = 64'h0000F5B1000000FF;
defparam \inst|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N39
cyclonev_lcell_comb \inst|Add0~113 (
// Equation(s):
// \inst|Add0~113_sumout  = SUM(( \banco_registradores|rd1[3]~320_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[3]~313_combout )))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & 
// ((\gerador_imediatos|Selector21~4_combout )))) ) + ( \inst|Add0~118  ))
// \inst|Add0~114  = CARRY(( \banco_registradores|rd1[3]~320_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[3]~313_combout )))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & 
// ((\gerador_imediatos|Selector21~4_combout )))) ) + ( \inst|Add0~118  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd2[3]~313_combout ),
	.datad(!\banco_registradores|rd1[3]~320_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector21~4_combout ),
	.datag(gnd),
	.cin(\inst|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~113_sumout ),
	.cout(\inst|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~113 .extended_lut = "off";
defparam \inst|Add0~113 .lut_mask = 64'h0000F5B1000000FF;
defparam \inst|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \inst|Add0~109 (
// Equation(s):
// \inst|Add0~109_sumout  = SUM(( \banco_registradores|rd1[4]~309_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[4]~302_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [1] & ((!\control_unit|WideOr2~0_combout  & (\banco_registradores|rd2[4]~302_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|Selector20~0_combout ))))) ) + ( \inst|Add0~114  ))
// \inst|Add0~110  = CARRY(( \banco_registradores|rd1[4]~309_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[4]~302_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\control_unit|WideOr2~0_combout  & (\banco_registradores|rd2[4]~302_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|Selector20~0_combout ))))) ) + ( \inst|Add0~114  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\banco_registradores|rd2[4]~302_combout ),
	.datad(!\banco_registradores|rd1[4]~309_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector20~0_combout ),
	.datag(gnd),
	.cin(\inst|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~109_sumout ),
	.cout(\inst|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~109 .extended_lut = "off";
defparam \inst|Add0~109 .lut_mask = 64'h0000F1E0000000FF;
defparam \inst|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N45
cyclonev_lcell_comb \inst|Add0~105 (
// Equation(s):
// \inst|Add0~105_sumout  = SUM(( \banco_registradores|rd1[5]~298_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[5]~291_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [1] & ((!\control_unit|WideOr2~0_combout  & (\banco_registradores|rd2[5]~291_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|imm[5]~2_combout ))))) ) + ( \inst|Add0~110  ))
// \inst|Add0~106  = CARRY(( \banco_registradores|rd1[5]~298_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[5]~291_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\control_unit|WideOr2~0_combout  & (\banco_registradores|rd2[5]~291_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|imm[5]~2_combout ))))) ) + ( \inst|Add0~110  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\banco_registradores|rd2[5]~291_combout ),
	.datad(!\banco_registradores|rd1[5]~298_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|imm[5]~2_combout ),
	.datag(gnd),
	.cin(\inst|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~105_sumout ),
	.cout(\inst|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~105 .extended_lut = "off";
defparam \inst|Add0~105 .lut_mask = 64'h0000F1E0000000FF;
defparam \inst|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \inst|Add0~101 (
// Equation(s):
// \inst|Add0~101_sumout  = SUM(( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[6]~280_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [26]))) ) + ( \banco_registradores|rd1[6]~287_combout  ) + ( \inst|Add0~106  ))
// \inst|Add0~102  = CARRY(( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[6]~280_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [26]))) ) + ( \banco_registradores|rd1[6]~287_combout  ) + ( \inst|Add0~106  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [26]),
	.datad(!\banco_registradores|rd2[6]~280_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[6]~287_combout ),
	.datag(gnd),
	.cin(\inst|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~101_sumout ),
	.cout(\inst|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~101 .extended_lut = "off";
defparam \inst|Add0~101 .lut_mask = 64'h0000FF00000001CD;
defparam \inst|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N51
cyclonev_lcell_comb \inst|Add0~97 (
// Equation(s):
// \inst|Add0~97_sumout  = SUM(( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[7]~269_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [27]))) ) + ( \banco_registradores|rd1[7]~276_combout  ) + ( \inst|Add0~102  ))
// \inst|Add0~98  = CARRY(( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[7]~269_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [27]))) ) + ( \banco_registradores|rd1[7]~276_combout  ) + ( \inst|Add0~102  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [27]),
	.datad(!\banco_registradores|rd2[7]~269_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[7]~276_combout ),
	.datag(gnd),
	.cin(\inst|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~97_sumout ),
	.cout(\inst|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~97 .extended_lut = "off";
defparam \inst|Add0~97 .lut_mask = 64'h0000FF00000001CD;
defparam \inst|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \inst|Add0~93 (
// Equation(s):
// \inst|Add0~93_sumout  = SUM(( \banco_registradores|rd1[8]~265_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[8]~258_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]))) ) + ( \inst|Add0~98  ))
// \inst|Add0~94  = CARRY(( \banco_registradores|rd1[8]~265_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[8]~258_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]))) ) + ( \inst|Add0~98  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\banco_registradores|rd1[8]~265_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[8]~258_combout ),
	.datag(gnd),
	.cin(\inst|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~93_sumout ),
	.cout(\inst|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~93 .extended_lut = "off";
defparam \inst|Add0~93 .lut_mask = 64'h0000FE32000000FF;
defparam \inst|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N57
cyclonev_lcell_comb \inst|Add0~89 (
// Equation(s):
// \inst|Add0~89_sumout  = SUM(( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[9]~247_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [29]))) ) + ( \banco_registradores|rd1[9]~254_combout  ) + ( \inst|Add0~94  ))
// \inst|Add0~90  = CARRY(( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[9]~247_combout )))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [29]))) ) + ( \banco_registradores|rd1[9]~254_combout  ) + ( \inst|Add0~94  ))

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\banco_registradores|rd2[9]~247_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[9]~254_combout ),
	.datag(gnd),
	.cin(\inst|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~89_sumout ),
	.cout(\inst|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~89 .extended_lut = "off";
defparam \inst|Add0~89 .lut_mask = 64'h0000FF00000001CD;
defparam \inst|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N42
cyclonev_lcell_comb \inst|Selector22~2 (
// Equation(s):
// \inst|Selector22~2_combout  = ( !\control_unit|Selector0~1_combout  & ( ((!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & \inst|Add0~89_sumout )) # (\inst|Selector22~1_combout )))) ) ) # ( \control_unit|Selector0~1_combout  
// & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add1~89_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (\inst|Selector22~0_combout ))) # (\inst|Selector22~1_combout ))) ) )

	.dataa(!\inst|Selector22~0_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst|Add1~89_sumout ),
	.datad(!\control_unit|alu_op[2]~1_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\inst|Selector22~1_combout ),
	.datag(!\inst|Add0~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector22~2 .extended_lut = "on";
defparam \inst|Selector22~2 .lut_mask = 64'h0C001D00FF00FF00;
defparam \inst|Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\control_unit|Decoder2~2_combout ),
	.portare(!\control_unit|Decoder2~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_mem_dados~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\banco_registradores|rd2[11]~225_combout ,\banco_registradores|rd2[10]~236_combout ,\banco_registradores|rd2[9]~247_combout ,\banco_registradores|rd2[8]~258_combout ,\banco_registradores|rd2[7]~269_combout ,\banco_registradores|rd2[6]~280_combout ,
\banco_registradores|rd2[5]~291_combout ,\banco_registradores|rd2[4]~302_combout ,\banco_registradores|rd2[3]~313_combout ,\banco_registradores|rd2[2]~324_combout }),
	.portaaddr({\inst|Selector22~2_combout ,\inst|Selector23~2_combout ,\inst|Selector24~1_combout ,\inst|Selector25~2_combout ,\inst|Selector26~2_combout ,\inst|Selector27~2_combout ,\inst|Selector28~3_combout ,\inst|Selector29~0_combout ,\inst|Selector30~2_combout ,
\inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .init_file = "de1_data.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem_dados:inst20|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C3";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N48
cyclonev_lcell_comb \inst18|o[8]~48 (
// Equation(s):
// \inst18|o[8]~48_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [8] & ( (!\control_unit|Decoder2~5_combout  & ((\control_unit|Decoder2~0_combout ) # (\inst|Selector23~2_combout ))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [8] 
// & ( (!\control_unit|Decoder2~5_combout  & (\inst|Selector23~2_combout  & !\control_unit|Decoder2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\control_unit|Decoder2~5_combout ),
	.datac(!\inst|Selector23~2_combout ),
	.datad(!\control_unit|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[8]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[8]~48 .extended_lut = "off";
defparam \inst18|o[8]~48 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \inst18|o[8]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N11
dffeas \banco_registradores|regs[10][8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[8]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][8] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N57
cyclonev_lcell_comb \banco_registradores|rd2[8]~252 (
// Equation(s):
// \banco_registradores|rd2[8]~252_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[8][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][8]~q 
// )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[11][8]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[8][8]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|regs[9][8]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\banco_registradores|regs[8][8]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[11][8]~q ))) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\banco_registradores|regs[8][8]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[9][8]~q ) ) ) )

	.dataa(!\banco_registradores|regs[10][8]~q ),
	.datab(!\banco_registradores|regs[11][8]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[9][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[8][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~252 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~252 .lut_mask = 64'h000F5353F0FF5353;
defparam \banco_registradores|rd2[8]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N18
cyclonev_lcell_comb \banco_registradores|rd2[8]~256 (
// Equation(s):
// \banco_registradores|rd2[8]~256_combout  = ( \banco_registradores|regs[27][8]~q  & ( \banco_registradores|regs[19][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [23] & (\banco_registradores|regs[23][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[31][8]~q )))) ) ) ) # ( !\banco_registradores|regs[27][8]~q  & ( \banco_registradores|regs[19][8]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[23][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[31][8]~q ))))) ) ) ) # ( 
// \banco_registradores|regs[27][8]~q  & ( !\banco_registradores|regs[19][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[23][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|regs[31][8]~q ))))) ) ) ) # ( !\banco_registradores|regs[27][8]~q  & ( !\banco_registradores|regs[19][8]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[23][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[31][8]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|regs[23][8]~q ),
	.datac(!\banco_registradores|regs[31][8]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|regs[27][8]~q ),
	.dataf(!\banco_registradores|regs[19][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~256 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~256 .lut_mask = 64'h110511AFBB05BBAF;
defparam \banco_registradores|rd2[8]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N51
cyclonev_lcell_comb \banco_registradores|rd2[8]~255 (
// Equation(s):
// \banco_registradores|rd2[8]~255_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[30][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[26][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[18][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][8]~q ),
	.datab(!\banco_registradores|regs[18][8]~q ),
	.datac(!\banco_registradores|regs[22][8]~q ),
	.datad(!\banco_registradores|regs[26][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~255 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~255 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd2[8]~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N51
cyclonev_lcell_comb \banco_registradores|rd2[8]~254 (
// Equation(s):
// \banco_registradores|rd2[8]~254_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[17][8]~q ),
	.datab(!\banco_registradores|regs[25][8]~q ),
	.datac(!\banco_registradores|regs[29][8]~q ),
	.datad(!\banco_registradores|regs[21][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~254 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~254 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd2[8]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N33
cyclonev_lcell_comb \banco_registradores|rd2[8]~253 (
// Equation(s):
// \banco_registradores|rd2[8]~253_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[28][8]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[20][8]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[24][8]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[16][8]~q  ) ) )

	.dataa(!\banco_registradores|regs[28][8]~q ),
	.datab(!\banco_registradores|regs[20][8]~q ),
	.datac(!\banco_registradores|regs[16][8]~q ),
	.datad(!\banco_registradores|regs[24][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~253 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~253 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd2[8]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N0
cyclonev_lcell_comb \banco_registradores|rd2[8]~257 (
// Equation(s):
// \banco_registradores|rd2[8]~257_combout  = ( \banco_registradores|rd2[8]~254_combout  & ( \banco_registradores|rd2[8]~253_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[8]~255_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[8]~256_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[8]~254_combout  & ( \banco_registradores|rd2[8]~253_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|rd2[8]~255_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[8]~256_combout  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( 
// \banco_registradores|rd2[8]~254_combout  & ( !\banco_registradores|rd2[8]~253_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|rd2[8]~255_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\banco_registradores|rd2[8]~256_combout ))) ) 
// ) ) # ( !\banco_registradores|rd2[8]~254_combout  & ( !\banco_registradores|rd2[8]~253_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[8]~255_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[8]~256_combout )))) ) ) )

	.dataa(!\banco_registradores|rd2[8]~256_combout ),
	.datab(!\banco_registradores|rd2[8]~255_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|rd2[8]~254_combout ),
	.dataf(!\banco_registradores|rd2[8]~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~257 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~257 .lut_mask = 64'h00350F35F035FF35;
defparam \banco_registradores|rd2[8]~257 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N9
cyclonev_lcell_comb \banco_registradores|rd2[8]~249 (
// Equation(s):
// \banco_registradores|rd2[8]~249_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[5][8]~q 
// )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[7][8]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][8]~q  & ( 
// (\banco_registradores|regs[4][8]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[6][8]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[5][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[7][8]~q ))) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[6][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|regs[4][8]~q ) ) ) )

	.dataa(!\banco_registradores|regs[5][8]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[7][8]~q ),
	.datad(!\banco_registradores|regs[4][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~249 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~249 .lut_mask = 64'h00CC474733FF4747;
defparam \banco_registradores|rd2[8]~249 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N45
cyclonev_lcell_comb \banco_registradores|rd2[8]~248 (
// Equation(s):
// \banco_registradores|rd2[8]~248_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[14][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[15][8]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[13][8]~q  & ( (\banco_registradores|regs[12][8]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\banco_registradores|regs[13][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[14][8]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[15][8]~q 
// ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\banco_registradores|regs[13][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[12][8]~q ) ) ) )

	.dataa(!\banco_registradores|regs[14][8]~q ),
	.datab(!\banco_registradores|regs[15][8]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[12][8]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[13][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~248 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~248 .lut_mask = 64'h00F053530FFF5353;
defparam \banco_registradores|rd2[8]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N54
cyclonev_lcell_comb \banco_registradores|rd2[8]~250 (
// Equation(s):
// \banco_registradores|rd2[8]~250_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[1][8]~q 
// ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[3][8]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][8]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[2][8]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[1][8]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[3][8]~q )) ) ) )

	.dataa(!\banco_registradores|regs[3][8]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[1][8]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~250 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~250 .lut_mask = 64'h00000F5500FF0F55;
defparam \banco_registradores|rd2[8]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N39
cyclonev_lcell_comb \banco_registradores|rd2[8]~251 (
// Equation(s):
// \banco_registradores|rd2[8]~251_combout  = ( \banco_registradores|rd2[8]~248_combout  & ( \banco_registradores|rd2[8]~250_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # ((\banco_registradores|rd2[8]~249_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( !\banco_registradores|rd2[8]~248_combout  & ( \banco_registradores|rd2[8]~250_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|rd2[8]~249_combout ))) ) ) ) # ( \banco_registradores|rd2[8]~248_combout  & ( !\banco_registradores|rd2[8]~250_combout  & ( 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[8]~249_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|rd2[8]~248_combout  & ( 
// !\banco_registradores|rd2[8]~250_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[8]~249_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|rd2[8]~249_combout ),
	.datae(!\banco_registradores|rd2[8]~248_combout ),
	.dataf(!\banco_registradores|rd2[8]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~251 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~251 .lut_mask = 64'h00300F3FC0F0CFFF;
defparam \banco_registradores|rd2[8]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N6
cyclonev_lcell_comb \banco_registradores|rd2[8]~258 (
// Equation(s):
// \banco_registradores|rd2[8]~258_combout  = ( \banco_registradores|rd2[8]~257_combout  & ( \banco_registradores|rd2[8]~251_combout  & ( (((\banco_registradores|rd2[31]~1_combout  & \banco_registradores|rd2[8]~252_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24])) # (\banco_registradores|rd2[14]~187_combout ) ) ) ) # ( !\banco_registradores|rd2[8]~257_combout  & ( \banco_registradores|rd2[8]~251_combout  & ( ((\banco_registradores|rd2[31]~1_combout  
// & \banco_registradores|rd2[8]~252_combout )) # (\banco_registradores|rd2[14]~187_combout ) ) ) ) # ( \banco_registradores|rd2[8]~257_combout  & ( !\banco_registradores|rd2[8]~251_combout  & ( ((\banco_registradores|rd2[31]~1_combout  & 
// \banco_registradores|rd2[8]~252_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[8]~257_combout  & ( !\banco_registradores|rd2[8]~251_combout  & ( (\banco_registradores|rd2[31]~1_combout  & 
// \banco_registradores|rd2[8]~252_combout ) ) ) )

	.dataa(!\banco_registradores|rd2[31]~1_combout ),
	.datab(!\banco_registradores|rd2[14]~187_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\banco_registradores|rd2[8]~252_combout ),
	.datae(!\banco_registradores|rd2[8]~257_combout ),
	.dataf(!\banco_registradores|rd2[8]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[8]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[8]~258 .extended_lut = "off";
defparam \banco_registradores|rd2[8]~258 .lut_mask = 64'h00550F5F33773F7F;
defparam \banco_registradores|rd2[8]~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N0
cyclonev_lcell_comb \inst|Selector23~1 (
// Equation(s):
// \inst|Selector23~1_combout  = ( \inst|Selector28~0_combout  & ( \banco_registradores|rd1[8]~265_combout  & ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[8]~258_combout )))) # (\control_unit|WideOr2~1_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & ((\gerador_imediatos|WideOr2~1_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\banco_registradores|rd2[8]~258_combout ),
	.datac(!\gerador_imediatos|WideOr2~1_combout ),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(!\inst|Selector28~0_combout ),
	.dataf(!\banco_registradores|rd1[8]~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~1 .extended_lut = "off";
defparam \inst|Selector23~1 .lut_mask = 64'h0000000000003305;
defparam \inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N9
cyclonev_lcell_comb \inst|Selector23~0 (
// Equation(s):
// \inst|Selector23~0_combout  = ( \gerador_imediatos|WideOr2~1_combout  & ( \banco_registradores|rd1[8]~265_combout  ) ) # ( !\gerador_imediatos|WideOr2~1_combout  & ( \banco_registradores|rd1[8]~265_combout  ) ) # ( \gerador_imediatos|WideOr2~1_combout  & 
// ( !\banco_registradores|rd1[8]~265_combout  & ( (!\control_unit|WideOr2~1_combout  & ((\banco_registradores|rd2[8]~258_combout ))) # (\control_unit|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28])) ) ) ) # ( 
// !\gerador_imediatos|WideOr2~1_combout  & ( !\banco_registradores|rd1[8]~265_combout  & ( (\banco_registradores|rd2[8]~258_combout  & !\control_unit|WideOr2~1_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datab(!\banco_registradores|rd2[8]~258_combout ),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(gnd),
	.datae(!\gerador_imediatos|WideOr2~1_combout ),
	.dataf(!\banco_registradores|rd1[8]~265_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~0 .extended_lut = "off";
defparam \inst|Selector23~0 .lut_mask = 64'h30303535FFFFFFFF;
defparam \inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N30
cyclonev_lcell_comb \inst|Selector23~2 (
// Equation(s):
// \inst|Selector23~2_combout  = ( !\control_unit|Selector0~1_combout  & ( (!\control_unit|alu_op[2]~1_combout  & (((\inst|Add0~93_sumout  & (!\control_unit|alu_op[1]~3_combout ))) # (\inst|Selector23~1_combout ))) ) ) # ( \control_unit|Selector0~1_combout  
// & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & (\inst|Add1~93_sumout )) # (\control_unit|alu_op[1]~3_combout  & ((\inst|Selector23~0_combout )))) # (\inst|Selector23~1_combout ))) ) )

	.dataa(!\inst|Selector23~1_combout ),
	.datab(!\control_unit|alu_op[2]~1_combout ),
	.datac(!\inst|Add1~93_sumout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\inst|Selector23~0_combout ),
	.datag(!\inst|Add0~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector23~2 .extended_lut = "on";
defparam \inst|Selector23~2 .lut_mask = 64'h4C444C444C444CCC;
defparam \inst|Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N54
cyclonev_lcell_comb \inst18|o[7]~49 (
// Equation(s):
// \inst18|o[7]~49_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [7] & ( (!\control_unit|Decoder2~5_combout  & ((\inst|Selector24~1_combout ) # (\control_unit|Decoder2~0_combout ))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [7] 
// & ( (!\control_unit|Decoder2~0_combout  & (!\control_unit|Decoder2~5_combout  & \inst|Selector24~1_combout )) ) )

	.dataa(!\control_unit|Decoder2~0_combout ),
	.datab(!\control_unit|Decoder2~5_combout ),
	.datac(!\inst|Selector24~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[7]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[7]~49 .extended_lut = "off";
defparam \inst18|o[7]~49 .lut_mask = 64'h080808084C4C4C4C;
defparam \inst18|o[7]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N48
cyclonev_lcell_comb \banco_registradores|regs[12][7]~feeder (
// Equation(s):
// \banco_registradores|regs[12][7]~feeder_combout  = ( \inst18|o[7]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[7]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[12][7]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y9_N50
dffeas \banco_registradores|regs[12][7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[12][7] .is_wysiwyg = "true";
defparam \banco_registradores|regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N18
cyclonev_lcell_comb \banco_registradores|rd2[7]~259 (
// Equation(s):
// \banco_registradores|rd2[7]~259_combout  = ( \banco_registradores|regs[15][7]~q  & ( \banco_registradores|regs[14][7]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[12][7]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[13][7]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\banco_registradores|regs[15][7]~q  & ( 
// \banco_registradores|regs[14][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\banco_registradores|regs[12][7]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|regs[13][7]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( \banco_registradores|regs[15][7]~q  & ( 
// !\banco_registradores|regs[14][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[12][7]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[13][7]~q )))) ) ) ) # ( !\banco_registradores|regs[15][7]~q  & ( 
// !\banco_registradores|regs[14][7]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[12][7]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[13][7]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|regs[12][7]~q ),
	.datac(!\banco_registradores|regs[13][7]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|regs[15][7]~q ),
	.dataf(!\banco_registradores|regs[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~259 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~259 .lut_mask = 64'h2700275527AA27FF;
defparam \banco_registradores|rd2[7]~259 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N30
cyclonev_lcell_comb \banco_registradores|rd2[7]~261 (
// Equation(s):
// \banco_registradores|rd2[7]~261_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[2][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[1][7]~q  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[2][7]~q ),
	.datac(!\banco_registradores|regs[3][7]~q ),
	.datad(!\banco_registradores|regs[1][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~261 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~261 .lut_mask = 64'h000000FF33330F0F;
defparam \banco_registradores|rd2[7]~261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N39
cyclonev_lcell_comb \banco_registradores|rd2[7]~260 (
// Equation(s):
// \banco_registradores|rd2[7]~260_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][7]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][7]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][7]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][7]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][7]~q ),
	.datab(!\banco_registradores|regs[4][7]~q ),
	.datac(!\banco_registradores|regs[5][7]~q ),
	.datad(!\banco_registradores|regs[6][7]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~260 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~260 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd2[7]~260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N54
cyclonev_lcell_comb \banco_registradores|rd2[7]~262 (
// Equation(s):
// \banco_registradores|rd2[7]~262_combout  = ( \banco_registradores|rd2[7]~260_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[7]~261_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[7]~259_combout )))) ) ) ) # ( !\banco_registradores|rd2[7]~260_combout  & ( 
// \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[7]~261_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[7]~259_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\banco_registradores|rd2[7]~259_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|rd2[7]~261_combout ),
	.datae(!\banco_registradores|rd2[7]~260_combout ),
	.dataf(!\banco_registradores|rd2[14]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[7]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[7]~262 .extended_lut = "off";
defparam \banco_registradores|rd2[7]~262 .lut_mask = 64'h0000000003A353F3;
defparam \banco_registradores|rd2[7]~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N54
cyclonev_lcell_comb \inst17|o[7]~23 (
// Equation(s):
// \inst17|o[7]~23_combout  = ( \banco_registradores|rd2[7]~263_combout  & ( \banco_registradores|rd2[7]~268_combout  & ( (\control_unit|WideOr2~1_combout  & !\inst17|o[7]~22_combout ) ) ) ) # ( !\banco_registradores|rd2[7]~263_combout  & ( 
// \banco_registradores|rd2[7]~268_combout  & ( (!\inst17|o[7]~22_combout  & (((!\banco_registradores|rd2[7]~262_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24])) # (\control_unit|WideOr2~1_combout ))) ) ) ) # ( 
// \banco_registradores|rd2[7]~263_combout  & ( !\banco_registradores|rd2[7]~268_combout  & ( (\control_unit|WideOr2~1_combout  & !\inst17|o[7]~22_combout ) ) ) ) # ( !\banco_registradores|rd2[7]~263_combout  & ( !\banco_registradores|rd2[7]~268_combout  & ( 
// (!\inst17|o[7]~22_combout  & ((!\banco_registradores|rd2[7]~262_combout ) # (\control_unit|WideOr2~1_combout ))) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\inst17|o[7]~22_combout ),
	.datac(!\banco_registradores|rd2[7]~262_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[7]~263_combout ),
	.dataf(!\banco_registradores|rd2[7]~268_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[7]~23 .extended_lut = "off";
defparam \inst17|o[7]~23 .lut_mask = 64'hC4C44444C4444444;
defparam \inst17|o[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N24
cyclonev_lcell_comb \inst|Selector24~0 (
// Equation(s):
// \inst|Selector24~0_combout  = ( \inst|Add1~97_sumout  & ( \inst|Add0~97_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\inst17|o[7]~23_combout  & ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[7]~276_combout ))) # 
// (\inst17|o[7]~23_combout  & (\banco_registradores|rd1[7]~276_combout  & \control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add1~97_sumout  & ( \inst|Add0~97_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # 
// ((!\inst17|o[7]~23_combout  & \banco_registradores|rd1[7]~276_combout )))) # (\control_unit|Selector0~1_combout  & (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[7]~23_combout ) # (\banco_registradores|rd1[7]~276_combout )))) ) ) ) # ( 
// \inst|Add1~97_sumout  & ( !\inst|Add0~97_sumout  & ( (!\inst17|o[7]~23_combout  & (((\banco_registradores|rd1[7]~276_combout  & \control_unit|alu_op[1]~3_combout )) # (\control_unit|Selector0~1_combout ))) # (\inst17|o[7]~23_combout  & 
// (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (\banco_registradores|rd1[7]~276_combout )))) ) ) ) # ( !\inst|Add1~97_sumout  & ( !\inst|Add0~97_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[7]~23_combout  
// & ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[7]~276_combout ))) # (\inst17|o[7]~23_combout  & (\banco_registradores|rd1[7]~276_combout  & \control_unit|Selector0~1_combout )))) ) ) )

	.dataa(!\inst17|o[7]~23_combout ),
	.datab(!\banco_registradores|rd1[7]~276_combout ),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\inst|Add1~97_sumout ),
	.dataf(!\inst|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~0 .extended_lut = "off";
defparam \inst|Selector24~0 .lut_mask = 64'h002B0F2BF02BFF2B;
defparam \inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N48
cyclonev_lcell_comb \inst|Selector24~1 (
// Equation(s):
// \inst|Selector24~1_combout  = ( \inst|Selector24~0_combout  & ( !\control_unit|alu_op[2]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|alu_op[2]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|Selector24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector24~1 .extended_lut = "off";
defparam \inst|Selector24~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \inst|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N30
cyclonev_lcell_comb \inst18|o[6]~50 (
// Equation(s):
// \inst18|o[6]~50_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [6] & ( (!\control_unit|Decoder2~5_combout  & ((\inst|Selector25~2_combout ) # (\control_unit|Decoder2~0_combout ))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [6] 
// & ( (!\control_unit|Decoder2~5_combout  & (!\control_unit|Decoder2~0_combout  & \inst|Selector25~2_combout )) ) )

	.dataa(!\control_unit|Decoder2~5_combout ),
	.datab(gnd),
	.datac(!\control_unit|Decoder2~0_combout ),
	.datad(!\inst|Selector25~2_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[6]~50 .extended_lut = "off";
defparam \inst18|o[6]~50 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \inst18|o[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N38
dffeas \banco_registradores|regs[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[6]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][6] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N39
cyclonev_lcell_comb \banco_registradores|rd1[6]~281 (
// Equation(s):
// \banco_registradores|rd1[6]~281_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][6]~q ),
	.datab(!\banco_registradores|regs[11][6]~q ),
	.datac(!\banco_registradores|regs[8][6]~q ),
	.datad(!\banco_registradores|regs[10][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~281 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~281 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[6]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N27
cyclonev_lcell_comb \banco_registradores|rd1[6]~282 (
// Equation(s):
// \banco_registradores|rd1[6]~282_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][6]~q ),
	.datab(!\banco_registradores|regs[16][6]~q ),
	.datac(!\banco_registradores|regs[28][6]~q ),
	.datad(!\banco_registradores|regs[20][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~282 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~282 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[6]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N42
cyclonev_lcell_comb \banco_registradores|rd1[6]~284 (
// Equation(s):
// \banco_registradores|rd1[6]~284_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][6]~q ),
	.datab(!\banco_registradores|regs[26][6]~q ),
	.datac(!\banco_registradores|regs[22][6]~q ),
	.datad(!\banco_registradores|regs[30][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~284 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~284 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd1[6]~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N9
cyclonev_lcell_comb \banco_registradores|rd1[6]~283 (
// Equation(s):
// \banco_registradores|rd1[6]~283_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[29][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[21][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[25][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[17][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][6]~q ),
	.datab(!\banco_registradores|regs[17][6]~q ),
	.datac(!\banco_registradores|regs[21][6]~q ),
	.datad(!\banco_registradores|regs[25][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~283 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~283 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd1[6]~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N51
cyclonev_lcell_comb \banco_registradores|rd1[6]~285 (
// Equation(s):
// \banco_registradores|rd1[6]~285_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[31][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[23][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[27][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[19][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][6]~q ),
	.datab(!\banco_registradores|regs[27][6]~q ),
	.datac(!\banco_registradores|regs[31][6]~q ),
	.datad(!\banco_registradores|regs[23][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~285 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~285 .lut_mask = 64'h5555333300FF0F0F;
defparam \banco_registradores|rd1[6]~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N9
cyclonev_lcell_comb \banco_registradores|rd1[6]~286 (
// Equation(s):
// \banco_registradores|rd1[6]~286_combout  = ( \banco_registradores|rd1[6]~285_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|rd1[6]~284_combout ) ) ) ) # ( !\banco_registradores|rd1[6]~285_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|rd1[6]~284_combout  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( \banco_registradores|rd1[6]~285_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] 
// & (\banco_registradores|rd1[6]~282_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[6]~283_combout ))) ) ) ) # ( !\banco_registradores|rd1[6]~285_combout  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[6]~282_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[6]~283_combout ))) ) ) )

	.dataa(!\banco_registradores|rd1[6]~282_combout ),
	.datab(!\banco_registradores|rd1[6]~284_combout ),
	.datac(!\banco_registradores|rd1[6]~283_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|rd1[6]~285_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~286 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~286 .lut_mask = 64'h550F550F330033FF;
defparam \banco_registradores|rd1[6]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd1[6]~277 (
// Equation(s):
// \banco_registradores|rd1[6]~277_combout  = ( \banco_registradores|regs[13][6]~q  & ( \banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [16])) # (\banco_registradores|regs[12][6]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|regs[15][6]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[13][6]~q  & ( \banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) # (\banco_registradores|regs[12][6]~q 
// ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|regs[15][6]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( \banco_registradores|regs[13][6]~q  & ( 
// !\banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][6]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|regs[15][6]~q )))) ) ) ) # ( !\banco_registradores|regs[13][6]~q  & ( 
// !\banco_registradores|regs[14][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][6]~q  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|regs[15][6]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) )

	.dataa(!\banco_registradores|regs[12][6]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[15][6]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|regs[13][6]~q ),
	.dataf(!\banco_registradores|regs[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~277 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~277 .lut_mask = 64'h4403770344CF77CF;
defparam \banco_registradores|rd1[6]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N21
cyclonev_lcell_comb \banco_registradores|rd1[6]~279 (
// Equation(s):
// \banco_registradores|rd1[6]~279_combout  = ( \banco_registradores|regs[2][6]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[1][6]~q 
// )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|regs[3][6]~q )))) ) ) # ( !\banco_registradores|regs[2][6]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[1][6]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|regs[3][6]~q )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[3][6]~q ),
	.datad(!\banco_registradores|regs[1][6]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~279 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~279 .lut_mask = 64'h0123012345674567;
defparam \banco_registradores|rd1[6]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N24
cyclonev_lcell_comb \banco_registradores|rd1[6]~278 (
// Equation(s):
// \banco_registradores|rd1[6]~278_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][6]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][6]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][6]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][6]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][6]~q ),
	.datab(!\banco_registradores|regs[5][6]~q ),
	.datac(!\banco_registradores|regs[4][6]~q ),
	.datad(!\banco_registradores|regs[6][6]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~278 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~278 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[6]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd1[6]~280 (
// Equation(s):
// \banco_registradores|rd1[6]~280_combout  = ( \banco_registradores|rd1[6]~279_combout  & ( \banco_registradores|rd1[6]~278_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[6]~277_combout ) ) ) ) # 
// ( !\banco_registradores|rd1[6]~279_combout  & ( \banco_registradores|rd1[6]~278_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[6]~277_combout ))) ) ) ) # ( \banco_registradores|rd1[6]~279_combout  & ( !\banco_registradores|rd1[6]~278_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[6]~277_combout ))) ) ) 
// ) # ( !\banco_registradores|rd1[6]~279_combout  & ( !\banco_registradores|rd1[6]~278_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[6]~277_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(gnd),
	.datad(!\banco_registradores|rd1[6]~277_combout ),
	.datae(!\banco_registradores|rd1[6]~279_combout ),
	.dataf(!\banco_registradores|rd1[6]~278_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~280 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~280 .lut_mask = 64'h005588DD2277AAFF;
defparam \banco_registradores|rd1[6]~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N48
cyclonev_lcell_comb \banco_registradores|rd1[6]~287 (
// Equation(s):
// \banco_registradores|rd1[6]~287_combout  = ( \banco_registradores|rd1[6]~286_combout  & ( \banco_registradores|rd1[6]~280_combout  & ( (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[6]~281_combout )) # 
// (\banco_registradores|rd1[14]~192_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[6]~286_combout  & ( \banco_registradores|rd1[6]~280_combout  & ( ((\banco_registradores|rd1[31]~1_combout  
// & \banco_registradores|rd1[6]~281_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[6]~286_combout  & ( !\banco_registradores|rd1[6]~280_combout  & ( ((\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[6]~281_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[6]~286_combout  & ( !\banco_registradores|rd1[6]~280_combout  & ( (\banco_registradores|rd1[31]~1_combout  & 
// \banco_registradores|rd1[6]~281_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[31]~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[6]~281_combout ),
	.datad(!\banco_registradores|rd1[14]~192_combout ),
	.datae(!\banco_registradores|rd1[6]~286_combout ),
	.dataf(!\banco_registradores|rd1[6]~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[6]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[6]~287 .extended_lut = "off";
defparam \banco_registradores|rd1[6]~287 .lut_mask = 64'h0505373705FF37FF;
defparam \banco_registradores|rd1[6]~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N33
cyclonev_lcell_comb \inst|Selector25~0 (
// Equation(s):
// \inst|Selector25~0_combout  = ( \control_unit|WideOr2~1_combout  & ( (\banco_registradores|rd1[6]~287_combout ) # (\inst17|o[6]~24_combout ) ) ) # ( !\control_unit|WideOr2~1_combout  & ( ((\banco_registradores|rd2[6]~280_combout ) # 
// (\banco_registradores|rd1[6]~287_combout )) # (\inst17|o[6]~24_combout ) ) )

	.dataa(gnd),
	.datab(!\inst17|o[6]~24_combout ),
	.datac(!\banco_registradores|rd1[6]~287_combout ),
	.datad(!\banco_registradores|rd2[6]~280_combout ),
	.datae(gnd),
	.dataf(!\control_unit|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~0 .extended_lut = "off";
defparam \inst|Selector25~0 .lut_mask = 64'h3FFF3FFF3F3F3F3F;
defparam \inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N18
cyclonev_lcell_comb \inst|Selector25~1 (
// Equation(s):
// \inst|Selector25~1_combout  = ( \banco_registradores|rd1[6]~287_combout  & ( (\inst|Selector28~0_combout  & (((!\control_unit|WideOr2~1_combout  & \banco_registradores|rd2[6]~280_combout )) # (\inst17|o[6]~24_combout ))) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\inst17|o[6]~24_combout ),
	.datac(!\inst|Selector28~0_combout ),
	.datad(!\banco_registradores|rd2[6]~280_combout ),
	.datae(!\banco_registradores|rd1[6]~287_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~1 .extended_lut = "off";
defparam \inst|Selector25~1 .lut_mask = 64'h0000030B0000030B;
defparam \inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N36
cyclonev_lcell_comb \inst|Selector25~2 (
// Equation(s):
// \inst|Selector25~2_combout  = ( !\control_unit|Selector0~1_combout  & ( ((!\control_unit|alu_op[2]~1_combout  & (((\inst|Add0~101_sumout  & !\control_unit|alu_op[1]~3_combout )) # (\inst|Selector25~1_combout )))) ) ) # ( \control_unit|Selector0~1_combout  
// & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add1~101_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (\inst|Selector25~0_combout ))) # (\inst|Selector25~1_combout ))) ) )

	.dataa(!\inst|Selector25~0_combout ),
	.datab(!\control_unit|alu_op[2]~1_combout ),
	.datac(!\inst|Add1~101_sumout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\inst|Selector25~1_combout ),
	.datag(!\inst|Add0~101_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector25~2 .extended_lut = "on";
defparam \inst|Selector25~2 .lut_mask = 64'h0C000C44CCCCCCCC;
defparam \inst|Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N30
cyclonev_lcell_comb \inst18|o[5]~51 (
// Equation(s):
// \inst18|o[5]~51_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [5] & ( (!\control_unit|Decoder2~5_combout  & ((\inst|Selector26~2_combout ) # (\control_unit|Decoder2~0_combout ))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [5] 
// & ( (!\control_unit|Decoder2~0_combout  & (!\control_unit|Decoder2~5_combout  & \inst|Selector26~2_combout )) ) )

	.dataa(!\control_unit|Decoder2~0_combout ),
	.datab(gnd),
	.datac(!\control_unit|Decoder2~5_combout ),
	.datad(!\inst|Selector26~2_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[5]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[5]~51 .extended_lut = "off";
defparam \inst18|o[5]~51 .lut_mask = 64'h00A000A050F050F0;
defparam \inst18|o[5]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y12_N50
dffeas \banco_registradores|regs[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[5]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][5] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N21
cyclonev_lcell_comb \banco_registradores|rd2[5]~285 (
// Equation(s):
// \banco_registradores|rd2[5]~285_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][5]~q ),
	.datab(!\banco_registradores|regs[8][5]~q ),
	.datac(!\banco_registradores|regs[10][5]~q ),
	.datad(!\banco_registradores|regs[11][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~285 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~285 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[5]~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N12
cyclonev_lcell_comb \banco_registradores|rd2[5]~288 (
// Equation(s):
// \banco_registradores|rd2[5]~288_combout  = ( \banco_registradores|regs[18][5]~q  & ( \banco_registradores|regs[30][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22])) # (\banco_registradores|regs[22][5]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|regs[26][5]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[18][5]~q  & ( \banco_registradores|regs[30][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[22][5]~q  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|regs[26][5]~q )))) ) ) ) # ( \banco_registradores|regs[18][5]~q  & ( 
// !\banco_registradores|regs[30][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\banco_registradores|regs[22][5]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|regs[26][5]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\banco_registradores|regs[18][5]~q  & ( 
// !\banco_registradores|regs[30][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[22][5]~q  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|regs[26][5]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) )

	.dataa(!\banco_registradores|regs[22][5]~q ),
	.datab(!\banco_registradores|regs[26][5]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[18][5]~q ),
	.dataf(!\banco_registradores|regs[30][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~288 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~288 .lut_mask = 64'h0350F350035FF35F;
defparam \banco_registradores|rd2[5]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N9
cyclonev_lcell_comb \banco_registradores|rd2[5]~289 (
// Equation(s):
// \banco_registradores|rd2[5]~289_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[19][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|regs[23][5]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[31][5]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[19][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|regs[27][5]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\banco_registradores|regs[19][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[23][5]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[31][5]~q 
// )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\banco_registradores|regs[19][5]~q  & ( (\banco_registradores|regs[27][5]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) )

	.dataa(!\banco_registradores|regs[27][5]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|regs[31][5]~q ),
	.datad(!\banco_registradores|regs[23][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\banco_registradores|regs[19][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~289 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~289 .lut_mask = 64'h111103CFDDDD03CF;
defparam \banco_registradores|rd2[5]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N3
cyclonev_lcell_comb \banco_registradores|rd2[5]~287 (
// Equation(s):
// \banco_registradores|rd2[5]~287_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][5]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][5]~q ),
	.datab(!\banco_registradores|regs[21][5]~q ),
	.datac(!\banco_registradores|regs[25][5]~q ),
	.datad(!\banco_registradores|regs[17][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~287 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~287 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[5]~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N42
cyclonev_lcell_comb \banco_registradores|rd2[5]~286 (
// Equation(s):
// \banco_registradores|rd2[5]~286_combout  = ( \banco_registradores|regs[20][5]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[24][5]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[28][5]~q )) ) ) ) # ( !\banco_registradores|regs[20][5]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[24][5]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[28][5]~q )) ) ) ) # ( \banco_registradores|regs[20][5]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[16][5]~q ) ) ) ) # ( !\banco_registradores|regs[20][5]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[16][5]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[28][5]~q ),
	.datab(!\banco_registradores|regs[16][5]~q ),
	.datac(!\banco_registradores|regs[24][5]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[20][5]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~286 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~286 .lut_mask = 64'h330033FF0F550F55;
defparam \banco_registradores|rd2[5]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N27
cyclonev_lcell_comb \banco_registradores|rd2[5]~290 (
// Equation(s):
// \banco_registradores|rd2[5]~290_combout  = ( \banco_registradores|rd2[5]~287_combout  & ( \banco_registradores|rd2[5]~286_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[5]~288_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[5]~289_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[5]~287_combout  & ( \banco_registradores|rd2[5]~286_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[5]~288_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[5]~289_combout ))))) ) ) ) # ( \banco_registradores|rd2[5]~287_combout  & ( !\banco_registradores|rd2[5]~286_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[5]~288_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[5]~289_combout ))))) ) ) ) # ( !\banco_registradores|rd2[5]~287_combout  & ( !\banco_registradores|rd2[5]~286_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[5]~288_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[5]~289_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\banco_registradores|rd2[5]~288_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|rd2[5]~289_combout ),
	.datae(!\banco_registradores|rd2[5]~287_combout ),
	.dataf(!\banco_registradores|rd2[5]~286_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~290 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~290 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \banco_registradores|rd2[5]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N39
cyclonev_lcell_comb \banco_registradores|rd2[5]~283 (
// Equation(s):
// \banco_registradores|rd2[5]~283_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][5]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[2][5]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[1][5]~q  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[2][5]~q ),
	.datac(!\banco_registradores|regs[3][5]~q ),
	.datad(!\banco_registradores|regs[1][5]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~283 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~283 .lut_mask = 64'h000000FF33330F0F;
defparam \banco_registradores|rd2[5]~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N21
cyclonev_lcell_comb \banco_registradores|rd2[5]~282 (
// Equation(s):
// \banco_registradores|rd2[5]~282_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[7][5]~q 
// ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[4][5]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[6][5]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[5][5]~q  & ( 
// (\banco_registradores|regs[7][5]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[5][5]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[4][5]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[6][5]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[7][5]~q ),
	.datab(!\banco_registradores|regs[4][5]~q ),
	.datac(!\banco_registradores|regs[6][5]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~282 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~282 .lut_mask = 64'h330F0055330FFF55;
defparam \banco_registradores|rd2[5]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N51
cyclonev_lcell_comb \banco_registradores|rd2[5]~281 (
// Equation(s):
// \banco_registradores|rd2[5]~281_combout  = ( \banco_registradores|regs[13][5]~q  & ( \banco_registradores|regs[14][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20])) # (\banco_registradores|regs[12][5]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|regs[15][5]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[13][5]~q  & ( \banco_registradores|regs[14][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[12][5]~q  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|regs[15][5]~q )))) ) ) ) # ( \banco_registradores|regs[13][5]~q  & ( 
// !\banco_registradores|regs[14][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # (\banco_registradores|regs[12][5]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[15][5]~q )))) ) ) ) # ( !\banco_registradores|regs[13][5]~q  & ( 
// !\banco_registradores|regs[14][5]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[12][5]~q  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[15][5]~q )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\banco_registradores|regs[12][5]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[15][5]~q ),
	.datae(!\banco_registradores|regs[13][5]~q ),
	.dataf(!\banco_registradores|regs[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~281 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~281 .lut_mask = 64'h20252A2F70757A7F;
defparam \banco_registradores|rd2[5]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N36
cyclonev_lcell_comb \banco_registradores|rd2[5]~284 (
// Equation(s):
// \banco_registradores|rd2[5]~284_combout  = ( \banco_registradores|rd2[5]~282_combout  & ( \banco_registradores|rd2[5]~281_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[5]~283_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|rd2[5]~282_combout  & ( \banco_registradores|rd2[5]~281_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|rd2[5]~283_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \banco_registradores|rd2[5]~282_combout  & ( !\banco_registradores|rd2[5]~281_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[5]~283_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( !\banco_registradores|rd2[5]~282_combout  & ( 
// !\banco_registradores|rd2[5]~281_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[5]~283_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[5]~283_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[5]~282_combout ),
	.dataf(!\banco_registradores|rd2[5]~281_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~284 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~284 .lut_mask = 64'h0C003F000CFF3FFF;
defparam \banco_registradores|rd2[5]~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N0
cyclonev_lcell_comb \banco_registradores|rd2[5]~291 (
// Equation(s):
// \banco_registradores|rd2[5]~291_combout  = ( \banco_registradores|rd2[5]~284_combout  & ( \banco_registradores|rd2[31]~1_combout  & ( (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & \banco_registradores|rd2[5]~290_combout )) # 
// (\banco_registradores|rd2[14]~187_combout )) # (\banco_registradores|rd2[5]~285_combout ) ) ) ) # ( !\banco_registradores|rd2[5]~284_combout  & ( \banco_registradores|rd2[31]~1_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] 
// & \banco_registradores|rd2[5]~290_combout )) # (\banco_registradores|rd2[5]~285_combout ) ) ) ) # ( \banco_registradores|rd2[5]~284_combout  & ( !\banco_registradores|rd2[31]~1_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] 
// & \banco_registradores|rd2[5]~290_combout )) # (\banco_registradores|rd2[14]~187_combout ) ) ) ) # ( !\banco_registradores|rd2[5]~284_combout  & ( !\banco_registradores|rd2[31]~1_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [24] & \banco_registradores|rd2[5]~290_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\banco_registradores|rd2[5]~285_combout ),
	.datac(!\banco_registradores|rd2[5]~290_combout ),
	.datad(!\banco_registradores|rd2[14]~187_combout ),
	.datae(!\banco_registradores|rd2[5]~284_combout ),
	.dataf(!\banco_registradores|rd2[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[5]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[5]~291 .extended_lut = "off";
defparam \banco_registradores|rd2[5]~291 .lut_mask = 64'h050505FF373737FF;
defparam \banco_registradores|rd2[5]~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N45
cyclonev_lcell_comb \inst|Selector26~1 (
// Equation(s):
// \inst|Selector26~1_combout  = ( \inst|Selector28~0_combout  & ( \banco_registradores|rd1[5]~298_combout  & ( (!\control_unit|WideOr2~1_combout  & ((\banco_registradores|rd2[5]~291_combout ))) # (\control_unit|WideOr2~1_combout  & 
// (\gerador_imediatos|imm[5]~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\gerador_imediatos|imm[5]~2_combout ),
	.datac(!\banco_registradores|rd2[5]~291_combout ),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(!\inst|Selector28~0_combout ),
	.dataf(!\banco_registradores|rd1[5]~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~1 .extended_lut = "off";
defparam \inst|Selector26~1 .lut_mask = 64'h0000000000000F33;
defparam \inst|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N12
cyclonev_lcell_comb \inst|Selector26~0 (
// Equation(s):
// \inst|Selector26~0_combout  = ( \banco_registradores|rd1[5]~298_combout  ) # ( !\banco_registradores|rd1[5]~298_combout  & ( (!\control_unit|WideOr2~1_combout  & ((\banco_registradores|rd2[5]~291_combout ))) # (\control_unit|WideOr2~1_combout  & 
// (\gerador_imediatos|imm[5]~2_combout )) ) )

	.dataa(gnd),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\gerador_imediatos|imm[5]~2_combout ),
	.datad(!\banco_registradores|rd2[5]~291_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[5]~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~0 .extended_lut = "off";
defparam \inst|Selector26~0 .lut_mask = 64'h03CF03CFFFFFFFFF;
defparam \inst|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N42
cyclonev_lcell_comb \inst|Selector26~2 (
// Equation(s):
// \inst|Selector26~2_combout  = ( !\control_unit|Selector0~1_combout  & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & (\inst|Add0~105_sumout ))) # (\inst|Selector26~1_combout ))) ) ) # ( \control_unit|Selector0~1_combout  
// & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & (\inst|Add1~105_sumout )) # (\control_unit|alu_op[1]~3_combout  & ((\inst|Selector26~0_combout )))) # (\inst|Selector26~1_combout ))) ) )

	.dataa(!\inst|Selector26~1_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst|Add1~105_sumout ),
	.datad(!\control_unit|alu_op[2]~1_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\inst|Selector26~0_combout ),
	.datag(!\inst|Add0~105_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector26~2 .extended_lut = "on";
defparam \inst|Selector26~2 .lut_mask = 64'h5D005D005D007F00;
defparam \inst|Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N15
cyclonev_lcell_comb \inst18|o[4]~52 (
// Equation(s):
// \inst18|o[4]~52_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [4] & ( \inst|Selector27~2_combout  & ( !\control_unit|Decoder2~5_combout  ) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [4] & ( \inst|Selector27~2_combout  & ( 
// (!\control_unit|Decoder2~0_combout  & !\control_unit|Decoder2~5_combout ) ) ) ) # ( \inst20|altsyncram_component|auto_generated|q_a [4] & ( !\inst|Selector27~2_combout  & ( (\control_unit|Decoder2~0_combout  & !\control_unit|Decoder2~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\control_unit|Decoder2~0_combout ),
	.datac(!\control_unit|Decoder2~5_combout ),
	.datad(gnd),
	.datae(!\inst20|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\inst|Selector27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[4]~52 .extended_lut = "off";
defparam \inst18|o[4]~52 .lut_mask = 64'h00003030C0C0F0F0;
defparam \inst18|o[4]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N15
cyclonev_lcell_comb \banco_registradores|regs[8][4]~feeder (
// Equation(s):
// \banco_registradores|regs[8][4]~feeder_combout  = ( \inst18|o[4]~52_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][4]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N17
dffeas \banco_registradores|regs[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][4] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N3
cyclonev_lcell_comb \banco_registradores|rd2[4]~296 (
// Equation(s):
// \banco_registradores|rd2[4]~296_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[8][4]~q ),
	.datab(!\banco_registradores|regs[10][4]~q ),
	.datac(!\banco_registradores|regs[11][4]~q ),
	.datad(!\banco_registradores|regs[9][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~296 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~296 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd2[4]~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N51
cyclonev_lcell_comb \banco_registradores|rd2[4]~300 (
// Equation(s):
// \banco_registradores|rd2[4]~300_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][4]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[31][4]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][4]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[19][4]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[23][4]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[27][4]~q  & ( (\banco_registradores|regs[31][4]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[27][4]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[19][4]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[23][4]~q 
// ))) ) ) )

	.dataa(!\banco_registradores|regs[19][4]~q ),
	.datab(!\banco_registradores|regs[23][4]~q ),
	.datac(!\banco_registradores|regs[31][4]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[27][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~300 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~300 .lut_mask = 64'h5533000F5533FF0F;
defparam \banco_registradores|rd2[4]~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N39
cyclonev_lcell_comb \banco_registradores|rd2[4]~299 (
// Equation(s):
// \banco_registradores|rd2[4]~299_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][4]~q ),
	.datab(!\banco_registradores|regs[26][4]~q ),
	.datac(!\banco_registradores|regs[22][4]~q ),
	.datad(!\banco_registradores|regs[30][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~299 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~299 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd2[4]~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N3
cyclonev_lcell_comb \banco_registradores|rd2[4]~297 (
// Equation(s):
// \banco_registradores|rd2[4]~297_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[28][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[20][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[24][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[16][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][4]~q ),
	.datab(!\banco_registradores|regs[24][4]~q ),
	.datac(!\banco_registradores|regs[16][4]~q ),
	.datad(!\banco_registradores|regs[28][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~297 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~297 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[4]~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N9
cyclonev_lcell_comb \banco_registradores|rd2[4]~298 (
// Equation(s):
// \banco_registradores|rd2[4]~298_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[17][4]~q ),
	.datab(!\banco_registradores|regs[29][4]~q ),
	.datac(!\banco_registradores|regs[21][4]~q ),
	.datad(!\banco_registradores|regs[25][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~298 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~298 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd2[4]~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N0
cyclonev_lcell_comb \banco_registradores|rd2[4]~301 (
// Equation(s):
// \banco_registradores|rd2[4]~301_combout  = ( \banco_registradores|rd2[4]~297_combout  & ( \banco_registradores|rd2[4]~298_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[4]~299_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[4]~300_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[4]~297_combout  & ( \banco_registradores|rd2[4]~298_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[4]~299_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[4]~300_combout )))) ) ) ) # ( \banco_registradores|rd2[4]~297_combout  & ( !\banco_registradores|rd2[4]~298_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[4]~299_combout ))) 
// # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[4]~300_combout )))) ) ) ) # ( !\banco_registradores|rd2[4]~297_combout  & ( !\banco_registradores|rd2[4]~298_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[4]~299_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[4]~300_combout )))) ) ) )

	.dataa(!\banco_registradores|rd2[4]~300_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[4]~299_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\banco_registradores|rd2[4]~297_combout ),
	.dataf(!\banco_registradores|rd2[4]~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~301 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~301 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \banco_registradores|rd2[4]~301 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N12
cyclonev_lcell_comb \banco_registradores|rd2[4]~294 (
// Equation(s):
// \banco_registradores|rd2[4]~294_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[3][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[1][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[3][4]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[2][4]~q ),
	.datad(!\banco_registradores|regs[1][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~294 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~294 .lut_mask = 64'h00000F0F00FF5555;
defparam \banco_registradores|rd2[4]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N21
cyclonev_lcell_comb \banco_registradores|rd2[4]~293 (
// Equation(s):
// \banco_registradores|rd2[4]~293_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][4]~q ),
	.datab(!\banco_registradores|regs[6][4]~q ),
	.datac(!\banco_registradores|regs[4][4]~q ),
	.datad(!\banco_registradores|regs[5][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~293 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~293 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd2[4]~293 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N33
cyclonev_lcell_comb \banco_registradores|rd2[4]~292 (
// Equation(s):
// \banco_registradores|rd2[4]~292_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][4]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][4]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][4]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][4]~q ),
	.datab(!\banco_registradores|regs[13][4]~q ),
	.datac(!\banco_registradores|regs[14][4]~q ),
	.datad(!\banco_registradores|regs[12][4]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~292 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~292 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd2[4]~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N42
cyclonev_lcell_comb \banco_registradores|rd2[4]~295 (
// Equation(s):
// \banco_registradores|rd2[4]~295_combout  = ( \banco_registradores|rd2[4]~293_combout  & ( \banco_registradores|rd2[4]~292_combout  & ( ((\banco_registradores|rd2[4]~294_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|rd2[4]~293_combout  & ( \banco_registradores|rd2[4]~292_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|rd2[4]~294_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \banco_registradores|rd2[4]~293_combout  & ( !\banco_registradores|rd2[4]~292_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[4]~294_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( !\banco_registradores|rd2[4]~293_combout  & ( 
// !\banco_registradores|rd2[4]~292_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[4]~294_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|rd2[4]~294_combout ),
	.datae(!\banco_registradores|rd2[4]~293_combout ),
	.dataf(!\banco_registradores|rd2[4]~292_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~295 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~295 .lut_mask = 64'h00A050F00FAF5FFF;
defparam \banco_registradores|rd2[4]~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N24
cyclonev_lcell_comb \banco_registradores|rd2[4]~302 (
// Equation(s):
// \banco_registradores|rd2[4]~302_combout  = ( \banco_registradores|rd2[4]~301_combout  & ( \banco_registradores|rd2[4]~295_combout  & ( (((\banco_registradores|rd2[31]~1_combout  & \banco_registradores|rd2[4]~296_combout )) # 
// (\banco_registradores|rd2[14]~187_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[4]~301_combout  & ( \banco_registradores|rd2[4]~295_combout  & ( ((\banco_registradores|rd2[31]~1_combout  
// & \banco_registradores|rd2[4]~296_combout )) # (\banco_registradores|rd2[14]~187_combout ) ) ) ) # ( \banco_registradores|rd2[4]~301_combout  & ( !\banco_registradores|rd2[4]~295_combout  & ( ((\banco_registradores|rd2[31]~1_combout  & 
// \banco_registradores|rd2[4]~296_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[4]~301_combout  & ( !\banco_registradores|rd2[4]~295_combout  & ( (\banco_registradores|rd2[31]~1_combout  & 
// \banco_registradores|rd2[4]~296_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\banco_registradores|rd2[31]~1_combout ),
	.datac(!\banco_registradores|rd2[4]~296_combout ),
	.datad(!\banco_registradores|rd2[14]~187_combout ),
	.datae(!\banco_registradores|rd2[4]~301_combout ),
	.dataf(!\banco_registradores|rd2[4]~295_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[4]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[4]~302 .extended_lut = "off";
defparam \banco_registradores|rd2[4]~302 .lut_mask = 64'h0303575703FF57FF;
defparam \banco_registradores|rd2[4]~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N30
cyclonev_lcell_comb \inst|Selector27~1 (
// Equation(s):
// \inst|Selector27~1_combout  = ( \gerador_imediatos|Selector20~0_combout  & ( \control_unit|WideOr2~1_combout  & ( (\banco_registradores|rd1[4]~309_combout  & \inst|Selector28~0_combout ) ) ) ) # ( \gerador_imediatos|Selector20~0_combout  & ( 
// !\control_unit|WideOr2~1_combout  & ( (\banco_registradores|rd1[4]~309_combout  & (\inst|Selector28~0_combout  & \banco_registradores|rd2[4]~302_combout )) ) ) ) # ( !\gerador_imediatos|Selector20~0_combout  & ( !\control_unit|WideOr2~1_combout  & ( 
// (\banco_registradores|rd1[4]~309_combout  & (\inst|Selector28~0_combout  & \banco_registradores|rd2[4]~302_combout )) ) ) )

	.dataa(!\banco_registradores|rd1[4]~309_combout ),
	.datab(!\inst|Selector28~0_combout ),
	.datac(!\banco_registradores|rd2[4]~302_combout ),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector20~0_combout ),
	.dataf(!\control_unit|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~1 .extended_lut = "off";
defparam \inst|Selector27~1 .lut_mask = 64'h0101010100001111;
defparam \inst|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N48
cyclonev_lcell_comb \inst|Selector27~0 (
// Equation(s):
// \inst|Selector27~0_combout  = ( \gerador_imediatos|Selector20~0_combout  & ( \control_unit|WideOr2~1_combout  ) ) # ( !\gerador_imediatos|Selector20~0_combout  & ( \control_unit|WideOr2~1_combout  & ( \banco_registradores|rd1[4]~309_combout  ) ) ) # ( 
// \gerador_imediatos|Selector20~0_combout  & ( !\control_unit|WideOr2~1_combout  & ( (\banco_registradores|rd2[4]~302_combout ) # (\banco_registradores|rd1[4]~309_combout ) ) ) ) # ( !\gerador_imediatos|Selector20~0_combout  & ( 
// !\control_unit|WideOr2~1_combout  & ( (\banco_registradores|rd2[4]~302_combout ) # (\banco_registradores|rd1[4]~309_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[4]~309_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[4]~302_combout ),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector20~0_combout ),
	.dataf(!\control_unit|WideOr2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~0 .extended_lut = "off";
defparam \inst|Selector27~0 .lut_mask = 64'h5F5F5F5F5555FFFF;
defparam \inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N24
cyclonev_lcell_comb \inst|Selector27~2 (
// Equation(s):
// \inst|Selector27~2_combout  = ( !\control_unit|Selector0~1_combout  & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & (\inst|Add0~109_sumout ))) # (\inst|Selector27~1_combout ))) ) ) # ( \control_unit|Selector0~1_combout  
// & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & (\inst|Add1~109_sumout )) # (\control_unit|alu_op[1]~3_combout  & ((\inst|Selector27~0_combout )))) # (\inst|Selector27~1_combout ))) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\control_unit|alu_op[2]~1_combout ),
	.datac(!\inst|Add1~109_sumout ),
	.datad(!\inst|Selector27~1_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\inst|Selector27~0_combout ),
	.datag(!\inst|Add0~109_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector27~2 .extended_lut = "on";
defparam \inst|Selector27~2 .lut_mask = 64'h08CC08CC08CC4CCC;
defparam \inst|Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N42
cyclonev_lcell_comb \inst18|o[3]~53 (
// Equation(s):
// \inst18|o[3]~53_combout  = ( \inst|Selector28~3_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [3] & ( !\control_unit|Decoder2~5_combout  ) ) ) # ( !\inst|Selector28~3_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [3] & ( 
// (\control_unit|Decoder2~0_combout  & !\control_unit|Decoder2~5_combout ) ) ) ) # ( \inst|Selector28~3_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [3] & ( (!\control_unit|Decoder2~0_combout  & !\control_unit|Decoder2~5_combout ) ) ) )

	.dataa(!\control_unit|Decoder2~0_combout ),
	.datab(gnd),
	.datac(!\control_unit|Decoder2~5_combout ),
	.datad(gnd),
	.datae(!\inst|Selector28~3_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[3]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[3]~53 .extended_lut = "off";
defparam \inst18|o[3]~53 .lut_mask = 64'h0000A0A05050F0F0;
defparam \inst18|o[3]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N53
dffeas \banco_registradores|regs[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[3]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][3] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N57
cyclonev_lcell_comb \banco_registradores|rd2[3]~307 (
// Equation(s):
// \banco_registradores|rd2[3]~307_combout  = ( \banco_registradores|regs[8][3]~q  & ( \banco_registradores|regs[9][3]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20] & (\banco_registradores|regs[10][3]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[11][3]~q )))) ) ) ) # ( !\banco_registradores|regs[8][3]~q  & ( \banco_registradores|regs[9][3]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][3]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[11][3]~q ))))) ) ) ) # ( 
// \banco_registradores|regs[8][3]~q  & ( !\banco_registradores|regs[9][3]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][3]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[11][3]~q ))))) ) ) ) # ( !\banco_registradores|regs[8][3]~q  & ( !\banco_registradores|regs[9][3]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][3]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[11][3]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\banco_registradores|regs[10][3]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[11][3]~q ),
	.datae(!\banco_registradores|regs[8][3]~q ),
	.dataf(!\banco_registradores|regs[9][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~307 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~307 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \banco_registradores|rd2[3]~307 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd2[3]~311 (
// Equation(s):
// \banco_registradores|rd2[3]~311_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][3]~q ),
	.datab(!\banco_registradores|regs[31][3]~q ),
	.datac(!\banco_registradores|regs[27][3]~q ),
	.datad(!\banco_registradores|regs[23][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~311 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~311 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rd2[3]~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N21
cyclonev_lcell_comb \banco_registradores|rd2[3]~309 (
// Equation(s):
// \banco_registradores|rd2[3]~309_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][3]~q ),
	.datab(!\banco_registradores|regs[17][3]~q ),
	.datac(!\banco_registradores|regs[25][3]~q ),
	.datad(!\banco_registradores|regs[21][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~309 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~309 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd2[3]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \banco_registradores|rd2[3]~308 (
// Equation(s):
// \banco_registradores|rd2[3]~308_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[28][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[20][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[24][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[16][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][3]~q ),
	.datab(!\banco_registradores|regs[28][3]~q ),
	.datac(!\banco_registradores|regs[24][3]~q ),
	.datad(!\banco_registradores|regs[20][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~308 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~308 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd2[3]~308 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N21
cyclonev_lcell_comb \banco_registradores|rd2[3]~310 (
// Equation(s):
// \banco_registradores|rd2[3]~310_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][3]~q ),
	.datab(!\banco_registradores|regs[30][3]~q ),
	.datac(!\banco_registradores|regs[26][3]~q ),
	.datad(!\banco_registradores|regs[18][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~310 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~310 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd2[3]~310 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N6
cyclonev_lcell_comb \banco_registradores|rd2[3]~312 (
// Equation(s):
// \banco_registradores|rd2[3]~312_combout  = ( \banco_registradores|rd2[3]~308_combout  & ( \banco_registradores|rd2[3]~310_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[3]~309_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[3]~311_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[3]~308_combout  & ( \banco_registradores|rd2[3]~310_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[3]~309_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # ((\banco_registradores|rd2[3]~311_combout )))) ) ) ) # ( 
// \banco_registradores|rd2[3]~308_combout  & ( !\banco_registradores|rd2[3]~310_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((\banco_registradores|rd2[3]~309_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[3]~311_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[3]~308_combout  & ( !\banco_registradores|rd2[3]~310_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[3]~309_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[3]~311_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[3]~311_combout ),
	.datad(!\banco_registradores|rd2[3]~309_combout ),
	.datae(!\banco_registradores|rd2[3]~308_combout ),
	.dataf(!\banco_registradores|rd2[3]~310_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~312 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~312 .lut_mask = 64'h012389AB4567CDEF;
defparam \banco_registradores|rd2[3]~312 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N15
cyclonev_lcell_comb \banco_registradores|rd2[3]~304 (
// Equation(s):
// \banco_registradores|rd2[3]~304_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][3]~q ),
	.datab(!\banco_registradores|regs[7][3]~q ),
	.datac(!\banco_registradores|regs[5][3]~q ),
	.datad(!\banco_registradores|regs[6][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~304 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~304 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd2[3]~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N0
cyclonev_lcell_comb \banco_registradores|rd2[3]~305 (
// Equation(s):
// \banco_registradores|rd2[3]~305_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[3][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[1][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[3][3]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[1][3]~q ),
	.datad(!\banco_registradores|regs[2][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~305 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~305 .lut_mask = 64'h000000FF0F0F5555;
defparam \banco_registradores|rd2[3]~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N15
cyclonev_lcell_comb \banco_registradores|rd2[3]~303 (
// Equation(s):
// \banco_registradores|rd2[3]~303_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][3]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][3]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][3]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][3]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][3]~q ),
	.datab(!\banco_registradores|regs[12][3]~q ),
	.datac(!\banco_registradores|regs[13][3]~q ),
	.datad(!\banco_registradores|regs[14][3]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~303 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~303 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd2[3]~303 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N21
cyclonev_lcell_comb \banco_registradores|rd2[3]~306 (
// Equation(s):
// \banco_registradores|rd2[3]~306_combout  = ( \banco_registradores|rd2[3]~305_combout  & ( \banco_registradores|rd2[3]~303_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[3]~304_combout )) ) ) ) # ( !\banco_registradores|rd2[3]~305_combout  & ( \banco_registradores|rd2[3]~303_combout  & ( 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[3]~304_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \banco_registradores|rd2[3]~305_combout  & ( 
// !\banco_registradores|rd2[3]~303_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|rd2[3]~304_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[3]~305_combout  & ( !\banco_registradores|rd2[3]~303_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[3]~304_combout  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[3]~304_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[3]~305_combout ),
	.dataf(!\banco_registradores|rd2[3]~303_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~306 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~306 .lut_mask = 64'h0300CF0003FFCFFF;
defparam \banco_registradores|rd2[3]~306 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N12
cyclonev_lcell_comb \banco_registradores|rd2[3]~313 (
// Equation(s):
// \banco_registradores|rd2[3]~313_combout  = ( \banco_registradores|rd2[14]~187_combout  & ( \banco_registradores|rd2[3]~306_combout  ) ) # ( !\banco_registradores|rd2[14]~187_combout  & ( \banco_registradores|rd2[3]~306_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (\banco_registradores|rd2[3]~307_combout  & (\banco_registradores|rd2[31]~1_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// (((\banco_registradores|rd2[3]~307_combout  & \banco_registradores|rd2[31]~1_combout )) # (\banco_registradores|rd2[3]~312_combout ))) ) ) ) # ( \banco_registradores|rd2[14]~187_combout  & ( !\banco_registradores|rd2[3]~306_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (\banco_registradores|rd2[3]~307_combout  & (\banco_registradores|rd2[31]~1_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// (((\banco_registradores|rd2[3]~307_combout  & \banco_registradores|rd2[31]~1_combout )) # (\banco_registradores|rd2[3]~312_combout ))) ) ) ) # ( !\banco_registradores|rd2[14]~187_combout  & ( !\banco_registradores|rd2[3]~306_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & (\banco_registradores|rd2[3]~307_combout  & (\banco_registradores|rd2[31]~1_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// (((\banco_registradores|rd2[3]~307_combout  & \banco_registradores|rd2[31]~1_combout )) # (\banco_registradores|rd2[3]~312_combout ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\banco_registradores|rd2[3]~307_combout ),
	.datac(!\banco_registradores|rd2[31]~1_combout ),
	.datad(!\banco_registradores|rd2[3]~312_combout ),
	.datae(!\banco_registradores|rd2[14]~187_combout ),
	.dataf(!\banco_registradores|rd2[3]~306_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[3]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[3]~313 .extended_lut = "off";
defparam \banco_registradores|rd2[3]~313 .lut_mask = 64'h035703570357FFFF;
defparam \banco_registradores|rd2[3]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N48
cyclonev_lcell_comb \inst|Selector28~1 (
// Equation(s):
// \inst|Selector28~1_combout  = ( \banco_registradores|rd2[3]~313_combout  & ( (!\control_unit|WideOr2~1_combout ) # (((!\gerador_imediatos|Selector21~3_combout  & \gerador_imediatos|Selector21~4_combout )) # (\banco_registradores|rd1[3]~320_combout )) ) ) 
// # ( !\banco_registradores|rd2[3]~313_combout  & ( ((\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & \gerador_imediatos|Selector21~4_combout ))) # (\banco_registradores|rd1[3]~320_combout ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd1[3]~320_combout ),
	.datad(!\gerador_imediatos|Selector21~4_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[3]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector28~1 .extended_lut = "off";
defparam \inst|Selector28~1 .lut_mask = 64'h0F4F0F4FAFEFAFEF;
defparam \inst|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N45
cyclonev_lcell_comb \inst|Selector28~2 (
// Equation(s):
// \inst|Selector28~2_combout  = ( \inst|Selector28~0_combout  & ( \banco_registradores|rd1[3]~320_combout  & ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[3]~313_combout )))) # (\control_unit|WideOr2~1_combout  & 
// (\gerador_imediatos|Selector21~4_combout  & ((!\gerador_imediatos|Selector21~3_combout )))) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~4_combout ),
	.datac(!\banco_registradores|rd2[3]~313_combout ),
	.datad(!\gerador_imediatos|Selector21~3_combout ),
	.datae(!\inst|Selector28~0_combout ),
	.dataf(!\banco_registradores|rd1[3]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector28~2 .extended_lut = "off";
defparam \inst|Selector28~2 .lut_mask = 64'h0000000000001B0A;
defparam \inst|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N36
cyclonev_lcell_comb \inst|Selector28~3 (
// Equation(s):
// \inst|Selector28~3_combout  = ( !\control_unit|Selector0~1_combout  & ( (!\control_unit|alu_op[2]~1_combout  & ((((!\control_unit|alu_op[1]~3_combout  & \inst|Add0~113_sumout )) # (\inst|Selector28~2_combout )))) ) ) # ( \control_unit|Selector0~1_combout  
// & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & (\inst|Add1~113_sumout )) # (\control_unit|alu_op[1]~3_combout  & ((\inst|Selector28~1_combout )))) # (\inst|Selector28~2_combout ))) ) )

	.dataa(!\control_unit|alu_op[2]~1_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst|Add1~113_sumout ),
	.datad(!\inst|Selector28~1_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\inst|Selector28~2_combout ),
	.datag(!\inst|Add0~113_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector28~3 .extended_lut = "on";
defparam \inst|Selector28~3 .lut_mask = 64'h0808082AAAAAAAAA;
defparam \inst|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\control_unit|Decoder2~2_combout ),
	.portare(!\control_unit|Decoder2~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_mem_dados~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\banco_registradores|rd2[31]~11_combout ,\banco_registradores|rd2[30]~22_combout ,\banco_registradores|rd2[29]~33_combout ,\banco_registradores|rd2[28]~44_combout ,\banco_registradores|rd2[27]~55_combout ,\banco_registradores|rd2[26]~66_combout ,
\banco_registradores|rd2[25]~76_combout ,\banco_registradores|rd2[24]~86_combout ,\banco_registradores|rd2[23]~97_combout ,\banco_registradores|rd2[22]~108_combout }),
	.portaaddr({\inst|Selector22~2_combout ,\inst|Selector23~2_combout ,\inst|Selector24~1_combout ,\inst|Selector25~2_combout ,\inst|Selector26~2_combout ,\inst|Selector27~2_combout ,\inst|Selector28~3_combout ,\inst|Selector29~0_combout ,\inst|Selector30~2_combout ,
\inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .init_file = "de1_data.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mem_dados:inst20|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \inst18|o[29]~8 (
// Equation(s):
// \inst18|o[29]~8_combout  = ( \inst18|o[29]~7_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [29] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector1~0_combout ) # 
// (\inst18|o[20]~1_combout ))) ) ) ) # ( !\inst18|o[29]~7_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [29] & ( (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector1~0_combout ) # (\inst18|o[20]~1_combout ))) ) ) ) # ( 
// \inst18|o[29]~7_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [29] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector1~0_combout ))) ) ) ) # ( !\inst18|o[29]~7_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [29] & ( (\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \gerador_imediatos|Selector1~0_combout )) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(gnd),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(!\gerador_imediatos|Selector1~0_combout ),
	.datae(!\inst18|o[29]~7_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[29]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[29]~8 .extended_lut = "off";
defparam \inst18|o[29]~8 .lut_mask = 64'h0050A0F00555A5F5;
defparam \inst18|o[29]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N44
dffeas \banco_registradores|regs[9][29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[29]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][29] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N54
cyclonev_lcell_comb \banco_registradores|rd2[29]~23 (
// Equation(s):
// \banco_registradores|rd2[29]~23_combout  = ( \banco_registradores|regs[11][29]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[9][29]~q ) ) ) ) # ( !\banco_registradores|regs[11][29]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\banco_registradores|regs[9][29]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( \banco_registradores|regs[11][29]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[8][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[10][29]~q ))) ) ) ) # ( !\banco_registradores|regs[11][29]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[8][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[10][29]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[9][29]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[8][29]~q ),
	.datad(!\banco_registradores|regs[10][29]~q ),
	.datae(!\banco_registradores|regs[11][29]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~23 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~23 .lut_mask = 64'h0C3F0C3F44447777;
defparam \banco_registradores|rd2[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \banco_registradores|rd2[29]~24 (
// Equation(s):
// \banco_registradores|rd2[29]~24_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[16][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[24][29]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[28][29]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|regs[20][29]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[16][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[24][29]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[28][29]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[16][29]~q  & ( (\banco_registradores|regs[20][29]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[20][29]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[28][29]~q ),
	.datad(!\banco_registradores|regs[24][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[16][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~24 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~24 .lut_mask = 64'h111103CFDDDD03CF;
defparam \banco_registradores|rd2[29]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \banco_registradores|rd2[29]~26 (
// Equation(s):
// \banco_registradores|rd2[29]~26_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][29]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][29]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][29]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][29]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][29]~q ),
	.datab(!\banco_registradores|regs[26][29]~q ),
	.datac(!\banco_registradores|regs[30][29]~q ),
	.datad(!\banco_registradores|regs[22][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~26 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~26 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd2[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \banco_registradores|rd2[29]~25 (
// Equation(s):
// \banco_registradores|rd2[29]~25_combout  = ( \banco_registradores|regs[29][29]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # 
// (\banco_registradores|regs[21][29]~q ) ) ) ) # ( !\banco_registradores|regs[29][29]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( (\banco_registradores|regs[21][29]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \banco_registradores|regs[29][29]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\banco_registradores|regs[17][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[25][29]~q ))) ) ) ) # ( !\banco_registradores|regs[29][29]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[17][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|regs[25][29]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[17][29]~q ),
	.datab(!\banco_registradores|regs[21][29]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|regs[25][29]~q ),
	.datae(!\banco_registradores|regs[29][29]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~25 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~25 .lut_mask = 64'h505F505F30303F3F;
defparam \banco_registradores|rd2[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N51
cyclonev_lcell_comb \banco_registradores|rd2[29]~27 (
// Equation(s):
// \banco_registradores|rd2[29]~27_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][29]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][29]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][29]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][29]~q  ) ) )

	.dataa(!\banco_registradores|regs[31][29]~q ),
	.datab(!\banco_registradores|regs[27][29]~q ),
	.datac(!\banco_registradores|regs[19][29]~q ),
	.datad(!\banco_registradores|regs[23][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~27 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~27 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd2[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N0
cyclonev_lcell_comb \banco_registradores|rd2[29]~28 (
// Equation(s):
// \banco_registradores|rd2[29]~28_combout  = ( \banco_registradores|rd2[29]~25_combout  & ( \banco_registradores|rd2[29]~27_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[29]~24_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[29]~26_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[29]~25_combout  & ( 
// \banco_registradores|rd2[29]~27_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[29]~24_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[29]~26_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) 
// ) ) ) # ( \banco_registradores|rd2[29]~25_combout  & ( !\banco_registradores|rd2[29]~27_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|rd2[29]~24_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[29]~26_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\banco_registradores|rd2[29]~25_combout  & ( !\banco_registradores|rd2[29]~27_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[29]~24_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[29]~26_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|rd2[29]~24_combout ),
	.datac(!\banco_registradores|rd2[29]~26_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|rd2[29]~25_combout ),
	.dataf(!\banco_registradores|rd2[29]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~28 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~28 .lut_mask = 64'h220A770A225F775F;
defparam \banco_registradores|rd2[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N27
cyclonev_lcell_comb \banco_registradores|rd2[29]~29 (
// Equation(s):
// \banco_registradores|rd2[29]~29_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][29]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][29]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][29]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][29]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][29]~q ),
	.datab(!\banco_registradores|regs[14][29]~q ),
	.datac(!\banco_registradores|regs[12][29]~q ),
	.datad(!\banco_registradores|regs[15][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~29 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~29 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N0
cyclonev_lcell_comb \banco_registradores|rd2[29]~31 (
// Equation(s):
// \banco_registradores|rd2[29]~31_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[1][29]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[3][29]~q ))) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\banco_registradores|regs[2][29]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) )

	.dataa(!\banco_registradores|regs[1][29]~q ),
	.datab(!\banco_registradores|regs[2][29]~q ),
	.datac(!\banco_registradores|regs[3][29]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~31 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~31 .lut_mask = 64'h00330033550F550F;
defparam \banco_registradores|rd2[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N15
cyclonev_lcell_comb \banco_registradores|rd2[29]~30 (
// Equation(s):
// \banco_registradores|rd2[29]~30_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[4][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[5][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[7][29]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[6][29]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[4][29]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[5][29]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[7][29]~q 
// ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[4][29]~q  & ( (\banco_registradores|regs[6][29]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\banco_registradores|regs[5][29]~q ),
	.datab(!\banco_registradores|regs[6][29]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[7][29]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[4][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~30 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~30 .lut_mask = 64'h0303505FF3F3505F;
defparam \banco_registradores|rd2[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N21
cyclonev_lcell_comb \banco_registradores|rd2[29]~32 (
// Equation(s):
// \banco_registradores|rd2[29]~32_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|rd2[29]~30_combout  & ( (\banco_registradores|rd2[29]~29_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|rd2[29]~30_combout  & ( (\banco_registradores|rd2[29]~31_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|rd2[29]~30_combout  & ( (\banco_registradores|rd2[29]~29_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|rd2[29]~30_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] 
// & \banco_registradores|rd2[29]~31_combout ) ) ) )

	.dataa(!\banco_registradores|rd2[29]~29_combout ),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|rd2[29]~31_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|rd2[29]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~32 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~32 .lut_mask = 64'h00F005050FFF0505;
defparam \banco_registradores|rd2[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N45
cyclonev_lcell_comb \banco_registradores|rd2[29]~33 (
// Equation(s):
// \banco_registradores|rd2[29]~33_combout  = ( \banco_registradores|rd2[29]~28_combout  & ( \banco_registradores|rd2[29]~32_combout  ) ) # ( !\banco_registradores|rd2[29]~28_combout  & ( \banco_registradores|rd2[29]~32_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((\banco_registradores|rd2[29]~23_combout  & \banco_registradores|rd2[31]~1_combout )) ) ) ) # ( \banco_registradores|rd2[29]~28_combout  & ( !\banco_registradores|rd2[29]~32_combout  & 
// ( ((\banco_registradores|rd2[29]~23_combout  & \banco_registradores|rd2[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[29]~28_combout  & ( !\banco_registradores|rd2[29]~32_combout  
// & ( (\banco_registradores|rd2[29]~23_combout  & \banco_registradores|rd2[31]~1_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[29]~23_combout ),
	.datad(!\banco_registradores|rd2[31]~1_combout ),
	.datae(!\banco_registradores|rd2[29]~28_combout ),
	.dataf(!\banco_registradores|rd2[29]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[29]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[29]~33 .extended_lut = "off";
defparam \banco_registradores|rd2[29]~33 .lut_mask = 64'h000F555FAAAFFFFF;
defparam \banco_registradores|rd2[29]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N33
cyclonev_lcell_comb \inst|Add1~5 (
// Equation(s):
// \inst|Add1~5_sumout  = SUM(( \banco_registradores|rd1[30]~22_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[30]~22_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[30]~22_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector0~2_combout )))) ) + ( \inst|Add1~10  ))
// \inst|Add1~6  = CARRY(( \banco_registradores|rd1[30]~22_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[30]~22_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[30]~22_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector0~2_combout )))) ) + ( \inst|Add1~10  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector0~2_combout ),
	.datad(!\banco_registradores|rd1[30]~22_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[30]~22_combout ),
	.datag(gnd),
	.cin(\inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~5_sumout ),
	.cout(\inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~5 .extended_lut = "off";
defparam \inst|Add1~5 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N30
cyclonev_lcell_comb \inst|Add0~5 (
// Equation(s):
// \inst|Add0~5_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[30]~22_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((\banco_registradores|rd2[30]~22_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector0~2_combout )))) ) + ( \banco_registradores|rd1[30]~22_combout  ) + ( \inst|Add0~10  ))
// \inst|Add0~6  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[30]~22_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((\banco_registradores|rd2[30]~22_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector0~2_combout )))) ) + ( \banco_registradores|rd1[30]~22_combout  ) + ( \inst|Add0~10  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector0~2_combout ),
	.datad(!\banco_registradores|rd2[30]~22_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[30]~22_combout ),
	.datag(gnd),
	.cin(\inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~5_sumout ),
	.cout(\inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~5 .extended_lut = "off";
defparam \inst|Add0~5 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \inst18|o[30]~5 (
// Equation(s):
// \inst18|o[30]~5_combout  = ( \inst|Add1~5_sumout  & ( \inst|Add0~5_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[30]~22_combout  & (\control_unit|Selector0~1_combout  & \inst17|o[30]~1_combout )) # 
// (\banco_registradores|rd1[30]~22_combout  & ((\inst17|o[30]~1_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add1~5_sumout  & ( \inst|Add0~5_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # 
// ((\banco_registradores|rd1[30]~22_combout  & \inst17|o[30]~1_combout )))) # (\control_unit|Selector0~1_combout  & (\control_unit|alu_op[1]~3_combout  & ((\inst17|o[30]~1_combout ) # (\banco_registradores|rd1[30]~22_combout )))) ) ) ) # ( 
// \inst|Add1~5_sumout  & ( !\inst|Add0~5_sumout  & ( (!\banco_registradores|rd1[30]~22_combout  & (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (\inst17|o[30]~1_combout )))) # (\banco_registradores|rd1[30]~22_combout  & 
// (((\control_unit|alu_op[1]~3_combout  & \inst17|o[30]~1_combout )) # (\control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add1~5_sumout  & ( !\inst|Add0~5_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[30]~22_combout  & 
// (\control_unit|Selector0~1_combout  & \inst17|o[30]~1_combout )) # (\banco_registradores|rd1[30]~22_combout  & ((\inst17|o[30]~1_combout ) # (\control_unit|Selector0~1_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[30]~22_combout ),
	.datab(!\control_unit|Selector0~1_combout ),
	.datac(!\control_unit|alu_op[1]~3_combout ),
	.datad(!\inst17|o[30]~1_combout ),
	.datae(!\inst|Add1~5_sumout ),
	.dataf(!\inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[30]~5 .extended_lut = "off";
defparam \inst18|o[30]~5 .lut_mask = 64'h01073137C1C7F1F7;
defparam \inst18|o[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N24
cyclonev_lcell_comb \inst18|o[30]~6 (
// Equation(s):
// \inst18|o[30]~6_combout  = ( \inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [30] & ( \inst18|o[20]~3_combout  ) ) ) # ( !\inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [30] & ( 
// (!\inst18|o[20]~3_combout  & (\inst18|o[30]~5_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector0~2_combout ))) ) ) ) # ( !\inst18|o[20]~1_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [30] & ( (!\inst18|o[20]~3_combout 
//  & (\inst18|o[30]~5_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector0~2_combout ))) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(!\inst18|o[30]~5_combout ),
	.datac(!\gerador_imediatos|Selector0~2_combout ),
	.datad(gnd),
	.datae(!\inst18|o[20]~1_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[30]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[30]~6 .extended_lut = "off";
defparam \inst18|o[30]~6 .lut_mask = 64'h2727000027275555;
defparam \inst18|o[30]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \banco_registradores|regs[10][30]~feeder (
// Equation(s):
// \banco_registradores|regs[10][30]~feeder_combout  = ( \inst18|o[30]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[30]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[10][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[10][30]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[10][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[10][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y1_N26
dffeas \banco_registradores|regs[10][30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][30] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N0
cyclonev_lcell_comb \banco_registradores|rd1[30]~12 (
// Equation(s):
// \banco_registradores|rd1[30]~12_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][30]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[10][30]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][30]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[8][30]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][30]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[11][30]~q  & ( (\banco_registradores|regs[10][30]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\banco_registradores|regs[11][30]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[8][30]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[9][30]~q 
// ))) ) ) )

	.dataa(!\banco_registradores|regs[10][30]~q ),
	.datab(!\banco_registradores|regs[8][30]~q ),
	.datac(!\banco_registradores|regs[9][30]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[11][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~12 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~12 .lut_mask = 64'h330F5500330F55FF;
defparam \banco_registradores|rd1[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \banco_registradores|rd1[30]~19 (
// Equation(s):
// \banco_registradores|rd1[30]~19_combout  = ( \banco_registradores|regs[7][30]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[6][30]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15]) ) ) ) # ( !\banco_registradores|regs[7][30]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & \banco_registradores|regs[6][30]~q ) ) ) ) # ( 
// \banco_registradores|regs[7][30]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[4][30]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[5][30]~q ))) ) ) ) # ( !\banco_registradores|regs[7][30]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[4][30]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[5][30]~q ))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\banco_registradores|regs[4][30]~q ),
	.datac(!\banco_registradores|regs[5][30]~q ),
	.datad(!\banco_registradores|regs[6][30]~q ),
	.datae(!\banco_registradores|regs[7][30]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~19 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~19 .lut_mask = 64'h2727272700AA55FF;
defparam \banco_registradores|rd1[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N39
cyclonev_lcell_comb \banco_registradores|rd1[30]~18 (
// Equation(s):
// \banco_registradores|rd1[30]~18_combout  = ( \banco_registradores|regs[14][30]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[15][30]~q ) ) ) ) # ( !\banco_registradores|regs[14][30]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// \banco_registradores|regs[15][30]~q ) ) ) ) # ( \banco_registradores|regs[14][30]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[12][30]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[13][30]~q ))) ) ) ) # ( !\banco_registradores|regs[14][30]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[12][30]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[13][30]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[12][30]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[13][30]~q ),
	.datad(!\banco_registradores|regs[15][30]~q ),
	.datae(!\banco_registradores|regs[14][30]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~18 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~18 .lut_mask = 64'h474747470033CCFF;
defparam \banco_registradores|rd1[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N12
cyclonev_lcell_comb \banco_registradores|rd1[30]~20 (
// Equation(s):
// \banco_registradores|rd1[30]~20_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][30]~q  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[1][30]~q ),
	.datac(!\banco_registradores|regs[3][30]~q ),
	.datad(!\banco_registradores|regs[2][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~20 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~20 .lut_mask = 64'h000000FF33330F0F;
defparam \banco_registradores|rd1[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \banco_registradores|rd1[30]~21 (
// Equation(s):
// \banco_registradores|rd1[30]~21_combout  = ( \banco_registradores|rd1[30]~18_combout  & ( \banco_registradores|rd1[30]~20_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|rd1[30]~19_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) 
// ) ) # ( !\banco_registradores|rd1[30]~18_combout  & ( \banco_registradores|rd1[30]~20_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|rd1[30]~19_combout ))) ) ) ) # ( \banco_registradores|rd1[30]~18_combout  & ( !\banco_registradores|rd1[30]~20_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[30]~19_combout ))) ) ) ) # ( !\banco_registradores|rd1[30]~18_combout  & ( !\banco_registradores|rd1[30]~20_combout  & ( 
// (\banco_registradores|rd1[30]~19_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(!\banco_registradores|rd1[30]~19_combout ),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[30]~18_combout ),
	.dataf(!\banco_registradores|rd1[30]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~21 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~21 .lut_mask = 64'h0050005FF050F05F;
defparam \banco_registradores|rd1[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \banco_registradores|rd1[30]~13 (
// Equation(s):
// \banco_registradores|rd1[30]~13_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][30]~q ),
	.datab(!\banco_registradores|regs[24][30]~q ),
	.datac(!\banco_registradores|regs[16][30]~q ),
	.datad(!\banco_registradores|regs[28][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~13 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~13 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd1[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N57
cyclonev_lcell_comb \banco_registradores|rd1[30]~15 (
// Equation(s):
// \banco_registradores|rd1[30]~15_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][30]~q ),
	.datab(!\banco_registradores|regs[30][30]~q ),
	.datac(!\banco_registradores|regs[22][30]~q ),
	.datad(!\banco_registradores|regs[18][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~15 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~15 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd1[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N27
cyclonev_lcell_comb \banco_registradores|rd1[30]~14 (
// Equation(s):
// \banco_registradores|rd1[30]~14_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][30]~q ),
	.datab(!\banco_registradores|regs[21][30]~q ),
	.datac(!\banco_registradores|regs[17][30]~q ),
	.datad(!\banco_registradores|regs[25][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~14 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~14 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd1[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N9
cyclonev_lcell_comb \banco_registradores|rd1[30]~16 (
// Equation(s):
// \banco_registradores|rd1[30]~16_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][30]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][30]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][30]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][30]~q ),
	.datab(!\banco_registradores|regs[27][30]~q ),
	.datac(!\banco_registradores|regs[23][30]~q ),
	.datad(!\banco_registradores|regs[31][30]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~16 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~16 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd1[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \banco_registradores|rd1[30]~17 (
// Equation(s):
// \banco_registradores|rd1[30]~17_combout  = ( \banco_registradores|rd1[30]~14_combout  & ( \banco_registradores|rd1[30]~16_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[30]~13_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[30]~15_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[30]~14_combout  & ( 
// \banco_registradores|rd1[30]~16_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[30]~13_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[30]~15_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) 
// ) # ( \banco_registradores|rd1[30]~14_combout  & ( !\banco_registradores|rd1[30]~16_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[30]~13_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[30]~15_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( !\banco_registradores|rd1[30]~14_combout  & ( !\banco_registradores|rd1[30]~16_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[30]~13_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[30]~15_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[30]~13_combout ),
	.datad(!\banco_registradores|rd1[30]~15_combout ),
	.datae(!\banco_registradores|rd1[30]~14_combout ),
	.dataf(!\banco_registradores|rd1[30]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~17 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~17 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \banco_registradores|rd1[30]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N3
cyclonev_lcell_comb \banco_registradores|rd1[30]~22 (
// Equation(s):
// \banco_registradores|rd1[30]~22_combout  = ( \banco_registradores|rd1[31]~1_combout  & ( \banco_registradores|rd1[30]~17_combout  & ( ((\banco_registradores|rd1[30]~21_combout ) # (\banco_registradores|rd1[30]~12_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[31]~1_combout  & ( \banco_registradores|rd1[30]~17_combout  & ( (\banco_registradores|rd1[30]~21_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[31]~1_combout  & ( !\banco_registradores|rd1[30]~17_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & 
// \banco_registradores|rd1[30]~21_combout )) # (\banco_registradores|rd1[30]~12_combout ) ) ) ) # ( !\banco_registradores|rd1[31]~1_combout  & ( !\banco_registradores|rd1[30]~17_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] 
// & \banco_registradores|rd1[30]~21_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datac(!\banco_registradores|rd1[30]~12_combout ),
	.datad(!\banco_registradores|rd1[30]~21_combout ),
	.datae(!\banco_registradores|rd1[31]~1_combout ),
	.dataf(!\banco_registradores|rd1[30]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[30]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[30]~22 .extended_lut = "off";
defparam \banco_registradores|rd1[30]~22 .lut_mask = 64'h00CC0FCF33FF3FFF;
defparam \banco_registradores|rd1[30]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N36
cyclonev_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_sumout  = SUM(( \banco_registradores|rd1[31]~11_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[31]~11_combout )))) # (\control_unit|WideOr2~1_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]) # ((!\gerador_imediatos|WideOr0~0_combout )))) ) + ( \inst|Add1~6  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\banco_registradores|rd2[31]~11_combout ),
	.datad(!\banco_registradores|rd1[31]~11_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|WideOr0~0_combout ),
	.datag(gnd),
	.cin(\inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~1 .extended_lut = "off";
defparam \inst|Add1~1 .lut_mask = 64'h00000C1D000000FF;
defparam \inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N33
cyclonev_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[31]~11_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// (\banco_registradores|rd2[31]~11_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\gerador_imediatos|imm[31]~0_combout ))))) ) + ( \banco_registradores|rd1[31]~11_combout  ) + ( \inst|Add0~6  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\banco_registradores|rd2[31]~11_combout ),
	.datad(!\gerador_imediatos|imm[31]~0_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[31]~11_combout ),
	.datag(gnd),
	.cin(\inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~1 .extended_lut = "off";
defparam \inst|Add0~1 .lut_mask = 64'h0000FF0000000E1F;
defparam \inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \inst18|o[31]~0 (
// Equation(s):
// \inst18|o[31]~0_combout  = ( \inst17|o[31]~0_combout  & ( \inst|Add0~1_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout ) # (\inst|Add1~1_sumout )))) # (\control_unit|alu_op[1]~3_combout  & 
// (((\control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[31]~11_combout ))) ) ) ) # ( !\inst17|o[31]~0_combout  & ( \inst|Add0~1_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout ) # (\inst|Add1~1_sumout 
// )))) # (\control_unit|alu_op[1]~3_combout  & (\banco_registradores|rd1[31]~11_combout  & ((\control_unit|Selector0~1_combout )))) ) ) ) # ( \inst17|o[31]~0_combout  & ( !\inst|Add0~1_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & 
// (((\inst|Add1~1_sumout  & \control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[31]~11_combout ))) ) ) ) # ( !\inst17|o[31]~0_combout  & ( !\inst|Add0~1_sumout  & 
// ( (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add1~1_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (\banco_registradores|rd1[31]~11_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[31]~11_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst|Add1~1_sumout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\inst17|o[31]~0_combout ),
	.dataf(!\inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[31]~0 .extended_lut = "off";
defparam \inst18|o[31]~0 .lut_mask = 64'h001D113FCC1DDD3F;
defparam \inst18|o[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N9
cyclonev_lcell_comb \inst18|o[31]~4 (
// Equation(s):
// \inst18|o[31]~4_combout  = ( \gerador_imediatos|imm[31]~0_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [31] & ( ((!\inst18|o[20]~1_combout  & \inst18|o[31]~0_combout )) # (\inst18|o[20]~3_combout ) ) ) ) # ( 
// !\gerador_imediatos|imm[31]~0_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [31] & ( (!\inst18|o[20]~1_combout  & (!\inst18|o[20]~3_combout  & \inst18|o[31]~0_combout )) # (\inst18|o[20]~1_combout  & (\inst18|o[20]~3_combout )) ) ) ) # ( 
// \gerador_imediatos|imm[31]~0_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [31] & ( (!\inst18|o[20]~1_combout  & ((\inst18|o[31]~0_combout ) # (\inst18|o[20]~3_combout ))) ) ) ) # ( !\gerador_imediatos|imm[31]~0_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [31] & ( (!\inst18|o[20]~1_combout  & (!\inst18|o[20]~3_combout  & \inst18|o[31]~0_combout )) ) ) )

	.dataa(!\inst18|o[20]~1_combout ),
	.datab(!\inst18|o[20]~3_combout ),
	.datac(!\inst18|o[31]~0_combout ),
	.datad(gnd),
	.datae(!\gerador_imediatos|imm[31]~0_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[31]~4 .extended_lut = "off";
defparam \inst18|o[31]~4 .lut_mask = 64'h08082A2A19193B3B;
defparam \inst18|o[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N12
cyclonev_lcell_comb \banco_registradores|regs[8][31]~feeder (
// Equation(s):
// \banco_registradores|regs[8][31]~feeder_combout  = ( \inst18|o[31]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[8][31]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N14
dffeas \banco_registradores|regs[8][31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][31] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N45
cyclonev_lcell_comb \banco_registradores|rd2[31]~0 (
// Equation(s):
// \banco_registradores|rd2[31]~0_combout  = ( \banco_registradores|regs[10][31]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[9][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[11][31]~q )) ) ) ) # ( !\banco_registradores|regs[10][31]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[9][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[11][31]~q )) ) ) ) # ( \banco_registradores|regs[10][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[8][31]~q ) ) ) ) # ( !\banco_registradores|regs[10][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( (\banco_registradores|regs[8][31]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) )

	.dataa(!\banco_registradores|regs[8][31]~q ),
	.datab(!\banco_registradores|regs[11][31]~q ),
	.datac(!\banco_registradores|regs[9][31]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|regs[10][31]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~0 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~0 .lut_mask = 64'h550055FF0F330F33;
defparam \banco_registradores|rd2[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N48
cyclonev_lcell_comb \banco_registradores|rd2[31]~4 (
// Equation(s):
// \banco_registradores|rd2[31]~4_combout  = ( \banco_registradores|regs[30][31]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[26][31]~q ) ) ) ) # ( !\banco_registradores|regs[30][31]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[26][31]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \banco_registradores|regs[30][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[18][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[22][31]~q )) ) ) ) # ( !\banco_registradores|regs[30][31]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[18][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[22][31]~q )) ) ) )

	.dataa(!\banco_registradores|regs[22][31]~q ),
	.datab(!\banco_registradores|regs[18][31]~q ),
	.datac(!\banco_registradores|regs[26][31]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[30][31]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~4 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~4 .lut_mask = 64'h335533550F000FFF;
defparam \banco_registradores|rd2[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \banco_registradores|rd2[31]~2 (
// Equation(s):
// \banco_registradores|rd2[31]~2_combout  = ( \banco_registradores|regs[28][31]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[24][31]~q ) ) ) ) # ( !\banco_registradores|regs[28][31]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[24][31]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \banco_registradores|regs[28][31]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[16][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[20][31]~q )) ) ) ) # ( !\banco_registradores|regs[28][31]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[16][31]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[20][31]~q )) ) ) )

	.dataa(!\banco_registradores|regs[24][31]~q ),
	.datab(!\banco_registradores|regs[20][31]~q ),
	.datac(!\banco_registradores|regs[16][31]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[28][31]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~2 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~2 .lut_mask = 64'h0F330F33550055FF;
defparam \banco_registradores|rd2[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N3
cyclonev_lcell_comb \banco_registradores|rd2[31]~5 (
// Equation(s):
// \banco_registradores|rd2[31]~5_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][31]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][31]~q ),
	.datab(!\banco_registradores|regs[23][31]~q ),
	.datac(!\banco_registradores|regs[27][31]~q ),
	.datad(!\banco_registradores|regs[31][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~5 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~5 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd2[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N3
cyclonev_lcell_comb \banco_registradores|rd2[31]~3 (
// Equation(s):
// \banco_registradores|rd2[31]~3_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][31]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][31]~q ),
	.datab(!\banco_registradores|regs[21][31]~q ),
	.datac(!\banco_registradores|regs[25][31]~q ),
	.datad(!\banco_registradores|regs[17][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~3 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~3 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd2[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \banco_registradores|rd2[31]~6 (
// Equation(s):
// \banco_registradores|rd2[31]~6_combout  = ( \banco_registradores|rd2[31]~5_combout  & ( \banco_registradores|rd2[31]~3_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[31]~2_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[31]~4_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[31]~5_combout  & ( 
// \banco_registradores|rd2[31]~3_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[31]~2_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[31]~4_combout ))) ) ) ) # ( \banco_registradores|rd2[31]~5_combout  & ( 
// !\banco_registradores|rd2[31]~3_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[31]~2_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[31]~4_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( !\banco_registradores|rd2[31]~5_combout  & ( 
// !\banco_registradores|rd2[31]~3_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[31]~2_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[31]~4_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|rd2[31]~4_combout ),
	.datad(!\banco_registradores|rd2[31]~2_combout ),
	.datae(!\banco_registradores|rd2[31]~5_combout ),
	.dataf(!\banco_registradores|rd2[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~6 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~6 .lut_mask = 64'h048C159D26AE37BF;
defparam \banco_registradores|rd2[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N0
cyclonev_lcell_comb \banco_registradores|rd2[31]~9 (
// Equation(s):
// \banco_registradores|rd2[31]~9_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[3][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[1][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[2][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][31]~q ),
	.datab(!\banco_registradores|regs[3][31]~q ),
	.datac(!\banco_registradores|regs[2][31]~q ),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~9 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~9 .lut_mask = 64'h00000F0F55553333;
defparam \banco_registradores|rd2[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N51
cyclonev_lcell_comb \banco_registradores|rd2[31]~7 (
// Equation(s):
// \banco_registradores|rd2[31]~7_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][31]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[12][31]~q ),
	.datab(!\banco_registradores|regs[13][31]~q ),
	.datac(!\banco_registradores|regs[14][31]~q ),
	.datad(!\banco_registradores|regs[15][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~7 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~7 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd2[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N57
cyclonev_lcell_comb \banco_registradores|rd2[31]~8 (
// Equation(s):
// \banco_registradores|rd2[31]~8_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][31]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][31]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][31]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][31]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][31]~q ),
	.datab(!\banco_registradores|regs[6][31]~q ),
	.datac(!\banco_registradores|regs[7][31]~q ),
	.datad(!\banco_registradores|regs[5][31]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~8 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~8 .lut_mask = 64'h5555333300FF0F0F;
defparam \banco_registradores|rd2[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N51
cyclonev_lcell_comb \banco_registradores|rd2[31]~10 (
// Equation(s):
// \banco_registradores|rd2[31]~10_combout  = ( \banco_registradores|rd2[31]~7_combout  & ( \banco_registradores|rd2[31]~8_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[31]~9_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|rd2[31]~7_combout  & ( \banco_registradores|rd2[31]~8_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|rd2[31]~9_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( \banco_registradores|rd2[31]~7_combout  & ( !\banco_registradores|rd2[31]~8_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[31]~9_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( !\banco_registradores|rd2[31]~7_combout  & ( !\banco_registradores|rd2[31]~8_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[31]~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|rd2[31]~9_combout ),
	.datae(!\banco_registradores|rd2[31]~7_combout ),
	.dataf(!\banco_registradores|rd2[31]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~10 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~10 .lut_mask = 64'h00C003C30CCC0FCF;
defparam \banco_registradores|rd2[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \banco_registradores|rd2[31]~11 (
// Equation(s):
// \banco_registradores|rd2[31]~11_combout  = ( \banco_registradores|rd2[31]~6_combout  & ( \banco_registradores|rd2[31]~10_combout  ) ) # ( !\banco_registradores|rd2[31]~6_combout  & ( \banco_registradores|rd2[31]~10_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((\banco_registradores|rd2[31]~0_combout  & \banco_registradores|rd2[31]~1_combout )) ) ) ) # ( \banco_registradores|rd2[31]~6_combout  & ( !\banco_registradores|rd2[31]~10_combout  & ( 
// ((\banco_registradores|rd2[31]~0_combout  & \banco_registradores|rd2[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[31]~6_combout  & ( !\banco_registradores|rd2[31]~10_combout  & ( 
// (\banco_registradores|rd2[31]~0_combout  & \banco_registradores|rd2[31]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[31]~0_combout ),
	.datac(!\banco_registradores|rd2[31]~1_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[31]~6_combout ),
	.dataf(!\banco_registradores|rd2[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[31]~11 .extended_lut = "off";
defparam \banco_registradores|rd2[31]~11 .lut_mask = 64'h030303FFFF03FFFF;
defparam \banco_registradores|rd2[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N39
cyclonev_lcell_comb \inst17|o[31]~0 (
// Equation(s):
// \inst17|o[31]~0_combout  = ( \banco_registradores|rd2[31]~11_combout  & ( (!\control_unit|WideOr2~1_combout ) # (\gerador_imediatos|imm[31]~0_combout ) ) ) # ( !\banco_registradores|rd2[31]~11_combout  & ( (\control_unit|WideOr2~1_combout  & 
// \gerador_imediatos|imm[31]~0_combout ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\gerador_imediatos|imm[31]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[31]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[31]~0 .extended_lut = "off";
defparam \inst17|o[31]~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \inst17|o[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N9
cyclonev_lcell_comb \inst|LessThan0~39 (
// Equation(s):
// \inst|LessThan0~39_combout  = ( \inst17|o[30]~1_combout  & ( (!\banco_registradores|rd1[30]~22_combout ) # ((!\banco_registradores|rd1[29]~33_combout  & \inst17|o[29]~2_combout )) ) ) # ( !\inst17|o[30]~1_combout  & ( 
// (!\banco_registradores|rd1[30]~22_combout  & (!\banco_registradores|rd1[29]~33_combout  & \inst17|o[29]~2_combout )) ) )

	.dataa(!\banco_registradores|rd1[30]~22_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[29]~33_combout ),
	.datad(!\inst17|o[29]~2_combout ),
	.datae(gnd),
	.dataf(!\inst17|o[30]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~39 .extended_lut = "off";
defparam \inst|LessThan0~39 .lut_mask = 64'h00A000A0AAFAAAFA;
defparam \inst|LessThan0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y4_N57
cyclonev_lcell_comb \inst|LessThan0~37 (
// Equation(s):
// \inst|LessThan0~37_combout  = ( \inst17|o[29]~2_combout  & ( \inst17|o[30]~1_combout  & ( (\banco_registradores|rd1[30]~22_combout  & \banco_registradores|rd1[29]~33_combout ) ) ) ) # ( !\inst17|o[29]~2_combout  & ( \inst17|o[30]~1_combout  & ( 
// (\banco_registradores|rd1[30]~22_combout  & !\banco_registradores|rd1[29]~33_combout ) ) ) ) # ( \inst17|o[29]~2_combout  & ( !\inst17|o[30]~1_combout  & ( (!\banco_registradores|rd1[30]~22_combout  & \banco_registradores|rd1[29]~33_combout ) ) ) ) # ( 
// !\inst17|o[29]~2_combout  & ( !\inst17|o[30]~1_combout  & ( (!\banco_registradores|rd1[30]~22_combout  & !\banco_registradores|rd1[29]~33_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[30]~22_combout ),
	.datad(!\banco_registradores|rd1[29]~33_combout ),
	.datae(!\inst17|o[29]~2_combout ),
	.dataf(!\inst17|o[30]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~37 .extended_lut = "off";
defparam \inst|LessThan0~37 .lut_mask = 64'hF00000F00F00000F;
defparam \inst|LessThan0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N30
cyclonev_lcell_comb \inst|LessThan0~31 (
// Equation(s):
// \inst|LessThan0~31_combout  = ( \inst17|o[25]~6_combout  & ( (!\banco_registradores|rd1[25]~77_combout  & (!\banco_registradores|rd1[24]~88_combout  $ (!\inst17|o[24]~7_combout ))) ) ) # ( !\inst17|o[25]~6_combout  & ( 
// (\banco_registradores|rd1[25]~77_combout  & (!\banco_registradores|rd1[24]~88_combout  $ (!\inst17|o[24]~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd1[24]~88_combout ),
	.datac(!\banco_registradores|rd1[25]~77_combout ),
	.datad(!\inst17|o[24]~7_combout ),
	.datae(gnd),
	.dataf(!\inst17|o[25]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~31 .extended_lut = "off";
defparam \inst|LessThan0~31 .lut_mask = 64'h030C030C30C030C0;
defparam \inst|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N24
cyclonev_lcell_comb \inst|LessThan0~32 (
// Equation(s):
// \inst|LessThan0~32_combout  = ( \inst17|o[23]~8_combout  & ( \inst|LessThan0~31_combout  & ( (\banco_registradores|rd1[23]~99_combout  & (!\inst17|o[22]~9_combout  $ (\banco_registradores|rd1[22]~110_combout ))) ) ) ) # ( !\inst17|o[23]~8_combout  & ( 
// \inst|LessThan0~31_combout  & ( (!\banco_registradores|rd1[23]~99_combout  & (!\inst17|o[22]~9_combout  $ (\banco_registradores|rd1[22]~110_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\inst17|o[22]~9_combout ),
	.datac(!\banco_registradores|rd1[23]~99_combout ),
	.datad(!\banco_registradores|rd1[22]~110_combout ),
	.datae(!\inst17|o[23]~8_combout ),
	.dataf(!\inst|LessThan0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~32 .extended_lut = "off";
defparam \inst|LessThan0~32 .lut_mask = 64'h00000000C0300C03;
defparam \inst|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N42
cyclonev_lcell_comb \inst|LessThan0~35 (
// Equation(s):
// \inst|LessThan0~35_combout  = ( \inst17|o[28]~3_combout  & ( \inst17|o[27]~4_combout  & ( (\banco_registradores|rd1[28]~44_combout  & (\banco_registradores|rd1[27]~55_combout  & (!\banco_registradores|rd1[26]~66_combout  $ (\inst17|o[26]~5_combout )))) ) 
// ) ) # ( !\inst17|o[28]~3_combout  & ( \inst17|o[27]~4_combout  & ( (!\banco_registradores|rd1[28]~44_combout  & (\banco_registradores|rd1[27]~55_combout  & (!\banco_registradores|rd1[26]~66_combout  $ (\inst17|o[26]~5_combout )))) ) ) ) # ( 
// \inst17|o[28]~3_combout  & ( !\inst17|o[27]~4_combout  & ( (\banco_registradores|rd1[28]~44_combout  & (!\banco_registradores|rd1[27]~55_combout  & (!\banco_registradores|rd1[26]~66_combout  $ (\inst17|o[26]~5_combout )))) ) ) ) # ( 
// !\inst17|o[28]~3_combout  & ( !\inst17|o[27]~4_combout  & ( (!\banco_registradores|rd1[28]~44_combout  & (!\banco_registradores|rd1[27]~55_combout  & (!\banco_registradores|rd1[26]~66_combout  $ (\inst17|o[26]~5_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[26]~66_combout ),
	.datab(!\banco_registradores|rd1[28]~44_combout ),
	.datac(!\banco_registradores|rd1[27]~55_combout ),
	.datad(!\inst17|o[26]~5_combout ),
	.datae(!\inst17|o[28]~3_combout ),
	.dataf(!\inst17|o[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~35 .extended_lut = "off";
defparam \inst|LessThan0~35 .lut_mask = 64'h8040201008040201;
defparam \inst|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N33
cyclonev_lcell_comb \inst|LessThan0~33 (
// Equation(s):
// \inst|LessThan0~33_combout  = ( \inst17|o[25]~6_combout  & ( (!\banco_registradores|rd1[24]~88_combout  & (!\banco_registradores|rd1[25]~77_combout  & !\inst17|o[24]~7_combout )) ) ) # ( !\inst17|o[25]~6_combout  & ( 
// (!\banco_registradores|rd1[25]~77_combout ) # ((!\banco_registradores|rd1[24]~88_combout  & !\inst17|o[24]~7_combout )) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd1[24]~88_combout ),
	.datac(!\banco_registradores|rd1[25]~77_combout ),
	.datad(!\inst17|o[24]~7_combout ),
	.datae(gnd),
	.dataf(!\inst17|o[25]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~33 .extended_lut = "off";
defparam \inst|LessThan0~33 .lut_mask = 64'hFCF0FCF0C000C000;
defparam \inst|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N18
cyclonev_lcell_comb \inst|LessThan0~34 (
// Equation(s):
// \inst|LessThan0~34_combout  = ( \inst17|o[23]~8_combout  & ( !\inst|LessThan0~33_combout  & ( (!\inst|LessThan0~31_combout ) # ((\banco_registradores|rd1[23]~99_combout  & ((!\inst17|o[22]~9_combout ) # (\banco_registradores|rd1[22]~110_combout )))) ) ) ) 
// # ( !\inst17|o[23]~8_combout  & ( !\inst|LessThan0~33_combout  & ( ((!\inst17|o[22]~9_combout ) # ((!\inst|LessThan0~31_combout ) # (\banco_registradores|rd1[22]~110_combout ))) # (\banco_registradores|rd1[23]~99_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[23]~99_combout ),
	.datab(!\inst17|o[22]~9_combout ),
	.datac(!\banco_registradores|rd1[22]~110_combout ),
	.datad(!\inst|LessThan0~31_combout ),
	.datae(!\inst17|o[23]~8_combout ),
	.dataf(!\inst|LessThan0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~34 .extended_lut = "off";
defparam \inst|LessThan0~34 .lut_mask = 64'hFFDFFF4500000000;
defparam \inst|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N30
cyclonev_lcell_comb \inst|LessThan0~36 (
// Equation(s):
// \inst|LessThan0~36_combout  = ( \inst17|o[28]~3_combout  & ( \inst17|o[27]~4_combout  & ( (!\banco_registradores|rd1[28]~44_combout ) # ((!\banco_registradores|rd1[27]~55_combout ) # ((!\banco_registradores|rd1[26]~66_combout  & \inst17|o[26]~5_combout 
// ))) ) ) ) # ( !\inst17|o[28]~3_combout  & ( \inst17|o[27]~4_combout  & ( (!\banco_registradores|rd1[28]~44_combout  & ((!\banco_registradores|rd1[27]~55_combout ) # ((!\banco_registradores|rd1[26]~66_combout  & \inst17|o[26]~5_combout )))) ) ) ) # ( 
// \inst17|o[28]~3_combout  & ( !\inst17|o[27]~4_combout  & ( (!\banco_registradores|rd1[28]~44_combout ) # ((!\banco_registradores|rd1[26]~66_combout  & (!\banco_registradores|rd1[27]~55_combout  & \inst17|o[26]~5_combout ))) ) ) ) # ( 
// !\inst17|o[28]~3_combout  & ( !\inst17|o[27]~4_combout  & ( (!\banco_registradores|rd1[26]~66_combout  & (!\banco_registradores|rd1[28]~44_combout  & (!\banco_registradores|rd1[27]~55_combout  & \inst17|o[26]~5_combout ))) ) ) )

	.dataa(!\banco_registradores|rd1[26]~66_combout ),
	.datab(!\banco_registradores|rd1[28]~44_combout ),
	.datac(!\banco_registradores|rd1[27]~55_combout ),
	.datad(!\inst17|o[26]~5_combout ),
	.datae(!\inst17|o[28]~3_combout ),
	.dataf(!\inst17|o[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~36 .extended_lut = "off";
defparam \inst|LessThan0~36 .lut_mask = 64'h0080CCECC0C8FCFE;
defparam \inst|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \banco_registradores|rd2[13]~197 (
// Equation(s):
// \banco_registradores|rd2[13]~197_combout  = ( \banco_registradores|regs[2][13]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[1][13]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[3][13]~q ))))) ) ) # ( !\banco_registradores|regs[2][13]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[1][13]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[3][13]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[1][13]~q ),
	.datad(!\banco_registradores|regs[3][13]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~197 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~197 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rd2[13]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N39
cyclonev_lcell_comb \banco_registradores|rd2[13]~196 (
// Equation(s):
// \banco_registradores|rd2[13]~196_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][13]~q ),
	.datab(!\banco_registradores|regs[6][13]~q ),
	.datac(!\banco_registradores|regs[4][13]~q ),
	.datad(!\banco_registradores|regs[7][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~196 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~196 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd2[13]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N15
cyclonev_lcell_comb \banco_registradores|rd2[13]~195 (
// Equation(s):
// \banco_registradores|rd2[13]~195_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[14][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[12][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][13]~q ),
	.datab(!\banco_registradores|regs[15][13]~q ),
	.datac(!\banco_registradores|regs[14][13]~q ),
	.datad(!\banco_registradores|regs[12][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~195 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~195 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd2[13]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd2[13]~198 (
// Equation(s):
// \banco_registradores|rd2[13]~198_combout  = ( \banco_registradores|rd2[14]~187_combout  & ( \banco_registradores|rd2[13]~195_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[13]~197_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[13]~196_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( \banco_registradores|rd2[14]~187_combout  & ( 
// !\banco_registradores|rd2[13]~195_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[13]~197_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[13]~196_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|rd2[13]~197_combout ),
	.datad(!\banco_registradores|rd2[13]~196_combout ),
	.datae(!\banco_registradores|rd2[14]~187_combout ),
	.dataf(!\banco_registradores|rd2[13]~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~198 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~198 .lut_mask = 64'h0000084C00003B7F;
defparam \banco_registradores|rd2[13]~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N39
cyclonev_lcell_comb \banco_registradores|rd2[13]~199 (
// Equation(s):
// \banco_registradores|rd2[13]~199_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][13]~q ),
	.datab(!\banco_registradores|regs[16][13]~q ),
	.datac(!\banco_registradores|regs[20][13]~q ),
	.datad(!\banco_registradores|regs[28][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~199 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~199 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd2[13]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N33
cyclonev_lcell_comb \banco_registradores|rd2[13]~201 (
// Equation(s):
// \banco_registradores|rd2[13]~201_combout  = ( \banco_registradores|regs[18][13]~q  & ( \banco_registradores|regs[26][13]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[22][13]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[30][13]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[18][13]~q  & ( \banco_registradores|regs[26][13]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[22][13]~q  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|regs[30][13]~q )))) ) ) ) # ( \banco_registradores|regs[18][13]~q  & ( 
// !\banco_registradores|regs[26][13]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\banco_registradores|regs[22][13]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|regs[30][13]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) ) ) ) # ( !\banco_registradores|regs[18][13]~q  & ( 
// !\banco_registradores|regs[26][13]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|regs[22][13]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|regs[30][13]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[22][13]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|regs[30][13]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[18][13]~q ),
	.dataf(!\banco_registradores|regs[26][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~201 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~201 .lut_mask = 64'h0047CC473347FF47;
defparam \banco_registradores|rd2[13]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd2[13]~200 (
// Equation(s):
// \banco_registradores|rd2[13]~200_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][13]~q ),
	.datab(!\banco_registradores|regs[17][13]~q ),
	.datac(!\banco_registradores|regs[29][13]~q ),
	.datad(!\banco_registradores|regs[25][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~200 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~200 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd2[13]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N21
cyclonev_lcell_comb \banco_registradores|rd2[13]~202 (
// Equation(s):
// \banco_registradores|rd2[13]~202_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][13]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][13]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][13]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][13]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][13]~q ),
	.datab(!\banco_registradores|regs[27][13]~q ),
	.datac(!\banco_registradores|regs[31][13]~q ),
	.datad(!\banco_registradores|regs[23][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~202 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~202 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd2[13]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \banco_registradores|rd2[13]~203 (
// Equation(s):
// \banco_registradores|rd2[13]~203_combout  = ( \banco_registradores|rd2[13]~200_combout  & ( \banco_registradores|rd2[13]~202_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[13]~199_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[13]~201_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[13]~200_combout  & ( 
// \banco_registradores|rd2[13]~202_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[13]~199_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[13]~201_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) ) ) 
// ) # ( \banco_registradores|rd2[13]~200_combout  & ( !\banco_registradores|rd2[13]~202_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|rd2[13]~199_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[13]~201_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( !\banco_registradores|rd2[13]~200_combout  & ( !\banco_registradores|rd2[13]~202_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[13]~199_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[13]~201_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[13]~199_combout ),
	.datad(!\banco_registradores|rd2[13]~201_combout ),
	.datae(!\banco_registradores|rd2[13]~200_combout ),
	.dataf(!\banco_registradores|rd2[13]~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~203 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~203 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \banco_registradores|rd2[13]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N48
cyclonev_lcell_comb \inst17|o[13]~18 (
// Equation(s):
// \inst17|o[13]~18_combout  = ( !\gerador_imediatos|Selector17~0_combout  & ( \banco_registradores|rd2[13]~356_combout  & ( \control_unit|WideOr2~1_combout  ) ) ) # ( \gerador_imediatos|Selector17~0_combout  & ( !\banco_registradores|rd2[13]~356_combout  & 
// ( (!\banco_registradores|rd2[13]~198_combout  & (!\control_unit|WideOr2~1_combout  & ((!\banco_registradores|rd2[13]~203_combout ) # (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24])))) ) ) ) # ( !\gerador_imediatos|Selector17~0_combout  
// & ( !\banco_registradores|rd2[13]~356_combout  & ( ((!\banco_registradores|rd2[13]~198_combout  & ((!\banco_registradores|rd2[13]~203_combout ) # (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24])))) # (\control_unit|WideOr2~1_combout ) ) 
// ) )

	.dataa(!\banco_registradores|rd2[13]~198_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\banco_registradores|rd2[13]~203_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\gerador_imediatos|Selector17~0_combout ),
	.dataf(!\banco_registradores|rd2[13]~356_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[13]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[13]~18 .extended_lut = "off";
defparam \inst17|o[13]~18 .lut_mask = 64'hBBB3888033330000;
defparam \inst17|o[13]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N24
cyclonev_lcell_comb \inst17|o[14]~17 (
// Equation(s):
// \inst17|o[14]~17_combout  = ( \banco_registradores|rd2[14]~193_combout  & ( \gerador_imediatos|Selector16~0_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & 
// (!\banco_registradores|rd2[14]~188_combout  & !\banco_registradores|rd2[14]~360_combout ))) ) ) ) # ( !\banco_registradores|rd2[14]~193_combout  & ( \gerador_imediatos|Selector16~0_combout  & ( (!\control_unit|WideOr2~1_combout  & 
// (!\banco_registradores|rd2[14]~188_combout  & !\banco_registradores|rd2[14]~360_combout )) ) ) ) # ( \banco_registradores|rd2[14]~193_combout  & ( !\gerador_imediatos|Selector16~0_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [24] & (!\banco_registradores|rd2[14]~188_combout  & !\banco_registradores|rd2[14]~360_combout ))) # (\control_unit|WideOr2~1_combout ) ) ) ) # ( !\banco_registradores|rd2[14]~193_combout  & ( !\gerador_imediatos|Selector16~0_combout  & ( 
// ((!\banco_registradores|rd2[14]~188_combout  & !\banco_registradores|rd2[14]~360_combout )) # (\control_unit|WideOr2~1_combout ) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datac(!\banco_registradores|rd2[14]~188_combout ),
	.datad(!\banco_registradores|rd2[14]~360_combout ),
	.datae(!\banco_registradores|rd2[14]~193_combout ),
	.dataf(!\gerador_imediatos|Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[14]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[14]~17 .extended_lut = "off";
defparam \inst17|o[14]~17 .lut_mask = 64'hF555D555A0008000;
defparam \inst17|o[14]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N9
cyclonev_lcell_comb \banco_registradores|rd2[12]~211 (
// Equation(s):
// \banco_registradores|rd2[12]~211_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][12]~q ),
	.datab(!\banco_registradores|regs[30][12]~q ),
	.datac(!\banco_registradores|regs[18][12]~q ),
	.datad(!\banco_registradores|regs[22][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~211 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~211 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd2[12]~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N27
cyclonev_lcell_comb \banco_registradores|rd2[12]~209 (
// Equation(s):
// \banco_registradores|rd2[12]~209_combout  = ( \banco_registradores|regs[16][12]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[24][12]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[28][12]~q ))) ) ) ) # ( !\banco_registradores|regs[16][12]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[24][12]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[28][12]~q ))) ) ) ) # ( \banco_registradores|regs[16][12]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[20][12]~q ) ) ) ) # ( !\banco_registradores|regs[16][12]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[20][12]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[20][12]~q ),
	.datab(!\banco_registradores|regs[24][12]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|regs[28][12]~q ),
	.datae(!\banco_registradores|regs[16][12]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~209 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~209 .lut_mask = 64'h0505F5F5303F303F;
defparam \banco_registradores|rd2[12]~209 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N3
cyclonev_lcell_comb \banco_registradores|rd2[12]~210 (
// Equation(s):
// \banco_registradores|rd2[12]~210_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][12]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[25][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[29][12]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[21][12]~q  & ( (\banco_registradores|regs[17][12]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\banco_registradores|regs[21][12]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[25][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[29][12]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[21][12]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|regs[17][12]~q ) ) ) )

	.dataa(!\banco_registradores|regs[29][12]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[17][12]~q ),
	.datad(!\banco_registradores|regs[25][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[21][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~210 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~210 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \banco_registradores|rd2[12]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N57
cyclonev_lcell_comb \banco_registradores|rd2[12]~212 (
// Equation(s):
// \banco_registradores|rd2[12]~212_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][12]~q ),
	.datab(!\banco_registradores|regs[31][12]~q ),
	.datac(!\banco_registradores|regs[19][12]~q ),
	.datad(!\banco_registradores|regs[27][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~212 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~212 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd2[12]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N54
cyclonev_lcell_comb \banco_registradores|rd2[12]~213 (
// Equation(s):
// \banco_registradores|rd2[12]~213_combout  = ( \banco_registradores|rd2[12]~210_combout  & ( \banco_registradores|rd2[12]~212_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[12]~209_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[12]~211_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[12]~210_combout  & ( 
// \banco_registradores|rd2[12]~212_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[12]~209_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[12]~211_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) ) ) ) 
// # ( \banco_registradores|rd2[12]~210_combout  & ( !\banco_registradores|rd2[12]~212_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[12]~209_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[12]~211_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) ) ) ) # ( !\banco_registradores|rd2[12]~210_combout  & ( !\banco_registradores|rd2[12]~212_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[12]~209_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[12]~211_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[12]~211_combout ),
	.datad(!\banco_registradores|rd2[12]~209_combout ),
	.datae(!\banco_registradores|rd2[12]~210_combout ),
	.dataf(!\banco_registradores|rd2[12]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~213 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~213 .lut_mask = 64'h028A46CE139B57DF;
defparam \banco_registradores|rd2[12]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd2[12]~205 (
// Equation(s):
// \banco_registradores|rd2[12]~205_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][12]~q ),
	.datab(!\banco_registradores|regs[12][12]~q ),
	.datac(!\banco_registradores|regs[14][12]~q ),
	.datad(!\banco_registradores|regs[15][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~205 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~205 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[12]~205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd2[12]~207 (
// Equation(s):
// \banco_registradores|rd2[12]~207_combout  = ( \banco_registradores|regs[1][12]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[2][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # ((\banco_registradores|regs[3][12]~q )))) ) ) # ( 
// !\banco_registradores|regs[1][12]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[2][12]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[3][12]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[2][12]~q ),
	.datad(!\banco_registradores|regs[3][12]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~207 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~207 .lut_mask = 64'h0213021346574657;
defparam \banco_registradores|rd2[12]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N57
cyclonev_lcell_comb \banco_registradores|rd2[12]~206 (
// Equation(s):
// \banco_registradores|rd2[12]~206_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][12]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][12]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][12]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][12]~q  ) ) )

	.dataa(!\banco_registradores|regs[6][12]~q ),
	.datab(!\banco_registradores|regs[5][12]~q ),
	.datac(!\banco_registradores|regs[4][12]~q ),
	.datad(!\banco_registradores|regs[7][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~206 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~206 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[12]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N45
cyclonev_lcell_comb \banco_registradores|rd2[12]~208 (
// Equation(s):
// \banco_registradores|rd2[12]~208_combout  = ( \banco_registradores|rd2[12]~206_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[12]~207_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[12]~205_combout )) ) ) ) # ( !\banco_registradores|rd2[12]~206_combout  & ( 
// \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|rd2[12]~207_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[12]~205_combout )) ) ) )

	.dataa(!\banco_registradores|rd2[12]~205_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|rd2[12]~207_combout ),
	.datae(!\banco_registradores|rd2[12]~206_combout ),
	.dataf(!\banco_registradores|rd2[14]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~208 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~208 .lut_mask = 64'h0000000011D11DDD;
defparam \banco_registradores|rd2[12]~208 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N36
cyclonev_lcell_comb \inst17|o[12]~19 (
// Equation(s):
// \inst17|o[12]~19_combout  = ( !\control_unit|WideOr2~1_combout  & ( \gerador_imediatos|Selector18~0_combout  & ( (!\banco_registradores|rd2[12]~352_combout  & (!\banco_registradores|rd2[12]~208_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (!\banco_registradores|rd2[12]~213_combout )))) ) ) ) # ( \control_unit|WideOr2~1_combout  & ( !\gerador_imediatos|Selector18~0_combout  ) ) # ( !\control_unit|WideOr2~1_combout  & ( 
// !\gerador_imediatos|Selector18~0_combout  & ( (!\banco_registradores|rd2[12]~352_combout  & (!\banco_registradores|rd2[12]~208_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (!\banco_registradores|rd2[12]~213_combout )))) 
// ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\banco_registradores|rd2[12]~352_combout ),
	.datac(!\banco_registradores|rd2[12]~213_combout ),
	.datad(!\banco_registradores|rd2[12]~208_combout ),
	.datae(!\control_unit|WideOr2~1_combout ),
	.dataf(!\gerador_imediatos|Selector18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[12]~19 .extended_lut = "off";
defparam \inst17|o[12]~19 .lut_mask = 64'hC800FFFFC8000000;
defparam \inst17|o[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N42
cyclonev_lcell_comb \inst|LessThan0~23 (
// Equation(s):
// \inst|LessThan0~23_combout  = ( \inst17|o[12]~19_combout  & ( \banco_registradores|rd1[14]~199_combout  & ( (!\banco_registradores|rd1[13]~210_combout  & (!\inst17|o[13]~18_combout  & !\inst17|o[14]~17_combout )) ) ) ) # ( !\inst17|o[12]~19_combout  & ( 
// \banco_registradores|rd1[14]~199_combout  & ( (!\inst17|o[14]~17_combout  & ((!\banco_registradores|rd1[12]~221_combout  & ((!\banco_registradores|rd1[13]~210_combout ) # (!\inst17|o[13]~18_combout ))) # (\banco_registradores|rd1[12]~221_combout  & 
// (!\banco_registradores|rd1[13]~210_combout  & !\inst17|o[13]~18_combout )))) ) ) ) # ( \inst17|o[12]~19_combout  & ( !\banco_registradores|rd1[14]~199_combout  & ( (!\inst17|o[14]~17_combout ) # ((!\banco_registradores|rd1[13]~210_combout  & 
// !\inst17|o[13]~18_combout )) ) ) ) # ( !\inst17|o[12]~19_combout  & ( !\banco_registradores|rd1[14]~199_combout  & ( (!\inst17|o[14]~17_combout ) # ((!\banco_registradores|rd1[12]~221_combout  & ((!\banco_registradores|rd1[13]~210_combout ) # 
// (!\inst17|o[13]~18_combout ))) # (\banco_registradores|rd1[12]~221_combout  & (!\banco_registradores|rd1[13]~210_combout  & !\inst17|o[13]~18_combout ))) ) ) )

	.dataa(!\banco_registradores|rd1[12]~221_combout ),
	.datab(!\banco_registradores|rd1[13]~210_combout ),
	.datac(!\inst17|o[13]~18_combout ),
	.datad(!\inst17|o[14]~17_combout ),
	.datae(!\inst17|o[12]~19_combout ),
	.dataf(!\banco_registradores|rd1[14]~199_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~23 .extended_lut = "off";
defparam \inst|LessThan0~23 .lut_mask = 64'hFFE8FFC0E800C000;
defparam \inst|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N48
cyclonev_lcell_comb \inst|LessThan0~24 (
// Equation(s):
// \inst|LessThan0~24_combout  = ( \banco_registradores|rd1[17]~165_combout  & ( (!\inst17|o[17]~14_combout  & (!\inst17|o[18]~13_combout  $ (!\banco_registradores|rd1[18]~154_combout ))) ) ) # ( !\banco_registradores|rd1[17]~165_combout  & ( 
// (\inst17|o[17]~14_combout  & (!\inst17|o[18]~13_combout  $ (!\banco_registradores|rd1[18]~154_combout ))) ) )

	.dataa(!\inst17|o[18]~13_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[18]~154_combout ),
	.datad(!\inst17|o[17]~14_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[17]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~24 .extended_lut = "off";
defparam \inst|LessThan0~24 .lut_mask = 64'h005A005A5A005A00;
defparam \inst|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N45
cyclonev_lcell_comb \inst|LessThan0~25 (
// Equation(s):
// \inst|LessThan0~25_combout  = ( \banco_registradores|rd1[15]~187_combout  & ( \inst|LessThan0~24_combout  & ( (!\inst17|o[15]~16_combout  & (!\inst17|o[16]~15_combout  $ (!\banco_registradores|rd1[16]~176_combout ))) ) ) ) # ( 
// !\banco_registradores|rd1[15]~187_combout  & ( \inst|LessThan0~24_combout  & ( (\inst17|o[15]~16_combout  & (!\inst17|o[16]~15_combout  $ (!\banco_registradores|rd1[16]~176_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\inst17|o[15]~16_combout ),
	.datac(!\inst17|o[16]~15_combout ),
	.datad(!\banco_registradores|rd1[16]~176_combout ),
	.datae(!\banco_registradores|rd1[15]~187_combout ),
	.dataf(!\inst|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~25 .extended_lut = "off";
defparam \inst|LessThan0~25 .lut_mask = 64'h0000000003300CC0;
defparam \inst|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N48
cyclonev_lcell_comb \inst|LessThan0~28 (
// Equation(s):
// \inst|LessThan0~28_combout  = ( \banco_registradores|rd1[19]~143_combout  & ( \inst17|o[20]~11_combout  & ( (!\banco_registradores|rd1[20]~132_combout  & (!\inst17|o[19]~12_combout  & (!\banco_registradores|rd1[21]~121_combout  $ 
// (!\inst17|o[21]~10_combout )))) ) ) ) # ( !\banco_registradores|rd1[19]~143_combout  & ( \inst17|o[20]~11_combout  & ( (!\banco_registradores|rd1[20]~132_combout  & (\inst17|o[19]~12_combout  & (!\banco_registradores|rd1[21]~121_combout  $ 
// (!\inst17|o[21]~10_combout )))) ) ) ) # ( \banco_registradores|rd1[19]~143_combout  & ( !\inst17|o[20]~11_combout  & ( (\banco_registradores|rd1[20]~132_combout  & (!\inst17|o[19]~12_combout  & (!\banco_registradores|rd1[21]~121_combout  $ 
// (!\inst17|o[21]~10_combout )))) ) ) ) # ( !\banco_registradores|rd1[19]~143_combout  & ( !\inst17|o[20]~11_combout  & ( (\banco_registradores|rd1[20]~132_combout  & (\inst17|o[19]~12_combout  & (!\banco_registradores|rd1[21]~121_combout  $ 
// (!\inst17|o[21]~10_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[21]~121_combout ),
	.datab(!\banco_registradores|rd1[20]~132_combout ),
	.datac(!\inst17|o[21]~10_combout ),
	.datad(!\inst17|o[19]~12_combout ),
	.datae(!\banco_registradores|rd1[19]~143_combout ),
	.dataf(!\inst17|o[20]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~28 .extended_lut = "off";
defparam \inst|LessThan0~28 .lut_mask = 64'h0012120000484800;
defparam \inst|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N42
cyclonev_lcell_comb \inst|LessThan0~29 (
// Equation(s):
// \inst|LessThan0~29_combout  = ( \inst17|o[20]~11_combout  & ( \banco_registradores|rd1[19]~143_combout  & ( (!\inst17|o[21]~10_combout  & !\banco_registradores|rd1[21]~121_combout ) ) ) ) # ( !\inst17|o[20]~11_combout  & ( 
// \banco_registradores|rd1[19]~143_combout  & ( (!\banco_registradores|rd1[20]~132_combout  & ((!\inst17|o[21]~10_combout ) # (!\banco_registradores|rd1[21]~121_combout ))) # (\banco_registradores|rd1[20]~132_combout  & (!\inst17|o[21]~10_combout  & 
// !\banco_registradores|rd1[21]~121_combout )) ) ) ) # ( \inst17|o[20]~11_combout  & ( !\banco_registradores|rd1[19]~143_combout  & ( (!\inst17|o[21]~10_combout  & ((!\banco_registradores|rd1[21]~121_combout ) # ((!\banco_registradores|rd1[20]~132_combout  
// & !\inst17|o[19]~12_combout )))) # (\inst17|o[21]~10_combout  & (!\banco_registradores|rd1[20]~132_combout  & (!\inst17|o[19]~12_combout  & !\banco_registradores|rd1[21]~121_combout ))) ) ) ) # ( !\inst17|o[20]~11_combout  & ( 
// !\banco_registradores|rd1[19]~143_combout  & ( (!\inst17|o[21]~10_combout  & ((!\banco_registradores|rd1[20]~132_combout ) # ((!\inst17|o[19]~12_combout ) # (!\banco_registradores|rd1[21]~121_combout )))) # (\inst17|o[21]~10_combout  & 
// (!\banco_registradores|rd1[21]~121_combout  & ((!\banco_registradores|rd1[20]~132_combout ) # (!\inst17|o[19]~12_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[20]~132_combout ),
	.datab(!\inst17|o[21]~10_combout ),
	.datac(!\inst17|o[19]~12_combout ),
	.datad(!\banco_registradores|rd1[21]~121_combout ),
	.datae(!\inst17|o[20]~11_combout ),
	.dataf(!\banco_registradores|rd1[19]~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~29 .extended_lut = "off";
defparam \inst|LessThan0~29 .lut_mask = 64'hFEC8EC80EE88CC00;
defparam \inst|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N6
cyclonev_lcell_comb \inst|LessThan0~26 (
// Equation(s):
// \inst|LessThan0~26_combout  = ( \inst17|o[17]~14_combout  & ( (!\banco_registradores|rd1[18]~154_combout  & !\inst17|o[18]~13_combout ) ) ) # ( !\inst17|o[17]~14_combout  & ( (!\banco_registradores|rd1[17]~165_combout  & 
// ((!\banco_registradores|rd1[18]~154_combout ) # (!\inst17|o[18]~13_combout ))) # (\banco_registradores|rd1[17]~165_combout  & (!\banco_registradores|rd1[18]~154_combout  & !\inst17|o[18]~13_combout )) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd1[17]~165_combout ),
	.datac(!\banco_registradores|rd1[18]~154_combout ),
	.datad(!\inst17|o[18]~13_combout ),
	.datae(gnd),
	.dataf(!\inst17|o[17]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~26 .extended_lut = "off";
defparam \inst|LessThan0~26 .lut_mask = 64'hFCC0FCC0F000F000;
defparam \inst|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N54
cyclonev_lcell_comb \inst|LessThan0~27 (
// Equation(s):
// \inst|LessThan0~27_combout  = ( \banco_registradores|rd1[15]~187_combout  & ( !\inst|LessThan0~26_combout  & ( ((!\inst|LessThan0~24_combout ) # (\inst17|o[16]~15_combout )) # (\banco_registradores|rd1[16]~176_combout ) ) ) ) # ( 
// !\banco_registradores|rd1[15]~187_combout  & ( !\inst|LessThan0~26_combout  & ( (!\inst|LessThan0~24_combout ) # ((!\banco_registradores|rd1[16]~176_combout  & (\inst17|o[16]~15_combout  & \inst17|o[15]~16_combout )) # 
// (\banco_registradores|rd1[16]~176_combout  & ((\inst17|o[15]~16_combout ) # (\inst17|o[16]~15_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[16]~176_combout ),
	.datab(!\inst17|o[16]~15_combout ),
	.datac(!\inst|LessThan0~24_combout ),
	.datad(!\inst17|o[15]~16_combout ),
	.datae(!\banco_registradores|rd1[15]~187_combout ),
	.dataf(!\inst|LessThan0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~27 .extended_lut = "off";
defparam \inst|LessThan0~27 .lut_mask = 64'hF1F7F7F700000000;
defparam \inst|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N12
cyclonev_lcell_comb \inst|LessThan0~2 (
// Equation(s):
// \inst|LessThan0~2_combout  = ( !\banco_registradores|rd1[0]~353_combout  & ( \banco_registradores|rd1[1]~342_combout  & ( (!\inst17|o[0]~25_combout  & ((!\control_unit|WideOr2~1_combout  & ((\banco_registradores|rd2[1]~335_combout ))) # 
// (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|Selector23~0_combout )))) ) ) ) # ( \banco_registradores|rd1[0]~353_combout  & ( !\banco_registradores|rd1[1]~342_combout  & ( (!\control_unit|WideOr2~1_combout  & 
// ((\banco_registradores|rd2[1]~335_combout ))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|Selector23~0_combout )) ) ) ) # ( !\banco_registradores|rd1[0]~353_combout  & ( !\banco_registradores|rd1[1]~342_combout  & ( (!\inst17|o[0]~25_combout 
// ) # ((!\control_unit|WideOr2~1_combout  & ((\banco_registradores|rd2[1]~335_combout ))) # (\control_unit|WideOr2~1_combout  & (\gerador_imediatos|Selector23~0_combout ))) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector23~0_combout ),
	.datac(!\inst17|o[0]~25_combout ),
	.datad(!\banco_registradores|rd2[1]~335_combout ),
	.datae(!\banco_registradores|rd1[0]~353_combout ),
	.dataf(!\banco_registradores|rd1[1]~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~2 .extended_lut = "off";
defparam \inst|LessThan0~2 .lut_mask = 64'hF1FB11BB10B00000;
defparam \inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N51
cyclonev_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = ( !\banco_registradores|rd1[3]~320_combout  & ( (!\control_unit|WideOr2~1_combout  & (((\banco_registradores|rd2[3]~313_combout )))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|Selector21~3_combout  & 
// ((\gerador_imediatos|Selector21~4_combout )))) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd2[3]~313_combout ),
	.datad(!\gerador_imediatos|Selector21~4_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[3]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~0 .extended_lut = "off";
defparam \inst|LessThan0~0 .lut_mask = 64'h0A4E0A4E00000000;
defparam \inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N0
cyclonev_lcell_comb \inst|LessThan0~1 (
// Equation(s):
// \inst|LessThan0~1_combout  = ( \gerador_imediatos|Selector21~4_combout  & ( \banco_registradores|rd1[3]~320_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\banco_registradores|rd2[3]~313_combout )) # (\control_unit|WideOr2~1_combout  & 
// ((\gerador_imediatos|Selector21~3_combout ))) ) ) ) # ( !\gerador_imediatos|Selector21~4_combout  & ( \banco_registradores|rd1[3]~320_combout  & ( (!\banco_registradores|rd2[3]~313_combout ) # (\control_unit|WideOr2~1_combout ) ) ) ) # ( 
// \gerador_imediatos|Selector21~4_combout  & ( !\banco_registradores|rd1[3]~320_combout  & ( (!\control_unit|WideOr2~1_combout  & (\banco_registradores|rd2[3]~313_combout )) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|Selector21~3_combout 
// ))) ) ) ) # ( !\gerador_imediatos|Selector21~4_combout  & ( !\banco_registradores|rd1[3]~320_combout  & ( (\banco_registradores|rd2[3]~313_combout  & !\control_unit|WideOr2~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[3]~313_combout ),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(!\gerador_imediatos|Selector21~3_combout ),
	.datae(!\gerador_imediatos|Selector21~4_combout ),
	.dataf(!\banco_registradores|rd1[3]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~1 .extended_lut = "off";
defparam \inst|LessThan0~1 .lut_mask = 64'h30303F30CFCFC0CF;
defparam \inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N54
cyclonev_lcell_comb \inst|LessThan0~3 (
// Equation(s):
// \inst|LessThan0~3_combout  = ( !\inst|LessThan0~0_combout  & ( \inst|LessThan0~1_combout  ) ) # ( !\inst|LessThan0~0_combout  & ( !\inst|LessThan0~1_combout  & ( (!\banco_registradores|rd1[2]~331_combout  & (!\inst17|o[2]~26_combout  & 
// !\inst|LessThan0~2_combout )) # (\banco_registradores|rd1[2]~331_combout  & ((!\inst17|o[2]~26_combout ) # (!\inst|LessThan0~2_combout ))) ) ) )

	.dataa(!\banco_registradores|rd1[2]~331_combout ),
	.datab(gnd),
	.datac(!\inst17|o[2]~26_combout ),
	.datad(!\inst|LessThan0~2_combout ),
	.datae(!\inst|LessThan0~0_combout ),
	.dataf(!\inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~3 .extended_lut = "off";
defparam \inst|LessThan0~3 .lut_mask = 64'hF5500000FFFF0000;
defparam \inst|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N9
cyclonev_lcell_comb \inst|LessThan0~6 (
// Equation(s):
// \inst|LessThan0~6_combout  = ( \banco_registradores|rd1[5]~298_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\banco_registradores|rd2[5]~291_combout )) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|imm[5]~2_combout ))) ) ) # ( 
// !\banco_registradores|rd1[5]~298_combout  & ( (!\control_unit|WideOr2~1_combout  & (\banco_registradores|rd2[5]~291_combout )) # (\control_unit|WideOr2~1_combout  & ((\gerador_imediatos|imm[5]~2_combout ))) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[5]~291_combout ),
	.datad(!\gerador_imediatos|imm[5]~2_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[5]~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~6 .extended_lut = "off";
defparam \inst|LessThan0~6 .lut_mask = 64'h0A5F0A5FF5A0F5A0;
defparam \inst|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N36
cyclonev_lcell_comb \inst|LessThan0~7 (
// Equation(s):
// \inst|LessThan0~7_combout  = ( \gerador_imediatos|Selector20~0_combout  & ( \banco_registradores|rd1[4]~309_combout  & ( (!\banco_registradores|rd2[4]~302_combout  & !\control_unit|WideOr2~1_combout ) ) ) ) # ( !\gerador_imediatos|Selector20~0_combout  & 
// ( \banco_registradores|rd1[4]~309_combout  & ( (!\banco_registradores|rd2[4]~302_combout ) # (\control_unit|WideOr2~1_combout ) ) ) ) # ( \gerador_imediatos|Selector20~0_combout  & ( !\banco_registradores|rd1[4]~309_combout  & ( 
// (\control_unit|WideOr2~1_combout ) # (\banco_registradores|rd2[4]~302_combout ) ) ) ) # ( !\gerador_imediatos|Selector20~0_combout  & ( !\banco_registradores|rd1[4]~309_combout  & ( (\banco_registradores|rd2[4]~302_combout  & 
// !\control_unit|WideOr2~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[4]~302_combout ),
	.datad(!\control_unit|WideOr2~1_combout ),
	.datae(!\gerador_imediatos|Selector20~0_combout ),
	.dataf(!\banco_registradores|rd1[4]~309_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~7 .extended_lut = "off";
defparam \inst|LessThan0~7 .lut_mask = 64'h0F000FFFF0FFF000;
defparam \inst|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N42
cyclonev_lcell_comb \inst|LessThan0~5 (
// Equation(s):
// \inst|LessThan0~5_combout  = ( \control_unit|WideOr2~1_combout  & ( \banco_registradores|rd1[6]~287_combout  & ( !\inst17|o[6]~24_combout  ) ) ) # ( !\control_unit|WideOr2~1_combout  & ( \banco_registradores|rd1[6]~287_combout  & ( 
// (!\banco_registradores|rd2[6]~280_combout  & !\inst17|o[6]~24_combout ) ) ) ) # ( \control_unit|WideOr2~1_combout  & ( !\banco_registradores|rd1[6]~287_combout  & ( \inst17|o[6]~24_combout  ) ) ) # ( !\control_unit|WideOr2~1_combout  & ( 
// !\banco_registradores|rd1[6]~287_combout  & ( (\inst17|o[6]~24_combout ) # (\banco_registradores|rd2[6]~280_combout ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[6]~280_combout ),
	.datac(gnd),
	.datad(!\inst17|o[6]~24_combout ),
	.datae(!\control_unit|WideOr2~1_combout ),
	.dataf(!\banco_registradores|rd1[6]~287_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~5 .extended_lut = "off";
defparam \inst|LessThan0~5 .lut_mask = 64'h33FF00FFCC00FF00;
defparam \inst|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N51
cyclonev_lcell_comb \inst|LessThan0~4 (
// Equation(s):
// \inst|LessThan0~4_combout  = ( \inst17|o[7]~23_combout  & ( \banco_registradores|rd1[7]~276_combout  ) ) # ( !\inst17|o[7]~23_combout  & ( !\banco_registradores|rd1[7]~276_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[7]~276_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst17|o[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~4 .extended_lut = "off";
defparam \inst|LessThan0~4 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \inst|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N6
cyclonev_lcell_comb \inst|LessThan0~8 (
// Equation(s):
// \inst|LessThan0~8_combout  = ( !\inst|LessThan0~4_combout  & ( (!\inst|LessThan0~6_combout  & (!\inst|LessThan0~7_combout  & !\inst|LessThan0~5_combout )) ) )

	.dataa(gnd),
	.datab(!\inst|LessThan0~6_combout ),
	.datac(!\inst|LessThan0~7_combout ),
	.datad(!\inst|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\inst|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~8 .extended_lut = "off";
defparam \inst|LessThan0~8 .lut_mask = 64'hC000C00000000000;
defparam \inst|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N12
cyclonev_lcell_comb \inst|LessThan0~21 (
// Equation(s):
// \inst|LessThan0~21_combout  = ( \inst17|o[14]~17_combout  & ( \inst17|o[13]~18_combout  & ( (!\banco_registradores|rd1[14]~199_combout  & (!\banco_registradores|rd1[13]~210_combout  & (!\banco_registradores|rd1[12]~221_combout  $ 
// (!\inst17|o[12]~19_combout )))) ) ) ) # ( !\inst17|o[14]~17_combout  & ( \inst17|o[13]~18_combout  & ( (\banco_registradores|rd1[14]~199_combout  & (!\banco_registradores|rd1[13]~210_combout  & (!\banco_registradores|rd1[12]~221_combout  $ 
// (!\inst17|o[12]~19_combout )))) ) ) ) # ( \inst17|o[14]~17_combout  & ( !\inst17|o[13]~18_combout  & ( (!\banco_registradores|rd1[14]~199_combout  & (\banco_registradores|rd1[13]~210_combout  & (!\banco_registradores|rd1[12]~221_combout  $ 
// (!\inst17|o[12]~19_combout )))) ) ) ) # ( !\inst17|o[14]~17_combout  & ( !\inst17|o[13]~18_combout  & ( (\banco_registradores|rd1[14]~199_combout  & (\banco_registradores|rd1[13]~210_combout  & (!\banco_registradores|rd1[12]~221_combout  $ 
// (!\inst17|o[12]~19_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[12]~221_combout ),
	.datab(!\banco_registradores|rd1[14]~199_combout ),
	.datac(!\inst17|o[12]~19_combout ),
	.datad(!\banco_registradores|rd1[13]~210_combout ),
	.datae(!\inst17|o[14]~17_combout ),
	.dataf(!\inst17|o[13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~21 .extended_lut = "off";
defparam \inst|LessThan0~21 .lut_mask = 64'h0012004812004800;
defparam \inst|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N33
cyclonev_lcell_comb \inst|LessThan0~10 (
// Equation(s):
// \inst|LessThan0~10_combout  = ( !\banco_registradores|rd1[5]~298_combout  & ( (!\control_unit|WideOr2~1_combout  & (\banco_registradores|rd2[5]~291_combout )) # (\control_unit|WideOr2~1_combout  & ((\gerador_imediatos|imm[5]~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[5]~291_combout ),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(!\gerador_imediatos|imm[5]~2_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[5]~298_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~10 .extended_lut = "off";
defparam \inst|LessThan0~10 .lut_mask = 64'h303F303F00000000;
defparam \inst|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N57
cyclonev_lcell_comb \inst|LessThan0~9 (
// Equation(s):
// \inst|LessThan0~9_combout  = ( \gerador_imediatos|Selector20~0_combout  & ( !\banco_registradores|rd1[4]~309_combout  & ( (\banco_registradores|rd2[4]~302_combout ) # (\control_unit|WideOr2~1_combout ) ) ) ) # ( !\gerador_imediatos|Selector20~0_combout  & 
// ( !\banco_registradores|rd1[4]~309_combout  & ( (!\control_unit|WideOr2~1_combout  & \banco_registradores|rd2[4]~302_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(!\banco_registradores|rd2[4]~302_combout ),
	.datae(!\gerador_imediatos|Selector20~0_combout ),
	.dataf(!\banco_registradores|rd1[4]~309_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~9 .extended_lut = "off";
defparam \inst|LessThan0~9 .lut_mask = 64'h00F00FFF00000000;
defparam \inst|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N42
cyclonev_lcell_comb \inst|LessThan0~11 (
// Equation(s):
// \inst|LessThan0~11_combout  = ( \inst17|o[7]~23_combout  & ( \banco_registradores|rd2[6]~280_combout  & ( (!\banco_registradores|rd1[7]~276_combout  & (!\banco_registradores|rd1[6]~287_combout  & ((!\control_unit|WideOr2~1_combout ) # 
// (\inst17|o[6]~24_combout )))) ) ) ) # ( !\inst17|o[7]~23_combout  & ( \banco_registradores|rd2[6]~280_combout  & ( (!\banco_registradores|rd1[7]~276_combout ) # ((!\banco_registradores|rd1[6]~287_combout  & ((!\control_unit|WideOr2~1_combout ) # 
// (\inst17|o[6]~24_combout )))) ) ) ) # ( \inst17|o[7]~23_combout  & ( !\banco_registradores|rd2[6]~280_combout  & ( (\inst17|o[6]~24_combout  & (!\banco_registradores|rd1[7]~276_combout  & !\banco_registradores|rd1[6]~287_combout )) ) ) ) # ( 
// !\inst17|o[7]~23_combout  & ( !\banco_registradores|rd2[6]~280_combout  & ( (!\banco_registradores|rd1[7]~276_combout ) # ((\inst17|o[6]~24_combout  & !\banco_registradores|rd1[6]~287_combout )) ) ) )

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\inst17|o[6]~24_combout ),
	.datac(!\banco_registradores|rd1[7]~276_combout ),
	.datad(!\banco_registradores|rd1[6]~287_combout ),
	.datae(!\inst17|o[7]~23_combout ),
	.dataf(!\banco_registradores|rd2[6]~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~11 .extended_lut = "off";
defparam \inst|LessThan0~11 .lut_mask = 64'hF3F03000FBF0B000;
defparam \inst|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N42
cyclonev_lcell_comb \inst|LessThan0~12 (
// Equation(s):
// \inst|LessThan0~12_combout  = ( \inst|LessThan0~9_combout  & ( !\inst|LessThan0~11_combout  & ( (((!\inst|LessThan0~10_combout  & \inst|LessThan0~6_combout )) # (\inst|LessThan0~5_combout )) # (\inst|LessThan0~4_combout ) ) ) ) # ( 
// !\inst|LessThan0~9_combout  & ( !\inst|LessThan0~11_combout  & ( (!\inst|LessThan0~10_combout ) # ((\inst|LessThan0~5_combout ) # (\inst|LessThan0~4_combout )) ) ) )

	.dataa(!\inst|LessThan0~10_combout ),
	.datab(!\inst|LessThan0~6_combout ),
	.datac(!\inst|LessThan0~4_combout ),
	.datad(!\inst|LessThan0~5_combout ),
	.datae(!\inst|LessThan0~9_combout ),
	.dataf(!\inst|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~12 .extended_lut = "off";
defparam \inst|LessThan0~12 .lut_mask = 64'hAFFF2FFF00000000;
defparam \inst|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N33
cyclonev_lcell_comb \inst|LessThan0~17 (
// Equation(s):
// \inst|LessThan0~17_combout  = ( !\banco_registradores|rd1[8]~265_combout  & ( \banco_registradores|rd2[8]~258_combout  & ( (!\control_unit|WideOr2~1_combout ) # ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & 
// \gerador_imediatos|WideOr2~1_combout )) ) ) ) # ( !\banco_registradores|rd1[8]~265_combout  & ( !\banco_registradores|rd2[8]~258_combout  & ( (\control_unit|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & 
// \gerador_imediatos|WideOr2~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\gerador_imediatos|WideOr2~1_combout ),
	.datae(!\banco_registradores|rd1[8]~265_combout ),
	.dataf(!\banco_registradores|rd2[8]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~17 .extended_lut = "off";
defparam \inst|LessThan0~17 .lut_mask = 64'h00030000CCCF0000;
defparam \inst|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N21
cyclonev_lcell_comb \inst|LessThan0~14 (
// Equation(s):
// \inst|LessThan0~14_combout  = ( \banco_registradores|rd1[9]~254_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\banco_registradores|rd2[9]~247_combout )) # (\control_unit|WideOr2~1_combout  & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]) # (!\gerador_imediatos|WideOr2~1_combout )))) ) ) # ( !\banco_registradores|rd1[9]~254_combout  & ( (!\control_unit|WideOr2~1_combout  & (\banco_registradores|rd2[9]~247_combout )) # 
// (\control_unit|WideOr2~1_combout  & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [29] & \gerador_imediatos|WideOr2~1_combout )))) ) )

	.dataa(!\banco_registradores|rd2[9]~247_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datad(!\gerador_imediatos|WideOr2~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[9]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~14 .extended_lut = "off";
defparam \inst|LessThan0~14 .lut_mask = 64'h44474447BBB8BBB8;
defparam \inst|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N39
cyclonev_lcell_comb \gerador_imediatos|imm[10]~1 (
// Equation(s):
// \gerador_imediatos|imm[10]~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [30] & ( (\gerador_imediatos|WideOr2~0_combout  & \control_unit|jal~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gerador_imediatos|WideOr2~0_combout ),
	.datad(!\control_unit|jal~0_combout ),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|imm[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|imm[10]~1 .extended_lut = "off";
defparam \gerador_imediatos|imm[10]~1 .lut_mask = 64'h00000000000F000F;
defparam \gerador_imediatos|imm[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N51
cyclonev_lcell_comb \banco_registradores|rd2[10]~226 (
// Equation(s):
// \banco_registradores|rd2[10]~226_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][10]~q ),
	.datab(!\banco_registradores|regs[14][10]~q ),
	.datac(!\banco_registradores|regs[13][10]~q ),
	.datad(!\banco_registradores|regs[12][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~226 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~226 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[10]~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N33
cyclonev_lcell_comb \banco_registradores|rd2[10]~227 (
// Equation(s):
// \banco_registradores|rd2[10]~227_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][10]~q ),
	.datab(!\banco_registradores|regs[5][10]~q ),
	.datac(!\banco_registradores|regs[6][10]~q ),
	.datad(!\banco_registradores|regs[4][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~227 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~227 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd2[10]~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \banco_registradores|rd2[10]~228 (
// Equation(s):
// \banco_registradores|rd2[10]~228_combout  = ( \banco_registradores|regs[2][10]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[1][10]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[3][10]~q ))))) ) ) # ( !\banco_registradores|regs[2][10]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[1][10]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[3][10]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|regs[1][10]~q ),
	.datad(!\banco_registradores|regs[3][10]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~228 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~228 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rd2[10]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \banco_registradores|rd2[10]~229 (
// Equation(s):
// \banco_registradores|rd2[10]~229_combout  = ( \banco_registradores|rd2[10]~228_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # (\banco_registradores|rd2[10]~227_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[10]~226_combout )) ) ) ) # ( 
// !\banco_registradores|rd2[10]~228_combout  & ( \banco_registradores|rd2[14]~187_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|rd2[10]~227_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\banco_registradores|rd2[10]~226_combout )) ) ) )

	.dataa(!\banco_registradores|rd2[10]~226_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[10]~227_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datae(!\banco_registradores|rd2[10]~228_combout ),
	.dataf(!\banco_registradores|rd2[14]~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~229 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~229 .lut_mask = 64'h000000000355CF55;
defparam \banco_registradores|rd2[10]~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N18
cyclonev_lcell_comb \banco_registradores|rd2[10]~234 (
// Equation(s):
// \banco_registradores|rd2[10]~234_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[31][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[23][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[27][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[19][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][10]~q ),
	.datab(!\banco_registradores|regs[19][10]~q ),
	.datac(!\banco_registradores|regs[27][10]~q ),
	.datad(!\banco_registradores|regs[31][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~234 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~234 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd2[10]~234 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N57
cyclonev_lcell_comb \banco_registradores|rd2[10]~232 (
// Equation(s):
// \banco_registradores|rd2[10]~232_combout  = ( \banco_registradores|regs[17][10]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[25][10]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[29][10]~q )) ) ) ) # ( !\banco_registradores|regs[17][10]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[25][10]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[29][10]~q )) ) ) ) # ( \banco_registradores|regs[17][10]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[21][10]~q ) ) ) ) # ( !\banco_registradores|regs[17][10]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[21][10]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[21][10]~q ),
	.datab(!\banco_registradores|regs[29][10]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|regs[25][10]~q ),
	.datae(!\banco_registradores|regs[17][10]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~232 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~232 .lut_mask = 64'h0505F5F503F303F3;
defparam \banco_registradores|rd2[10]~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N27
cyclonev_lcell_comb \banco_registradores|rd2[10]~231 (
// Equation(s):
// \banco_registradores|rd2[10]~231_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[28][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[20][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[24][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[16][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][10]~q ),
	.datab(!\banco_registradores|regs[16][10]~q ),
	.datac(!\banco_registradores|regs[24][10]~q ),
	.datad(!\banco_registradores|regs[28][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~231 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~231 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd2[10]~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N33
cyclonev_lcell_comb \banco_registradores|rd2[10]~233 (
// Equation(s):
// \banco_registradores|rd2[10]~233_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[30][10]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][10]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[26][10]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[18][10]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][10]~q ),
	.datab(!\banco_registradores|regs[18][10]~q ),
	.datac(!\banco_registradores|regs[30][10]~q ),
	.datad(!\banco_registradores|regs[22][10]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~233 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~233 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd2[10]~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N0
cyclonev_lcell_comb \banco_registradores|rd2[10]~235 (
// Equation(s):
// \banco_registradores|rd2[10]~235_combout  = ( \banco_registradores|rd2[10]~231_combout  & ( \banco_registradores|rd2[10]~233_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[10]~232_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[10]~234_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[10]~231_combout  & ( \banco_registradores|rd2[10]~233_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// \banco_registradores|rd2[10]~232_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # (\banco_registradores|rd2[10]~234_combout ))) ) ) ) # ( 
// \banco_registradores|rd2[10]~231_combout  & ( !\banco_registradores|rd2[10]~233_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|rd2[10]~232_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[10]~234_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]))) ) ) ) # ( 
// !\banco_registradores|rd2[10]~231_combout  & ( !\banco_registradores|rd2[10]~233_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[10]~232_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[10]~234_combout )))) ) ) )

	.dataa(!\banco_registradores|rd2[10]~234_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|rd2[10]~232_combout ),
	.datae(!\banco_registradores|rd2[10]~231_combout ),
	.dataf(!\banco_registradores|rd2[10]~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~235 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~235 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \banco_registradores|rd2[10]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N6
cyclonev_lcell_comb \inst17|o[10]~21 (
// Equation(s):
// \inst17|o[10]~21_combout  = ( \banco_registradores|rd2[10]~229_combout  & ( \banco_registradores|rd2[10]~235_combout  & ( (\control_unit|WideOr2~1_combout  & !\gerador_imediatos|imm[10]~1_combout ) ) ) ) # ( !\banco_registradores|rd2[10]~229_combout  & ( 
// \banco_registradores|rd2[10]~235_combout  & ( (!\control_unit|WideOr2~1_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] & ((!\banco_registradores|rd2[10]~230_combout )))) # (\control_unit|WideOr2~1_combout  & 
// (((!\gerador_imediatos|imm[10]~1_combout )))) ) ) ) # ( \banco_registradores|rd2[10]~229_combout  & ( !\banco_registradores|rd2[10]~235_combout  & ( (\control_unit|WideOr2~1_combout  & !\gerador_imediatos|imm[10]~1_combout ) ) ) ) # ( 
// !\banco_registradores|rd2[10]~229_combout  & ( !\banco_registradores|rd2[10]~235_combout  & ( (!\control_unit|WideOr2~1_combout  & ((!\banco_registradores|rd2[10]~230_combout ))) # (\control_unit|WideOr2~1_combout  & (!\gerador_imediatos|imm[10]~1_combout 
// )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\gerador_imediatos|imm[10]~1_combout ),
	.datad(!\banco_registradores|rd2[10]~230_combout ),
	.datae(!\banco_registradores|rd2[10]~229_combout ),
	.dataf(!\banco_registradores|rd2[10]~235_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|o[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|o[10]~21 .extended_lut = "off";
defparam \inst17|o[10]~21 .lut_mask = 64'hFC303030B8303030;
defparam \inst17|o[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N0
cyclonev_lcell_comb \inst|LessThan0~13 (
// Equation(s):
// \inst|LessThan0~13_combout  = ( \inst17|o[10]~21_combout  & ( (!\banco_registradores|rd1[10]~243_combout  & (!\banco_registradores|rd1[11]~232_combout  $ (!\inst17|o[11]~20_combout ))) ) ) # ( !\inst17|o[10]~21_combout  & ( 
// (\banco_registradores|rd1[10]~243_combout  & (!\banco_registradores|rd1[11]~232_combout  $ (!\inst17|o[11]~20_combout ))) ) )

	.dataa(!\banco_registradores|rd1[10]~243_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[11]~232_combout ),
	.datad(!\inst17|o[11]~20_combout ),
	.datae(gnd),
	.dataf(!\inst17|o[10]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~13 .extended_lut = "off";
defparam \inst|LessThan0~13 .lut_mask = 64'h055005500AA00AA0;
defparam \inst|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N57
cyclonev_lcell_comb \inst|LessThan0~18 (
// Equation(s):
// \inst|LessThan0~18_combout  = ( \banco_registradores|rd2[9]~247_combout  & ( !\banco_registradores|rd1[9]~254_combout  & ( (!\control_unit|WideOr2~1_combout ) # ((\gerador_imediatos|WideOr2~1_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [29])) ) ) ) # ( !\banco_registradores|rd2[9]~247_combout  & ( !\banco_registradores|rd1[9]~254_combout  & ( (\gerador_imediatos|WideOr2~1_combout  & (\control_unit|WideOr2~1_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [29])) ) ) )

	.dataa(!\gerador_imediatos|WideOr2~1_combout ),
	.datab(gnd),
	.datac(!\control_unit|WideOr2~1_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [29]),
	.datae(!\banco_registradores|rd2[9]~247_combout ),
	.dataf(!\banco_registradores|rd1[9]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~18 .extended_lut = "off";
defparam \inst|LessThan0~18 .lut_mask = 64'h0005F0F500000000;
defparam \inst|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N3
cyclonev_lcell_comb \inst|LessThan0~19 (
// Equation(s):
// \inst|LessThan0~19_combout  = ( \banco_registradores|rd1[11]~232_combout  & ( (!\banco_registradores|rd1[10]~243_combout  & (!\inst17|o[10]~21_combout  & !\inst17|o[11]~20_combout )) ) ) # ( !\banco_registradores|rd1[11]~232_combout  & ( 
// (!\inst17|o[11]~20_combout ) # ((!\banco_registradores|rd1[10]~243_combout  & !\inst17|o[10]~21_combout )) ) )

	.dataa(!\banco_registradores|rd1[10]~243_combout ),
	.datab(gnd),
	.datac(!\inst17|o[10]~21_combout ),
	.datad(!\inst17|o[11]~20_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[11]~232_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~19 .extended_lut = "off";
defparam \inst|LessThan0~19 .lut_mask = 64'hFFA0FFA0A000A000;
defparam \inst|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N12
cyclonev_lcell_comb \inst|LessThan0~20 (
// Equation(s):
// \inst|LessThan0~20_combout  = ( \inst|LessThan0~18_combout  & ( !\inst|LessThan0~19_combout  & ( !\inst|LessThan0~13_combout  ) ) ) # ( !\inst|LessThan0~18_combout  & ( !\inst|LessThan0~19_combout  & ( (!\inst|LessThan0~17_combout ) # 
// ((!\inst|LessThan0~13_combout ) # (\inst|LessThan0~14_combout )) ) ) )

	.dataa(!\inst|LessThan0~17_combout ),
	.datab(gnd),
	.datac(!\inst|LessThan0~14_combout ),
	.datad(!\inst|LessThan0~13_combout ),
	.datae(!\inst|LessThan0~18_combout ),
	.dataf(!\inst|LessThan0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~20 .extended_lut = "off";
defparam \inst|LessThan0~20 .lut_mask = 64'hFFAFFF0000000000;
defparam \inst|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N27
cyclonev_lcell_comb \inst|LessThan0~15 (
// Equation(s):
// \inst|LessThan0~15_combout  = ( \banco_registradores|rd1[8]~265_combout  & ( \banco_registradores|rd2[8]~258_combout  & ( (\control_unit|WideOr2~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]) # 
// (!\gerador_imediatos|WideOr2~1_combout ))) ) ) ) # ( !\banco_registradores|rd1[8]~265_combout  & ( \banco_registradores|rd2[8]~258_combout  & ( (!\control_unit|WideOr2~1_combout ) # ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & 
// \gerador_imediatos|WideOr2~1_combout )) ) ) ) # ( \banco_registradores|rd1[8]~265_combout  & ( !\banco_registradores|rd2[8]~258_combout  & ( (!\control_unit|WideOr2~1_combout ) # ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]) # 
// (!\gerador_imediatos|WideOr2~1_combout )) ) ) ) # ( !\banco_registradores|rd1[8]~265_combout  & ( !\banco_registradores|rd2[8]~258_combout  & ( (\control_unit|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [28] & 
// \gerador_imediatos|WideOr2~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [28]),
	.datad(!\gerador_imediatos|WideOr2~1_combout ),
	.datae(!\banco_registradores|rd1[8]~265_combout ),
	.dataf(!\banco_registradores|rd2[8]~258_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~15 .extended_lut = "off";
defparam \inst|LessThan0~15 .lut_mask = 64'h0003FFFCCCCF3330;
defparam \inst|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N51
cyclonev_lcell_comb \inst|LessThan0~16 (
// Equation(s):
// \inst|LessThan0~16_combout  = ( \inst|LessThan0~13_combout  & ( (!\inst|LessThan0~14_combout  & !\inst|LessThan0~15_combout ) ) )

	.dataa(!\inst|LessThan0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst|LessThan0~15_combout ),
	.datae(gnd),
	.dataf(!\inst|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~16 .extended_lut = "off";
defparam \inst|LessThan0~16 .lut_mask = 64'h00000000AA00AA00;
defparam \inst|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N0
cyclonev_lcell_comb \inst|LessThan0~22 (
// Equation(s):
// \inst|LessThan0~22_combout  = ( \inst|LessThan0~20_combout  & ( \inst|LessThan0~16_combout  & ( (\inst|LessThan0~21_combout  & ((!\inst|LessThan0~12_combout ) # ((!\inst|LessThan0~3_combout  & \inst|LessThan0~8_combout )))) ) ) ) # ( 
// !\inst|LessThan0~20_combout  & ( \inst|LessThan0~16_combout  & ( \inst|LessThan0~21_combout  ) ) ) # ( !\inst|LessThan0~20_combout  & ( !\inst|LessThan0~16_combout  & ( \inst|LessThan0~21_combout  ) ) )

	.dataa(!\inst|LessThan0~3_combout ),
	.datab(!\inst|LessThan0~8_combout ),
	.datac(!\inst|LessThan0~21_combout ),
	.datad(!\inst|LessThan0~12_combout ),
	.datae(!\inst|LessThan0~20_combout ),
	.dataf(!\inst|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~22 .extended_lut = "off";
defparam \inst|LessThan0~22 .lut_mask = 64'h0F0F00000F0F0F02;
defparam \inst|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N30
cyclonev_lcell_comb \inst|LessThan0~30 (
// Equation(s):
// \inst|LessThan0~30_combout  = ( \inst|LessThan0~27_combout  & ( \inst|LessThan0~22_combout  & ( (!\inst|LessThan0~29_combout  & ((!\inst|LessThan0~25_combout ) # (!\inst|LessThan0~28_combout ))) ) ) ) # ( !\inst|LessThan0~27_combout  & ( 
// \inst|LessThan0~22_combout  & ( (!\inst|LessThan0~28_combout  & !\inst|LessThan0~29_combout ) ) ) ) # ( \inst|LessThan0~27_combout  & ( !\inst|LessThan0~22_combout  & ( (!\inst|LessThan0~29_combout  & ((!\inst|LessThan0~23_combout ) # 
// ((!\inst|LessThan0~25_combout ) # (!\inst|LessThan0~28_combout )))) ) ) ) # ( !\inst|LessThan0~27_combout  & ( !\inst|LessThan0~22_combout  & ( (!\inst|LessThan0~28_combout  & !\inst|LessThan0~29_combout ) ) ) )

	.dataa(!\inst|LessThan0~23_combout ),
	.datab(!\inst|LessThan0~25_combout ),
	.datac(!\inst|LessThan0~28_combout ),
	.datad(!\inst|LessThan0~29_combout ),
	.datae(!\inst|LessThan0~27_combout ),
	.dataf(!\inst|LessThan0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~30 .extended_lut = "off";
defparam \inst|LessThan0~30 .lut_mask = 64'hF000FE00F000FC00;
defparam \inst|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N24
cyclonev_lcell_comb \inst|LessThan0~38 (
// Equation(s):
// \inst|LessThan0~38_combout  = ( \inst|LessThan0~36_combout  & ( \inst|LessThan0~30_combout  & ( \inst|LessThan0~37_combout  ) ) ) # ( !\inst|LessThan0~36_combout  & ( \inst|LessThan0~30_combout  & ( (\inst|LessThan0~37_combout  & 
// (\inst|LessThan0~35_combout  & !\inst|LessThan0~34_combout )) ) ) ) # ( \inst|LessThan0~36_combout  & ( !\inst|LessThan0~30_combout  & ( \inst|LessThan0~37_combout  ) ) ) # ( !\inst|LessThan0~36_combout  & ( !\inst|LessThan0~30_combout  & ( 
// (\inst|LessThan0~37_combout  & (\inst|LessThan0~35_combout  & ((!\inst|LessThan0~34_combout ) # (\inst|LessThan0~32_combout )))) ) ) )

	.dataa(!\inst|LessThan0~37_combout ),
	.datab(!\inst|LessThan0~32_combout ),
	.datac(!\inst|LessThan0~35_combout ),
	.datad(!\inst|LessThan0~34_combout ),
	.datae(!\inst|LessThan0~36_combout ),
	.dataf(!\inst|LessThan0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|LessThan0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|LessThan0~38 .extended_lut = "off";
defparam \inst|LessThan0~38 .lut_mask = 64'h0501555505005555;
defparam \inst|LessThan0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N0
cyclonev_lcell_comb \inst|Selector31~3 (
// Equation(s):
// \inst|Selector31~3_combout  = ( \inst|LessThan0~39_combout  & ( \inst|LessThan0~38_combout  & ( ((\inst|Selector31~2_combout  & ((!\inst17|o[31]~0_combout ) # (\banco_registradores|rd1[31]~11_combout )))) # (\inst|Selector31~1_combout ) ) ) ) # ( 
// !\inst|LessThan0~39_combout  & ( \inst|LessThan0~38_combout  & ( ((\inst|Selector31~2_combout  & ((!\inst17|o[31]~0_combout ) # (\banco_registradores|rd1[31]~11_combout )))) # (\inst|Selector31~1_combout ) ) ) ) # ( \inst|LessThan0~39_combout  & ( 
// !\inst|LessThan0~38_combout  & ( ((\inst|Selector31~2_combout  & ((!\inst17|o[31]~0_combout ) # (\banco_registradores|rd1[31]~11_combout )))) # (\inst|Selector31~1_combout ) ) ) ) # ( !\inst|LessThan0~39_combout  & ( !\inst|LessThan0~38_combout  & ( 
// ((\inst|Selector31~2_combout  & (!\inst17|o[31]~0_combout  & \banco_registradores|rd1[31]~11_combout ))) # (\inst|Selector31~1_combout ) ) ) )

	.dataa(!\inst|Selector31~1_combout ),
	.datab(!\inst|Selector31~2_combout ),
	.datac(!\inst17|o[31]~0_combout ),
	.datad(!\banco_registradores|rd1[31]~11_combout ),
	.datae(!\inst|LessThan0~39_combout ),
	.dataf(!\inst|LessThan0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector31~3 .extended_lut = "off";
defparam \inst|Selector31~3 .lut_mask = 64'h5575757775777577;
defparam \inst|Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\control_unit|Decoder2~2_combout ),
	.portare(!\control_unit|Decoder2~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_mem_dados~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\banco_registradores|rd2[1]~335_combout ,\banco_registradores|rd2[0]~346_combout }),
	.portaaddr({\inst|Selector22~2_combout ,\inst|Selector23~2_combout ,\inst|Selector24~1_combout ,\inst|Selector25~2_combout ,\inst|Selector26~2_combout ,\inst|Selector27~2_combout ,\inst|Selector28~3_combout ,\inst|Selector29~0_combout ,\inst|Selector30~2_combout ,
\inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .init_file = "de1_data.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem_dados:inst20|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N39
cyclonev_lcell_comb \inst18|o[0]~56 (
// Equation(s):
// \inst18|o[0]~56_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [0] & ( (!\control_unit|Decoder2~5_combout  & ((\inst|Selector31~3_combout ) # (\control_unit|Decoder2~0_combout ))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [0] 
// & ( (!\control_unit|Decoder2~5_combout  & (!\control_unit|Decoder2~0_combout  & \inst|Selector31~3_combout )) ) )

	.dataa(!\control_unit|Decoder2~5_combout ),
	.datab(gnd),
	.datac(!\control_unit|Decoder2~0_combout ),
	.datad(!\inst|Selector31~3_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[0]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[0]~56 .extended_lut = "off";
defparam \inst18|o[0]~56 .lut_mask = 64'h00A000A00AAA0AAA;
defparam \inst18|o[0]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y8_N2
dffeas \banco_registradores|regs[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[0]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][0] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N21
cyclonev_lcell_comb \banco_registradores|rd2[0]~348 (
// Equation(s):
// \banco_registradores|rd2[0]~348_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[11][0]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[9][0]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[10][0]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[8][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[10][0]~q ),
	.datab(!\banco_registradores|regs[9][0]~q ),
	.datac(!\banco_registradores|regs[11][0]~q ),
	.datad(!\banco_registradores|regs[8][0]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~348 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~348 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd2[0]~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N51
cyclonev_lcell_comb \banco_registradores|rd2[0]~340 (
// Equation(s):
// \banco_registradores|rd2[0]~340_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|rd2[0]~348_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|rd2[0]~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~340 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~340 .lut_mask = 64'h000000000000F000;
defparam \banco_registradores|rd2[0]~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd2[0]~346 (
// Equation(s):
// \banco_registradores|rd2[0]~346_combout  = ( \banco_registradores|rd2[0]~345_combout  & ( \banco_registradores|rd2[0]~339_combout  ) ) # ( !\banco_registradores|rd2[0]~345_combout  & ( \banco_registradores|rd2[0]~339_combout  ) ) # ( 
// \banco_registradores|rd2[0]~345_combout  & ( !\banco_registradores|rd2[0]~339_combout  & ( (\banco_registradores|rd2[0]~340_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[0]~345_combout  & 
// ( !\banco_registradores|rd2[0]~339_combout  & ( \banco_registradores|rd2[0]~340_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\banco_registradores|rd2[0]~340_combout ),
	.datae(!\banco_registradores|rd2[0]~345_combout ),
	.dataf(!\banco_registradores|rd2[0]~339_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[0]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[0]~346 .extended_lut = "off";
defparam \banco_registradores|rd2[0]~346 .lut_mask = 64'h00FF0FFFFFFFFFFF;
defparam \banco_registradores|rd2[0]~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N36
cyclonev_lcell_comb \inst|Add1~121 (
// Equation(s):
// \inst|Add1~121_sumout  = SUM(( \banco_registradores|rd1[1]~342_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[1]~335_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector23~1_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~126  ))
// \inst|Add1~122  = CARRY(( \banco_registradores|rd1[1]~342_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[1]~335_combout )))) # (\control_unit|WideOr2~1_combout  & (((!\gerador_imediatos|Selector23~1_combout )) # 
// (\gerador_imediatos|Selector21~3_combout ))) ) + ( \inst|Add1~126  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|Selector21~3_combout ),
	.datac(!\banco_registradores|rd2[1]~335_combout ),
	.datad(!\banco_registradores|rd1[1]~342_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector23~1_combout ),
	.datag(gnd),
	.cin(\inst|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~121_sumout ),
	.cout(\inst|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~121 .extended_lut = "off";
defparam \inst|Add1~121 .lut_mask = 64'h00000A4E000000FF;
defparam \inst|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N48
cyclonev_lcell_comb \inst|Selector30~1 (
// Equation(s):
// \inst|Selector30~1_combout  = ( \banco_registradores|rd2[1]~335_combout  & ( \banco_registradores|rd1[1]~342_combout  & ( (\inst|Selector28~0_combout  & ((!\control_unit|WideOr2~1_combout ) # (\gerador_imediatos|Selector23~0_combout ))) ) ) ) # ( 
// !\banco_registradores|rd2[1]~335_combout  & ( \banco_registradores|rd1[1]~342_combout  & ( (\inst|Selector28~0_combout  & (\control_unit|WideOr2~1_combout  & \gerador_imediatos|Selector23~0_combout )) ) ) )

	.dataa(!\inst|Selector28~0_combout ),
	.datab(!\control_unit|WideOr2~1_combout ),
	.datac(!\gerador_imediatos|Selector23~0_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[1]~335_combout ),
	.dataf(!\banco_registradores|rd1[1]~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~1 .extended_lut = "off";
defparam \inst|Selector30~1 .lut_mask = 64'h0000000001014545;
defparam \inst|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N54
cyclonev_lcell_comb \inst|Selector30~2 (
// Equation(s):
// \inst|Selector30~2_combout  = ( !\control_unit|Selector0~1_combout  & ( ((!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & \inst|Add0~121_sumout )) # (\inst|Selector30~1_combout )))) ) ) # ( \control_unit|Selector0~1_combout  
// & ( (!\control_unit|alu_op[2]~1_combout  & (((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add1~121_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (\inst|Selector30~0_combout ))) # (\inst|Selector30~1_combout ))) ) )

	.dataa(!\inst|Selector30~0_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst|Add1~121_sumout ),
	.datad(!\control_unit|alu_op[2]~1_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\inst|Selector30~1_combout ),
	.datag(!\inst|Add0~121_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector30~2 .extended_lut = "on";
defparam \inst|Selector30~2 .lut_mask = 64'h0C001D00FF00FF00;
defparam \inst|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N48
cyclonev_lcell_comb \inst18|o[1]~55 (
// Equation(s):
// \inst18|o[1]~55_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [1] & ( (!\control_unit|Decoder2~5_combout  & ((\control_unit|Decoder2~0_combout ) # (\inst|Selector30~2_combout ))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [1] 
// & ( (!\control_unit|Decoder2~5_combout  & (\inst|Selector30~2_combout  & !\control_unit|Decoder2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\control_unit|Decoder2~5_combout ),
	.datac(!\inst|Selector30~2_combout ),
	.datad(!\control_unit|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[1]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[1]~55 .extended_lut = "off";
defparam \inst18|o[1]~55 .lut_mask = 64'h0C000C000CCC0CCC;
defparam \inst18|o[1]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N12
cyclonev_lcell_comb \banco_registradores|regs[11][1]~feeder (
// Equation(s):
// \banco_registradores|regs[11][1]~feeder_combout  = ( \inst18|o[1]~55_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[1]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[11][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[11][1]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[11][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[11][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y8_N14
dffeas \banco_registradores|regs[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[11][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][1] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N39
cyclonev_lcell_comb \banco_registradores|rd2[1]~329 (
// Equation(s):
// \banco_registradores|rd2[1]~329_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][1]~q ),
	.datab(!\banco_registradores|regs[8][1]~q ),
	.datac(!\banco_registradores|regs[10][1]~q ),
	.datad(!\banco_registradores|regs[9][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~329 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~329 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd2[1]~329 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N30
cyclonev_lcell_comb \banco_registradores|rd2[1]~325 (
// Equation(s):
// \banco_registradores|rd2[1]~325_combout  = ( \banco_registradores|regs[13][1]~q  & ( \banco_registradores|regs[15][1]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[12][1]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][1]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|regs[13][1]~q  & ( 
// \banco_registradores|regs[15][1]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[12][1]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][1]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # 
// ( \banco_registradores|regs[13][1]~q  & ( !\banco_registradores|regs[15][1]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[12][1]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][1]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) ) ) ) # ( !\banco_registradores|regs[13][1]~q  & ( !\banco_registradores|regs[15][1]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[12][1]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[14][1]~q )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|regs[14][1]~q ),
	.datac(!\banco_registradores|regs[12][1]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\banco_registradores|regs[13][1]~q ),
	.dataf(!\banco_registradores|regs[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~325 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~325 .lut_mask = 64'h0A225F220A775F77;
defparam \banco_registradores|rd2[1]~325 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd2[1]~326 (
// Equation(s):
// \banco_registradores|rd2[1]~326_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][1]~q ),
	.datab(!\banco_registradores|regs[6][1]~q ),
	.datac(!\banco_registradores|regs[5][1]~q ),
	.datad(!\banco_registradores|regs[4][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~326 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~326 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[1]~326 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N36
cyclonev_lcell_comb \banco_registradores|rd2[1]~327 (
// Equation(s):
// \banco_registradores|rd2[1]~327_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[2][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[1][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][1]~q ),
	.datab(!\banco_registradores|regs[1][1]~q ),
	.datac(gnd),
	.datad(!\banco_registradores|regs[3][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~327 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~327 .lut_mask = 64'h00003333555500FF;
defparam \banco_registradores|rd2[1]~327 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N42
cyclonev_lcell_comb \banco_registradores|rd2[1]~328 (
// Equation(s):
// \banco_registradores|rd2[1]~328_combout  = ( \banco_registradores|rd2[1]~326_combout  & ( \banco_registradores|rd2[1]~327_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) # (\banco_registradores|rd2[1]~325_combout ) ) ) ) # 
// ( !\banco_registradores|rd2[1]~326_combout  & ( \banco_registradores|rd2[1]~327_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[1]~325_combout ))) ) ) ) # ( \banco_registradores|rd2[1]~326_combout  & ( !\banco_registradores|rd2[1]~327_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((\banco_registradores|rd2[1]~325_combout ))) ) ) ) 
// # ( !\banco_registradores|rd2[1]~326_combout  & ( !\banco_registradores|rd2[1]~327_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[1]~325_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|rd2[1]~325_combout ),
	.datae(!\banco_registradores|rd2[1]~326_combout ),
	.dataf(!\banco_registradores|rd2[1]~327_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~328 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~328 .lut_mask = 64'h00550A5FA0F5AAFF;
defparam \banco_registradores|rd2[1]~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N33
cyclonev_lcell_comb \banco_registradores|rd2[1]~332 (
// Equation(s):
// \banco_registradores|rd2[1]~332_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[30][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[22][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[26][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[18][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][1]~q ),
	.datab(!\banco_registradores|regs[26][1]~q ),
	.datac(!\banco_registradores|regs[18][1]~q ),
	.datad(!\banco_registradores|regs[30][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~332 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~332 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[1]~332 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N57
cyclonev_lcell_comb \banco_registradores|rd2[1]~331 (
// Equation(s):
// \banco_registradores|rd2[1]~331_combout  = ( \banco_registradores|regs[21][1]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[25][1]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[29][1]~q ))) ) ) ) # ( !\banco_registradores|regs[21][1]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[25][1]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[29][1]~q ))) ) ) ) # ( \banco_registradores|regs[21][1]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[17][1]~q ) ) ) ) # ( !\banco_registradores|regs[21][1]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[17][1]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[25][1]~q ),
	.datab(!\banco_registradores|regs[17][1]~q ),
	.datac(!\banco_registradores|regs[29][1]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[21][1]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~331 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~331 .lut_mask = 64'h330033FF550F550F;
defparam \banco_registradores|rd2[1]~331 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N3
cyclonev_lcell_comb \banco_registradores|rd2[1]~330 (
// Equation(s):
// \banco_registradores|rd2[1]~330_combout  = ( \banco_registradores|regs[20][1]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[24][1]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[28][1]~q ))) ) ) ) # ( !\banco_registradores|regs[20][1]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[24][1]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[28][1]~q ))) ) ) ) # ( \banco_registradores|regs[20][1]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[16][1]~q ) ) ) ) # ( !\banco_registradores|regs[20][1]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[16][1]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[24][1]~q ),
	.datab(!\banco_registradores|regs[28][1]~q ),
	.datac(!\banco_registradores|regs[16][1]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[20][1]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~330 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~330 .lut_mask = 64'h0F000FFF55335533;
defparam \banco_registradores|rd2[1]~330 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N51
cyclonev_lcell_comb \banco_registradores|rd2[1]~333 (
// Equation(s):
// \banco_registradores|rd2[1]~333_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][1]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][1]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][1]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][1]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][1]~q ),
	.datab(!\banco_registradores|regs[23][1]~q ),
	.datac(!\banco_registradores|regs[19][1]~q ),
	.datad(!\banco_registradores|regs[31][1]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~333 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~333 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd2[1]~333 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N42
cyclonev_lcell_comb \banco_registradores|rd2[1]~334 (
// Equation(s):
// \banco_registradores|rd2[1]~334_combout  = ( \banco_registradores|rd2[1]~330_combout  & ( \banco_registradores|rd2[1]~333_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # ((\banco_registradores|rd2[1]~332_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|rd2[1]~331_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( !\banco_registradores|rd2[1]~330_combout  & ( \banco_registradores|rd2[1]~333_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[1]~332_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|rd2[1]~331_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) ) ) ) # ( \banco_registradores|rd2[1]~330_combout  & ( !\banco_registradores|rd2[1]~333_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # ((\banco_registradores|rd2[1]~332_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[1]~331_combout )))) ) ) ) # ( !\banco_registradores|rd2[1]~330_combout  & ( !\banco_registradores|rd2[1]~333_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[1]~332_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[1]~331_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[1]~332_combout ),
	.datad(!\banco_registradores|rd2[1]~331_combout ),
	.datae(!\banco_registradores|rd2[1]~330_combout ),
	.dataf(!\banco_registradores|rd2[1]~333_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~334 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~334 .lut_mask = 64'h02468ACE13579BDF;
defparam \banco_registradores|rd2[1]~334 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N36
cyclonev_lcell_comb \banco_registradores|rd2[1]~335 (
// Equation(s):
// \banco_registradores|rd2[1]~335_combout  = ( \banco_registradores|rd2[1]~328_combout  & ( \banco_registradores|rd2[1]~334_combout  & ( (((\banco_registradores|rd2[31]~1_combout  & \banco_registradores|rd2[1]~329_combout )) # 
// (\banco_registradores|rd2[14]~187_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[1]~328_combout  & ( \banco_registradores|rd2[1]~334_combout  & ( ((\banco_registradores|rd2[31]~1_combout  
// & \banco_registradores|rd2[1]~329_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( \banco_registradores|rd2[1]~328_combout  & ( !\banco_registradores|rd2[1]~334_combout  & ( ((\banco_registradores|rd2[31]~1_combout  
// & \banco_registradores|rd2[1]~329_combout )) # (\banco_registradores|rd2[14]~187_combout ) ) ) ) # ( !\banco_registradores|rd2[1]~328_combout  & ( !\banco_registradores|rd2[1]~334_combout  & ( (\banco_registradores|rd2[31]~1_combout  & 
// \banco_registradores|rd2[1]~329_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(!\banco_registradores|rd2[14]~187_combout ),
	.datac(!\banco_registradores|rd2[31]~1_combout ),
	.datad(!\banco_registradores|rd2[1]~329_combout ),
	.datae(!\banco_registradores|rd2[1]~328_combout ),
	.dataf(!\banco_registradores|rd2[1]~334_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[1]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[1]~335 .extended_lut = "off";
defparam \banco_registradores|rd2[1]~335 .lut_mask = 64'h000F333F555F777F;
defparam \banco_registradores|rd2[1]~335 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N30
cyclonev_lcell_comb \inst|Selector29~0 (
// Equation(s):
// \inst|Selector29~0_combout  = ( !\control_unit|Selector0~1_combout  & ( (!\control_unit|alu_op[2]~1_combout  & ((!\control_unit|alu_op[1]~3_combout  & (((\inst|Add0~117_sumout )))) # (\control_unit|alu_op[1]~3_combout  & (\inst17|o[2]~26_combout  & 
// ((\banco_registradores|rd1[2]~331_combout )))))) ) ) # ( \control_unit|Selector0~1_combout  & ( (!\control_unit|alu_op[2]~1_combout  & ((!\control_unit|alu_op[1]~3_combout  & (((\inst|Add1~117_sumout )))) # (\control_unit|alu_op[1]~3_combout  & 
// (((\banco_registradores|rd1[2]~331_combout )) # (\inst17|o[2]~26_combout ))))) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\inst17|o[2]~26_combout ),
	.datac(!\inst|Add1~117_sumout ),
	.datad(!\control_unit|alu_op[2]~1_combout ),
	.datae(!\control_unit|Selector0~1_combout ),
	.dataf(!\banco_registradores|rd1[2]~331_combout ),
	.datag(!\inst|Add0~117_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|Selector29~0 .extended_lut = "on";
defparam \inst|Selector29~0 .lut_mask = 64'h0A001B001B005F00;
defparam \inst|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N12
cyclonev_lcell_comb \inst18|o[2]~54 (
// Equation(s):
// \inst18|o[2]~54_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [2] & ( (!\control_unit|Decoder2~5_combout  & ((\control_unit|Decoder2~0_combout ) # (\inst|Selector29~0_combout ))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [2] 
// & ( (\inst|Selector29~0_combout  & (!\control_unit|Decoder2~5_combout  & !\control_unit|Decoder2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\inst|Selector29~0_combout ),
	.datac(!\control_unit|Decoder2~5_combout ),
	.datad(!\control_unit|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[2]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[2]~54 .extended_lut = "off";
defparam \inst18|o[2]~54 .lut_mask = 64'h3000300030F030F0;
defparam \inst18|o[2]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N26
dffeas \banco_registradores|regs[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[2]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][2] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N57
cyclonev_lcell_comb \banco_registradores|rd2[2]~347 (
// Equation(s):
// \banco_registradores|rd2[2]~347_combout  = ( \banco_registradores|regs[9][2]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[10][2]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[11][2]~q )) ) ) ) # ( !\banco_registradores|regs[9][2]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[10][2]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[11][2]~q )) ) ) ) # ( \banco_registradores|regs[9][2]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|regs[8][2]~q ) ) ) ) # ( !\banco_registradores|regs[9][2]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[8][2]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20]) ) ) )

	.dataa(!\banco_registradores|regs[11][2]~q ),
	.datab(!\banco_registradores|regs[8][2]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[10][2]~q ),
	.datae(!\banco_registradores|regs[9][2]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~347 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~347 .lut_mask = 64'h30303F3F05F505F5;
defparam \banco_registradores|rd2[2]~347 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N27
cyclonev_lcell_comb \banco_registradores|rd2[2]~318 (
// Equation(s):
// \banco_registradores|rd2[2]~318_combout  = ( \banco_registradores|rd2[2]~347_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[2]~347_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~318 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~318 .lut_mask = 64'h000000000000CC00;
defparam \banco_registradores|rd2[2]~318 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N48
cyclonev_lcell_comb \banco_registradores|rd2[2]~324 (
// Equation(s):
// \banco_registradores|rd2[2]~324_combout  = ( \banco_registradores|rd2[2]~323_combout  & ( \banco_registradores|rd2[2]~317_combout  ) ) # ( !\banco_registradores|rd2[2]~323_combout  & ( \banco_registradores|rd2[2]~317_combout  ) ) # ( 
// \banco_registradores|rd2[2]~323_combout  & ( !\banco_registradores|rd2[2]~317_combout  & ( (\banco_registradores|rd2[2]~318_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[2]~323_combout  & 
// ( !\banco_registradores|rd2[2]~317_combout  & ( \banco_registradores|rd2[2]~318_combout  ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[2]~318_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[2]~323_combout ),
	.dataf(!\banco_registradores|rd2[2]~317_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[2]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[2]~324 .extended_lut = "off";
defparam \banco_registradores|rd2[2]~324 .lut_mask = 64'h0F0F5F5FFFFFFFFF;
defparam \banco_registradores|rd2[2]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N57
cyclonev_lcell_comb \inst18|o[9]~47 (
// Equation(s):
// \inst18|o[9]~47_combout  = ( \inst|Selector22~2_combout  & ( (!\control_unit|Decoder2~5_combout  & ((!\control_unit|Decoder2~0_combout ) # (\inst20|altsyncram_component|auto_generated|q_a [9]))) ) ) # ( !\inst|Selector22~2_combout  & ( 
// (\control_unit|Decoder2~0_combout  & (!\control_unit|Decoder2~5_combout  & \inst20|altsyncram_component|auto_generated|q_a [9])) ) )

	.dataa(!\control_unit|Decoder2~0_combout ),
	.datab(!\control_unit|Decoder2~5_combout ),
	.datac(gnd),
	.datad(!\inst20|altsyncram_component|auto_generated|q_a [9]),
	.datae(gnd),
	.dataf(!\inst|Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[9]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[9]~47 .extended_lut = "off";
defparam \inst18|o[9]~47 .lut_mask = 64'h0044004488CC88CC;
defparam \inst18|o[9]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N38
dffeas \banco_registradores|regs[20][9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[9]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[20][9] .is_wysiwyg = "true";
defparam \banco_registradores|regs[20][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N27
cyclonev_lcell_comb \banco_registradores|rd1[9]~249 (
// Equation(s):
// \banco_registradores|rd1[9]~249_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][9]~q ),
	.datab(!\banco_registradores|regs[24][9]~q ),
	.datac(!\banco_registradores|regs[28][9]~q ),
	.datad(!\banco_registradores|regs[16][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~249 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~249 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[9]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N3
cyclonev_lcell_comb \banco_registradores|rd1[9]~251 (
// Equation(s):
// \banco_registradores|rd1[9]~251_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][9]~q ),
	.datab(!\banco_registradores|regs[18][9]~q ),
	.datac(!\banco_registradores|regs[30][9]~q ),
	.datad(!\banco_registradores|regs[26][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~251 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~251 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[9]~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N30
cyclonev_lcell_comb \banco_registradores|rd1[9]~252 (
// Equation(s):
// \banco_registradores|rd1[9]~252_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][9]~q ),
	.datab(!\banco_registradores|regs[19][9]~q ),
	.datac(!\banco_registradores|regs[31][9]~q ),
	.datad(!\banco_registradores|regs[27][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~252 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~252 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[9]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N24
cyclonev_lcell_comb \banco_registradores|rd1[9]~250 (
// Equation(s):
// \banco_registradores|rd1[9]~250_combout  = ( \banco_registradores|regs[25][9]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\banco_registradores|regs[21][9]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[29][9]~q ))) ) ) ) # ( !\banco_registradores|regs[25][9]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[21][9]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|regs[29][9]~q ))) ) ) ) # ( \banco_registradores|regs[25][9]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|regs[17][9]~q ) ) ) ) # ( !\banco_registradores|regs[25][9]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( (\banco_registradores|regs[17][9]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) )

	.dataa(!\banco_registradores|regs[21][9]~q ),
	.datab(!\banco_registradores|regs[17][9]~q ),
	.datac(!\banco_registradores|regs[29][9]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|regs[25][9]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~250 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~250 .lut_mask = 64'h330033FF550F550F;
defparam \banco_registradores|rd1[9]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N6
cyclonev_lcell_comb \banco_registradores|rd1[9]~253 (
// Equation(s):
// \banco_registradores|rd1[9]~253_combout  = ( \banco_registradores|rd1[9]~252_combout  & ( \banco_registradores|rd1[9]~250_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[9]~249_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[9]~251_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[9]~252_combout  & ( 
// \banco_registradores|rd1[9]~250_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[9]~249_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[9]~251_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) 
// ) ) ) # ( \banco_registradores|rd1[9]~252_combout  & ( !\banco_registradores|rd1[9]~250_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[9]~249_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[9]~251_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( !\banco_registradores|rd1[9]~252_combout  & ( !\banco_registradores|rd1[9]~250_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[9]~249_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[9]~251_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[9]~249_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[9]~251_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|rd1[9]~252_combout ),
	.dataf(!\banco_registradores|rd1[9]~250_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~253 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~253 .lut_mask = 64'h440C443F770C773F;
defparam \banco_registradores|rd1[9]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N51
cyclonev_lcell_comb \banco_registradores|rd1[9]~248 (
// Equation(s):
// \banco_registradores|rd1[9]~248_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[9][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][9]~q ),
	.datab(!\banco_registradores|regs[8][9]~q ),
	.datac(!\banco_registradores|regs[11][9]~q ),
	.datad(!\banco_registradores|regs[10][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~248 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~248 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[9]~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N48
cyclonev_lcell_comb \banco_registradores|rd1[9]~246 (
// Equation(s):
// \banco_registradores|rd1[9]~246_combout  = ( \banco_registradores|regs[2][9]~q  & ( \banco_registradores|regs[1][9]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [16]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|regs[3][9]~q ))) ) ) ) # ( !\banco_registradores|regs[2][9]~q  & ( 
// \banco_registradores|regs[1][9]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|regs[3][9]~q ))) ) ) ) # ( 
// \banco_registradores|regs[2][9]~q  & ( !\banco_registradores|regs[1][9]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # (\banco_registradores|regs[3][9]~q ))) 
// ) ) ) # ( !\banco_registradores|regs[2][9]~q  & ( !\banco_registradores|regs[1][9]~q  & ( (\banco_registradores|regs[3][9]~q  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [16])) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[3][9]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|regs[2][9]~q ),
	.dataf(!\banco_registradores|regs[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~246 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~246 .lut_mask = 64'h000300F30F030FF3;
defparam \banco_registradores|rd1[9]~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N57
cyclonev_lcell_comb \banco_registradores|rd1[9]~244 (
// Equation(s):
// \banco_registradores|rd1[9]~244_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][9]~q ),
	.datab(!\banco_registradores|regs[12][9]~q ),
	.datac(!\banco_registradores|regs[13][9]~q ),
	.datad(!\banco_registradores|regs[15][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~244 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~244 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd1[9]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N21
cyclonev_lcell_comb \banco_registradores|rd1[9]~245 (
// Equation(s):
// \banco_registradores|rd1[9]~245_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][9]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][9]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][9]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][9]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][9]~q ),
	.datab(!\banco_registradores|regs[6][9]~q ),
	.datac(!\banco_registradores|regs[5][9]~q ),
	.datad(!\banco_registradores|regs[4][9]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~245 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~245 .lut_mask = 64'h00FF33330F0F5555;
defparam \banco_registradores|rd1[9]~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \banco_registradores|rd1[9]~247 (
// Equation(s):
// \banco_registradores|rd1[9]~247_combout  = ( \banco_registradores|rd1[9]~244_combout  & ( \banco_registradores|rd1[9]~245_combout  & ( ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[9]~246_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[9]~244_combout  & ( \banco_registradores|rd1[9]~245_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|rd1[9]~246_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \banco_registradores|rd1[9]~244_combout  & ( !\banco_registradores|rd1[9]~245_combout  & ( 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[9]~246_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) ) ) ) # ( !\banco_registradores|rd1[9]~244_combout  & ( 
// !\banco_registradores|rd1[9]~245_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[9]~246_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|rd1[9]~246_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[9]~244_combout ),
	.dataf(!\banco_registradores|rd1[9]~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~247 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~247 .lut_mask = 64'h0C000CFF3F003FFF;
defparam \banco_registradores|rd1[9]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \banco_registradores|rd1[9]~254 (
// Equation(s):
// \banco_registradores|rd1[9]~254_combout  = ( \banco_registradores|rd1[9]~248_combout  & ( \banco_registradores|rd1[9]~247_combout  & ( (((\banco_registradores|rd1[9]~253_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [19])) # 
// (\banco_registradores|rd1[31]~1_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[9]~248_combout  & ( \banco_registradores|rd1[9]~247_combout  & ( ((\banco_registradores|rd1[9]~253_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [19])) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[9]~248_combout  & ( !\banco_registradores|rd1[9]~247_combout  & ( ((\banco_registradores|rd1[9]~253_combout  
// & \memoria_instrucao|altsyncram_component|auto_generated|q_a [19])) # (\banco_registradores|rd1[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd1[9]~248_combout  & ( !\banco_registradores|rd1[9]~247_combout  & ( (\banco_registradores|rd1[9]~253_combout  
// & \memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) )

	.dataa(!\banco_registradores|rd1[14]~192_combout ),
	.datab(!\banco_registradores|rd1[31]~1_combout ),
	.datac(!\banco_registradores|rd1[9]~253_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\banco_registradores|rd1[9]~248_combout ),
	.dataf(!\banco_registradores|rd1[9]~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[9]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[9]~254 .extended_lut = "off";
defparam \banco_registradores|rd1[9]~254 .lut_mask = 64'h000F333F555F777F;
defparam \banco_registradores|rd1[9]~254 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N33
cyclonev_lcell_comb \inst|Add1~85 (
// Equation(s):
// \inst|Add1~85_sumout  = SUM(( \banco_registradores|rd1[10]~243_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[10]~236_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [30])))) ) + ( \inst|Add1~90  ))
// \inst|Add1~86  = CARRY(( \banco_registradores|rd1[10]~243_combout  ) + ( (!\control_unit|WideOr2~1_combout  & (((!\banco_registradores|rd2[10]~236_combout )))) # (\control_unit|WideOr2~1_combout  & ((!\gerador_imediatos|WideOr2~1_combout ) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [30])))) ) + ( \inst|Add1~90  ))

	.dataa(!\control_unit|WideOr2~1_combout ),
	.datab(!\gerador_imediatos|WideOr2~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [30]),
	.datad(!\banco_registradores|rd1[10]~243_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[10]~236_combout ),
	.datag(gnd),
	.cin(\inst|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~85_sumout ),
	.cout(\inst|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~85 .extended_lut = "off";
defparam \inst|Add1~85 .lut_mask = 64'h000001AB000000FF;
defparam \inst|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N30
cyclonev_lcell_comb \inst|Add0~85 (
// Equation(s):
// \inst|Add0~85_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[10]~236_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// (\banco_registradores|rd2[10]~236_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|imm[10]~1_combout ))))) ) + ( \banco_registradores|rd1[10]~243_combout  ) + ( \inst|Add0~90  ))
// \inst|Add0~86  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[10]~236_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// (\banco_registradores|rd2[10]~236_combout )) # (\control_unit|WideOr2~0_combout  & ((\gerador_imediatos|imm[10]~1_combout ))))) ) + ( \banco_registradores|rd1[10]~243_combout  ) + ( \inst|Add0~90  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\banco_registradores|rd2[10]~236_combout ),
	.datad(!\gerador_imediatos|imm[10]~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[10]~243_combout ),
	.datag(gnd),
	.cin(\inst|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~85_sumout ),
	.cout(\inst|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~85 .extended_lut = "off";
defparam \inst|Add0~85 .lut_mask = 64'h0000FF0000000E1F;
defparam \inst|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N0
cyclonev_lcell_comb \inst18|o[10]~45 (
// Equation(s):
// \inst18|o[10]~45_combout  = ( \banco_registradores|rd1[10]~243_combout  & ( \inst|Add0~85_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )) # (\inst|Add1~85_sumout ))) # (\control_unit|alu_op[1]~3_combout  & 
// (((!\inst17|o[10]~21_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\banco_registradores|rd1[10]~243_combout  & ( \inst|Add0~85_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )) # 
// (\inst|Add1~85_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout  & !\inst17|o[10]~21_combout )))) ) ) ) # ( \banco_registradores|rd1[10]~243_combout  & ( !\inst|Add0~85_sumout  & ( (!\control_unit|alu_op[1]~3_combout 
//  & (\inst|Add1~85_sumout  & (\control_unit|Selector0~1_combout ))) # (\control_unit|alu_op[1]~3_combout  & (((!\inst17|o[10]~21_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\banco_registradores|rd1[10]~243_combout  & ( 
// !\inst|Add0~85_sumout  & ( (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout  & (\inst|Add1~85_sumout )) # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[10]~21_combout ))))) ) ) )

	.dataa(!\inst|Add1~85_sumout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\inst17|o[10]~21_combout ),
	.datae(!\banco_registradores|rd1[10]~243_combout ),
	.dataf(!\inst|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[10]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[10]~45 .extended_lut = "off";
defparam \inst18|o[10]~45 .lut_mask = 64'h07043707C7C4F7C7;
defparam \inst18|o[10]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N36
cyclonev_lcell_comb \inst18|o[10]~46 (
// Equation(s):
// \inst18|o[10]~46_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [10] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & (\inst18|o[10]~45_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|imm[10]~1_combout ))))) # 
// (\inst18|o[20]~1_combout  & (((\inst18|o[20]~3_combout )))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [10] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & (\inst18|o[10]~45_combout )) # (\inst18|o[20]~3_combout  & 
// ((\gerador_imediatos|imm[10]~1_combout ))))) ) )

	.dataa(!\inst18|o[10]~45_combout ),
	.datab(!\gerador_imediatos|imm[10]~1_combout ),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(!\inst18|o[20]~3_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[10]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[10]~46 .extended_lut = "off";
defparam \inst18|o[10]~46 .lut_mask = 64'h50305030503F503F;
defparam \inst18|o[10]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N48
cyclonev_lcell_comb \banco_registradores|regs[9][10]~feeder (
// Equation(s):
// \banco_registradores|regs[9][10]~feeder_combout  = ( \inst18|o[10]~46_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[10]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][10]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N50
dffeas \banco_registradores|regs[9][10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][10] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N39
cyclonev_lcell_comb \banco_registradores|rd2[10]~350 (
// Equation(s):
// \banco_registradores|rd2[10]~350_combout  = ( \banco_registradores|regs[10][10]~q  & ( \banco_registradores|regs[8][10]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[9][10]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[11][10]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[10][10]~q  & ( \banco_registradores|regs[8][10]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[9][10]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[11][10]~q ))))) ) ) ) # ( \banco_registradores|regs[10][10]~q  & ( !\banco_registradores|regs[8][10]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[9][10]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[11][10]~q ))))) ) ) ) # ( !\banco_registradores|regs[10][10]~q  & ( !\banco_registradores|regs[8][10]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[9][10]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[11][10]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|regs[9][10]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[11][10]~q ),
	.datae(!\banco_registradores|regs[10][10]~q ),
	.dataf(!\banco_registradores|regs[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~350 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~350 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \banco_registradores|rd2[10]~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N12
cyclonev_lcell_comb \banco_registradores|rd2[10]~230 (
// Equation(s):
// \banco_registradores|rd2[10]~230_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|rd2[10]~350_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|rd2[10]~350_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~230 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~230 .lut_mask = 64'h000000000000A0A0;
defparam \banco_registradores|rd2[10]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N9
cyclonev_lcell_comb \banco_registradores|rd2[10]~236 (
// Equation(s):
// \banco_registradores|rd2[10]~236_combout  = ( \banco_registradores|rd2[10]~235_combout  & ( \banco_registradores|rd2[10]~229_combout  ) ) # ( !\banco_registradores|rd2[10]~235_combout  & ( \banco_registradores|rd2[10]~229_combout  ) ) # ( 
// \banco_registradores|rd2[10]~235_combout  & ( !\banco_registradores|rd2[10]~229_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[10]~230_combout ) ) ) ) # ( 
// !\banco_registradores|rd2[10]~235_combout  & ( !\banco_registradores|rd2[10]~229_combout  & ( \banco_registradores|rd2[10]~230_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[10]~230_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[10]~235_combout ),
	.dataf(!\banco_registradores|rd2[10]~229_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[10]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[10]~236 .extended_lut = "off";
defparam \banco_registradores|rd2[10]~236 .lut_mask = 64'h0F0F0FFFFFFFFFFF;
defparam \banco_registradores|rd2[10]~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N33
cyclonev_lcell_comb \inst|Add0~81 (
// Equation(s):
// \inst|Add0~81_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[11]~225_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[11]~225_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector19~1_combout )))) ) + ( \banco_registradores|rd1[11]~232_combout  ) + ( \inst|Add0~86  ))
// \inst|Add0~82  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[11]~225_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[11]~225_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector19~1_combout )))) ) + ( \banco_registradores|rd1[11]~232_combout  ) + ( \inst|Add0~86  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector19~1_combout ),
	.datad(!\banco_registradores|rd2[11]~225_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[11]~232_combout ),
	.datag(gnd),
	.cin(\inst|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~81_sumout ),
	.cout(\inst|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~81 .extended_lut = "off";
defparam \inst|Add0~81 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N36
cyclonev_lcell_comb \inst|Add1~81 (
// Equation(s):
// \inst|Add1~81_sumout  = SUM(( \banco_registradores|rd1[11]~232_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[11]~225_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[11]~225_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector19~1_combout )))) ) + ( \inst|Add1~86  ))
// \inst|Add1~82  = CARRY(( \banco_registradores|rd1[11]~232_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[11]~225_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[11]~225_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector19~1_combout )))) ) + ( \inst|Add1~86  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector19~1_combout ),
	.datad(!\banco_registradores|rd1[11]~232_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[11]~225_combout ),
	.datag(gnd),
	.cin(\inst|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~81_sumout ),
	.cout(\inst|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~81 .extended_lut = "off";
defparam \inst|Add1~81 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \inst18|o[11]~43 (
// Equation(s):
// \inst18|o[11]~43_combout  = ( \inst|Add0~81_sumout  & ( \inst|Add1~81_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\inst17|o[11]~20_combout  & ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[11]~232_combout ))) # 
// (\inst17|o[11]~20_combout  & (\banco_registradores|rd1[11]~232_combout  & \control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add0~81_sumout  & ( \inst|Add1~81_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout )))) 
// # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[11]~20_combout  & ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[11]~232_combout ))) # (\inst17|o[11]~20_combout  & (\banco_registradores|rd1[11]~232_combout  & 
// \control_unit|Selector0~1_combout )))) ) ) ) # ( \inst|Add0~81_sumout  & ( !\inst|Add1~81_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[11]~20_combout  & 
// ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[11]~232_combout ))) # (\inst17|o[11]~20_combout  & (\banco_registradores|rd1[11]~232_combout  & \control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add0~81_sumout  & ( 
// !\inst|Add1~81_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[11]~20_combout  & ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[11]~232_combout ))) # (\inst17|o[11]~20_combout  & (\banco_registradores|rd1[11]~232_combout  
// & \control_unit|Selector0~1_combout )))) ) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\inst17|o[11]~20_combout ),
	.datac(!\banco_registradores|rd1[11]~232_combout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\inst|Add0~81_sumout ),
	.dataf(!\inst|Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[11]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[11]~43 .extended_lut = "off";
defparam \inst18|o[11]~43 .lut_mask = 64'h0445AE4504EFAEEF;
defparam \inst18|o[11]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N45
cyclonev_lcell_comb \inst18|o[11]~44 (
// Equation(s):
// \inst18|o[11]~44_combout  = ( \inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [11] & ( \inst18|o[20]~3_combout  ) ) ) # ( !\inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [11] & ( 
// (!\inst18|o[20]~3_combout  & (\inst18|o[11]~43_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector19~1_combout ))) ) ) ) # ( !\inst18|o[20]~1_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [11] & ( 
// (!\inst18|o[20]~3_combout  & (\inst18|o[11]~43_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector19~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\inst18|o[20]~3_combout ),
	.datac(!\inst18|o[11]~43_combout ),
	.datad(!\gerador_imediatos|Selector19~1_combout ),
	.datae(!\inst18|o[20]~1_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[11]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[11]~44 .extended_lut = "off";
defparam \inst18|o[11]~44 .lut_mask = 64'h0C3F00000C3F3333;
defparam \inst18|o[11]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y9_N32
dffeas \banco_registradores|regs[9][11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][11] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N27
cyclonev_lcell_comb \banco_registradores|rd2[11]~349 (
// Equation(s):
// \banco_registradores|rd2[11]~349_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[11][11]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[9][11]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[11][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[8][11]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[10][11]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[11][11]~q  & ( (\banco_registradores|regs[9][11]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[11][11]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[8][11]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[10][11]~q )) ) ) )

	.dataa(!\banco_registradores|regs[9][11]~q ),
	.datab(!\banco_registradores|regs[10][11]~q ),
	.datac(!\banco_registradores|regs[8][11]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[11][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~349 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~349 .lut_mask = 64'h0F3355000F3355FF;
defparam \banco_registradores|rd2[11]~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N45
cyclonev_lcell_comb \banco_registradores|rd2[11]~219 (
// Equation(s):
// \banco_registradores|rd2[11]~219_combout  = ( \banco_registradores|rd2[11]~349_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[11]~349_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~219 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~219 .lut_mask = 64'h000000000000AA00;
defparam \banco_registradores|rd2[11]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \banco_registradores|rd2[11]~225 (
// Equation(s):
// \banco_registradores|rd2[11]~225_combout  = ( \banco_registradores|rd2[11]~224_combout  & ( \banco_registradores|rd2[11]~218_combout  ) ) # ( !\banco_registradores|rd2[11]~224_combout  & ( \banco_registradores|rd2[11]~218_combout  ) ) # ( 
// \banco_registradores|rd2[11]~224_combout  & ( !\banco_registradores|rd2[11]~218_combout  & ( (\banco_registradores|rd2[11]~219_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\banco_registradores|rd2[11]~224_combout  & ( !\banco_registradores|rd2[11]~218_combout  & ( \banco_registradores|rd2[11]~219_combout  ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[11]~219_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[11]~224_combout ),
	.dataf(!\banco_registradores|rd2[11]~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[11]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[11]~225 .extended_lut = "off";
defparam \banco_registradores|rd2[11]~225 .lut_mask = 64'h0F0F5F5FFFFFFFFF;
defparam \banco_registradores|rd2[11]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N36
cyclonev_lcell_comb \inst|Add0~77 (
// Equation(s):
// \inst|Add0~77_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[12]~214_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[12]~214_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector18~0_combout )))) ) + ( \banco_registradores|rd1[12]~221_combout  ) + ( \inst|Add0~82  ))
// \inst|Add0~78  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[12]~214_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[12]~214_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector18~0_combout )))) ) + ( \banco_registradores|rd1[12]~221_combout  ) + ( \inst|Add0~82  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector18~0_combout ),
	.datad(!\banco_registradores|rd2[12]~214_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[12]~221_combout ),
	.datag(gnd),
	.cin(\inst|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~77_sumout ),
	.cout(\inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~77 .extended_lut = "off";
defparam \inst|Add0~77 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N39
cyclonev_lcell_comb \inst|Add1~77 (
// Equation(s):
// \inst|Add1~77_sumout  = SUM(( \banco_registradores|rd1[12]~221_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[12]~214_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[12]~214_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector18~0_combout )))) ) + ( \inst|Add1~82  ))
// \inst|Add1~78  = CARRY(( \banco_registradores|rd1[12]~221_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[12]~214_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[12]~214_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector18~0_combout )))) ) + ( \inst|Add1~82  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector18~0_combout ),
	.datad(!\banco_registradores|rd1[12]~221_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[12]~214_combout ),
	.datag(gnd),
	.cin(\inst|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~77_sumout ),
	.cout(\inst|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~77 .extended_lut = "off";
defparam \inst|Add1~77 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \inst18|o[12]~41 (
// Equation(s):
// \inst18|o[12]~41_combout  = ( \inst17|o[12]~19_combout  & ( \inst|Add1~77_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout ) # (\inst|Add0~77_sumout )))) # (\control_unit|alu_op[1]~3_combout  & 
// (\banco_registradores|rd1[12]~221_combout  & ((\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst17|o[12]~19_combout  & ( \inst|Add1~77_sumout  & ( ((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add0~77_sumout ))) # 
// (\control_unit|alu_op[1]~3_combout  & (\banco_registradores|rd1[12]~221_combout ))) # (\control_unit|Selector0~1_combout ) ) ) ) # ( \inst17|o[12]~19_combout  & ( !\inst|Add1~77_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((\inst|Add0~77_sumout  & 
// !\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & (\banco_registradores|rd1[12]~221_combout  & ((\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst17|o[12]~19_combout  & ( !\inst|Add1~77_sumout  & ( 
// (!\control_unit|alu_op[1]~3_combout  & (((\inst|Add0~77_sumout  & !\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[12]~221_combout ))) ) ) )

	.dataa(!\banco_registradores|rd1[12]~221_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst|Add0~77_sumout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\inst17|o[12]~19_combout ),
	.dataf(!\inst|Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[12]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[12]~41 .extended_lut = "off";
defparam \inst18|o[12]~41 .lut_mask = 64'h1D330C111DFF0CDD;
defparam \inst18|o[12]~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \inst20|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\control_unit|Decoder2~2_combout ),
	.portare(!\control_unit|Decoder2~2_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock_mem_dados~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\banco_registradores|rd2[21]~118_combout ,\banco_registradores|rd2[20]~128_combout ,\banco_registradores|rd2[19]~139_combout ,\banco_registradores|rd2[18]~150_combout ,\banco_registradores|rd2[17]~161_combout ,\banco_registradores|rd2[16]~172_combout ,
\banco_registradores|rd2[15]~183_combout ,\banco_registradores|rd2[14]~194_combout ,\banco_registradores|rd2[13]~204_combout ,\banco_registradores|rd2[12]~214_combout }),
	.portaaddr({\inst|Selector22~2_combout ,\inst|Selector23~2_combout ,\inst|Selector24~1_combout ,\inst|Selector25~2_combout ,\inst|Selector26~2_combout ,\inst|Selector27~2_combout ,\inst|Selector28~3_combout ,\inst|Selector29~0_combout ,\inst|Selector30~2_combout ,
\inst|Selector31~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst20|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .init_file = "de1_data.mif";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem_dados:inst20|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 1023;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 1024;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "dont_care";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 10;
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \inst20|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N45
cyclonev_lcell_comb \inst18|o[12]~42 (
// Equation(s):
// \inst18|o[12]~42_combout  = ( \inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [12] & ( \inst18|o[20]~3_combout  ) ) ) # ( !\inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [12] & ( 
// (!\inst18|o[20]~3_combout  & ((\inst18|o[12]~41_combout ))) # (\inst18|o[20]~3_combout  & (\gerador_imediatos|Selector18~0_combout )) ) ) ) # ( !\inst18|o[20]~1_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [12] & ( 
// (!\inst18|o[20]~3_combout  & ((\inst18|o[12]~41_combout ))) # (\inst18|o[20]~3_combout  & (\gerador_imediatos|Selector18~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\gerador_imediatos|Selector18~0_combout ),
	.datac(!\inst18|o[20]~3_combout ),
	.datad(!\inst18|o[12]~41_combout ),
	.datae(!\inst18|o[20]~1_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[12]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[12]~42 .extended_lut = "off";
defparam \inst18|o[12]~42 .lut_mask = 64'h03F3000003F30F0F;
defparam \inst18|o[12]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y9_N17
dffeas \banco_registradores|regs[9][12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[12]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][12] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N30
cyclonev_lcell_comb \banco_registradores|rd2[12]~352 (
// Equation(s):
// \banco_registradores|rd2[12]~352_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|rd2[31]~1_combout  & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[8][12]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[9][12]~q ))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// (\banco_registradores|rd2[31]~1_combout  & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][12]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[11][12]~q )))))) ) )

	.dataa(!\banco_registradores|rd2[31]~1_combout ),
	.datab(!\banco_registradores|regs[9][12]~q ),
	.datac(!\banco_registradores|regs[10][12]~q ),
	.datad(!\banco_registradores|regs[11][12]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(!\banco_registradores|regs[8][12]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~352 .extended_lut = "on";
defparam \banco_registradores|rd2[12]~352 .lut_mask = 64'h0505050511110055;
defparam \banco_registradores|rd2[12]~352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N0
cyclonev_lcell_comb \banco_registradores|rd2[12]~214 (
// Equation(s):
// \banco_registradores|rd2[12]~214_combout  = ( \banco_registradores|rd2[12]~213_combout  & ( \banco_registradores|rd2[12]~208_combout  ) ) # ( !\banco_registradores|rd2[12]~213_combout  & ( \banco_registradores|rd2[12]~208_combout  ) ) # ( 
// \banco_registradores|rd2[12]~213_combout  & ( !\banco_registradores|rd2[12]~208_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[12]~352_combout ) ) ) ) # ( 
// !\banco_registradores|rd2[12]~213_combout  & ( !\banco_registradores|rd2[12]~208_combout  & ( \banco_registradores|rd2[12]~352_combout  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[12]~352_combout ),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[12]~213_combout ),
	.dataf(!\banco_registradores|rd2[12]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[12]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[12]~214 .extended_lut = "off";
defparam \banco_registradores|rd2[12]~214 .lut_mask = 64'h333333FFFFFFFFFF;
defparam \banco_registradores|rd2[12]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N39
cyclonev_lcell_comb \inst|Add0~73 (
// Equation(s):
// \inst|Add0~73_sumout  = SUM(( \banco_registradores|rd1[13]~210_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[13]~204_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [1] & ((!\control_unit|WideOr2~0_combout  & ((\banco_registradores|rd2[13]~204_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector17~0_combout )))) ) + ( \inst|Add0~78  ))
// \inst|Add0~74  = CARRY(( \banco_registradores|rd1[13]~210_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[13]~204_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] 
// & ((!\control_unit|WideOr2~0_combout  & ((\banco_registradores|rd2[13]~204_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector17~0_combout )))) ) + ( \inst|Add0~78  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector17~0_combout ),
	.datad(!\banco_registradores|rd1[13]~210_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[13]~204_combout ),
	.datag(gnd),
	.cin(\inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~73_sumout ),
	.cout(\inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~73 .extended_lut = "off";
defparam \inst|Add0~73 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N42
cyclonev_lcell_comb \inst|Add1~73 (
// Equation(s):
// \inst|Add1~73_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[13]~204_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[13]~204_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector17~0_combout )))) ) + ( \banco_registradores|rd1[13]~210_combout  ) + ( \inst|Add1~78  ))
// \inst|Add1~74  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[13]~204_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[13]~204_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector17~0_combout )))) ) + ( \banco_registradores|rd1[13]~210_combout  ) + ( \inst|Add1~78  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector17~0_combout ),
	.datad(!\banco_registradores|rd2[13]~204_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[13]~210_combout ),
	.datag(gnd),
	.cin(\inst|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~73_sumout ),
	.cout(\inst|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~73 .extended_lut = "off";
defparam \inst|Add1~73 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N54
cyclonev_lcell_comb \inst18|o[13]~39 (
// Equation(s):
// \inst18|o[13]~39_combout  = ( \inst|Add1~73_sumout  & ( \inst17|o[13]~18_combout  & ( (!\control_unit|Selector0~1_combout  & (((\inst|Add0~73_sumout  & !\control_unit|alu_op[1]~3_combout )))) # (\control_unit|Selector0~1_combout  & 
// (((!\control_unit|alu_op[1]~3_combout )) # (\banco_registradores|rd1[13]~210_combout ))) ) ) ) # ( !\inst|Add1~73_sumout  & ( \inst17|o[13]~18_combout  & ( (!\control_unit|Selector0~1_combout  & (((\inst|Add0~73_sumout  & 
// !\control_unit|alu_op[1]~3_combout )))) # (\control_unit|Selector0~1_combout  & (\banco_registradores|rd1[13]~210_combout  & ((\control_unit|alu_op[1]~3_combout )))) ) ) ) # ( \inst|Add1~73_sumout  & ( !\inst17|o[13]~18_combout  & ( 
// ((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add0~73_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (\banco_registradores|rd1[13]~210_combout ))) # (\control_unit|Selector0~1_combout ) ) ) ) # ( !\inst|Add1~73_sumout  & ( !\inst17|o[13]~18_combout  
// & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout  & ((\inst|Add0~73_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (\banco_registradores|rd1[13]~210_combout )))) # (\control_unit|Selector0~1_combout  & 
// (((\control_unit|alu_op[1]~3_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[13]~210_combout ),
	.datab(!\control_unit|Selector0~1_combout ),
	.datac(!\inst|Add0~73_sumout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\inst|Add1~73_sumout ),
	.dataf(!\inst17|o[13]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[13]~39 .extended_lut = "off";
defparam \inst18|o[13]~39 .lut_mask = 64'h0C773F770C113F11;
defparam \inst18|o[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y7_N12
cyclonev_lcell_comb \inst18|o[13]~40 (
// Equation(s):
// \inst18|o[13]~40_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [13] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & ((\inst18|o[13]~39_combout ))) # (\inst18|o[20]~3_combout  & (\gerador_imediatos|Selector17~0_combout )))) # 
// (\inst18|o[20]~1_combout  & (((\inst18|o[20]~3_combout )))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [13] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & ((\inst18|o[13]~39_combout ))) # (\inst18|o[20]~3_combout  & 
// (\gerador_imediatos|Selector17~0_combout )))) ) )

	.dataa(!\gerador_imediatos|Selector17~0_combout ),
	.datab(!\inst18|o[13]~39_combout ),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(!\inst18|o[20]~3_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[13]~40 .extended_lut = "off";
defparam \inst18|o[13]~40 .lut_mask = 64'h30503050305F305F;
defparam \inst18|o[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N38
dffeas \banco_registradores|regs[10][13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[13]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[10][13] .is_wysiwyg = "true";
defparam \banco_registradores|regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N18
cyclonev_lcell_comb \banco_registradores|rd2[13]~356 (
// Equation(s):
// \banco_registradores|rd2[13]~356_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[8][13]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\banco_registradores|regs[9][13]~q )))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// (\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[10][13]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (((\banco_registradores|regs[11][13]~q )))))) ) )

	.dataa(!\banco_registradores|rd2[31]~1_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datac(!\banco_registradores|regs[10][13]~q ),
	.datad(!\banco_registradores|regs[11][13]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[9][13]~q ),
	.datag(!\banco_registradores|regs[8][13]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~356 .extended_lut = "on";
defparam \banco_registradores|rd2[13]~356 .lut_mask = 64'h0404041515150415;
defparam \banco_registradores|rd2[13]~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \banco_registradores|rd2[13]~204 (
// Equation(s):
// \banco_registradores|rd2[13]~204_combout  = ( \banco_registradores|rd2[13]~203_combout  & ( \banco_registradores|rd2[13]~198_combout  ) ) # ( !\banco_registradores|rd2[13]~203_combout  & ( \banco_registradores|rd2[13]~198_combout  ) ) # ( 
// \banco_registradores|rd2[13]~203_combout  & ( !\banco_registradores|rd2[13]~198_combout  & ( (\banco_registradores|rd2[13]~356_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( 
// !\banco_registradores|rd2[13]~203_combout  & ( !\banco_registradores|rd2[13]~198_combout  & ( \banco_registradores|rd2[13]~356_combout  ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[13]~356_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rd2[13]~203_combout ),
	.dataf(!\banco_registradores|rd2[13]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[13]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[13]~204 .extended_lut = "off";
defparam \banco_registradores|rd2[13]~204 .lut_mask = 64'h0F0F5F5FFFFFFFFF;
defparam \banco_registradores|rd2[13]~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N45
cyclonev_lcell_comb \inst|Add1~69 (
// Equation(s):
// \inst|Add1~69_sumout  = SUM(( \banco_registradores|rd1[14]~199_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[14]~194_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[14]~194_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector16~0_combout )))) ) + ( \inst|Add1~74  ))
// \inst|Add1~70  = CARRY(( \banco_registradores|rd1[14]~199_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[14]~194_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[14]~194_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector16~0_combout )))) ) + ( \inst|Add1~74  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector16~0_combout ),
	.datad(!\banco_registradores|rd1[14]~199_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[14]~194_combout ),
	.datag(gnd),
	.cin(\inst|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~69_sumout ),
	.cout(\inst|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~69 .extended_lut = "off";
defparam \inst|Add1~69 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N42
cyclonev_lcell_comb \inst|Add0~69 (
// Equation(s):
// \inst|Add0~69_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[14]~194_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[14]~194_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector16~0_combout )))) ) + ( \banco_registradores|rd1[14]~199_combout  ) + ( \inst|Add0~74  ))
// \inst|Add0~70  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[14]~194_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[14]~194_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector16~0_combout )))) ) + ( \banco_registradores|rd1[14]~199_combout  ) + ( \inst|Add0~74  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector16~0_combout ),
	.datad(!\banco_registradores|rd2[14]~194_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[14]~199_combout ),
	.datag(gnd),
	.cin(\inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~69_sumout ),
	.cout(\inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~69 .extended_lut = "off";
defparam \inst|Add0~69 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N42
cyclonev_lcell_comb \inst18|o[14]~37 (
// Equation(s):
// \inst18|o[14]~37_combout  = ( \banco_registradores|rd1[14]~199_combout  & ( \inst|Add0~69_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )) # (\inst|Add1~69_sumout ))) # (\control_unit|alu_op[1]~3_combout  & 
// (((!\inst17|o[14]~17_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\banco_registradores|rd1[14]~199_combout  & ( \inst|Add0~69_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )) # 
// (\inst|Add1~69_sumout ))) # (\control_unit|alu_op[1]~3_combout  & (((!\inst17|o[14]~17_combout  & \control_unit|Selector0~1_combout )))) ) ) ) # ( \banco_registradores|rd1[14]~199_combout  & ( !\inst|Add0~69_sumout  & ( (!\control_unit|alu_op[1]~3_combout 
//  & (\inst|Add1~69_sumout  & ((\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & (((!\inst17|o[14]~17_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\banco_registradores|rd1[14]~199_combout  & ( 
// !\inst|Add0~69_sumout  & ( (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout  & (\inst|Add1~69_sumout )) # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[14]~17_combout ))))) ) ) )

	.dataa(!\inst|Add1~69_sumout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst17|o[14]~17_combout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\banco_registradores|rd1[14]~199_combout ),
	.dataf(!\inst|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[14]~37 .extended_lut = "off";
defparam \inst18|o[14]~37 .lut_mask = 64'h00743077CC74FC77;
defparam \inst18|o[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N24
cyclonev_lcell_comb \inst18|o[14]~38 (
// Equation(s):
// \inst18|o[14]~38_combout  = ( \gerador_imediatos|Selector16~0_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [14] & ( ((!\inst18|o[20]~1_combout  & \inst18|o[14]~37_combout )) # (\inst18|o[20]~3_combout ) ) ) ) # ( 
// !\gerador_imediatos|Selector16~0_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [14] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[14]~37_combout )) # (\inst18|o[20]~3_combout  & (\inst18|o[20]~1_combout )) ) ) ) # 
// ( \gerador_imediatos|Selector16~0_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [14] & ( (!\inst18|o[20]~1_combout  & ((\inst18|o[14]~37_combout ) # (\inst18|o[20]~3_combout ))) ) ) ) # ( !\gerador_imediatos|Selector16~0_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [14] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[14]~37_combout )) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(!\inst18|o[20]~1_combout ),
	.datac(gnd),
	.datad(!\inst18|o[14]~37_combout ),
	.datae(!\gerador_imediatos|Selector16~0_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[14]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[14]~38 .extended_lut = "off";
defparam \inst18|o[14]~38 .lut_mask = 64'h008844CC119955DD;
defparam \inst18|o[14]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y9_N26
dffeas \banco_registradores|regs[11][14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[14]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][14] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N6
cyclonev_lcell_comb \banco_registradores|rd1[14]~193 (
// Equation(s):
// \banco_registradores|rd1[14]~193_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][14]~q ),
	.datab(!\banco_registradores|regs[9][14]~q ),
	.datac(!\banco_registradores|regs[10][14]~q ),
	.datad(!\banco_registradores|regs[8][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~193 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~193 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd1[14]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N45
cyclonev_lcell_comb \banco_registradores|rd1[14]~197 (
// Equation(s):
// \banco_registradores|rd1[14]~197_combout  = ( \banco_registradores|regs[27][14]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[31][14]~q ) ) ) ) # ( !\banco_registradores|regs[27][14]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[31][14]~q ) ) ) ) # ( \banco_registradores|regs[27][14]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[19][14]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[23][14]~q ))) ) ) ) # ( !\banco_registradores|regs[27][14]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[19][14]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[23][14]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[19][14]~q ),
	.datab(!\banco_registradores|regs[23][14]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[31][14]~q ),
	.datae(!\banco_registradores|regs[27][14]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~197 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~197 .lut_mask = 64'h53535353000FF0FF;
defparam \banco_registradores|rd1[14]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd1[14]~195 (
// Equation(s):
// \banco_registradores|rd1[14]~195_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][14]~q ),
	.datab(!\banco_registradores|regs[17][14]~q ),
	.datac(!\banco_registradores|regs[29][14]~q ),
	.datad(!\banco_registradores|regs[21][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~195 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~195 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[14]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y13_N24
cyclonev_lcell_comb \banco_registradores|rd1[14]~196 (
// Equation(s):
// \banco_registradores|rd1[14]~196_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][14]~q ),
	.datab(!\banco_registradores|regs[26][14]~q ),
	.datac(!\banco_registradores|regs[30][14]~q ),
	.datad(!\banco_registradores|regs[18][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~196 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~196 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd1[14]~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N15
cyclonev_lcell_comb \banco_registradores|rd1[14]~194 (
// Equation(s):
// \banco_registradores|rd1[14]~194_combout  = ( \banco_registradores|regs[28][14]~q  & ( \banco_registradores|regs[16][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\banco_registradores|regs[24][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|regs[20][14]~q )))) ) ) ) # ( !\banco_registradores|regs[28][14]~q  & ( \banco_registradores|regs[16][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\banco_registradores|regs[24][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|regs[20][14]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \banco_registradores|regs[28][14]~q  & ( !\banco_registradores|regs[16][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[24][14]~q  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|regs[20][14]~q )))) ) ) ) # ( !\banco_registradores|regs[28][14]~q  & ( !\banco_registradores|regs[16][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[24][14]~q  & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|regs[20][14]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\banco_registradores|regs[24][14]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|regs[20][14]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|regs[28][14]~q ),
	.dataf(!\banco_registradores|regs[16][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~194 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~194 .lut_mask = 64'h03440377CF44CF77;
defparam \banco_registradores|rd1[14]~194 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N39
cyclonev_lcell_comb \banco_registradores|rd1[14]~198 (
// Equation(s):
// \banco_registradores|rd1[14]~198_combout  = ( \banco_registradores|rd1[14]~196_combout  & ( \banco_registradores|rd1[14]~194_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[14]~195_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[14]~197_combout ))) ) ) ) # ( 
// !\banco_registradores|rd1[14]~196_combout  & ( \banco_registradores|rd1[14]~194_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((\banco_registradores|rd1[14]~195_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[14]~197_combout ))) ) ) ) # ( 
// \banco_registradores|rd1[14]~196_combout  & ( !\banco_registradores|rd1[14]~194_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[14]~195_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|rd1[14]~197_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[14]~196_combout  & ( !\banco_registradores|rd1[14]~194_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[14]~195_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[14]~197_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[14]~197_combout ),
	.datad(!\banco_registradores|rd1[14]~195_combout ),
	.datae(!\banco_registradores|rd1[14]~196_combout ),
	.dataf(!\banco_registradores|rd1[14]~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~198 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~198 .lut_mask = 64'h0123456789ABCDEF;
defparam \banco_registradores|rd1[14]~198 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N6
cyclonev_lcell_comb \banco_registradores|rd1[14]~188 (
// Equation(s):
// \banco_registradores|rd1[14]~188_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][14]~q ),
	.datab(!\banco_registradores|regs[12][14]~q ),
	.datac(!\banco_registradores|regs[14][14]~q ),
	.datad(!\banco_registradores|regs[13][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~188 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~188 .lut_mask = 64'h333300FF0F0F5555;
defparam \banco_registradores|rd1[14]~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N9
cyclonev_lcell_comb \banco_registradores|rd1[14]~190 (
// Equation(s):
// \banco_registradores|rd1[14]~190_combout  = ( \banco_registradores|regs[3][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[1][14]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|regs[2][14]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) # ( 
// !\banco_registradores|regs[3][14]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[1][14]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[2][14]~q )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[1][14]~q ),
	.datad(!\banco_registradores|regs[2][14]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~190 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~190 .lut_mask = 64'h0246024613571357;
defparam \banco_registradores|rd1[14]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N21
cyclonev_lcell_comb \banco_registradores|rd1[14]~189 (
// Equation(s):
// \banco_registradores|rd1[14]~189_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][14]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][14]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][14]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][14]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][14]~q ),
	.datab(!\banco_registradores|regs[7][14]~q ),
	.datac(!\banco_registradores|regs[5][14]~q ),
	.datad(!\banco_registradores|regs[6][14]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~189 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~189 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rd1[14]~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N6
cyclonev_lcell_comb \banco_registradores|rd1[14]~191 (
// Equation(s):
// \banco_registradores|rd1[14]~191_combout  = ( \banco_registradores|rd1[14]~189_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((\banco_registradores|rd1[14]~190_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((\banco_registradores|rd1[14]~188_combout )))) ) ) # ( !\banco_registradores|rd1[14]~189_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|rd1[14]~190_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (((\banco_registradores|rd1[14]~188_combout )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|rd1[14]~188_combout ),
	.datad(!\banco_registradores|rd1[14]~190_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[14]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~191 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~191 .lut_mask = 64'h058D058D27AF27AF;
defparam \banco_registradores|rd1[14]~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y9_N30
cyclonev_lcell_comb \banco_registradores|rd1[14]~199 (
// Equation(s):
// \banco_registradores|rd1[14]~199_combout  = ( \banco_registradores|rd1[14]~198_combout  & ( \banco_registradores|rd1[14]~191_combout  & ( (((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[14]~193_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19])) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( !\banco_registradores|rd1[14]~198_combout  & ( \banco_registradores|rd1[14]~191_combout  & ( 
// ((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[14]~193_combout )) # (\banco_registradores|rd1[14]~192_combout ) ) ) ) # ( \banco_registradores|rd1[14]~198_combout  & ( !\banco_registradores|rd1[14]~191_combout  & ( 
// ((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[14]~193_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[14]~198_combout  & ( !\banco_registradores|rd1[14]~191_combout  
// & ( (\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[14]~193_combout ) ) ) )

	.dataa(!\banco_registradores|rd1[14]~192_combout ),
	.datab(!\banco_registradores|rd1[31]~1_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datad(!\banco_registradores|rd1[14]~193_combout ),
	.datae(!\banco_registradores|rd1[14]~198_combout ),
	.dataf(!\banco_registradores|rd1[14]~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[14]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[14]~199 .extended_lut = "off";
defparam \banco_registradores|rd1[14]~199 .lut_mask = 64'h00330F3F55775F7F;
defparam \banco_registradores|rd1[14]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N48
cyclonev_lcell_comb \inst|Add1~65 (
// Equation(s):
// \inst|Add1~65_sumout  = SUM(( \banco_registradores|rd1[15]~187_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[15]~183_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[15]~183_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector15~3_combout )))) ) + ( \inst|Add1~70  ))
// \inst|Add1~66  = CARRY(( \banco_registradores|rd1[15]~187_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[15]~183_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[15]~183_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector15~3_combout )))) ) + ( \inst|Add1~70  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector15~3_combout ),
	.datad(!\banco_registradores|rd1[15]~187_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[15]~183_combout ),
	.datag(gnd),
	.cin(\inst|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~65_sumout ),
	.cout(\inst|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~65 .extended_lut = "off";
defparam \inst|Add1~65 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N45
cyclonev_lcell_comb \inst|Add0~65 (
// Equation(s):
// \inst|Add0~65_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[15]~183_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[15]~183_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector15~3_combout )))) ) + ( \banco_registradores|rd1[15]~187_combout  ) + ( \inst|Add0~70  ))
// \inst|Add0~66  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[15]~183_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[15]~183_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector15~3_combout )))) ) + ( \banco_registradores|rd1[15]~187_combout  ) + ( \inst|Add0~70  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector15~3_combout ),
	.datad(!\banco_registradores|rd2[15]~183_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[15]~187_combout ),
	.datag(gnd),
	.cin(\inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~65_sumout ),
	.cout(\inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~65 .extended_lut = "off";
defparam \inst|Add0~65 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N6
cyclonev_lcell_comb \inst18|o[15]~35 (
// Equation(s):
// \inst18|o[15]~35_combout  = ( \inst|Add1~65_sumout  & ( \inst|Add0~65_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\inst17|o[15]~16_combout  & ((\banco_registradores|rd1[15]~187_combout ) # (\control_unit|Selector0~1_combout ))) # 
// (\inst17|o[15]~16_combout  & (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[15]~187_combout ))) ) ) ) # ( !\inst|Add1~65_sumout  & ( \inst|Add0~65_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # 
// ((!\inst17|o[15]~16_combout  & \banco_registradores|rd1[15]~187_combout )))) # (\control_unit|Selector0~1_combout  & (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[15]~16_combout ) # (\banco_registradores|rd1[15]~187_combout )))) ) ) ) # ( 
// \inst|Add1~65_sumout  & ( !\inst|Add0~65_sumout  & ( (!\inst17|o[15]~16_combout  & (((\control_unit|alu_op[1]~3_combout  & \banco_registradores|rd1[15]~187_combout )) # (\control_unit|Selector0~1_combout ))) # (\inst17|o[15]~16_combout  & 
// (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (\banco_registradores|rd1[15]~187_combout )))) ) ) ) # ( !\inst|Add1~65_sumout  & ( !\inst|Add0~65_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[15]~16_combout 
//  & ((\banco_registradores|rd1[15]~187_combout ) # (\control_unit|Selector0~1_combout ))) # (\inst17|o[15]~16_combout  & (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[15]~187_combout )))) ) ) )

	.dataa(!\inst17|o[15]~16_combout ),
	.datab(!\control_unit|Selector0~1_combout ),
	.datac(!\control_unit|alu_op[1]~3_combout ),
	.datad(!\banco_registradores|rd1[15]~187_combout ),
	.datae(!\inst|Add1~65_sumout ),
	.dataf(!\inst|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[15]~35 .extended_lut = "off";
defparam \inst18|o[15]~35 .lut_mask = 64'h020B323BC2CBF2FB;
defparam \inst18|o[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N21
cyclonev_lcell_comb \inst18|o[15]~36 (
// Equation(s):
// \inst18|o[15]~36_combout  = ( \inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( \inst18|o[20]~3_combout  ) ) ) # ( !\inst18|o[20]~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst18|o[20]~3_combout  & (\inst18|o[15]~35_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector15~3_combout ))) ) ) ) # ( !\inst18|o[20]~1_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [15] & ( 
// (!\inst18|o[20]~3_combout  & (\inst18|o[15]~35_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector15~3_combout ))) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(gnd),
	.datac(!\inst18|o[15]~35_combout ),
	.datad(!\gerador_imediatos|Selector15~3_combout ),
	.datae(!\inst18|o[20]~1_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[15]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[15]~36 .extended_lut = "off";
defparam \inst18|o[15]~36 .lut_mask = 64'h0A5F00000A5F5555;
defparam \inst18|o[15]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N38
dffeas \banco_registradores|regs[21][15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[15]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[21][15] .is_wysiwyg = "true";
defparam \banco_registradores|regs[21][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N39
cyclonev_lcell_comb \banco_registradores|rd1[15]~178 (
// Equation(s):
// \banco_registradores|rd1[15]~178_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][15]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][15]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][15]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[21][15]~q ),
	.datab(!\banco_registradores|regs[29][15]~q ),
	.datac(!\banco_registradores|regs[25][15]~q ),
	.datad(!\banco_registradores|regs[17][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~178 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~178 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd1[15]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N39
cyclonev_lcell_comb \banco_registradores|rd1[15]~180 (
// Equation(s):
// \banco_registradores|rd1[15]~180_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[31][15]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[19][15]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[23][15]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[27][15]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|regs[31][15]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[27][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[19][15]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[23][15]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[19][15]~q ),
	.datab(!\banco_registradores|regs[23][15]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|regs[31][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[27][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~180 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~180 .lut_mask = 64'h5353000F5353F0FF;
defparam \banco_registradores|rd1[15]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N45
cyclonev_lcell_comb \banco_registradores|rd1[15]~179 (
// Equation(s):
// \banco_registradores|rd1[15]~179_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[30][15]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[18][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[22][15]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[26][15]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|regs[30][15]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[26][15]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[18][15]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[22][15]~q )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\banco_registradores|regs[30][15]~q ),
	.datac(!\banco_registradores|regs[22][15]~q ),
	.datad(!\banco_registradores|regs[18][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[26][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~179 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~179 .lut_mask = 64'h05AF111105AFBBBB;
defparam \banco_registradores|rd1[15]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N3
cyclonev_lcell_comb \banco_registradores|rd1[15]~177 (
// Equation(s):
// \banco_registradores|rd1[15]~177_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][15]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][15]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][15]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[28][15]~q ),
	.datab(!\banco_registradores|regs[16][15]~q ),
	.datac(!\banco_registradores|regs[20][15]~q ),
	.datad(!\banco_registradores|regs[24][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~177 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~177 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd1[15]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N27
cyclonev_lcell_comb \banco_registradores|rd1[15]~181 (
// Equation(s):
// \banco_registradores|rd1[15]~181_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|rd1[15]~177_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[15]~178_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[15]~180_combout ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|rd1[15]~177_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|rd1[15]~179_combout ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\banco_registradores|rd1[15]~177_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[15]~178_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[15]~180_combout ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\banco_registradores|rd1[15]~177_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// \banco_registradores|rd1[15]~179_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\banco_registradores|rd1[15]~178_combout ),
	.datac(!\banco_registradores|rd1[15]~180_combout ),
	.datad(!\banco_registradores|rd1[15]~179_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\banco_registradores|rd1[15]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~181 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~181 .lut_mask = 64'h00552727AAFF2727;
defparam \banco_registradores|rd1[15]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \banco_registradores|rd1[15]~183 (
// Equation(s):
// \banco_registradores|rd1[15]~183_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[2][15]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[3][15]~q ))) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// \banco_registradores|regs[1][15]~q ) ) )

	.dataa(!\banco_registradores|regs[2][15]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[3][15]~q ),
	.datad(!\banco_registradores|regs[1][15]~q ),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~183 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~183 .lut_mask = 64'h0033003347474747;
defparam \banco_registradores|rd1[15]~183 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N12
cyclonev_lcell_comb \banco_registradores|rd1[15]~184 (
// Equation(s):
// \banco_registradores|rd1[15]~184_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][15]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][15]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][15]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][15]~q ),
	.datab(!\banco_registradores|regs[14][15]~q ),
	.datac(!\banco_registradores|regs[15][15]~q ),
	.datad(!\banco_registradores|regs[12][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~184 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~184 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[15]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N39
cyclonev_lcell_comb \banco_registradores|rd1[15]~182 (
// Equation(s):
// \banco_registradores|rd1[15]~182_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][15]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][15]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][15]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[7][15]~q ),
	.datab(!\banco_registradores|regs[6][15]~q ),
	.datac(!\banco_registradores|regs[4][15]~q ),
	.datad(!\banco_registradores|regs[5][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~182 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~182 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[15]~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N36
cyclonev_lcell_comb \banco_registradores|rd1[15]~185 (
// Equation(s):
// \banco_registradores|rd1[15]~185_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][15]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][15]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[9][15]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[10][15]~q ),
	.datab(!\banco_registradores|regs[8][15]~q ),
	.datac(!\banco_registradores|regs[11][15]~q ),
	.datad(!\banco_registradores|regs[9][15]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~185 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~185 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[15]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N15
cyclonev_lcell_comb \banco_registradores|rd1[15]~186 (
// Equation(s):
// \banco_registradores|rd1[15]~186_combout  = ( \banco_registradores|rd1[15]~182_combout  & ( \banco_registradores|rd1[15]~185_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\banco_registradores|rd1[15]~183_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) 
// # (\banco_registradores|rd1[15]~184_combout )))) ) ) ) # ( !\banco_registradores|rd1[15]~182_combout  & ( \banco_registradores|rd1[15]~185_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\banco_registradores|rd1[15]~183_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|rd1[15]~184_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( \banco_registradores|rd1[15]~182_combout  & ( !\banco_registradores|rd1[15]~185_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|rd1[15]~183_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|rd1[15]~184_combout )))) ) ) ) # ( !\banco_registradores|rd1[15]~182_combout  & ( !\banco_registradores|rd1[15]~185_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|rd1[15]~183_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|rd1[15]~184_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) )

	.dataa(!\banco_registradores|rd1[15]~183_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|rd1[15]~184_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[15]~182_combout ),
	.dataf(!\banco_registradores|rd1[15]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~186 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~186 .lut_mask = 64'h4403770344CF77CF;
defparam \banco_registradores|rd1[15]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N21
cyclonev_lcell_comb \banco_registradores|rd1[15]~187 (
// Equation(s):
// \banco_registradores|rd1[15]~187_combout  = ( \banco_registradores|rd1[15]~181_combout  & ( \banco_registradores|rd1[15]~186_combout  ) ) # ( !\banco_registradores|rd1[15]~181_combout  & ( \banco_registradores|rd1[15]~186_combout  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) ) # ( \banco_registradores|rd1[15]~181_combout  & ( !\banco_registradores|rd1[15]~186_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(!\banco_registradores|rd1[15]~181_combout ),
	.dataf(!\banco_registradores|rd1[15]~186_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[15]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[15]~187 .extended_lut = "off";
defparam \banco_registradores|rd1[15]~187 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \banco_registradores|rd1[15]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N51
cyclonev_lcell_comb \inst|Add1~61 (
// Equation(s):
// \inst|Add1~61_sumout  = SUM(( \banco_registradores|rd1[16]~176_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[16]~172_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[16]~172_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector14~1_combout )))) ) + ( \inst|Add1~66  ))
// \inst|Add1~62  = CARRY(( \banco_registradores|rd1[16]~176_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[16]~172_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[16]~172_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector14~1_combout )))) ) + ( \inst|Add1~66  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector14~1_combout ),
	.datad(!\banco_registradores|rd1[16]~176_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[16]~172_combout ),
	.datag(gnd),
	.cin(\inst|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~61_sumout ),
	.cout(\inst|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~61 .extended_lut = "off";
defparam \inst|Add1~61 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N48
cyclonev_lcell_comb \inst|Add0~61 (
// Equation(s):
// \inst|Add0~61_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[16]~172_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[16]~172_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector14~1_combout )))) ) + ( \banco_registradores|rd1[16]~176_combout  ) + ( \inst|Add0~66  ))
// \inst|Add0~62  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[16]~172_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[16]~172_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector14~1_combout )))) ) + ( \banco_registradores|rd1[16]~176_combout  ) + ( \inst|Add0~66  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector14~1_combout ),
	.datad(!\banco_registradores|rd2[16]~172_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[16]~176_combout ),
	.datag(gnd),
	.cin(\inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~61_sumout ),
	.cout(\inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~61 .extended_lut = "off";
defparam \inst|Add0~61 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N6
cyclonev_lcell_comb \inst18|o[16]~33 (
// Equation(s):
// \inst18|o[16]~33_combout  = ( \inst|Add1~61_sumout  & ( \inst|Add0~61_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[16]~176_combout  & (!\inst17|o[16]~15_combout  & \control_unit|Selector0~1_combout )) # 
// (\banco_registradores|rd1[16]~176_combout  & ((!\inst17|o[16]~15_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add1~61_sumout  & ( \inst|Add0~61_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout 
// ) # ((\banco_registradores|rd1[16]~176_combout  & !\inst17|o[16]~15_combout )))) # (\control_unit|Selector0~1_combout  & (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[16]~15_combout ) # (\banco_registradores|rd1[16]~176_combout )))) ) ) ) # ( 
// \inst|Add1~61_sumout  & ( !\inst|Add0~61_sumout  & ( (!\banco_registradores|rd1[16]~176_combout  & (\control_unit|Selector0~1_combout  & ((!\inst17|o[16]~15_combout ) # (!\control_unit|alu_op[1]~3_combout )))) # (\banco_registradores|rd1[16]~176_combout  
// & (((!\inst17|o[16]~15_combout  & \control_unit|alu_op[1]~3_combout )) # (\control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add1~61_sumout  & ( !\inst|Add0~61_sumout  & ( (\control_unit|alu_op[1]~3_combout  & 
// ((!\banco_registradores|rd1[16]~176_combout  & (!\inst17|o[16]~15_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[16]~176_combout  & ((!\inst17|o[16]~15_combout ) # (\control_unit|Selector0~1_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[16]~176_combout ),
	.datab(!\inst17|o[16]~15_combout ),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\inst|Add1~61_sumout ),
	.dataf(!\inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[16]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[16]~33 .extended_lut = "off";
defparam \inst18|o[16]~33 .lut_mask = 64'h004D0F4DF04DFF4D;
defparam \inst18|o[16]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N6
cyclonev_lcell_comb \inst18|o[16]~34 (
// Equation(s):
// \inst18|o[16]~34_combout  = ( \inst18|o[16]~33_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( (!\inst18|o[20]~3_combout  & ((!\inst18|o[20]~1_combout ))) # (\inst18|o[20]~3_combout  & ((\inst18|o[20]~1_combout ) # 
// (\gerador_imediatos|Selector14~1_combout ))) ) ) ) # ( !\inst18|o[16]~33_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [16] & ( (\inst18|o[20]~3_combout  & ((\inst18|o[20]~1_combout ) # (\gerador_imediatos|Selector14~1_combout ))) ) ) ) # ( 
// \inst18|o[16]~33_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [16] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector14~1_combout ))) ) ) ) # ( !\inst18|o[16]~33_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [16] & ( (\inst18|o[20]~3_combout  & (\gerador_imediatos|Selector14~1_combout  & !\inst18|o[20]~1_combout )) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(!\gerador_imediatos|Selector14~1_combout ),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(gnd),
	.datae(!\inst18|o[16]~33_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[16]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[16]~34 .extended_lut = "off";
defparam \inst18|o[16]~34 .lut_mask = 64'h1010B0B01515B5B5;
defparam \inst18|o[16]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N50
dffeas \banco_registradores|regs[6][16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[16]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[6][16] .is_wysiwyg = "true";
defparam \banco_registradores|regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N33
cyclonev_lcell_comb \banco_registradores|rd2[16]~167 (
// Equation(s):
// \banco_registradores|rd2[16]~167_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][16]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[5][16]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[4][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[6][16]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[7][16]~q  & ( (\banco_registradores|regs[5][16]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[7][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[4][16]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[6][16]~q 
// )) ) ) )

	.dataa(!\banco_registradores|regs[6][16]~q ),
	.datab(!\banco_registradores|regs[4][16]~q ),
	.datac(!\banco_registradores|regs[5][16]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[7][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~167 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~167 .lut_mask = 64'h33550F0033550FFF;
defparam \banco_registradores|rd2[16]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N39
cyclonev_lcell_comb \banco_registradores|rd2[16]~168 (
// Equation(s):
// \banco_registradores|rd2[16]~168_combout  = ( \banco_registradores|regs[3][16]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// (\banco_registradores|regs[2][16]~q ) ) ) ) # ( !\banco_registradores|regs[3][16]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\banco_registradores|regs[2][16]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [20]) ) ) ) # ( \banco_registradores|regs[3][16]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[1][16]~q ) ) ) ) # ( 
// !\banco_registradores|regs[3][16]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & \banco_registradores|regs[1][16]~q ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[2][16]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[1][16]~q ),
	.datae(!\banco_registradores|regs[3][16]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~168 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~168 .lut_mask = 64'h000F000F30303F3F;
defparam \banco_registradores|rd2[16]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N27
cyclonev_lcell_comb \banco_registradores|rd2[16]~169 (
// Equation(s):
// \banco_registradores|rd2[16]~169_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][16]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// (\banco_registradores|regs[13][16]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// (\banco_registradores|regs[12][16]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[14][16]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[15][16]~q  & ( (\banco_registradores|regs[13][16]~q  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[15][16]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[12][16]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[14][16]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[12][16]~q ),
	.datab(!\banco_registradores|regs[14][16]~q ),
	.datac(!\banco_registradores|regs[13][16]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~169 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~169 .lut_mask = 64'h55330F0055330FFF;
defparam \banco_registradores|rd2[16]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N39
cyclonev_lcell_comb \banco_registradores|rd2[16]~170 (
// Equation(s):
// \banco_registradores|rd2[16]~170_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][16]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][16]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][16]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][16]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][16]~q ),
	.datab(!\banco_registradores|regs[8][16]~q ),
	.datac(!\banco_registradores|regs[9][16]~q ),
	.datad(!\banco_registradores|regs[10][16]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~170 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~170 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd2[16]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N42
cyclonev_lcell_comb \banco_registradores|rd2[16]~171 (
// Equation(s):
// \banco_registradores|rd2[16]~171_combout  = ( \banco_registradores|rd2[16]~169_combout  & ( \banco_registradores|rd2[16]~170_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[16]~168_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[16]~167_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]) ) ) ) # ( !\banco_registradores|rd2[16]~169_combout  & ( 
// \banco_registradores|rd2[16]~170_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[16]~168_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[16]~167_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) ) ) 
// ) # ( \banco_registradores|rd2[16]~169_combout  & ( !\banco_registradores|rd2[16]~170_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|rd2[16]~168_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[16]~167_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22])) ) ) ) # ( !\banco_registradores|rd2[16]~169_combout  & ( !\banco_registradores|rd2[16]~170_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[16]~168_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[16]~167_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[16]~167_combout ),
	.datad(!\banco_registradores|rd2[16]~168_combout ),
	.datae(!\banco_registradores|rd2[16]~169_combout ),
	.dataf(!\banco_registradores|rd2[16]~170_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~171 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~171 .lut_mask = 64'h028A139B46CE57DF;
defparam \banco_registradores|rd2[16]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N15
cyclonev_lcell_comb \banco_registradores|rd2[16]~172 (
// Equation(s):
// \banco_registradores|rd2[16]~172_combout  = ( \banco_registradores|rd2[16]~166_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[16]~171_combout ) ) ) # ( !\banco_registradores|rd2[16]~166_combout  
// & ( (\banco_registradores|rd2[16]~171_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[16]~171_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[16]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[16]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[16]~172 .extended_lut = "off";
defparam \banco_registradores|rd2[16]~172 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \banco_registradores|rd2[16]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N51
cyclonev_lcell_comb \inst|Add0~57 (
// Equation(s):
// \inst|Add0~57_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[17]~161_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[17]~161_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector13~1_combout )))) ) + ( \banco_registradores|rd1[17]~165_combout  ) + ( \inst|Add0~62  ))
// \inst|Add0~58  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[17]~161_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[17]~161_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector13~1_combout )))) ) + ( \banco_registradores|rd1[17]~165_combout  ) + ( \inst|Add0~62  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector13~1_combout ),
	.datad(!\banco_registradores|rd2[17]~161_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[17]~165_combout ),
	.datag(gnd),
	.cin(\inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~57_sumout ),
	.cout(\inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~57 .extended_lut = "off";
defparam \inst|Add0~57 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N54
cyclonev_lcell_comb \inst|Add1~57 (
// Equation(s):
// \inst|Add1~57_sumout  = SUM(( \banco_registradores|rd1[17]~165_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[17]~161_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[17]~161_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector13~1_combout )))) ) + ( \inst|Add1~62  ))
// \inst|Add1~58  = CARRY(( \banco_registradores|rd1[17]~165_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[17]~161_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[17]~161_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector13~1_combout )))) ) + ( \inst|Add1~62  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector13~1_combout ),
	.datad(!\banco_registradores|rd1[17]~165_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[17]~161_combout ),
	.datag(gnd),
	.cin(\inst|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~57_sumout ),
	.cout(\inst|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~57 .extended_lut = "off";
defparam \inst|Add1~57 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N57
cyclonev_lcell_comb \inst18|o[17]~31 (
// Equation(s):
// \inst18|o[17]~31_combout  = ( \inst|Add0~57_sumout  & ( \inst|Add1~57_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[17]~165_combout  & (\control_unit|Selector0~1_combout  & !\inst17|o[17]~14_combout )) # 
// (\banco_registradores|rd1[17]~165_combout  & ((!\inst17|o[17]~14_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add0~57_sumout  & ( \inst|Add1~57_sumout  & ( (!\banco_registradores|rd1[17]~165_combout  & 
// (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (!\inst17|o[17]~14_combout )))) # (\banco_registradores|rd1[17]~165_combout  & (((\control_unit|alu_op[1]~3_combout  & !\inst17|o[17]~14_combout )) # 
// (\control_unit|Selector0~1_combout ))) ) ) ) # ( \inst|Add0~57_sumout  & ( !\inst|Add1~57_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # ((\banco_registradores|rd1[17]~165_combout  & !\inst17|o[17]~14_combout 
// )))) # (\control_unit|Selector0~1_combout  & (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[17]~14_combout ) # (\banco_registradores|rd1[17]~165_combout )))) ) ) ) # ( !\inst|Add0~57_sumout  & ( !\inst|Add1~57_sumout  & ( 
// (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[17]~165_combout  & (\control_unit|Selector0~1_combout  & !\inst17|o[17]~14_combout )) # (\banco_registradores|rd1[17]~165_combout  & ((!\inst17|o[17]~14_combout ) # 
// (\control_unit|Selector0~1_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[17]~165_combout ),
	.datab(!\control_unit|Selector0~1_combout ),
	.datac(!\control_unit|alu_op[1]~3_combout ),
	.datad(!\inst17|o[17]~14_combout ),
	.datae(!\inst|Add0~57_sumout ),
	.dataf(!\inst|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[17]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[17]~31 .extended_lut = "off";
defparam \inst18|o[17]~31 .lut_mask = 64'h0701C7C13731F7F1;
defparam \inst18|o[17]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N3
cyclonev_lcell_comb \inst18|o[17]~32 (
// Equation(s):
// \inst18|o[17]~32_combout  = ( \inst18|o[17]~31_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector13~1_combout ))) # (\inst18|o[20]~1_combout  & 
// ((\inst18|o[20]~3_combout ))) ) ) ) # ( !\inst18|o[17]~31_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [17] & ( (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector13~1_combout ) # (\inst18|o[20]~1_combout ))) ) ) ) # ( 
// \inst18|o[17]~31_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [17] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector13~1_combout ))) ) ) ) # ( !\inst18|o[17]~31_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [17] & ( (!\inst18|o[20]~1_combout  & (\gerador_imediatos|Selector13~1_combout  & \inst18|o[20]~3_combout )) ) ) )

	.dataa(!\inst18|o[20]~1_combout ),
	.datab(gnd),
	.datac(!\gerador_imediatos|Selector13~1_combout ),
	.datad(!\inst18|o[20]~3_combout ),
	.datae(!\inst18|o[17]~31_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[17]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[17]~32 .extended_lut = "off";
defparam \inst18|o[17]~32 .lut_mask = 64'h000AAA0A005FAA5F;
defparam \inst18|o[17]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y9_N17
dffeas \banco_registradores|regs[25][17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[17]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][17] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N3
cyclonev_lcell_comb \banco_registradores|rd2[17]~152 (
// Equation(s):
// \banco_registradores|rd2[17]~152_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[29][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[21][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \banco_registradores|regs[25][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// \banco_registradores|regs[17][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][17]~q ),
	.datab(!\banco_registradores|regs[17][17]~q ),
	.datac(!\banco_registradores|regs[21][17]~q ),
	.datad(!\banco_registradores|regs[29][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~152 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~152 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd2[17]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd2[17]~154 (
// Equation(s):
// \banco_registradores|rd2[17]~154_combout  = ( \banco_registradores|regs[19][17]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[27][17]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[31][17]~q )) ) ) ) # ( !\banco_registradores|regs[19][17]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[27][17]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[31][17]~q )) ) ) ) # ( \banco_registradores|regs[19][17]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[23][17]~q ) ) ) ) # ( !\banco_registradores|regs[19][17]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|regs[23][17]~q ) ) ) )

	.dataa(!\banco_registradores|regs[31][17]~q ),
	.datab(!\banco_registradores|regs[27][17]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|regs[23][17]~q ),
	.datae(!\banco_registradores|regs[19][17]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~154 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~154 .lut_mask = 64'h000FF0FF35353535;
defparam \banco_registradores|rd2[17]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N27
cyclonev_lcell_comb \banco_registradores|rd2[17]~153 (
// Equation(s):
// \banco_registradores|rd2[17]~153_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][17]~q ),
	.datab(!\banco_registradores|regs[26][17]~q ),
	.datac(!\banco_registradores|regs[22][17]~q ),
	.datad(!\banco_registradores|regs[18][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~153 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~153 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd2[17]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N45
cyclonev_lcell_comb \banco_registradores|rd2[17]~151 (
// Equation(s):
// \banco_registradores|rd2[17]~151_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][17]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][17]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][17]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][17]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][17]~q ),
	.datab(!\banco_registradores|regs[16][17]~q ),
	.datac(!\banco_registradores|regs[20][17]~q ),
	.datad(!\banco_registradores|regs[28][17]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~151 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~151 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd2[17]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N18
cyclonev_lcell_comb \banco_registradores|rd2[17]~155 (
// Equation(s):
// \banco_registradores|rd2[17]~155_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|rd2[17]~151_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|rd2[17]~153_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[17]~154_combout )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|rd2[17]~151_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|rd2[17]~152_combout ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\banco_registradores|rd2[17]~151_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[17]~153_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[17]~154_combout )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\banco_registradores|rd2[17]~151_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// \banco_registradores|rd2[17]~152_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|rd2[17]~152_combout ),
	.datac(!\banco_registradores|rd2[17]~154_combout ),
	.datad(!\banco_registradores|rd2[17]~153_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|rd2[17]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~155 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~155 .lut_mask = 64'h111105AFBBBB05AF;
defparam \banco_registradores|rd2[17]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y6_N3
cyclonev_lcell_comb \banco_registradores|rd2[17]~161 (
// Equation(s):
// \banco_registradores|rd2[17]~161_combout  = ( \banco_registradores|rd2[17]~155_combout  & ( \banco_registradores|rd2[17]~160_combout  ) ) # ( !\banco_registradores|rd2[17]~155_combout  & ( \banco_registradores|rd2[17]~160_combout  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24] ) ) ) # ( \banco_registradores|rd2[17]~155_combout  & ( !\banco_registradores|rd2[17]~160_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [24] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[17]~155_combout ),
	.dataf(!\banco_registradores|rd2[17]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[17]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[17]~161 .extended_lut = "off";
defparam \banco_registradores|rd2[17]~161 .lut_mask = 64'h000000FFFF00FFFF;
defparam \banco_registradores|rd2[17]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N54
cyclonev_lcell_comb \inst|Add0~53 (
// Equation(s):
// \inst|Add0~53_sumout  = SUM(( \banco_registradores|rd1[18]~154_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[18]~150_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [1] & ((!\control_unit|WideOr2~0_combout  & ((\banco_registradores|rd2[18]~150_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector12~1_combout )))) ) + ( \inst|Add0~58  ))
// \inst|Add0~54  = CARRY(( \banco_registradores|rd1[18]~154_combout  ) + ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[18]~150_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] 
// & ((!\control_unit|WideOr2~0_combout  & ((\banco_registradores|rd2[18]~150_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector12~1_combout )))) ) + ( \inst|Add0~58  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector12~1_combout ),
	.datad(!\banco_registradores|rd1[18]~154_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[18]~150_combout ),
	.datag(gnd),
	.cin(\inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~53_sumout ),
	.cout(\inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~53 .extended_lut = "off";
defparam \inst|Add0~53 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N57
cyclonev_lcell_comb \inst|Add1~53 (
// Equation(s):
// \inst|Add1~53_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[18]~150_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[18]~150_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector12~1_combout )))) ) + ( \banco_registradores|rd1[18]~154_combout  ) + ( \inst|Add1~58  ))
// \inst|Add1~54  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[18]~150_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[18]~150_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector12~1_combout )))) ) + ( \banco_registradores|rd1[18]~154_combout  ) + ( \inst|Add1~58  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector12~1_combout ),
	.datad(!\banco_registradores|rd2[18]~150_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[18]~154_combout ),
	.datag(gnd),
	.cin(\inst|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~53_sumout ),
	.cout(\inst|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~53 .extended_lut = "off";
defparam \inst|Add1~53 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N24
cyclonev_lcell_comb \inst18|o[18]~29 (
// Equation(s):
// \inst18|o[18]~29_combout  = ( \inst|Add0~53_sumout  & ( \inst|Add1~53_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[18]~154_combout  & (!\inst17|o[18]~13_combout  & \control_unit|Selector0~1_combout )) # 
// (\banco_registradores|rd1[18]~154_combout  & ((!\inst17|o[18]~13_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add0~53_sumout  & ( \inst|Add1~53_sumout  & ( (!\banco_registradores|rd1[18]~154_combout  & 
// (\control_unit|Selector0~1_combout  & ((!\inst17|o[18]~13_combout ) # (!\control_unit|alu_op[1]~3_combout )))) # (\banco_registradores|rd1[18]~154_combout  & (((!\inst17|o[18]~13_combout  & \control_unit|alu_op[1]~3_combout )) # 
// (\control_unit|Selector0~1_combout ))) ) ) ) # ( \inst|Add0~53_sumout  & ( !\inst|Add1~53_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # ((\banco_registradores|rd1[18]~154_combout  & !\inst17|o[18]~13_combout 
// )))) # (\control_unit|Selector0~1_combout  & (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[18]~13_combout ) # (\banco_registradores|rd1[18]~154_combout )))) ) ) ) # ( !\inst|Add0~53_sumout  & ( !\inst|Add1~53_sumout  & ( 
// (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[18]~154_combout  & (!\inst17|o[18]~13_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[18]~154_combout  & ((!\inst17|o[18]~13_combout ) # 
// (\control_unit|Selector0~1_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[18]~154_combout ),
	.datab(!\inst17|o[18]~13_combout ),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\inst|Add0~53_sumout ),
	.dataf(!\inst|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[18]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[18]~29 .extended_lut = "off";
defparam \inst18|o[18]~29 .lut_mask = 64'h004DF04D0F4DFF4D;
defparam \inst18|o[18]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N33
cyclonev_lcell_comb \inst18|o[18]~30 (
// Equation(s):
// \inst18|o[18]~30_combout  = ( \gerador_imediatos|Selector12~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( ((!\inst18|o[20]~1_combout  & \inst18|o[18]~29_combout )) # (\inst18|o[20]~3_combout ) ) ) ) # ( 
// !\gerador_imediatos|Selector12~1_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [18] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[18]~29_combout )) # (\inst18|o[20]~3_combout  & (\inst18|o[20]~1_combout )) ) ) ) # 
// ( \gerador_imediatos|Selector12~1_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [18] & ( (!\inst18|o[20]~1_combout  & ((\inst18|o[18]~29_combout ) # (\inst18|o[20]~3_combout ))) ) ) ) # ( !\gerador_imediatos|Selector12~1_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [18] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[18]~29_combout )) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(gnd),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(!\inst18|o[18]~29_combout ),
	.datae(!\gerador_imediatos|Selector12~1_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[18]~30 .extended_lut = "off";
defparam \inst18|o[18]~30 .lut_mask = 64'h00A050F005A555F5;
defparam \inst18|o[18]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y8_N26
dffeas \banco_registradores|regs[9][18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[18]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][18] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N27
cyclonev_lcell_comb \banco_registradores|rd1[18]~152 (
// Equation(s):
// \banco_registradores|rd1[18]~152_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][18]~q ),
	.datab(!\banco_registradores|regs[8][18]~q ),
	.datac(!\banco_registradores|regs[11][18]~q ),
	.datad(!\banco_registradores|regs[10][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~152 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~152 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd1[18]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N3
cyclonev_lcell_comb \banco_registradores|rd1[18]~150 (
// Equation(s):
// \banco_registradores|rd1[18]~150_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[3][18]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][18]~q  & ( (\banco_registradores|regs[1][18]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[2][18]~q  & ( (\banco_registradores|regs[3][18]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[2][18]~q  & ( (\banco_registradores|regs[1][18]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[1][18]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][18]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[2][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~150 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~150 .lut_mask = 64'h0055000F0055FF0F;
defparam \banco_registradores|rd1[18]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N39
cyclonev_lcell_comb \banco_registradores|rd1[18]~151 (
// Equation(s):
// \banco_registradores|rd1[18]~151_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[15][18]~q ),
	.datab(!\banco_registradores|regs[14][18]~q ),
	.datac(!\banco_registradores|regs[12][18]~q ),
	.datad(!\banco_registradores|regs[13][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~151 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~151 .lut_mask = 64'h0F0F00FF33335555;
defparam \banco_registradores|rd1[18]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N0
cyclonev_lcell_comb \banco_registradores|rd1[18]~149 (
// Equation(s):
// \banco_registradores|rd1[18]~149_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[6][18]~q ),
	.datab(!\banco_registradores|regs[4][18]~q ),
	.datac(!\banco_registradores|regs[5][18]~q ),
	.datad(!\banco_registradores|regs[7][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~149 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~149 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd1[18]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N51
cyclonev_lcell_comb \banco_registradores|rd1[18]~153 (
// Equation(s):
// \banco_registradores|rd1[18]~153_combout  = ( \banco_registradores|rd1[18]~151_combout  & ( \banco_registradores|rd1[18]~149_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[18]~150_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[18]~152_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[18]~151_combout  & ( 
// \banco_registradores|rd1[18]~149_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((\banco_registradores|rd1[18]~150_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[18]~152_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) # ( \banco_registradores|rd1[18]~151_combout  & ( 
// !\banco_registradores|rd1[18]~149_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & \banco_registradores|rd1[18]~150_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\banco_registradores|rd1[18]~152_combout ))) ) ) ) # ( !\banco_registradores|rd1[18]~151_combout  & ( 
// !\banco_registradores|rd1[18]~149_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|rd1[18]~150_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[18]~152_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[18]~152_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\banco_registradores|rd1[18]~150_combout ),
	.datae(!\banco_registradores|rd1[18]~151_combout ),
	.dataf(!\banco_registradores|rd1[18]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~153 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~153 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \banco_registradores|rd1[18]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N42
cyclonev_lcell_comb \banco_registradores|rd1[18]~145 (
// Equation(s):
// \banco_registradores|rd1[18]~145_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[21][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// (\banco_registradores|regs[29][18]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[21][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|regs[17][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[25][18]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\banco_registradores|regs[21][18]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|regs[29][18]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\banco_registradores|regs[21][18]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[17][18]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\banco_registradores|regs[25][18]~q )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(!\banco_registradores|regs[25][18]~q ),
	.datac(!\banco_registradores|regs[17][18]~q ),
	.datad(!\banco_registradores|regs[29][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\banco_registradores|regs[21][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~145 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~145 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \banco_registradores|rd1[18]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N33
cyclonev_lcell_comb \banco_registradores|rd1[18]~147 (
// Equation(s):
// \banco_registradores|rd1[18]~147_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[27][18]~q ),
	.datab(!\banco_registradores|regs[19][18]~q ),
	.datac(!\banco_registradores|regs[23][18]~q ),
	.datad(!\banco_registradores|regs[31][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~147 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~147 .lut_mask = 64'h33330F0F555500FF;
defparam \banco_registradores|rd1[18]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N39
cyclonev_lcell_comb \banco_registradores|rd1[18]~146 (
// Equation(s):
// \banco_registradores|rd1[18]~146_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[26][18]~q ),
	.datab(!\banco_registradores|regs[30][18]~q ),
	.datac(!\banco_registradores|regs[22][18]~q ),
	.datad(!\banco_registradores|regs[18][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~146 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~146 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd1[18]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N15
cyclonev_lcell_comb \banco_registradores|rd1[18]~144 (
// Equation(s):
// \banco_registradores|rd1[18]~144_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][18]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][18]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][18]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][18]~q ),
	.datab(!\banco_registradores|regs[20][18]~q ),
	.datac(!\banco_registradores|regs[24][18]~q ),
	.datad(!\banco_registradores|regs[28][18]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~144 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~144 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd1[18]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N33
cyclonev_lcell_comb \banco_registradores|rd1[18]~148 (
// Equation(s):
// \banco_registradores|rd1[18]~148_combout  = ( \banco_registradores|rd1[18]~146_combout  & ( \banco_registradores|rd1[18]~144_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[18]~145_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[18]~147_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[18]~146_combout  & ( \banco_registradores|rd1[18]~144_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[18]~145_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[18]~147_combout ))))) ) ) ) # ( \banco_registradores|rd1[18]~146_combout  & ( !\banco_registradores|rd1[18]~144_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[18]~145_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[18]~147_combout ))))) ) ) ) # ( !\banco_registradores|rd1[18]~146_combout  & ( !\banco_registradores|rd1[18]~144_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[18]~145_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|rd1[18]~147_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\banco_registradores|rd1[18]~145_combout ),
	.datac(!\banco_registradores|rd1[18]~147_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|rd1[18]~146_combout ),
	.dataf(!\banco_registradores|rd1[18]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~148 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~148 .lut_mask = 64'h110511AFBB05BBAF;
defparam \banco_registradores|rd1[18]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N51
cyclonev_lcell_comb \banco_registradores|rd1[18]~154 (
// Equation(s):
// \banco_registradores|rd1[18]~154_combout  = ( \banco_registradores|rd1[18]~148_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # (\banco_registradores|rd1[18]~153_combout ) ) ) # ( !\banco_registradores|rd1[18]~148_combout  
// & ( (\banco_registradores|rd1[18]~153_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[18]~153_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[18]~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[18]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[18]~154 .extended_lut = "off";
defparam \banco_registradores|rd1[18]~154 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \banco_registradores|rd1[18]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y6_N57
cyclonev_lcell_comb \inst|Add0~49 (
// Equation(s):
// \inst|Add0~49_sumout  = SUM(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[19]~139_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[19]~139_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector11~2_combout )))) ) + ( \banco_registradores|rd1[19]~143_combout  ) + ( \inst|Add0~54  ))
// \inst|Add0~50  = CARRY(( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (((\banco_registradores|rd2[19]~139_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\control_unit|WideOr2~0_combout  & 
// ((\banco_registradores|rd2[19]~139_combout ))) # (\control_unit|WideOr2~0_combout  & (\gerador_imediatos|Selector11~2_combout )))) ) + ( \banco_registradores|rd1[19]~143_combout  ) + ( \inst|Add0~54  ))

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datab(!\control_unit|WideOr2~0_combout ),
	.datac(!\gerador_imediatos|Selector11~2_combout ),
	.datad(!\banco_registradores|rd2[19]~139_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[19]~143_combout ),
	.datag(gnd),
	.cin(\inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~49_sumout ),
	.cout(\inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~49 .extended_lut = "off";
defparam \inst|Add0~49 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N30
cyclonev_lcell_comb \inst|Add1~49 (
// Equation(s):
// \inst|Add1~49_sumout  = SUM(( \banco_registradores|rd1[19]~143_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[19]~139_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[19]~139_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector11~2_combout )))) ) + ( \inst|Add1~54  ))
// \inst|Add1~50  = CARRY(( \banco_registradores|rd1[19]~143_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[19]~139_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[19]~139_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector11~2_combout )))) ) + ( \inst|Add1~54  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector11~2_combout ),
	.datad(!\banco_registradores|rd1[19]~143_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[19]~139_combout ),
	.datag(gnd),
	.cin(\inst|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~49_sumout ),
	.cout(\inst|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~49 .extended_lut = "off";
defparam \inst|Add1~49 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N21
cyclonev_lcell_comb \inst18|o[19]~27 (
// Equation(s):
// \inst18|o[19]~27_combout  = ( \inst|Add0~49_sumout  & ( \inst|Add1~49_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\inst17|o[19]~12_combout  & ((\banco_registradores|rd1[19]~143_combout ) # (\control_unit|Selector0~1_combout ))) # 
// (\inst17|o[19]~12_combout  & (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[19]~143_combout ))) ) ) ) # ( !\inst|Add0~49_sumout  & ( \inst|Add1~49_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout )))) 
// # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[19]~12_combout  & ((\banco_registradores|rd1[19]~143_combout ) # (\control_unit|Selector0~1_combout ))) # (\inst17|o[19]~12_combout  & (\control_unit|Selector0~1_combout  & 
// \banco_registradores|rd1[19]~143_combout )))) ) ) ) # ( \inst|Add0~49_sumout  & ( !\inst|Add1~49_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & 
// ((!\inst17|o[19]~12_combout  & ((\banco_registradores|rd1[19]~143_combout ) # (\control_unit|Selector0~1_combout ))) # (\inst17|o[19]~12_combout  & (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[19]~143_combout )))) ) ) ) # ( 
// !\inst|Add0~49_sumout  & ( !\inst|Add1~49_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[19]~12_combout  & ((\banco_registradores|rd1[19]~143_combout ) # (\control_unit|Selector0~1_combout ))) # (\inst17|o[19]~12_combout  & 
// (\control_unit|Selector0~1_combout  & \banco_registradores|rd1[19]~143_combout )))) ) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\inst17|o[19]~12_combout ),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\banco_registradores|rd1[19]~143_combout ),
	.datae(!\inst|Add0~49_sumout ),
	.dataf(!\inst|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[19]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[19]~27 .extended_lut = "off";
defparam \inst18|o[19]~27 .lut_mask = 64'h0445A4E50E4FAEEF;
defparam \inst18|o[19]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N12
cyclonev_lcell_comb \inst18|o[19]~28 (
// Equation(s):
// \inst18|o[19]~28_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [19] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & (\inst18|o[19]~27_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector11~2_combout ))))) # 
// (\inst18|o[20]~1_combout  & (((\inst18|o[20]~3_combout )))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [19] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & (\inst18|o[19]~27_combout )) # (\inst18|o[20]~3_combout  & 
// ((\gerador_imediatos|Selector11~2_combout ))))) ) )

	.dataa(!\inst18|o[19]~27_combout ),
	.datab(!\inst18|o[20]~1_combout ),
	.datac(!\gerador_imediatos|Selector11~2_combout ),
	.datad(!\inst18|o[20]~3_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[19]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[19]~28 .extended_lut = "off";
defparam \inst18|o[19]~28 .lut_mask = 64'h440C440C443F443F;
defparam \inst18|o[19]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y8_N50
dffeas \banco_registradores|regs[27][19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[19]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[27][19] .is_wysiwyg = "true";
defparam \banco_registradores|regs[27][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N24
cyclonev_lcell_comb \banco_registradores|rd1[19]~136 (
// Equation(s):
// \banco_registradores|rd1[19]~136_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[19][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[27][19]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[31][19]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|regs[23][19]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[19][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[27][19]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[31][19]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\banco_registradores|regs[19][19]~q  & ( (\banco_registradores|regs[23][19]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[27][19]~q ),
	.datab(!\banco_registradores|regs[31][19]~q ),
	.datac(!\banco_registradores|regs[23][19]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[19][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~136 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~136 .lut_mask = 64'h000F5533FF0F5533;
defparam \banco_registradores|rd1[19]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \banco_registradores|rd1[19]~135 (
// Equation(s):
// \banco_registradores|rd1[19]~135_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][19]~q ),
	.datab(!\banco_registradores|regs[18][19]~q ),
	.datac(!\banco_registradores|regs[26][19]~q ),
	.datad(!\banco_registradores|regs[22][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~135 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~135 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd1[19]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N36
cyclonev_lcell_comb \banco_registradores|rd1[19]~134 (
// Equation(s):
// \banco_registradores|rd1[19]~134_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[17][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[25][19]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[29][19]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|regs[21][19]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[17][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[25][19]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[29][19]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\banco_registradores|regs[17][19]~q  & ( (\banco_registradores|regs[21][19]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[21][19]~q ),
	.datab(!\banco_registradores|regs[29][19]~q ),
	.datac(!\banco_registradores|regs[25][19]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[17][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~134 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~134 .lut_mask = 64'h00550F33FF550F33;
defparam \banco_registradores|rd1[19]~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N12
cyclonev_lcell_comb \banco_registradores|rd1[19]~133 (
// Equation(s):
// \banco_registradores|rd1[19]~133_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[20][19]~q ),
	.datab(!\banco_registradores|regs[16][19]~q ),
	.datac(!\banco_registradores|regs[28][19]~q ),
	.datad(!\banco_registradores|regs[24][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~133 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~133 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[19]~133 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N12
cyclonev_lcell_comb \banco_registradores|rd1[19]~137 (
// Equation(s):
// \banco_registradores|rd1[19]~137_combout  = ( \banco_registradores|rd1[19]~134_combout  & ( \banco_registradores|rd1[19]~133_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[19]~135_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[19]~136_combout ))) ) ) ) # ( 
// !\banco_registradores|rd1[19]~134_combout  & ( \banco_registradores|rd1[19]~133_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// (\banco_registradores|rd1[19]~135_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[19]~136_combout  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) ) ) ) # ( 
// \banco_registradores|rd1[19]~134_combout  & ( !\banco_registradores|rd1[19]~133_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((\banco_registradores|rd1[19]~135_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) # (\banco_registradores|rd1[19]~136_combout ))) 
// ) ) ) # ( !\banco_registradores|rd1[19]~134_combout  & ( !\banco_registradores|rd1[19]~133_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[19]~135_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[19]~136_combout )))) ) ) )

	.dataa(!\banco_registradores|rd1[19]~136_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[19]~135_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datae(!\banco_registradores|rd1[19]~134_combout ),
	.dataf(!\banco_registradores|rd1[19]~133_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~137 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~137 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \banco_registradores|rd1[19]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N57
cyclonev_lcell_comb \banco_registradores|rd1[19]~141 (
// Equation(s):
// \banco_registradores|rd1[19]~141_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[11][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[9][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[10][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[8][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[8][19]~q ),
	.datab(!\banco_registradores|regs[10][19]~q ),
	.datac(!\banco_registradores|regs[11][19]~q ),
	.datad(!\banco_registradores|regs[9][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~141 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~141 .lut_mask = 64'h5555333300FF0F0F;
defparam \banco_registradores|rd1[19]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N45
cyclonev_lcell_comb \banco_registradores|rd1[19]~140 (
// Equation(s):
// \banco_registradores|rd1[19]~140_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[15][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[13][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[14][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[12][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][19]~q ),
	.datab(!\banco_registradores|regs[14][19]~q ),
	.datac(!\banco_registradores|regs[12][19]~q ),
	.datad(!\banco_registradores|regs[15][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~140 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~140 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd1[19]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd1[19]~138 (
// Equation(s):
// \banco_registradores|rd1[19]~138_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[7][19]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[5][19]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[6][19]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][19]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][19]~q ),
	.datab(!\banco_registradores|regs[7][19]~q ),
	.datac(!\banco_registradores|regs[4][19]~q ),
	.datad(!\banco_registradores|regs[6][19]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~138 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~138 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd1[19]~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N21
cyclonev_lcell_comb \banco_registradores|rd1[19]~139 (
// Equation(s):
// \banco_registradores|rd1[19]~139_combout  = ( \banco_registradores|regs[2][19]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[1][19]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # ((\banco_registradores|regs[3][19]~q )))) ) ) # ( 
// !\banco_registradores|regs[2][19]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[1][19]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[3][19]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[1][19]~q ),
	.datad(!\banco_registradores|regs[3][19]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~139 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~139 .lut_mask = 64'h0213021346574657;
defparam \banco_registradores|rd1[19]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N48
cyclonev_lcell_comb \banco_registradores|rd1[19]~142 (
// Equation(s):
// \banco_registradores|rd1[19]~142_combout  = ( \banco_registradores|rd1[19]~138_combout  & ( \banco_registradores|rd1[19]~139_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[19]~141_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|rd1[19]~140_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[19]~138_combout  & ( \banco_registradores|rd1[19]~139_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # 
// (\banco_registradores|rd1[19]~141_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\banco_registradores|rd1[19]~140_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) ) ) ) # ( 
// \banco_registradores|rd1[19]~138_combout  & ( !\banco_registradores|rd1[19]~139_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|rd1[19]~141_combout  & 
// ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]) # (\banco_registradores|rd1[19]~140_combout 
// )))) ) ) ) # ( !\banco_registradores|rd1[19]~138_combout  & ( !\banco_registradores|rd1[19]~139_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|rd1[19]~141_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|rd1[19]~140_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(!\banco_registradores|rd1[19]~141_combout ),
	.datac(!\banco_registradores|rd1[19]~140_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[19]~138_combout ),
	.dataf(!\banco_registradores|rd1[19]~139_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~142 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~142 .lut_mask = 64'h00275527AA27FF27;
defparam \banco_registradores|rd1[19]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N42
cyclonev_lcell_comb \banco_registradores|rd1[19]~143 (
// Equation(s):
// \banco_registradores|rd1[19]~143_combout  = ( \banco_registradores|rd1[19]~137_combout  & ( \banco_registradores|rd1[19]~142_combout  ) ) # ( !\banco_registradores|rd1[19]~137_combout  & ( \banco_registradores|rd1[19]~142_combout  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) ) # ( \banco_registradores|rd1[19]~137_combout  & ( !\banco_registradores|rd1[19]~142_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(!\banco_registradores|rd1[19]~137_combout ),
	.dataf(!\banco_registradores|rd1[19]~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[19]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[19]~143 .extended_lut = "off";
defparam \banco_registradores|rd1[19]~143 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \banco_registradores|rd1[19]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N33
cyclonev_lcell_comb \inst|Add1~45 (
// Equation(s):
// \inst|Add1~45_sumout  = SUM(( \banco_registradores|rd1[20]~132_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[20]~128_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[20]~128_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector10~0_combout )))) ) + ( \inst|Add1~50  ))
// \inst|Add1~46  = CARRY(( \banco_registradores|rd1[20]~132_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[20]~128_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[20]~128_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector10~0_combout )))) ) + ( \inst|Add1~50  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector10~0_combout ),
	.datad(!\banco_registradores|rd1[20]~132_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[20]~128_combout ),
	.datag(gnd),
	.cin(\inst|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~45_sumout ),
	.cout(\inst|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~45 .extended_lut = "off";
defparam \inst|Add1~45 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N0
cyclonev_lcell_comb \inst|Add0~45 (
// Equation(s):
// \inst|Add0~45_sumout  = SUM(( \banco_registradores|rd1[20]~132_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[20]~128_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[20]~128_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector10~0_combout )))) ) + ( \inst|Add0~50  ))
// \inst|Add0~46  = CARRY(( \banco_registradores|rd1[20]~132_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[20]~128_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[20]~128_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector10~0_combout )))) ) + ( \inst|Add0~50  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector10~0_combout ),
	.datad(!\banco_registradores|rd1[20]~132_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[20]~128_combout ),
	.datag(gnd),
	.cin(\inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~45_sumout ),
	.cout(\inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~45 .extended_lut = "off";
defparam \inst|Add0~45 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N12
cyclonev_lcell_comb \inst18|o[20]~25 (
// Equation(s):
// \inst18|o[20]~25_combout  = ( \control_unit|alu_op[1]~3_combout  & ( \inst|Add0~45_sumout  & ( (!\control_unit|Selector0~1_combout  & (!\inst17|o[20]~11_combout  & \banco_registradores|rd1[20]~132_combout )) # (\control_unit|Selector0~1_combout  & 
// ((!\inst17|o[20]~11_combout ) # (\banco_registradores|rd1[20]~132_combout ))) ) ) ) # ( !\control_unit|alu_op[1]~3_combout  & ( \inst|Add0~45_sumout  & ( (!\control_unit|Selector0~1_combout ) # (\inst|Add1~45_sumout ) ) ) ) # ( 
// \control_unit|alu_op[1]~3_combout  & ( !\inst|Add0~45_sumout  & ( (!\control_unit|Selector0~1_combout  & (!\inst17|o[20]~11_combout  & \banco_registradores|rd1[20]~132_combout )) # (\control_unit|Selector0~1_combout  & ((!\inst17|o[20]~11_combout ) # 
// (\banco_registradores|rd1[20]~132_combout ))) ) ) ) # ( !\control_unit|alu_op[1]~3_combout  & ( !\inst|Add0~45_sumout  & ( (\control_unit|Selector0~1_combout  & \inst|Add1~45_sumout ) ) ) )

	.dataa(!\control_unit|Selector0~1_combout ),
	.datab(!\inst17|o[20]~11_combout ),
	.datac(!\banco_registradores|rd1[20]~132_combout ),
	.datad(!\inst|Add1~45_sumout ),
	.datae(!\control_unit|alu_op[1]~3_combout ),
	.dataf(!\inst|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[20]~25 .extended_lut = "off";
defparam \inst18|o[20]~25 .lut_mask = 64'h00554D4DAAFF4D4D;
defparam \inst18|o[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N21
cyclonev_lcell_comb \inst18|o[20]~26 (
// Equation(s):
// \inst18|o[20]~26_combout  = ( \gerador_imediatos|Selector10~0_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( ((!\inst18|o[20]~1_combout  & \inst18|o[20]~25_combout )) # (\inst18|o[20]~3_combout ) ) ) ) # ( 
// !\gerador_imediatos|Selector10~0_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [20] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[20]~25_combout )) # (\inst18|o[20]~3_combout  & (\inst18|o[20]~1_combout )) ) ) ) # 
// ( \gerador_imediatos|Selector10~0_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [20] & ( (!\inst18|o[20]~1_combout  & ((\inst18|o[20]~25_combout ) # (\inst18|o[20]~3_combout ))) ) ) ) # ( !\gerador_imediatos|Selector10~0_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [20] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[20]~25_combout )) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(!\inst18|o[20]~1_combout ),
	.datac(!\inst18|o[20]~25_combout ),
	.datad(gnd),
	.datae(!\gerador_imediatos|Selector10~0_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[20]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[20]~26 .extended_lut = "off";
defparam \inst18|o[20]~26 .lut_mask = 64'h08084C4C19195D5D;
defparam \inst18|o[20]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y6_N53
dffeas \banco_registradores|regs[9][20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[20]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][20] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y6_N9
cyclonev_lcell_comb \banco_registradores|rd1[20]~122 (
// Equation(s):
// \banco_registradores|rd1[20]~122_combout  = ( \banco_registradores|regs[10][20]~q  & ( \banco_registradores|regs[8][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[9][20]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[11][20]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[10][20]~q  & ( \banco_registradores|regs[8][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])) # 
// (\banco_registradores|regs[9][20]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|regs[11][20]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) ) ) ) # ( 
// \banco_registradores|regs[10][20]~q  & ( !\banco_registradores|regs[8][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[9][20]~q  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # (\banco_registradores|regs[11][20]~q )))) ) ) ) # ( !\banco_registradores|regs[10][20]~q  & ( 
// !\banco_registradores|regs[8][20]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[9][20]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[11][20]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[9][20]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|regs[11][20]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[10][20]~q ),
	.dataf(!\banco_registradores|regs[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~122 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~122 .lut_mask = 64'h00473347CC47FF47;
defparam \banco_registradores|rd1[20]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N9
cyclonev_lcell_comb \banco_registradores|rd1[20]~125 (
// Equation(s):
// \banco_registradores|rd1[20]~125_combout  = ( \banco_registradores|regs[18][20]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[26][20]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[30][20]~q )) ) ) ) # ( !\banco_registradores|regs[18][20]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[26][20]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[30][20]~q )) ) ) ) # ( \banco_registradores|regs[18][20]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[22][20]~q ) ) ) ) # ( !\banco_registradores|regs[18][20]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[22][20]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[30][20]~q ),
	.datab(!\banco_registradores|regs[26][20]~q ),
	.datac(!\banco_registradores|regs[22][20]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|regs[18][20]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~125 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~125 .lut_mask = 64'h000FFF0F33553355;
defparam \banco_registradores|rd1[20]~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N21
cyclonev_lcell_comb \banco_registradores|rd1[20]~126 (
// Equation(s):
// \banco_registradores|rd1[20]~126_combout  = ( \banco_registradores|regs[19][20]~q  & ( \banco_registradores|regs[27][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][20]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[31][20]~q )))) ) ) ) # ( 
// !\banco_registradores|regs[19][20]~q  & ( \banco_registradores|regs[27][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][20]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|regs[31][20]~q ))))) ) ) ) # ( \banco_registradores|regs[19][20]~q  & ( !\banco_registradores|regs[27][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][20]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\banco_registradores|regs[31][20]~q ))))) ) ) ) # ( !\banco_registradores|regs[19][20]~q  & ( !\banco_registradores|regs[27][20]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|regs[23][20]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((\banco_registradores|regs[31][20]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[23][20]~q ),
	.datab(!\banco_registradores|regs[31][20]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|regs[19][20]~q ),
	.dataf(!\banco_registradores|regs[27][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~126 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~126 .lut_mask = 64'h0503F50305F3F5F3;
defparam \banco_registradores|rd1[20]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N27
cyclonev_lcell_comb \banco_registradores|rd1[20]~124 (
// Equation(s):
// \banco_registradores|rd1[20]~124_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[29][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[21][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[25][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[17][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][20]~q ),
	.datab(!\banco_registradores|regs[29][20]~q ),
	.datac(!\banco_registradores|regs[21][20]~q ),
	.datad(!\banco_registradores|regs[17][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~124 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~124 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd1[20]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N51
cyclonev_lcell_comb \banco_registradores|rd1[20]~123 (
// Equation(s):
// \banco_registradores|rd1[20]~123_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[28][20]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[16][20]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[20][20]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[24][20]~q  & ( (\banco_registradores|regs[28][20]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[24][20]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[16][20]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[20][20]~q )) ) ) )

	.dataa(!\banco_registradores|regs[28][20]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|regs[20][20]~q ),
	.datad(!\banco_registradores|regs[16][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[24][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~123 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~123 .lut_mask = 64'h03CF111103CFDDDD;
defparam \banco_registradores|rd1[20]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N54
cyclonev_lcell_comb \banco_registradores|rd1[20]~127 (
// Equation(s):
// \banco_registradores|rd1[20]~127_combout  = ( \banco_registradores|rd1[20]~124_combout  & ( \banco_registradores|rd1[20]~123_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[20]~125_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[20]~126_combout )))) ) ) ) # ( 
// !\banco_registradores|rd1[20]~124_combout  & ( \banco_registradores|rd1[20]~123_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[20]~125_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[20]~126_combout ))))) ) ) ) # ( \banco_registradores|rd1[20]~124_combout  & ( !\banco_registradores|rd1[20]~123_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [15])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[20]~125_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[20]~126_combout ))))) ) ) ) # ( !\banco_registradores|rd1[20]~124_combout  & ( !\banco_registradores|rd1[20]~123_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[20]~125_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[20]~126_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\banco_registradores|rd1[20]~125_combout ),
	.datac(!\banco_registradores|rd1[20]~126_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|rd1[20]~124_combout ),
	.dataf(!\banco_registradores|rd1[20]~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~127 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~127 .lut_mask = 64'h110511AFBB05BBAF;
defparam \banco_registradores|rd1[20]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N27
cyclonev_lcell_comb \banco_registradores|rd1[20]~130 (
// Equation(s):
// \banco_registradores|rd1[20]~130_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[3][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[2][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[1][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][20]~q ),
	.datab(!\banco_registradores|regs[1][20]~q ),
	.datac(gnd),
	.datad(!\banco_registradores|regs[3][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~130 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~130 .lut_mask = 64'h00003333555500FF;
defparam \banco_registradores|rd1[20]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N45
cyclonev_lcell_comb \banco_registradores|rd1[20]~128 (
// Equation(s):
// \banco_registradores|rd1[20]~128_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[15][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[14][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[13][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[12][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[12][20]~q ),
	.datab(!\banco_registradores|regs[15][20]~q ),
	.datac(!\banco_registradores|regs[13][20]~q ),
	.datad(!\banco_registradores|regs[14][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~128 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~128 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[20]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N39
cyclonev_lcell_comb \banco_registradores|rd1[20]~129 (
// Equation(s):
// \banco_registradores|rd1[20]~129_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][20]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][20]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][20]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][20]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][20]~q ),
	.datab(!\banco_registradores|regs[6][20]~q ),
	.datac(!\banco_registradores|regs[7][20]~q ),
	.datad(!\banco_registradores|regs[4][20]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~129 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~129 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[20]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \banco_registradores|rd1[20]~131 (
// Equation(s):
// \banco_registradores|rd1[20]~131_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|rd1[20]~129_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|rd1[20]~128_combout ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|rd1[20]~129_combout  & ( (\banco_registradores|rd1[20]~130_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\banco_registradores|rd1[20]~129_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] 
// & \banco_registradores|rd1[20]~128_combout ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\banco_registradores|rd1[20]~129_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|rd1[20]~130_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[20]~130_combout ),
	.datad(!\banco_registradores|rd1[20]~128_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|rd1[20]~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~131 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~131 .lut_mask = 64'h0A0A00555F5F0055;
defparam \banco_registradores|rd1[20]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y8_N24
cyclonev_lcell_comb \banco_registradores|rd1[20]~132 (
// Equation(s):
// \banco_registradores|rd1[20]~132_combout  = ( \banco_registradores|rd1[20]~127_combout  & ( \banco_registradores|rd1[20]~131_combout  ) ) # ( !\banco_registradores|rd1[20]~127_combout  & ( \banco_registradores|rd1[20]~131_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # ((\banco_registradores|rd1[20]~122_combout  & \banco_registradores|rd1[31]~1_combout )) ) ) ) # ( \banco_registradores|rd1[20]~127_combout  & ( !\banco_registradores|rd1[20]~131_combout  
// & ( ((\banco_registradores|rd1[20]~122_combout  & \banco_registradores|rd1[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[20]~127_combout  & ( 
// !\banco_registradores|rd1[20]~131_combout  & ( (\banco_registradores|rd1[20]~122_combout  & \banco_registradores|rd1[31]~1_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[20]~122_combout ),
	.datad(!\banco_registradores|rd1[31]~1_combout ),
	.datae(!\banco_registradores|rd1[20]~127_combout ),
	.dataf(!\banco_registradores|rd1[20]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[20]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[20]~132 .extended_lut = "off";
defparam \banco_registradores|rd1[20]~132 .lut_mask = 64'h000F555FAAAFFFFF;
defparam \banco_registradores|rd1[20]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N3
cyclonev_lcell_comb \inst|Add0~41 (
// Equation(s):
// \inst|Add0~41_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[21]~118_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((\banco_registradores|rd2[21]~118_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector9~1_combout )))) ) + ( \banco_registradores|rd1[21]~121_combout  ) + ( \inst|Add0~46  ))
// \inst|Add0~42  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[21]~118_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((\banco_registradores|rd2[21]~118_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector9~1_combout )))) ) + ( \banco_registradores|rd1[21]~121_combout  ) + ( \inst|Add0~46  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector9~1_combout ),
	.datad(!\banco_registradores|rd2[21]~118_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[21]~121_combout ),
	.datag(gnd),
	.cin(\inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~41_sumout ),
	.cout(\inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~41 .extended_lut = "off";
defparam \inst|Add0~41 .lut_mask = 64'h0000FF00000001EF;
defparam \inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N36
cyclonev_lcell_comb \inst|Add1~41 (
// Equation(s):
// \inst|Add1~41_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[21]~118_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[21]~118_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector9~1_combout )))) ) + ( \banco_registradores|rd1[21]~121_combout  ) + ( \inst|Add1~46  ))
// \inst|Add1~42  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[21]~118_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[21]~118_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector9~1_combout )))) ) + ( \banco_registradores|rd1[21]~121_combout  ) + ( \inst|Add1~46  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector9~1_combout ),
	.datad(!\banco_registradores|rd2[21]~118_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[21]~121_combout ),
	.datag(gnd),
	.cin(\inst|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~41_sumout ),
	.cout(\inst|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~41 .extended_lut = "off";
defparam \inst|Add1~41 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N0
cyclonev_lcell_comb \inst18|o[21]~23 (
// Equation(s):
// \inst18|o[21]~23_combout  = ( \inst|Add0~41_sumout  & ( \inst|Add1~41_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\inst17|o[21]~10_combout  & ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[21]~121_combout ))) # 
// (\inst17|o[21]~10_combout  & (\banco_registradores|rd1[21]~121_combout  & \control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add0~41_sumout  & ( \inst|Add1~41_sumout  & ( (!\inst17|o[21]~10_combout  & (((\control_unit|alu_op[1]~3_combout  & 
// \banco_registradores|rd1[21]~121_combout )) # (\control_unit|Selector0~1_combout ))) # (\inst17|o[21]~10_combout  & (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (\banco_registradores|rd1[21]~121_combout )))) ) ) ) # ( 
// \inst|Add0~41_sumout  & ( !\inst|Add1~41_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[21]~10_combout  & ((\control_unit|Selector0~1_combout ) # 
// (\banco_registradores|rd1[21]~121_combout ))) # (\inst17|o[21]~10_combout  & (\banco_registradores|rd1[21]~121_combout  & \control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add0~41_sumout  & ( !\inst|Add1~41_sumout  & ( 
// (\control_unit|alu_op[1]~3_combout  & ((!\inst17|o[21]~10_combout  & ((\control_unit|Selector0~1_combout ) # (\banco_registradores|rd1[21]~121_combout ))) # (\inst17|o[21]~10_combout  & (\banco_registradores|rd1[21]~121_combout  & 
// \control_unit|Selector0~1_combout )))) ) ) )

	.dataa(!\inst17|o[21]~10_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\banco_registradores|rd1[21]~121_combout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\inst|Add0~41_sumout ),
	.dataf(!\inst|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[21]~23 .extended_lut = "off";
defparam \inst18|o[21]~23 .lut_mask = 64'h0223CE2302EFCEEF;
defparam \inst18|o[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N30
cyclonev_lcell_comb \inst18|o[21]~24 (
// Equation(s):
// \inst18|o[21]~24_combout  = ( \inst18|o[21]~23_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector9~1_combout ))) # (\inst18|o[20]~1_combout  & 
// ((\inst18|o[20]~3_combout ))) ) ) ) # ( !\inst18|o[21]~23_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [21] & ( (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector9~1_combout ) # (\inst18|o[20]~1_combout ))) ) ) ) # ( 
// \inst18|o[21]~23_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [21] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector9~1_combout ))) ) ) ) # ( !\inst18|o[21]~23_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [21] & ( (!\inst18|o[20]~1_combout  & (\gerador_imediatos|Selector9~1_combout  & \inst18|o[20]~3_combout )) ) ) )

	.dataa(!\inst18|o[20]~1_combout ),
	.datab(!\gerador_imediatos|Selector9~1_combout ),
	.datac(!\inst18|o[20]~3_combout ),
	.datad(gnd),
	.datae(!\inst18|o[21]~23_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[21]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[21]~24 .extended_lut = "off";
defparam \inst18|o[21]~24 .lut_mask = 64'h0202A2A20707A7A7;
defparam \inst18|o[21]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N32
dffeas \banco_registradores|regs[11][21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[21]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][21] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N12
cyclonev_lcell_comb \banco_registradores|rd2[21]~368 (
// Equation(s):
// \banco_registradores|rd2[21]~368_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( ((\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[8][21]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[9][21]~q )))))) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// ((\banco_registradores|rd2[31]~1_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[10][21]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[11][21]~q ))))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|regs[11][21]~q ),
	.datac(!\banco_registradores|regs[10][21]~q ),
	.datad(!\banco_registradores|regs[9][21]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|rd2[31]~1_combout ),
	.datag(!\banco_registradores|regs[8][21]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~368 .extended_lut = "on";
defparam \banco_registradores|rd2[21]~368 .lut_mask = 64'h000000000A5F1B1B;
defparam \banco_registradores|rd2[21]~368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N51
cyclonev_lcell_comb \banco_registradores|rd2[21]~118 (
// Equation(s):
// \banco_registradores|rd2[21]~118_combout  = ( \banco_registradores|rd2[21]~117_combout  & ( \banco_registradores|rd2[21]~113_combout  ) ) # ( !\banco_registradores|rd2[21]~117_combout  & ( \banco_registradores|rd2[21]~113_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[21]~368_combout ) ) ) ) # ( \banco_registradores|rd2[21]~117_combout  & ( !\banco_registradores|rd2[21]~113_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[21]~368_combout ) ) ) ) # ( !\banco_registradores|rd2[21]~117_combout  & ( !\banco_registradores|rd2[21]~113_combout  & ( 
// \banco_registradores|rd2[21]~368_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[21]~368_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[21]~117_combout ),
	.dataf(!\banco_registradores|rd2[21]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[21]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[21]~118 .extended_lut = "off";
defparam \banco_registradores|rd2[21]~118 .lut_mask = 64'h0F0FFF0F0FFFFFFF;
defparam \banco_registradores|rd2[21]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N6
cyclonev_lcell_comb \inst|Add0~37 (
// Equation(s):
// \inst|Add0~37_sumout  = SUM(( \banco_registradores|rd1[22]~110_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[22]~108_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[22]~108_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector8~0_combout )))) ) + ( \inst|Add0~42  ))
// \inst|Add0~38  = CARRY(( \banco_registradores|rd1[22]~110_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[22]~108_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[22]~108_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector8~0_combout )))) ) + ( \inst|Add0~42  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector8~0_combout ),
	.datad(!\banco_registradores|rd1[22]~110_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[22]~108_combout ),
	.datag(gnd),
	.cin(\inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~37_sumout ),
	.cout(\inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~37 .extended_lut = "off";
defparam \inst|Add0~37 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N39
cyclonev_lcell_comb \inst|Add1~37 (
// Equation(s):
// \inst|Add1~37_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[22]~108_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[22]~108_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector8~0_combout )))) ) + ( \banco_registradores|rd1[22]~110_combout  ) + ( \inst|Add1~42  ))
// \inst|Add1~38  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[22]~108_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[22]~108_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector8~0_combout )))) ) + ( \banco_registradores|rd1[22]~110_combout  ) + ( \inst|Add1~42  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector8~0_combout ),
	.datad(!\banco_registradores|rd2[22]~108_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[22]~110_combout ),
	.datag(gnd),
	.cin(\inst|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~37_sumout ),
	.cout(\inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~37 .extended_lut = "off";
defparam \inst|Add1~37 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y5_N12
cyclonev_lcell_comb \inst18|o[22]~21 (
// Equation(s):
// \inst18|o[22]~21_combout  = ( \inst|Add0~37_sumout  & ( \inst|Add1~37_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\control_unit|Selector0~1_combout  & (\inst17|o[22]~9_combout  & \banco_registradores|rd1[22]~110_combout )) # 
// (\control_unit|Selector0~1_combout  & ((\banco_registradores|rd1[22]~110_combout ) # (\inst17|o[22]~9_combout )))) ) ) ) # ( !\inst|Add0~37_sumout  & ( \inst|Add1~37_sumout  & ( (!\control_unit|Selector0~1_combout  & (\inst17|o[22]~9_combout  & 
// (\banco_registradores|rd1[22]~110_combout  & \control_unit|alu_op[1]~3_combout ))) # (\control_unit|Selector0~1_combout  & (((!\control_unit|alu_op[1]~3_combout ) # (\banco_registradores|rd1[22]~110_combout )) # (\inst17|o[22]~9_combout ))) ) ) ) # ( 
// \inst|Add0~37_sumout  & ( !\inst|Add1~37_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # ((\inst17|o[22]~9_combout  & \banco_registradores|rd1[22]~110_combout )))) # (\control_unit|Selector0~1_combout  & 
// (\control_unit|alu_op[1]~3_combout  & ((\banco_registradores|rd1[22]~110_combout ) # (\inst17|o[22]~9_combout )))) ) ) ) # ( !\inst|Add0~37_sumout  & ( !\inst|Add1~37_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\control_unit|Selector0~1_combout  
// & (\inst17|o[22]~9_combout  & \banco_registradores|rd1[22]~110_combout )) # (\control_unit|Selector0~1_combout  & ((\banco_registradores|rd1[22]~110_combout ) # (\inst17|o[22]~9_combout ))))) ) ) )

	.dataa(!\control_unit|Selector0~1_combout ),
	.datab(!\inst17|o[22]~9_combout ),
	.datac(!\banco_registradores|rd1[22]~110_combout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\inst|Add0~37_sumout ),
	.dataf(!\inst|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[22]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[22]~21 .extended_lut = "off";
defparam \inst18|o[22]~21 .lut_mask = 64'h0017AA175517FF17;
defparam \inst18|o[22]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y6_N54
cyclonev_lcell_comb \inst18|o[22]~22 (
// Equation(s):
// \inst18|o[22]~22_combout  = ( \inst18|o[22]~21_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( (!\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout )) # (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector8~0_combout ) # 
// (\inst18|o[20]~1_combout ))) ) ) ) # ( !\inst18|o[22]~21_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [22] & ( (\inst18|o[20]~3_combout  & ((\gerador_imediatos|Selector8~0_combout ) # (\inst18|o[20]~1_combout ))) ) ) ) # ( 
// \inst18|o[22]~21_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [22] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector8~0_combout ))) ) ) ) # ( !\inst18|o[22]~21_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [22] & ( (\inst18|o[20]~3_combout  & (!\inst18|o[20]~1_combout  & \gerador_imediatos|Selector8~0_combout )) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(gnd),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(!\gerador_imediatos|Selector8~0_combout ),
	.datae(!\inst18|o[22]~21_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[22]~22 .extended_lut = "off";
defparam \inst18|o[22]~22 .lut_mask = 64'h0050A0F00555A5F5;
defparam \inst18|o[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N20
dffeas \banco_registradores|regs[11][22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][22] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N45
cyclonev_lcell_comb \banco_registradores|rd2[22]~98 (
// Equation(s):
// \banco_registradores|rd2[22]~98_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[8][22]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|regs[9][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[11][22]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[8][22]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[10][22]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\banco_registradores|regs[8][22]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|regs[9][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|regs[11][22]~q 
// )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\banco_registradores|regs[8][22]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|regs[10][22]~q ) ) ) )

	.dataa(!\banco_registradores|regs[11][22]~q ),
	.datab(!\banco_registradores|regs[9][22]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[10][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\banco_registradores|regs[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~98 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~98 .lut_mask = 64'h000F3535F0FF3535;
defparam \banco_registradores|rd2[22]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N39
cyclonev_lcell_comb \banco_registradores|rd2[22]~101 (
// Equation(s):
// \banco_registradores|rd2[22]~101_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][22]~q  & ( (\banco_registradores|regs[26][22]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [22]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][22]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[18][22]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[22][22]~q ))) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[30][22]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & \banco_registradores|regs[26][22]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( !\banco_registradores|regs[30][22]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[18][22]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[22][22]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[18][22]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[26][22]~q ),
	.datad(!\banco_registradores|regs[22][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\banco_registradores|regs[30][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~101 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~101 .lut_mask = 64'h44770C0C44773F3F;
defparam \banco_registradores|rd2[22]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N30
cyclonev_lcell_comb \banco_registradores|rd2[22]~99 (
// Equation(s):
// \banco_registradores|rd2[22]~99_combout  = ( \banco_registradores|regs[16][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[24][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[28][22]~q )) ) ) ) # ( !\banco_registradores|regs[16][22]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[24][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[28][22]~q )) ) ) ) # ( \banco_registradores|regs[16][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[20][22]~q ) ) ) ) # ( !\banco_registradores|regs[16][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[20][22]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[20][22]~q ),
	.datab(!\banco_registradores|regs[28][22]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datad(!\banco_registradores|regs[24][22]~q ),
	.datae(!\banco_registradores|regs[16][22]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~99 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~99 .lut_mask = 64'h0505F5F503F303F3;
defparam \banco_registradores|rd2[22]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N42
cyclonev_lcell_comb \banco_registradores|rd2[22]~102 (
// Equation(s):
// \banco_registradores|rd2[22]~102_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][22]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][22]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][22]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][22]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][22]~q ),
	.datab(!\banco_registradores|regs[19][22]~q ),
	.datac(!\banco_registradores|regs[31][22]~q ),
	.datad(!\banco_registradores|regs[27][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~102 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~102 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd2[22]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \banco_registradores|rd2[22]~100 (
// Equation(s):
// \banco_registradores|rd2[22]~100_combout  = ( \banco_registradores|regs[17][22]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[25][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[29][22]~q )) ) ) ) # ( !\banco_registradores|regs[17][22]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[25][22]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[29][22]~q )) ) ) ) # ( \banco_registradores|regs[17][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) # 
// (\banco_registradores|regs[21][22]~q ) ) ) ) # ( !\banco_registradores|regs[17][22]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[21][22]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) )

	.dataa(!\banco_registradores|regs[29][22]~q ),
	.datab(!\banco_registradores|regs[25][22]~q ),
	.datac(!\banco_registradores|regs[21][22]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datae(!\banco_registradores|regs[17][22]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~100 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~100 .lut_mask = 64'h000FFF0F33553355;
defparam \banco_registradores|rd2[22]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N0
cyclonev_lcell_comb \banco_registradores|rd2[22]~103 (
// Equation(s):
// \banco_registradores|rd2[22]~103_combout  = ( \banco_registradores|rd2[22]~102_combout  & ( \banco_registradores|rd2[22]~100_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[22]~99_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[22]~101_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) ) # ( !\banco_registradores|rd2[22]~102_combout  & ( 
// \banco_registradores|rd2[22]~100_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|rd2[22]~99_combout )))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[22]~101_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) ) ) ) # ( \banco_registradores|rd2[22]~102_combout  & ( 
// !\banco_registradores|rd2[22]~100_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\banco_registradores|rd2[22]~99_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [20])) # (\banco_registradores|rd2[22]~101_combout ))) ) ) ) # ( !\banco_registradores|rd2[22]~102_combout  & ( 
// !\banco_registradores|rd2[22]~100_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[22]~99_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[22]~101_combout )))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datab(!\banco_registradores|rd2[22]~101_combout ),
	.datac(!\banco_registradores|rd2[22]~99_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datae(!\banco_registradores|rd2[22]~102_combout ),
	.dataf(!\banco_registradores|rd2[22]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~103 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~103 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \banco_registradores|rd2[22]~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N51
cyclonev_lcell_comb \banco_registradores|rd2[22]~105 (
// Equation(s):
// \banco_registradores|rd2[22]~105_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][22]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][22]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][22]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][22]~q  ) ) )

	.dataa(!\banco_registradores|regs[4][22]~q ),
	.datab(!\banco_registradores|regs[5][22]~q ),
	.datac(!\banco_registradores|regs[6][22]~q ),
	.datad(!\banco_registradores|regs[7][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~105 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~105 .lut_mask = 64'h55550F0F333300FF;
defparam \banco_registradores|rd2[22]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N51
cyclonev_lcell_comb \banco_registradores|rd2[22]~106 (
// Equation(s):
// \banco_registradores|rd2[22]~106_combout  = ( \banco_registradores|regs[1][22]~q  & ( \banco_registradores|regs[2][22]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [21])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[3][22]~q ))) ) ) ) # ( !\banco_registradores|regs[1][22]~q  & ( 
// \banco_registradores|regs[2][22]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|regs[3][22]~q ))) ) ) ) # ( 
// \banco_registradores|regs[1][22]~q  & ( !\banco_registradores|regs[2][22]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|regs[3][22]~q 
// ))) ) ) ) # ( !\banco_registradores|regs[1][22]~q  & ( !\banco_registradores|regs[2][22]~q  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// \banco_registradores|regs[3][22]~q )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|regs[3][22]~q ),
	.datae(!\banco_registradores|regs[1][22]~q ),
	.dataf(!\banco_registradores|regs[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~106 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~106 .lut_mask = 64'h000550550A0F5A5F;
defparam \banco_registradores|rd2[22]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N9
cyclonev_lcell_comb \banco_registradores|rd2[22]~104 (
// Equation(s):
// \banco_registradores|rd2[22]~104_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[15][22]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[13][22]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[14][22]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[12][22]~q  ) ) )

	.dataa(!\banco_registradores|regs[13][22]~q ),
	.datab(!\banco_registradores|regs[14][22]~q ),
	.datac(!\banco_registradores|regs[15][22]~q ),
	.datad(!\banco_registradores|regs[12][22]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~104 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~104 .lut_mask = 64'h00FF333355550F0F;
defparam \banco_registradores|rd2[22]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N42
cyclonev_lcell_comb \banco_registradores|rd2[22]~107 (
// Equation(s):
// \banco_registradores|rd2[22]~107_combout  = ( \banco_registradores|rd2[22]~104_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|rd2[22]~106_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (((\banco_registradores|rd2[22]~105_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]))) ) ) # ( 
// !\banco_registradores|rd2[22]~104_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[22]~106_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[22]~105_combout )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datac(!\banco_registradores|rd2[22]~105_combout ),
	.datad(!\banco_registradores|rd2[22]~106_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[22]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~107 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~107 .lut_mask = 64'h048C048C159D159D;
defparam \banco_registradores|rd2[22]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N6
cyclonev_lcell_comb \banco_registradores|rd2[22]~108 (
// Equation(s):
// \banco_registradores|rd2[22]~108_combout  = ( \banco_registradores|rd2[22]~103_combout  & ( \banco_registradores|rd2[22]~107_combout  ) ) # ( !\banco_registradores|rd2[22]~103_combout  & ( \banco_registradores|rd2[22]~107_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((\banco_registradores|rd2[22]~98_combout  & \banco_registradores|rd2[31]~1_combout )) ) ) ) # ( \banco_registradores|rd2[22]~103_combout  & ( !\banco_registradores|rd2[22]~107_combout  
// & ( ((\banco_registradores|rd2[22]~98_combout  & \banco_registradores|rd2[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[22]~103_combout  & ( 
// !\banco_registradores|rd2[22]~107_combout  & ( (\banco_registradores|rd2[22]~98_combout  & \banco_registradores|rd2[31]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[22]~98_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\banco_registradores|rd2[31]~1_combout ),
	.datae(!\banco_registradores|rd2[22]~103_combout ),
	.dataf(!\banco_registradores|rd2[22]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[22]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[22]~108 .extended_lut = "off";
defparam \banco_registradores|rd2[22]~108 .lut_mask = 64'h00330F3FF0F3FFFF;
defparam \banco_registradores|rd2[22]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N42
cyclonev_lcell_comb \inst|Add1~33 (
// Equation(s):
// \inst|Add1~33_sumout  = SUM(( \banco_registradores|rd1[23]~99_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[23]~97_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[23]~97_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector7~0_combout )))) ) + ( \inst|Add1~38  ))
// \inst|Add1~34  = CARRY(( \banco_registradores|rd1[23]~99_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[23]~97_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((!\banco_registradores|rd2[23]~97_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector7~0_combout )))) ) + ( \inst|Add1~38  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector7~0_combout ),
	.datad(!\banco_registradores|rd1[23]~99_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[23]~97_combout ),
	.datag(gnd),
	.cin(\inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~33_sumout ),
	.cout(\inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~33 .extended_lut = "off";
defparam \inst|Add1~33 .lut_mask = 64'h000001EF000000FF;
defparam \inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N9
cyclonev_lcell_comb \inst|Add0~33 (
// Equation(s):
// \inst|Add0~33_sumout  = SUM(( \banco_registradores|rd1[23]~99_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[23]~97_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[23]~97_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector7~0_combout )))) ) + ( \inst|Add0~38  ))
// \inst|Add0~34  = CARRY(( \banco_registradores|rd1[23]~99_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[23]~97_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[23]~97_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector7~0_combout )))) ) + ( \inst|Add0~38  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector7~0_combout ),
	.datad(!\banco_registradores|rd1[23]~99_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[23]~97_combout ),
	.datag(gnd),
	.cin(\inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~33_sumout ),
	.cout(\inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~33 .extended_lut = "off";
defparam \inst|Add0~33 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N0
cyclonev_lcell_comb \inst18|o[23]~19 (
// Equation(s):
// \inst18|o[23]~19_combout  = ( \inst|Add1~33_sumout  & ( \inst|Add0~33_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\control_unit|Selector0~1_combout  & (\banco_registradores|rd1[23]~99_combout  & \inst17|o[23]~8_combout )) # 
// (\control_unit|Selector0~1_combout  & ((\inst17|o[23]~8_combout ) # (\banco_registradores|rd1[23]~99_combout )))) ) ) ) # ( !\inst|Add1~33_sumout  & ( \inst|Add0~33_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (!\control_unit|Selector0~1_combout )) 
// # (\control_unit|alu_op[1]~3_combout  & ((!\control_unit|Selector0~1_combout  & (\banco_registradores|rd1[23]~99_combout  & \inst17|o[23]~8_combout )) # (\control_unit|Selector0~1_combout  & ((\inst17|o[23]~8_combout ) # 
// (\banco_registradores|rd1[23]~99_combout ))))) ) ) ) # ( \inst|Add1~33_sumout  & ( !\inst|Add0~33_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (\control_unit|Selector0~1_combout )) # (\control_unit|alu_op[1]~3_combout  & 
// ((!\control_unit|Selector0~1_combout  & (\banco_registradores|rd1[23]~99_combout  & \inst17|o[23]~8_combout )) # (\control_unit|Selector0~1_combout  & ((\inst17|o[23]~8_combout ) # (\banco_registradores|rd1[23]~99_combout ))))) ) ) ) # ( 
// !\inst|Add1~33_sumout  & ( !\inst|Add0~33_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\control_unit|Selector0~1_combout  & (\banco_registradores|rd1[23]~99_combout  & \inst17|o[23]~8_combout )) # (\control_unit|Selector0~1_combout  & 
// ((\inst17|o[23]~8_combout ) # (\banco_registradores|rd1[23]~99_combout ))))) ) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\control_unit|Selector0~1_combout ),
	.datac(!\banco_registradores|rd1[23]~99_combout ),
	.datad(!\inst17|o[23]~8_combout ),
	.datae(!\inst|Add1~33_sumout ),
	.dataf(!\inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[23]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[23]~19 .extended_lut = "off";
defparam \inst18|o[23]~19 .lut_mask = 64'h01152337899DABBF;
defparam \inst18|o[23]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N42
cyclonev_lcell_comb \inst18|o[23]~20 (
// Equation(s):
// \inst18|o[23]~20_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [23] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & ((\inst18|o[23]~19_combout ))) # (\inst18|o[20]~3_combout  & (\gerador_imediatos|Selector7~0_combout )))) # 
// (\inst18|o[20]~1_combout  & (((\inst18|o[20]~3_combout )))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [23] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & ((\inst18|o[23]~19_combout ))) # (\inst18|o[20]~3_combout  & 
// (\gerador_imediatos|Selector7~0_combout )))) ) )

	.dataa(!\gerador_imediatos|Selector7~0_combout ),
	.datab(!\inst18|o[20]~1_combout ),
	.datac(!\inst18|o[20]~3_combout ),
	.datad(!\inst18|o[23]~19_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[23]~20 .extended_lut = "off";
defparam \inst18|o[23]~20 .lut_mask = 64'h04C404C407C707C7;
defparam \inst18|o[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \banco_registradores|regs[8][23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[23]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[8][23] .is_wysiwyg = "true";
defparam \banco_registradores|regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \banco_registradores|rd1[23]~89 (
// Equation(s):
// \banco_registradores|rd1[23]~89_combout  = ( \banco_registradores|regs[9][23]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[10][23]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[11][23]~q ))) ) ) ) # ( !\banco_registradores|regs[9][23]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[10][23]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[11][23]~q ))) ) ) ) # ( \banco_registradores|regs[9][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[8][23]~q ) ) ) ) # ( !\banco_registradores|regs[9][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[8][23]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[8][23]~q ),
	.datab(!\banco_registradores|regs[10][23]~q ),
	.datac(!\banco_registradores|regs[11][23]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[9][23]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~89 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~89 .lut_mask = 64'h550055FF330F330F;
defparam \banco_registradores|rd1[23]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N57
cyclonev_lcell_comb \banco_registradores|rd1[23]~90 (
// Equation(s):
// \banco_registradores|rd1[23]~90_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[28][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[20][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[24][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[16][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][23]~q ),
	.datab(!\banco_registradores|regs[28][23]~q ),
	.datac(!\banco_registradores|regs[16][23]~q ),
	.datad(!\banco_registradores|regs[20][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~90 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~90 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd1[23]~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N33
cyclonev_lcell_comb \banco_registradores|rd1[23]~92 (
// Equation(s):
// \banco_registradores|rd1[23]~92_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[18][23]~q ),
	.datab(!\banco_registradores|regs[30][23]~q ),
	.datac(!\banco_registradores|regs[22][23]~q ),
	.datad(!\banco_registradores|regs[26][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~92 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~92 .lut_mask = 64'h55550F0F00FF3333;
defparam \banco_registradores|rd1[23]~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N21
cyclonev_lcell_comb \banco_registradores|rd1[23]~91 (
// Equation(s):
// \banco_registradores|rd1[23]~91_combout  = ( \banco_registradores|regs[21][23]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[25][23]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[29][23]~q ))) ) ) ) # ( !\banco_registradores|regs[21][23]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[25][23]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[29][23]~q ))) ) ) ) # ( \banco_registradores|regs[21][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[17][23]~q ) ) ) ) # ( !\banco_registradores|regs[21][23]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\banco_registradores|regs[17][23]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[17][23]~q ),
	.datab(!\banco_registradores|regs[25][23]~q ),
	.datac(!\banco_registradores|regs[29][23]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|regs[21][23]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~91 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~91 .lut_mask = 64'h550055FF330F330F;
defparam \banco_registradores|rd1[23]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N15
cyclonev_lcell_comb \banco_registradores|rd1[23]~93 (
// Equation(s):
// \banco_registradores|rd1[23]~93_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[31][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[23][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[27][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[19][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][23]~q ),
	.datab(!\banco_registradores|regs[31][23]~q ),
	.datac(!\banco_registradores|regs[23][23]~q ),
	.datad(!\banco_registradores|regs[27][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~93 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~93 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rd1[23]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N21
cyclonev_lcell_comb \banco_registradores|rd1[23]~94 (
// Equation(s):
// \banco_registradores|rd1[23]~94_combout  = ( \banco_registradores|rd1[23]~91_combout  & ( \banco_registradores|rd1[23]~93_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[23]~90_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[23]~92_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[23]~91_combout  & ( 
// \banco_registradores|rd1[23]~93_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[23]~90_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[23]~92_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) ) ) ) # ( \banco_registradores|rd1[23]~91_combout  & ( 
// !\banco_registradores|rd1[23]~93_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((\banco_registradores|rd1[23]~90_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[23]~92_combout )))) ) ) ) # ( !\banco_registradores|rd1[23]~91_combout  & ( 
// !\banco_registradores|rd1[23]~93_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[23]~90_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[23]~92_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[23]~90_combout ),
	.datad(!\banco_registradores|rd1[23]~92_combout ),
	.datae(!\banco_registradores|rd1[23]~91_combout ),
	.dataf(!\banco_registradores|rd1[23]~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~94 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~94 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \banco_registradores|rd1[23]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \banco_registradores|rd1[23]~96 (
// Equation(s):
// \banco_registradores|rd1[23]~96_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[6][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[5][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[4][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[6][23]~q ),
	.datab(!\banco_registradores|regs[5][23]~q ),
	.datac(!\banco_registradores|regs[4][23]~q ),
	.datad(!\banco_registradores|regs[7][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~96 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~96 .lut_mask = 64'h0F0F3333555500FF;
defparam \banco_registradores|rd1[23]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N33
cyclonev_lcell_comb \banco_registradores|rd1[23]~97 (
// Equation(s):
// \banco_registradores|rd1[23]~97_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][23]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][23]~q ),
	.datad(!\banco_registradores|regs[2][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~97 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~97 .lut_mask = 64'h000000FF55550F0F;
defparam \banco_registradores|rd1[23]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N33
cyclonev_lcell_comb \banco_registradores|rd1[23]~95 (
// Equation(s):
// \banco_registradores|rd1[23]~95_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[15][23]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[13][23]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[14][23]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[12][23]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][23]~q ),
	.datab(!\banco_registradores|regs[13][23]~q ),
	.datac(!\banco_registradores|regs[15][23]~q ),
	.datad(!\banco_registradores|regs[12][23]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~95 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~95 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rd1[23]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \banco_registradores|rd1[23]~98 (
// Equation(s):
// \banco_registradores|rd1[23]~98_combout  = ( \banco_registradores|rd1[23]~97_combout  & ( \banco_registradores|rd1[23]~95_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|rd1[23]~96_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) 
// ) ) # ( !\banco_registradores|rd1[23]~97_combout  & ( \banco_registradores|rd1[23]~95_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|rd1[23]~96_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]))) ) ) ) # ( \banco_registradores|rd1[23]~97_combout  & ( !\banco_registradores|rd1[23]~95_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|rd1[23]~96_combout ))) ) ) ) # ( !\banco_registradores|rd1[23]~97_combout  & ( !\banco_registradores|rd1[23]~95_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[23]~96_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[23]~96_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[23]~97_combout ),
	.dataf(!\banco_registradores|rd1[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~98 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~98 .lut_mask = 64'h000AAA0A005FAA5F;
defparam \banco_registradores|rd1[23]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N39
cyclonev_lcell_comb \banco_registradores|rd1[23]~99 (
// Equation(s):
// \banco_registradores|rd1[23]~99_combout  = ( \banco_registradores|rd1[23]~94_combout  & ( \banco_registradores|rd1[23]~98_combout  ) ) # ( !\banco_registradores|rd1[23]~94_combout  & ( \banco_registradores|rd1[23]~98_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) # ((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[23]~89_combout )) ) ) ) # ( \banco_registradores|rd1[23]~94_combout  & ( !\banco_registradores|rd1[23]~98_combout  & 
// ( ((\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[23]~89_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[23]~94_combout  & ( !\banco_registradores|rd1[23]~98_combout  
// & ( (\banco_registradores|rd1[31]~1_combout  & \banco_registradores|rd1[23]~89_combout ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd1[31]~1_combout ),
	.datac(!\banco_registradores|rd1[23]~89_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datae(!\banco_registradores|rd1[23]~94_combout ),
	.dataf(!\banco_registradores|rd1[23]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[23]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[23]~99 .extended_lut = "off";
defparam \banco_registradores|rd1[23]~99 .lut_mask = 64'h030303FFFF03FFFF;
defparam \banco_registradores|rd1[23]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N45
cyclonev_lcell_comb \inst|Add1~29 (
// Equation(s):
// \inst|Add1~29_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[24]~86_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[24]~86_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector6~0_combout )))) ) + ( \banco_registradores|rd1[24]~88_combout  ) + ( \inst|Add1~34  ))
// \inst|Add1~30  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[24]~86_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[24]~86_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector6~0_combout )))) ) + ( \banco_registradores|rd1[24]~88_combout  ) + ( \inst|Add1~34  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector6~0_combout ),
	.datad(!\banco_registradores|rd2[24]~86_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[24]~88_combout ),
	.datag(gnd),
	.cin(\inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~29_sumout ),
	.cout(\inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~29 .extended_lut = "off";
defparam \inst|Add1~29 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N12
cyclonev_lcell_comb \inst|Add0~29 (
// Equation(s):
// \inst|Add0~29_sumout  = SUM(( \banco_registradores|rd1[24]~88_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[24]~86_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[24]~86_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector6~0_combout )))) ) + ( \inst|Add0~34  ))
// \inst|Add0~30  = CARRY(( \banco_registradores|rd1[24]~88_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[24]~86_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[24]~86_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector6~0_combout )))) ) + ( \inst|Add0~34  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector6~0_combout ),
	.datad(!\banco_registradores|rd1[24]~88_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[24]~86_combout ),
	.datag(gnd),
	.cin(\inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~29_sumout ),
	.cout(\inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~29 .extended_lut = "off";
defparam \inst|Add0~29 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N39
cyclonev_lcell_comb \inst18|o[24]~17 (
// Equation(s):
// \inst18|o[24]~17_combout  = ( \inst|Add1~29_sumout  & ( \inst|Add0~29_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[24]~88_combout  & (!\inst17|o[24]~7_combout  & \control_unit|Selector0~1_combout )) # 
// (\banco_registradores|rd1[24]~88_combout  & ((!\inst17|o[24]~7_combout ) # (\control_unit|Selector0~1_combout )))) ) ) ) # ( !\inst|Add1~29_sumout  & ( \inst|Add0~29_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout 
// )))) # (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[24]~88_combout  & (!\inst17|o[24]~7_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[24]~88_combout  & ((!\inst17|o[24]~7_combout ) # 
// (\control_unit|Selector0~1_combout ))))) ) ) ) # ( \inst|Add1~29_sumout  & ( !\inst|Add0~29_sumout  & ( (!\banco_registradores|rd1[24]~88_combout  & (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (!\inst17|o[24]~7_combout 
// )))) # (\banco_registradores|rd1[24]~88_combout  & (((\control_unit|alu_op[1]~3_combout  & !\inst17|o[24]~7_combout )) # (\control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add1~29_sumout  & ( !\inst|Add0~29_sumout  & ( 
// (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[24]~88_combout  & (!\inst17|o[24]~7_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[24]~88_combout  & ((!\inst17|o[24]~7_combout ) # 
// (\control_unit|Selector0~1_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[24]~88_combout ),
	.datab(!\control_unit|alu_op[1]~3_combout ),
	.datac(!\inst17|o[24]~7_combout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\inst|Add1~29_sumout ),
	.dataf(!\inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[24]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[24]~17 .extended_lut = "off";
defparam \inst18|o[24]~17 .lut_mask = 64'h103110FDDC31DCFD;
defparam \inst18|o[24]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y9_N24
cyclonev_lcell_comb \inst18|o[24]~18 (
// Equation(s):
// \inst18|o[24]~18_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [24] & ( (!\inst18|o[20]~3_combout  & (\inst18|o[24]~17_combout  & ((!\inst18|o[20]~1_combout )))) # (\inst18|o[20]~3_combout  & (((\inst18|o[20]~1_combout ) # 
// (\gerador_imediatos|Selector6~0_combout )))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [24] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & (\inst18|o[24]~17_combout )) # (\inst18|o[20]~3_combout  & 
// ((\gerador_imediatos|Selector6~0_combout ))))) ) )

	.dataa(!\inst18|o[24]~17_combout ),
	.datab(!\inst18|o[20]~3_combout ),
	.datac(!\gerador_imediatos|Selector6~0_combout ),
	.datad(!\inst18|o[20]~1_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[24]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[24]~18 .extended_lut = "off";
defparam \inst18|o[24]~18 .lut_mask = 64'h4700470047334733;
defparam \inst18|o[24]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y5_N17
dffeas \banco_registradores|regs[2][24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[24]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[2][24] .is_wysiwyg = "true";
defparam \banco_registradores|regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N3
cyclonev_lcell_comb \banco_registradores|rd2[24]~84 (
// Equation(s):
// \banco_registradores|rd2[24]~84_combout  = ( \banco_registradores|regs[1][24]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[2][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[3][24]~q ))) ) ) ) # ( !\banco_registradores|regs[1][24]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[2][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[3][24]~q ))) ) ) ) # ( \banco_registradores|regs[1][24]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[2][24]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[3][24]~q ),
	.datae(!\banco_registradores|regs[1][24]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~84 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~84 .lut_mask = 64'h00000F0F303F303F;
defparam \banco_registradores|rd2[24]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N51
cyclonev_lcell_comb \banco_registradores|rd2[24]~82 (
// Equation(s):
// \banco_registradores|rd2[24]~82_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[12][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|regs[14][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|regs[15][24]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # (\banco_registradores|regs[13][24]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\banco_registradores|regs[12][24]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|regs[14][24]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// ((\banco_registradores|regs[15][24]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\banco_registradores|regs[12][24]~q  & ( (\banco_registradores|regs[13][24]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) ) ) )

	.dataa(!\banco_registradores|regs[14][24]~q ),
	.datab(!\banco_registradores|regs[13][24]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datad(!\banco_registradores|regs[15][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\banco_registradores|regs[12][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~82 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~82 .lut_mask = 64'h0303505FF3F3505F;
defparam \banco_registradores|rd2[24]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N15
cyclonev_lcell_comb \banco_registradores|rd2[24]~83 (
// Equation(s):
// \banco_registradores|rd2[24]~83_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[7][24]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[5][24]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \banco_registradores|regs[6][24]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// \banco_registradores|regs[4][24]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][24]~q ),
	.datab(!\banco_registradores|regs[4][24]~q ),
	.datac(!\banco_registradores|regs[7][24]~q ),
	.datad(!\banco_registradores|regs[6][24]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~83 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~83 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd2[24]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N15
cyclonev_lcell_comb \banco_registradores|rd2[24]~85 (
// Equation(s):
// \banco_registradores|rd2[24]~85_combout  = ( \banco_registradores|rd2[24]~82_combout  & ( \banco_registradores|rd2[24]~83_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[24]~84_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|rd2[24]~82_combout  & ( \banco_registradores|rd2[24]~83_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & 
// ((\banco_registradores|rd2[24]~84_combout ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) ) ) ) # ( \banco_registradores|rd2[24]~82_combout  & ( !\banco_registradores|rd2[24]~83_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[24]~84_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23])) ) ) ) # ( !\banco_registradores|rd2[24]~82_combout  & ( !\banco_registradores|rd2[24]~83_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & \banco_registradores|rd2[24]~84_combout )) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datad(!\banco_registradores|rd2[24]~84_combout ),
	.datae(!\banco_registradores|rd2[24]~82_combout ),
	.dataf(!\banco_registradores|rd2[24]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~85 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~85 .lut_mask = 64'h00A005A550F055F5;
defparam \banco_registradores|rd2[24]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N9
cyclonev_lcell_comb \banco_registradores|rd2[24]~86 (
// Equation(s):
// \banco_registradores|rd2[24]~86_combout  = ( \banco_registradores|rd2[24]~81_combout  & ( \banco_registradores|rd2[24]~372_combout  ) ) # ( !\banco_registradores|rd2[24]~81_combout  & ( \banco_registradores|rd2[24]~372_combout  ) ) # ( 
// \banco_registradores|rd2[24]~81_combout  & ( !\banco_registradores|rd2[24]~372_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[24]~85_combout ) ) ) ) # ( !\banco_registradores|rd2[24]~81_combout  
// & ( !\banco_registradores|rd2[24]~372_combout  & ( (\banco_registradores|rd2[24]~85_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[24]~85_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[24]~81_combout ),
	.dataf(!\banco_registradores|rd2[24]~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[24]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[24]~86 .extended_lut = "off";
defparam \banco_registradores|rd2[24]~86 .lut_mask = 64'h0F000FFFFFFFFFFF;
defparam \banco_registradores|rd2[24]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N48
cyclonev_lcell_comb \inst|Add1~25 (
// Equation(s):
// \inst|Add1~25_sumout  = SUM(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[25]~76_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[25]~76_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector5~0_combout )))) ) + ( \banco_registradores|rd1[25]~77_combout  ) + ( \inst|Add1~30  ))
// \inst|Add1~26  = CARRY(( (!\control_unit|WideOr2~0_combout  & (((!\banco_registradores|rd2[25]~76_combout )))) # (\control_unit|WideOr2~0_combout  & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & 
// ((!\banco_registradores|rd2[25]~76_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (!\gerador_imediatos|Selector5~0_combout )))) ) + ( \banco_registradores|rd1[25]~77_combout  ) + ( \inst|Add1~30  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector5~0_combout ),
	.datad(!\banco_registradores|rd2[25]~76_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd1[25]~77_combout ),
	.datag(gnd),
	.cin(\inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add1~25_sumout ),
	.cout(\inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add1~25 .extended_lut = "off";
defparam \inst|Add1~25 .lut_mask = 64'h0000FF000000FE10;
defparam \inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N15
cyclonev_lcell_comb \inst|Add0~25 (
// Equation(s):
// \inst|Add0~25_sumout  = SUM(( \banco_registradores|rd1[25]~77_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[25]~76_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[25]~76_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector5~0_combout )))) ) + ( \inst|Add0~30  ))
// \inst|Add0~26  = CARRY(( \banco_registradores|rd1[25]~77_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[25]~76_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[25]~76_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector5~0_combout )))) ) + ( \inst|Add0~30  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector5~0_combout ),
	.datad(!\banco_registradores|rd1[25]~77_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[25]~76_combout ),
	.datag(gnd),
	.cin(\inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~25_sumout ),
	.cout(\inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~25 .extended_lut = "off";
defparam \inst|Add0~25 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N36
cyclonev_lcell_comb \inst18|o[25]~15 (
// Equation(s):
// \inst18|o[25]~15_combout  = ( \inst|Add1~25_sumout  & ( \inst|Add0~25_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\control_unit|Selector0~1_combout  & (!\inst17|o[25]~6_combout  & \banco_registradores|rd1[25]~77_combout )) # 
// (\control_unit|Selector0~1_combout  & ((!\inst17|o[25]~6_combout ) # (\banco_registradores|rd1[25]~77_combout )))) ) ) ) # ( !\inst|Add1~25_sumout  & ( \inst|Add0~25_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (!\control_unit|Selector0~1_combout )) 
// # (\control_unit|alu_op[1]~3_combout  & ((!\control_unit|Selector0~1_combout  & (!\inst17|o[25]~6_combout  & \banco_registradores|rd1[25]~77_combout )) # (\control_unit|Selector0~1_combout  & ((!\inst17|o[25]~6_combout ) # 
// (\banco_registradores|rd1[25]~77_combout ))))) ) ) ) # ( \inst|Add1~25_sumout  & ( !\inst|Add0~25_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (\control_unit|Selector0~1_combout )) # (\control_unit|alu_op[1]~3_combout  & 
// ((!\control_unit|Selector0~1_combout  & (!\inst17|o[25]~6_combout  & \banco_registradores|rd1[25]~77_combout )) # (\control_unit|Selector0~1_combout  & ((!\inst17|o[25]~6_combout ) # (\banco_registradores|rd1[25]~77_combout ))))) ) ) ) # ( 
// !\inst|Add1~25_sumout  & ( !\inst|Add0~25_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\control_unit|Selector0~1_combout  & (!\inst17|o[25]~6_combout  & \banco_registradores|rd1[25]~77_combout )) # (\control_unit|Selector0~1_combout  & 
// ((!\inst17|o[25]~6_combout ) # (\banco_registradores|rd1[25]~77_combout ))))) ) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\control_unit|Selector0~1_combout ),
	.datac(!\inst17|o[25]~6_combout ),
	.datad(!\banco_registradores|rd1[25]~77_combout ),
	.datae(!\inst|Add1~25_sumout ),
	.dataf(!\inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[25]~15 .extended_lut = "off";
defparam \inst18|o[25]~15 .lut_mask = 64'h1051327398D9BAFB;
defparam \inst18|o[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y7_N6
cyclonev_lcell_comb \inst18|o[25]~16 (
// Equation(s):
// \inst18|o[25]~16_combout  = ( \inst20|altsyncram_component|auto_generated|q_a [25] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & ((\inst18|o[25]~15_combout ))) # (\inst18|o[20]~3_combout  & (\gerador_imediatos|Selector5~0_combout )))) # 
// (\inst18|o[20]~1_combout  & (((\inst18|o[20]~3_combout )))) ) ) # ( !\inst20|altsyncram_component|auto_generated|q_a [25] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout  & ((\inst18|o[25]~15_combout ))) # (\inst18|o[20]~3_combout  & 
// (\gerador_imediatos|Selector5~0_combout )))) ) )

	.dataa(!\gerador_imediatos|Selector5~0_combout ),
	.datab(!\inst18|o[20]~1_combout ),
	.datac(!\inst18|o[20]~3_combout ),
	.datad(!\inst18|o[25]~15_combout ),
	.datae(gnd),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[25]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[25]~16 .extended_lut = "off";
defparam \inst18|o[25]~16 .lut_mask = 64'h04C404C407C707C7;
defparam \inst18|o[25]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N11
dffeas \banco_registradores|regs[25][25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[25]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[25][25] .is_wysiwyg = "true";
defparam \banco_registradores|regs[25][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N3
cyclonev_lcell_comb \banco_registradores|rd2[25]~68 (
// Equation(s):
// \banco_registradores|rd2[25]~68_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[25][25]~q ),
	.datab(!\banco_registradores|regs[29][25]~q ),
	.datac(!\banco_registradores|regs[17][25]~q ),
	.datad(!\banco_registradores|regs[21][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~68 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~68 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd2[25]~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \banco_registradores|rd2[25]~70 (
// Equation(s):
// \banco_registradores|rd2[25]~70_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][25]~q ),
	.datab(!\banco_registradores|regs[31][25]~q ),
	.datac(!\banco_registradores|regs[27][25]~q ),
	.datad(!\banco_registradores|regs[19][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~70 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~70 .lut_mask = 64'h00FF55550F0F3333;
defparam \banco_registradores|rd2[25]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N15
cyclonev_lcell_comb \banco_registradores|rd2[25]~69 (
// Equation(s):
// \banco_registradores|rd2[25]~69_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[30][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[26][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[22][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[18][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[22][25]~q ),
	.datab(!\banco_registradores|regs[30][25]~q ),
	.datac(!\banco_registradores|regs[18][25]~q ),
	.datad(!\banco_registradores|regs[26][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~69 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~69 .lut_mask = 64'h0F0F555500FF3333;
defparam \banco_registradores|rd2[25]~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \banco_registradores|rd2[25]~67 (
// Equation(s):
// \banco_registradores|rd2[25]~67_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][25]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][25]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][25]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[16][25]~q ),
	.datab(!\banco_registradores|regs[20][25]~q ),
	.datac(!\banco_registradores|regs[24][25]~q ),
	.datad(!\banco_registradores|regs[28][25]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~67 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~67 .lut_mask = 64'h555533330F0F00FF;
defparam \banco_registradores|rd2[25]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N9
cyclonev_lcell_comb \banco_registradores|rd2[25]~71 (
// Equation(s):
// \banco_registradores|rd2[25]~71_combout  = ( \banco_registradores|rd2[25]~69_combout  & ( \banco_registradores|rd2[25]~67_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[25]~68_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[25]~70_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[25]~69_combout  & ( \banco_registradores|rd2[25]~67_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[25]~68_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[25]~70_combout ))))) ) ) ) # ( \banco_registradores|rd2[25]~69_combout  & ( !\banco_registradores|rd2[25]~67_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[25]~68_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((\banco_registradores|rd2[25]~70_combout ))))) ) ) ) # ( !\banco_registradores|rd2[25]~69_combout  & ( !\banco_registradores|rd2[25]~67_combout  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & (\banco_registradores|rd2[25]~68_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & 
// ((\banco_registradores|rd2[25]~70_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datac(!\banco_registradores|rd2[25]~68_combout ),
	.datad(!\banco_registradores|rd2[25]~70_combout ),
	.datae(!\banco_registradores|rd2[25]~69_combout ),
	.dataf(!\banco_registradores|rd2[25]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~71 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~71 .lut_mask = 64'h041526378C9DAEBF;
defparam \banco_registradores|rd2[25]~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N45
cyclonev_lcell_comb \banco_registradores|rd2[25]~76 (
// Equation(s):
// \banco_registradores|rd2[25]~76_combout  = ( \banco_registradores|rd2[25]~75_combout  & ( \banco_registradores|rd2[25]~376_combout  ) ) # ( !\banco_registradores|rd2[25]~75_combout  & ( \banco_registradores|rd2[25]~376_combout  ) ) # ( 
// \banco_registradores|rd2[25]~75_combout  & ( !\banco_registradores|rd2[25]~376_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # (\banco_registradores|rd2[25]~71_combout ) ) ) ) # ( !\banco_registradores|rd2[25]~75_combout  
// & ( !\banco_registradores|rd2[25]~376_combout  & ( (\banco_registradores|rd2[25]~71_combout  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\banco_registradores|rd2[25]~71_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datae(!\banco_registradores|rd2[25]~75_combout ),
	.dataf(!\banco_registradores|rd2[25]~376_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[25]~76 .extended_lut = "off";
defparam \banco_registradores|rd2[25]~76 .lut_mask = 64'h000FFF0FFFFFFFFF;
defparam \banco_registradores|rd2[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N18
cyclonev_lcell_comb \inst|Add0~21 (
// Equation(s):
// \inst|Add0~21_sumout  = SUM(( \banco_registradores|rd1[26]~66_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[26]~66_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[26]~66_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector4~0_combout )))) ) + ( \inst|Add0~26  ))
// \inst|Add0~22  = CARRY(( \banco_registradores|rd1[26]~66_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[26]~66_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[26]~66_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector4~0_combout )))) ) + ( \inst|Add0~26  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector4~0_combout ),
	.datad(!\banco_registradores|rd1[26]~66_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[26]~66_combout ),
	.datag(gnd),
	.cin(\inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~21_sumout ),
	.cout(\inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~21 .extended_lut = "off";
defparam \inst|Add0~21 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N0
cyclonev_lcell_comb \inst18|o[26]~13 (
// Equation(s):
// \inst18|o[26]~13_combout  = ( \inst|Add1~21_sumout  & ( \inst|Add0~21_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[26]~66_combout  & (\inst17|o[26]~5_combout  & \control_unit|Selector0~1_combout )) # 
// (\banco_registradores|rd1[26]~66_combout  & ((\control_unit|Selector0~1_combout ) # (\inst17|o[26]~5_combout )))) ) ) ) # ( !\inst|Add1~21_sumout  & ( \inst|Add0~21_sumout  & ( (!\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) 
// # ((\banco_registradores|rd1[26]~66_combout  & \inst17|o[26]~5_combout )))) # (\control_unit|Selector0~1_combout  & (\control_unit|alu_op[1]~3_combout  & ((\inst17|o[26]~5_combout ) # (\banco_registradores|rd1[26]~66_combout )))) ) ) ) # ( 
// \inst|Add1~21_sumout  & ( !\inst|Add0~21_sumout  & ( (!\banco_registradores|rd1[26]~66_combout  & (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (\inst17|o[26]~5_combout )))) # (\banco_registradores|rd1[26]~66_combout  & 
// (((\inst17|o[26]~5_combout  & \control_unit|alu_op[1]~3_combout )) # (\control_unit|Selector0~1_combout ))) ) ) ) # ( !\inst|Add1~21_sumout  & ( !\inst|Add0~21_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[26]~66_combout  & 
// (\inst17|o[26]~5_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[26]~66_combout  & ((\control_unit|Selector0~1_combout ) # (\inst17|o[26]~5_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[26]~66_combout ),
	.datab(!\inst17|o[26]~5_combout ),
	.datac(!\control_unit|Selector0~1_combout ),
	.datad(!\control_unit|alu_op[1]~3_combout ),
	.datae(!\inst|Add1~21_sumout ),
	.dataf(!\inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[26]~13 .extended_lut = "off";
defparam \inst18|o[26]~13 .lut_mask = 64'h00170F17F017FF17;
defparam \inst18|o[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N36
cyclonev_lcell_comb \inst18|o[26]~14 (
// Equation(s):
// \inst18|o[26]~14_combout  = ( \inst18|o[26]~13_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [26] & ( (!\inst18|o[20]~3_combout  & ((!\inst18|o[20]~1_combout ))) # (\inst18|o[20]~3_combout  & ((\inst18|o[20]~1_combout ) # 
// (\gerador_imediatos|Selector4~0_combout ))) ) ) ) # ( !\inst18|o[26]~13_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [26] & ( (\inst18|o[20]~3_combout  & ((\inst18|o[20]~1_combout ) # (\gerador_imediatos|Selector4~0_combout ))) ) ) ) # ( 
// \inst18|o[26]~13_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [26] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector4~0_combout ))) ) ) ) # ( !\inst18|o[26]~13_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [26] & ( (\inst18|o[20]~3_combout  & (\gerador_imediatos|Selector4~0_combout  & !\inst18|o[20]~1_combout )) ) ) )

	.dataa(!\inst18|o[20]~3_combout ),
	.datab(!\gerador_imediatos|Selector4~0_combout ),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(gnd),
	.datae(!\inst18|o[26]~13_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[26]~14 .extended_lut = "off";
defparam \inst18|o[26]~14 .lut_mask = 64'h1010B0B01515B5B5;
defparam \inst18|o[26]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N45
cyclonev_lcell_comb \banco_registradores|regs[1][26]~feeder (
// Equation(s):
// \banco_registradores|regs[1][26]~feeder_combout  = ( \inst18|o[26]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[26]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[1][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[1][26]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[1][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[1][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y1_N47
dffeas \banco_registradores|regs[1][26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[1][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[1][26] .is_wysiwyg = "true";
defparam \banco_registradores|regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N48
cyclonev_lcell_comb \banco_registradores|rd1[26]~64 (
// Equation(s):
// \banco_registradores|rd1[26]~64_combout  = ( \banco_registradores|regs[2][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[1][26]~q  & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15])))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # (\banco_registradores|regs[3][26]~q )))) ) ) # ( !\banco_registradores|regs[2][26]~q  & ( 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[1][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|regs[3][26]~q ))))) ) )

	.dataa(!\banco_registradores|regs[1][26]~q ),
	.datab(!\banco_registradores|regs[3][26]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~64 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~64 .lut_mask = 64'h005300530F530F53;
defparam \banco_registradores|rd1[26]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \banco_registradores|rd1[26]~63 (
// Equation(s):
// \banco_registradores|rd1[26]~63_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[4][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// ((\banco_registradores|regs[5][26]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[7][26]~q )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[4][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) # (\banco_registradores|regs[6][26]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\banco_registradores|regs[4][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[5][26]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[7][26]~q 
// )) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\banco_registradores|regs[4][26]~q  & ( (\banco_registradores|regs[6][26]~q  & \memoria_instrucao|altsyncram_component|auto_generated|q_a [16]) ) ) )

	.dataa(!\banco_registradores|regs[7][26]~q ),
	.datab(!\banco_registradores|regs[6][26]~q ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datad(!\banco_registradores|regs[5][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\banco_registradores|regs[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~63 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~63 .lut_mask = 64'h030305F5F3F305F5;
defparam \banco_registradores|rd1[26]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N15
cyclonev_lcell_comb \banco_registradores|rd1[26]~62 (
// Equation(s):
// \banco_registradores|rd1[26]~62_combout  = ( \banco_registradores|regs[13][26]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|regs[14][26]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[15][26]~q )) ) ) ) # ( !\banco_registradores|regs[13][26]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[14][26]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|regs[15][26]~q )) ) ) ) # ( \banco_registradores|regs[13][26]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|regs[12][26]~q ) ) ) ) # ( !\banco_registradores|regs[13][26]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|regs[12][26]~q  & 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|regs[15][26]~q ),
	.datab(!\banco_registradores|regs[14][26]~q ),
	.datac(!\banco_registradores|regs[12][26]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datae(!\banco_registradores|regs[13][26]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~62 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~62 .lut_mask = 64'h0F000FFF33553355;
defparam \banco_registradores|rd1[26]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N12
cyclonev_lcell_comb \banco_registradores|rd1[26]~65 (
// Equation(s):
// \banco_registradores|rd1[26]~65_combout  = ( \banco_registradores|rd1[26]~63_combout  & ( \banco_registradores|rd1[26]~62_combout  & ( ((\banco_registradores|rd1[26]~64_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[26]~63_combout  & ( \banco_registradores|rd1[26]~62_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|rd1[26]~64_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]))) ) ) ) 
// # ( \banco_registradores|rd1[26]~63_combout  & ( !\banco_registradores|rd1[26]~62_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|rd1[26]~64_combout ))) ) ) ) # ( !\banco_registradores|rd1[26]~63_combout  & ( !\banco_registradores|rd1[26]~62_combout  & ( (\banco_registradores|rd1[26]~64_combout  & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [17] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18])) ) ) )

	.dataa(!\banco_registradores|rd1[26]~64_combout ),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datae(!\banco_registradores|rd1[26]~63_combout ),
	.dataf(!\banco_registradores|rd1[26]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~65 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~65 .lut_mask = 64'h50005F00500F5F0F;
defparam \banco_registradores|rd1[26]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N21
cyclonev_lcell_comb \banco_registradores|rd1[26]~56 (
// Equation(s):
// \banco_registradores|rd1[26]~56_combout  = ( \banco_registradores|regs[11][26]~q  & ( \banco_registradores|regs[9][26]~q  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[8][26]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[10][26]~q )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|regs[11][26]~q  & ( 
// \banco_registradores|regs[9][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[8][26]~q )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[10][26]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) ) # 
// ( \banco_registradores|regs[11][26]~q  & ( !\banco_registradores|regs[9][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|regs[8][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[10][26]~q ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( !\banco_registradores|regs[11][26]~q  & ( !\banco_registradores|regs[9][26]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|regs[8][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|regs[10][26]~q ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|regs[8][26]~q ),
	.datad(!\banco_registradores|regs[10][26]~q ),
	.datae(!\banco_registradores|regs[11][26]~q ),
	.dataf(!\banco_registradores|regs[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~56 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~56 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \banco_registradores|rd1[26]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \banco_registradores|rd1[26]~57 (
// Equation(s):
// \banco_registradores|rd1[26]~57_combout  = ( \banco_registradores|regs[24][26]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|regs[28][26]~q ) ) ) ) # ( !\banco_registradores|regs[24][26]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// \banco_registradores|regs[28][26]~q ) ) ) ) # ( \banco_registradores|regs[24][26]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[16][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[20][26]~q ))) ) ) ) # ( !\banco_registradores|regs[24][26]~q  & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[16][26]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[20][26]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[16][26]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datac(!\banco_registradores|regs[28][26]~q ),
	.datad(!\banco_registradores|regs[20][26]~q ),
	.datae(!\banco_registradores|regs[24][26]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~57 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~57 .lut_mask = 64'h447744770303CFCF;
defparam \banco_registradores|rd1[26]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \banco_registradores|rd1[26]~59 (
// Equation(s):
// \banco_registradores|rd1[26]~59_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[30][26]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[22][26]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \banco_registradores|regs[26][26]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// \banco_registradores|regs[18][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][26]~q ),
	.datab(!\banco_registradores|regs[26][26]~q ),
	.datac(!\banco_registradores|regs[18][26]~q ),
	.datad(!\banco_registradores|regs[22][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~59 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~59 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd1[26]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N21
cyclonev_lcell_comb \banco_registradores|rd1[26]~58 (
// Equation(s):
// \banco_registradores|rd1[26]~58_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][26]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][26]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][26]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][26]~q ),
	.datab(!\banco_registradores|regs[17][26]~q ),
	.datac(!\banco_registradores|regs[21][26]~q ),
	.datad(!\banco_registradores|regs[25][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~58 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~58 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd1[26]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \banco_registradores|rd1[26]~60 (
// Equation(s):
// \banco_registradores|rd1[26]~60_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[31][26]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[27][26]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[23][26]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][26]~q ),
	.datab(!\banco_registradores|regs[27][26]~q ),
	.datac(!\banco_registradores|regs[19][26]~q ),
	.datad(!\banco_registradores|regs[31][26]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~60 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~60 .lut_mask = 64'h0F0F5555333300FF;
defparam \banco_registradores|rd1[26]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N9
cyclonev_lcell_comb \banco_registradores|rd1[26]~61 (
// Equation(s):
// \banco_registradores|rd1[26]~61_combout  = ( \banco_registradores|rd1[26]~58_combout  & ( \banco_registradores|rd1[26]~60_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[26]~57_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[26]~59_combout )))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) ) # ( !\banco_registradores|rd1[26]~58_combout  & ( 
// \banco_registradores|rd1[26]~60_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[26]~57_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[26]~59_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) 
// ) # ( \banco_registradores|rd1[26]~58_combout  & ( !\banco_registradores|rd1[26]~60_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & 
// (\banco_registradores|rd1[26]~57_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[26]~59_combout ))))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16])) ) ) ) # ( !\banco_registradores|rd1[26]~58_combout  & ( !\banco_registradores|rd1[26]~60_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & (\banco_registradores|rd1[26]~57_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ((\banco_registradores|rd1[26]~59_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datac(!\banco_registradores|rd1[26]~57_combout ),
	.datad(!\banco_registradores|rd1[26]~59_combout ),
	.datae(!\banco_registradores|rd1[26]~58_combout ),
	.dataf(!\banco_registradores|rd1[26]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~61 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~61 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \banco_registradores|rd1[26]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N18
cyclonev_lcell_comb \banco_registradores|rd1[26]~66 (
// Equation(s):
// \banco_registradores|rd1[26]~66_combout  = ( \banco_registradores|rd1[26]~56_combout  & ( \banco_registradores|rd1[26]~61_combout  & ( ((\banco_registradores|rd1[26]~65_combout ) # (\banco_registradores|rd1[31]~1_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( !\banco_registradores|rd1[26]~56_combout  & ( \banco_registradores|rd1[26]~61_combout  & ( (\banco_registradores|rd1[26]~65_combout ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]) ) ) ) # ( \banco_registradores|rd1[26]~56_combout  & ( !\banco_registradores|rd1[26]~61_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & 
// \banco_registradores|rd1[26]~65_combout )) # (\banco_registradores|rd1[31]~1_combout ) ) ) ) # ( !\banco_registradores|rd1[26]~56_combout  & ( !\banco_registradores|rd1[26]~61_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] 
// & \banco_registradores|rd1[26]~65_combout ) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.datab(!\banco_registradores|rd1[31]~1_combout ),
	.datac(gnd),
	.datad(!\banco_registradores|rd1[26]~65_combout ),
	.datae(!\banco_registradores|rd1[26]~56_combout ),
	.dataf(!\banco_registradores|rd1[26]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[26]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[26]~66 .extended_lut = "off";
defparam \banco_registradores|rd1[26]~66 .lut_mask = 64'h00AA33BB55FF77FF;
defparam \banco_registradores|rd1[26]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y5_N21
cyclonev_lcell_comb \inst|Add0~17 (
// Equation(s):
// \inst|Add0~17_sumout  = SUM(( \banco_registradores|rd1[27]~55_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[27]~55_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[27]~55_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector3~0_combout )))) ) + ( \inst|Add0~22  ))
// \inst|Add0~18  = CARRY(( \banco_registradores|rd1[27]~55_combout  ) + ( (!\control_unit|WideOr2~0_combout  & (((\banco_registradores|rd2[27]~55_combout )))) # (\control_unit|WideOr2~0_combout  & 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ((\banco_registradores|rd2[27]~55_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & (\gerador_imediatos|Selector3~0_combout )))) ) + ( \inst|Add0~22  ))

	.dataa(!\control_unit|WideOr2~0_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\gerador_imediatos|Selector3~0_combout ),
	.datad(!\banco_registradores|rd1[27]~55_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[27]~55_combout ),
	.datag(gnd),
	.cin(\inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst|Add0~17_sumout ),
	.cout(\inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst|Add0~17 .extended_lut = "off";
defparam \inst|Add0~17 .lut_mask = 64'h0000FE10000000FF;
defparam \inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N30
cyclonev_lcell_comb \inst18|o[27]~11 (
// Equation(s):
// \inst18|o[27]~11_combout  = ( \inst|Add0~17_sumout  & ( \inst|Add1~17_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[27]~55_combout  & (\inst17|o[27]~4_combout  & \control_unit|Selector0~1_combout )) # 
// (\banco_registradores|rd1[27]~55_combout  & ((\control_unit|Selector0~1_combout ) # (\inst17|o[27]~4_combout )))) ) ) ) # ( !\inst|Add0~17_sumout  & ( \inst|Add1~17_sumout  & ( (!\banco_registradores|rd1[27]~55_combout  & 
// (\control_unit|Selector0~1_combout  & ((!\control_unit|alu_op[1]~3_combout ) # (\inst17|o[27]~4_combout )))) # (\banco_registradores|rd1[27]~55_combout  & (((\inst17|o[27]~4_combout  & \control_unit|alu_op[1]~3_combout )) # 
// (\control_unit|Selector0~1_combout ))) ) ) ) # ( \inst|Add0~17_sumout  & ( !\inst|Add1~17_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & 
// ((!\banco_registradores|rd1[27]~55_combout  & (\inst17|o[27]~4_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[27]~55_combout  & ((\control_unit|Selector0~1_combout ) # (\inst17|o[27]~4_combout ))))) ) ) ) # ( 
// !\inst|Add0~17_sumout  & ( !\inst|Add1~17_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[27]~55_combout  & (\inst17|o[27]~4_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[27]~55_combout  & 
// ((\control_unit|Selector0~1_combout ) # (\inst17|o[27]~4_combout ))))) ) ) )

	.dataa(!\banco_registradores|rd1[27]~55_combout ),
	.datab(!\inst17|o[27]~4_combout ),
	.datac(!\control_unit|alu_op[1]~3_combout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\inst|Add0~17_sumout ),
	.dataf(!\inst|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[27]~11 .extended_lut = "off";
defparam \inst18|o[27]~11 .lut_mask = 64'h0107F10701F7F1F7;
defparam \inst18|o[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \inst18|o[27]~12 (
// Equation(s):
// \inst18|o[27]~12_combout  = ( \inst18|o[27]~11_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [27] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector3~0_combout ))) # (\inst18|o[20]~1_combout  & 
// ((\inst18|o[20]~3_combout ))) ) ) ) # ( !\inst18|o[27]~11_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [27] & ( (\inst18|o[20]~3_combout  & ((\inst18|o[20]~1_combout ) # (\gerador_imediatos|Selector3~0_combout ))) ) ) ) # ( 
// \inst18|o[27]~11_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [27] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector3~0_combout ))) ) ) ) # ( !\inst18|o[27]~11_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [27] & ( (\gerador_imediatos|Selector3~0_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[20]~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\gerador_imediatos|Selector3~0_combout ),
	.datac(!\inst18|o[20]~1_combout ),
	.datad(!\inst18|o[20]~3_combout ),
	.datae(!\inst18|o[27]~11_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[27]~12 .extended_lut = "off";
defparam \inst18|o[27]~12 .lut_mask = 64'h0030F030003FF03F;
defparam \inst18|o[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N48
cyclonev_lcell_comb \banco_registradores|regs[9][27]~feeder (
// Equation(s):
// \banco_registradores|regs[9][27]~feeder_combout  = ( \inst18|o[27]~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst18|o[27]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|regs[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|regs[9][27]~feeder .extended_lut = "off";
defparam \banco_registradores|regs[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \banco_registradores|regs[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y8_N50
dffeas \banco_registradores|regs[9][27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\banco_registradores|regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registradores|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[9][27] .is_wysiwyg = "true";
defparam \banco_registradores|regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N39
cyclonev_lcell_comb \banco_registradores|rd1[27]~45 (
// Equation(s):
// \banco_registradores|rd1[27]~45_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[11][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[10][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[9][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// \banco_registradores|regs[8][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[9][27]~q ),
	.datab(!\banco_registradores|regs[8][27]~q ),
	.datac(!\banco_registradores|regs[11][27]~q ),
	.datad(!\banco_registradores|regs[10][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~45 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~45 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd1[27]~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N21
cyclonev_lcell_comb \banco_registradores|rd1[27]~47 (
// Equation(s):
// \banco_registradores|rd1[27]~47_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[29][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[25][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[21][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[17][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[17][27]~q ),
	.datab(!\banco_registradores|regs[29][27]~q ),
	.datac(!\banco_registradores|regs[25][27]~q ),
	.datad(!\banco_registradores|regs[21][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~47 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~47 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rd1[27]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N57
cyclonev_lcell_comb \banco_registradores|rd1[27]~49 (
// Equation(s):
// \banco_registradores|rd1[27]~49_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[19][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// (\banco_registradores|regs[27][27]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ((\banco_registradores|regs[31][27]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[19][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # (\banco_registradores|regs[23][27]~q ) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// !\banco_registradores|regs[19][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & (\banco_registradores|regs[27][27]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & 
// ((\banco_registradores|regs[31][27]~q ))) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( !\banco_registradores|regs[19][27]~q  & ( (\banco_registradores|regs[23][27]~q  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) )

	.dataa(!\banco_registradores|regs[27][27]~q ),
	.datab(!\banco_registradores|regs[31][27]~q ),
	.datac(!\banco_registradores|regs[23][27]~q ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\banco_registradores|regs[19][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~49 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~49 .lut_mask = 64'h000F5533FF0F5533;
defparam \banco_registradores|rd1[27]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N9
cyclonev_lcell_comb \banco_registradores|rd1[27]~48 (
// Equation(s):
// \banco_registradores|rd1[27]~48_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[30][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[26][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[22][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[18][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[30][27]~q ),
	.datab(!\banco_registradores|regs[26][27]~q ),
	.datac(!\banco_registradores|regs[22][27]~q ),
	.datad(!\banco_registradores|regs[18][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~48 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~48 .lut_mask = 64'h00FF0F0F33335555;
defparam \banco_registradores|rd1[27]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N39
cyclonev_lcell_comb \banco_registradores|rd1[27]~46 (
// Equation(s):
// \banco_registradores|rd1[27]~46_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[28][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[24][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( \banco_registradores|regs[20][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ( 
// \banco_registradores|regs[16][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][27]~q ),
	.datab(!\banco_registradores|regs[28][27]~q ),
	.datac(!\banco_registradores|regs[20][27]~q ),
	.datad(!\banco_registradores|regs[16][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~46 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~46 .lut_mask = 64'h00FF0F0F55553333;
defparam \banco_registradores|rd1[27]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N39
cyclonev_lcell_comb \banco_registradores|rd1[27]~50 (
// Equation(s):
// \banco_registradores|rd1[27]~50_combout  = ( \banco_registradores|rd1[27]~46_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// ((\banco_registradores|rd1[27]~48_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|rd1[27]~49_combout )) ) ) ) # ( !\banco_registradores|rd1[27]~46_combout  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|rd1[27]~48_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & 
// (\banco_registradores|rd1[27]~49_combout )) ) ) ) # ( \banco_registradores|rd1[27]~46_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) # 
// (\banco_registradores|rd1[27]~47_combout ) ) ) ) # ( !\banco_registradores|rd1[27]~46_combout  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( (\banco_registradores|rd1[27]~47_combout  & 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [15]) ) ) )

	.dataa(!\banco_registradores|rd1[27]~47_combout ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|rd1[27]~49_combout ),
	.datad(!\banco_registradores|rd1[27]~48_combout ),
	.datae(!\banco_registradores|rd1[27]~46_combout ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~50 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~50 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \banco_registradores|rd1[27]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N18
cyclonev_lcell_comb \banco_registradores|rd1[27]~53 (
// Equation(s):
// \banco_registradores|rd1[27]~53_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[3][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[1][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[2][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[1][27]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][27]~q ),
	.datad(!\banco_registradores|regs[2][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~53 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~53 .lut_mask = 64'h000000FF55550F0F;
defparam \banco_registradores|rd1[27]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \banco_registradores|rd1[27]~52 (
// Equation(s):
// \banco_registradores|rd1[27]~52_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][27]~q  & ( (\banco_registradores|regs[6][27]~q ) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [15]) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \banco_registradores|regs[7][27]~q  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[4][27]~q ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[5][27]~q )) ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[7][27]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & \banco_registradores|regs[6][27]~q ) ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\banco_registradores|regs[7][27]~q  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ((\banco_registradores|regs[4][27]~q ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & (\banco_registradores|regs[5][27]~q )) ) ) )

	.dataa(!\banco_registradores|regs[5][27]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datac(!\banco_registradores|regs[6][27]~q ),
	.datad(!\banco_registradores|regs[4][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\banco_registradores|regs[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~52 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~52 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \banco_registradores|rd1[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N21
cyclonev_lcell_comb \banco_registradores|rd1[27]~51 (
// Equation(s):
// \banco_registradores|rd1[27]~51_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[15][27]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[13][27]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( \banco_registradores|regs[14][27]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [16] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [15] & ( 
// \banco_registradores|regs[12][27]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][27]~q ),
	.datab(!\banco_registradores|regs[12][27]~q ),
	.datac(!\banco_registradores|regs[13][27]~q ),
	.datad(!\banco_registradores|regs[15][27]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [16]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~51 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~51 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rd1[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \banco_registradores|rd1[27]~54 (
// Equation(s):
// \banco_registradores|rd1[27]~54_combout  = ( \banco_registradores|rd1[27]~52_combout  & ( \banco_registradores|rd1[27]~51_combout  & ( ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & \banco_registradores|rd1[27]~53_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) ) ) ) # ( !\banco_registradores|rd1[27]~52_combout  & ( \banco_registradores|rd1[27]~51_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & 
// (\banco_registradores|rd1[27]~53_combout  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]))) ) ) ) 
// # ( \banco_registradores|rd1[27]~52_combout  & ( !\banco_registradores|rd1[27]~51_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & ((\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]) # 
// (\banco_registradores|rd1[27]~53_combout ))) ) ) ) # ( !\banco_registradores|rd1[27]~52_combout  & ( !\banco_registradores|rd1[27]~51_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18] & (\banco_registradores|rd1[27]~53_combout 
//  & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [17])) ) ) )

	.dataa(gnd),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [18]),
	.datac(!\banco_registradores|rd1[27]~53_combout ),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [17]),
	.datae(!\banco_registradores|rd1[27]~52_combout ),
	.dataf(!\banco_registradores|rd1[27]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~54 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~54 .lut_mask = 64'h0C000CCC0C330CFF;
defparam \banco_registradores|rd1[27]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N45
cyclonev_lcell_comb \banco_registradores|rd1[27]~55 (
// Equation(s):
// \banco_registradores|rd1[27]~55_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & ( \banco_registradores|rd1[31]~1_combout  & ( (\banco_registradores|rd1[27]~50_combout ) # (\banco_registradores|rd1[27]~45_combout ) ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & ( \banco_registradores|rd1[31]~1_combout  & ( (\banco_registradores|rd1[27]~54_combout ) # (\banco_registradores|rd1[27]~45_combout ) ) ) ) # ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & ( !\banco_registradores|rd1[31]~1_combout  & ( \banco_registradores|rd1[27]~50_combout  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [19] & ( 
// !\banco_registradores|rd1[31]~1_combout  & ( \banco_registradores|rd1[27]~54_combout  ) ) )

	.dataa(!\banco_registradores|rd1[27]~45_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rd1[27]~50_combout ),
	.datad(!\banco_registradores|rd1[27]~54_combout ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [19]),
	.dataf(!\banco_registradores|rd1[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd1[27]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd1[27]~55 .extended_lut = "off";
defparam \banco_registradores|rd1[27]~55 .lut_mask = 64'h00FF0F0F55FF5F5F;
defparam \banco_registradores|rd1[27]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \inst18|o[28]~9 (
// Equation(s):
// \inst18|o[28]~9_combout  = ( \inst|Add1~13_sumout  & ( \inst|Add0~13_sumout  & ( (!\control_unit|alu_op[1]~3_combout ) # ((!\banco_registradores|rd1[28]~44_combout  & (\inst17|o[28]~3_combout  & \control_unit|Selector0~1_combout )) # 
// (\banco_registradores|rd1[28]~44_combout  & ((\control_unit|Selector0~1_combout ) # (\inst17|o[28]~3_combout )))) ) ) ) # ( !\inst|Add1~13_sumout  & ( \inst|Add0~13_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((!\control_unit|Selector0~1_combout 
// )))) # (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[28]~44_combout  & (\inst17|o[28]~3_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[28]~44_combout  & ((\control_unit|Selector0~1_combout ) # 
// (\inst17|o[28]~3_combout ))))) ) ) ) # ( \inst|Add1~13_sumout  & ( !\inst|Add0~13_sumout  & ( (!\control_unit|alu_op[1]~3_combout  & (((\control_unit|Selector0~1_combout )))) # (\control_unit|alu_op[1]~3_combout  & 
// ((!\banco_registradores|rd1[28]~44_combout  & (\inst17|o[28]~3_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[28]~44_combout  & ((\control_unit|Selector0~1_combout ) # (\inst17|o[28]~3_combout ))))) ) ) ) # ( 
// !\inst|Add1~13_sumout  & ( !\inst|Add0~13_sumout  & ( (\control_unit|alu_op[1]~3_combout  & ((!\banco_registradores|rd1[28]~44_combout  & (\inst17|o[28]~3_combout  & \control_unit|Selector0~1_combout )) # (\banco_registradores|rd1[28]~44_combout  & 
// ((\control_unit|Selector0~1_combout ) # (\inst17|o[28]~3_combout ))))) ) ) )

	.dataa(!\control_unit|alu_op[1]~3_combout ),
	.datab(!\banco_registradores|rd1[28]~44_combout ),
	.datac(!\inst17|o[28]~3_combout ),
	.datad(!\control_unit|Selector0~1_combout ),
	.datae(!\inst|Add1~13_sumout ),
	.dataf(!\inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[28]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[28]~9 .extended_lut = "off";
defparam \inst18|o[28]~9 .lut_mask = 64'h011501BFAB15ABBF;
defparam \inst18|o[28]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N9
cyclonev_lcell_comb \inst18|o[28]~10 (
// Equation(s):
// \inst18|o[28]~10_combout  = ( \inst18|o[28]~9_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [28] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector2~0_combout ))) # (\inst18|o[20]~1_combout  & 
// ((\inst18|o[20]~3_combout ))) ) ) ) # ( !\inst18|o[28]~9_combout  & ( \inst20|altsyncram_component|auto_generated|q_a [28] & ( (\inst18|o[20]~3_combout  & ((\inst18|o[20]~1_combout ) # (\gerador_imediatos|Selector2~0_combout ))) ) ) ) # ( 
// \inst18|o[28]~9_combout  & ( !\inst20|altsyncram_component|auto_generated|q_a [28] & ( (!\inst18|o[20]~1_combout  & ((!\inst18|o[20]~3_combout ) # (\gerador_imediatos|Selector2~0_combout ))) ) ) ) # ( !\inst18|o[28]~9_combout  & ( 
// !\inst20|altsyncram_component|auto_generated|q_a [28] & ( (\gerador_imediatos|Selector2~0_combout  & (!\inst18|o[20]~1_combout  & \inst18|o[20]~3_combout )) ) ) )

	.dataa(!\gerador_imediatos|Selector2~0_combout ),
	.datab(!\inst18|o[20]~1_combout ),
	.datac(!\inst18|o[20]~3_combout ),
	.datad(gnd),
	.datae(!\inst18|o[28]~9_combout ),
	.dataf(!\inst20|altsyncram_component|auto_generated|q_a [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst18|o[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst18|o[28]~10 .extended_lut = "off";
defparam \inst18|o[28]~10 .lut_mask = 64'h0404C4C40707C7C7;
defparam \inst18|o[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N23
dffeas \banco_registradores|regs[11][28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst18|o[28]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registradores|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registradores|regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registradores|regs[11][28] .is_wysiwyg = "true";
defparam \banco_registradores|regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \banco_registradores|rd2[28]~34 (
// Equation(s):
// \banco_registradores|rd2[28]~34_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[11][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[10][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[9][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[8][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[11][28]~q ),
	.datab(!\banco_registradores|regs[9][28]~q ),
	.datac(!\banco_registradores|regs[8][28]~q ),
	.datad(!\banco_registradores|regs[10][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~34 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~34 .lut_mask = 64'h0F0F333300FF5555;
defparam \banco_registradores|rd2[28]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N15
cyclonev_lcell_comb \banco_registradores|rd2[28]~37 (
// Equation(s):
// \banco_registradores|rd2[28]~37_combout  = ( \banco_registradores|regs[22][28]~q  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// (\banco_registradores|regs[26][28]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|regs[30][28]~q ))) ) ) ) # ( !\banco_registradores|regs[22][28]~q  & ( 
// \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|regs[26][28]~q )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// ((\banco_registradores|regs[30][28]~q ))) ) ) ) # ( \banco_registradores|regs[22][28]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (\banco_registradores|regs[18][28]~q ) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]) ) ) ) # ( !\banco_registradores|regs[22][28]~q  & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & 
// \banco_registradores|regs[18][28]~q ) ) ) )

	.dataa(!\banco_registradores|regs[26][28]~q ),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|regs[30][28]~q ),
	.datad(!\banco_registradores|regs[18][28]~q ),
	.datae(!\banco_registradores|regs[22][28]~q ),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~37 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~37 .lut_mask = 64'h00CC33FF47474747;
defparam \banco_registradores|rd2[28]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \banco_registradores|rd2[28]~38 (
// Equation(s):
// \banco_registradores|rd2[28]~38_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[31][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[27][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[23][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[19][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[19][28]~q ),
	.datab(!\banco_registradores|regs[27][28]~q ),
	.datac(!\banco_registradores|regs[31][28]~q ),
	.datad(!\banco_registradores|regs[23][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~38 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~38 .lut_mask = 64'h555500FF33330F0F;
defparam \banco_registradores|rd2[28]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N27
cyclonev_lcell_comb \banco_registradores|rd2[28]~35 (
// Equation(s):
// \banco_registradores|rd2[28]~35_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[28][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[24][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[20][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[16][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[24][28]~q ),
	.datab(!\banco_registradores|regs[16][28]~q ),
	.datac(!\banco_registradores|regs[28][28]~q ),
	.datad(!\banco_registradores|regs[20][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~35 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~35 .lut_mask = 64'h333300FF55550F0F;
defparam \banco_registradores|rd2[28]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \banco_registradores|rd2[28]~36 (
// Equation(s):
// \banco_registradores|rd2[28]~36_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[29][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[25][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( \banco_registradores|regs[21][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & ( 
// \banco_registradores|regs[17][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[29][28]~q ),
	.datab(!\banco_registradores|regs[17][28]~q ),
	.datac(!\banco_registradores|regs[21][28]~q ),
	.datad(!\banco_registradores|regs[25][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~36 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~36 .lut_mask = 64'h33330F0F00FF5555;
defparam \banco_registradores|rd2[28]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N27
cyclonev_lcell_comb \banco_registradores|rd2[28]~39 (
// Equation(s):
// \banco_registradores|rd2[28]~39_combout  = ( \banco_registradores|rd2[28]~35_combout  & ( \banco_registradores|rd2[28]~36_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # 
// ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[28]~37_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[28]~38_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[28]~35_combout  & ( \banco_registradores|rd2[28]~36_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (\banco_registradores|rd2[28]~37_combout  & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]) # (\banco_registradores|rd2[28]~38_combout )))) ) 
// ) ) # ( \banco_registradores|rd2[28]~35_combout  & ( !\banco_registradores|rd2[28]~36_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21])) # 
// (\banco_registradores|rd2[28]~37_combout ))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & (((\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & \banco_registradores|rd2[28]~38_combout )))) ) ) ) # ( 
// !\banco_registradores|rd2[28]~35_combout  & ( !\banco_registradores|rd2[28]~36_combout  & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & 
// (\banco_registradores|rd2[28]~37_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ((\banco_registradores|rd2[28]~38_combout ))))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.datab(!\banco_registradores|rd2[28]~37_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\banco_registradores|rd2[28]~38_combout ),
	.datae(!\banco_registradores|rd2[28]~35_combout ),
	.dataf(!\banco_registradores|rd2[28]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~39 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~39 .lut_mask = 64'h0207A2A75257F2F7;
defparam \banco_registradores|rd2[28]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N33
cyclonev_lcell_comb \banco_registradores|rd2[28]~42 (
// Equation(s):
// \banco_registradores|rd2[28]~42_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[3][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[2][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[1][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][28]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[3][28]~q ),
	.datad(!\banco_registradores|regs[1][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~42 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~42 .lut_mask = 64'h000000FF55550F0F;
defparam \banco_registradores|rd2[28]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N21
cyclonev_lcell_comb \banco_registradores|rd2[28]~40 (
// Equation(s):
// \banco_registradores|rd2[28]~40_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[15][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[14][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[13][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[12][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[14][28]~q ),
	.datab(!\banco_registradores|regs[15][28]~q ),
	.datac(!\banco_registradores|regs[12][28]~q ),
	.datad(!\banco_registradores|regs[13][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~40 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~40 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rd2[28]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N45
cyclonev_lcell_comb \banco_registradores|rd2[28]~41 (
// Equation(s):
// \banco_registradores|rd2[28]~41_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[7][28]~q  ) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[6][28]~q  ) ) ) # ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( \banco_registradores|regs[5][28]~q  ) ) ) # ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [20] & ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [21] & ( 
// \banco_registradores|regs[4][28]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][28]~q ),
	.datab(!\banco_registradores|regs[4][28]~q ),
	.datac(!\banco_registradores|regs[7][28]~q ),
	.datad(!\banco_registradores|regs[6][28]~q ),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~41 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~41 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rd2[28]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N18
cyclonev_lcell_comb \banco_registradores|rd2[28]~43 (
// Equation(s):
// \banco_registradores|rd2[28]~43_combout  = ( \banco_registradores|rd2[28]~41_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (((\banco_registradores|rd2[28]~42_combout )) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]))) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[28]~40_combout )))) ) ) 
// # ( !\banco_registradores|rd2[28]~41_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & (\banco_registradores|rd2[28]~42_combout ))) # 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [23] & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [22] & ((\banco_registradores|rd2[28]~40_combout )))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [23]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [22]),
	.datac(!\banco_registradores|rd2[28]~42_combout ),
	.datad(!\banco_registradores|rd2[28]~40_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rd2[28]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~43 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~43 .lut_mask = 64'h081908192A3B2A3B;
defparam \banco_registradores|rd2[28]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \banco_registradores|rd2[28]~44 (
// Equation(s):
// \banco_registradores|rd2[28]~44_combout  = ( \banco_registradores|rd2[28]~39_combout  & ( \banco_registradores|rd2[28]~43_combout  ) ) # ( !\banco_registradores|rd2[28]~39_combout  & ( \banco_registradores|rd2[28]~43_combout  & ( 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) # ((\banco_registradores|rd2[28]~34_combout  & \banco_registradores|rd2[31]~1_combout )) ) ) ) # ( \banco_registradores|rd2[28]~39_combout  & ( !\banco_registradores|rd2[28]~43_combout  & 
// ( ((\banco_registradores|rd2[28]~34_combout  & \banco_registradores|rd2[31]~1_combout )) # (\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]) ) ) ) # ( !\banco_registradores|rd2[28]~39_combout  & ( !\banco_registradores|rd2[28]~43_combout  
// & ( (\banco_registradores|rd2[28]~34_combout  & \banco_registradores|rd2[31]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rd2[28]~34_combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [24]),
	.datad(!\banco_registradores|rd2[31]~1_combout ),
	.datae(!\banco_registradores|rd2[28]~39_combout ),
	.dataf(!\banco_registradores|rd2[28]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rd2[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rd2[28]~44 .extended_lut = "off";
defparam \banco_registradores|rd2[28]~44 .lut_mask = 64'h00330F3FF0F3FFFF;
defparam \banco_registradores|rd2[28]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N0
cyclonev_lcell_comb \inst14~5 (
// Equation(s):
// \inst14~5_combout  = ( !\inst|Add1~53_sumout  & ( !\inst|Add1~57_sumout  & ( !\inst|Add1~61_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|Add1~61_sumout ),
	.datad(gnd),
	.datae(!\inst|Add1~53_sumout ),
	.dataf(!\inst|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14~5 .extended_lut = "off";
defparam \inst14~5 .lut_mask = 64'hF0F0000000000000;
defparam \inst14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y7_N18
cyclonev_lcell_comb \inst14~4 (
// Equation(s):
// \inst14~4_combout  = ( !\inst|Add1~89_sumout  & ( !\inst|Add1~69_sumout  & ( (!\inst|Add1~105_sumout  & (!\inst|Add1~101_sumout  & (!\inst|Add1~97_sumout  & !\inst|Add1~93_sumout ))) ) ) )

	.dataa(!\inst|Add1~105_sumout ),
	.datab(!\inst|Add1~101_sumout ),
	.datac(!\inst|Add1~97_sumout ),
	.datad(!\inst|Add1~93_sumout ),
	.datae(!\inst|Add1~89_sumout ),
	.dataf(!\inst|Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14~4 .extended_lut = "off";
defparam \inst14~4 .lut_mask = 64'h8000000000000000;
defparam \inst14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y5_N24
cyclonev_lcell_comb \inst14~0 (
// Equation(s):
// \inst14~0_combout  = ( \inst14~5_combout  & ( \inst14~4_combout  & ( (!\inst|Add1~17_sumout  & (!\inst|Add1~49_sumout  & (!\inst|Add1~21_sumout  & !\inst|Add1~29_sumout ))) ) ) )

	.dataa(!\inst|Add1~17_sumout ),
	.datab(!\inst|Add1~49_sumout ),
	.datac(!\inst|Add1~21_sumout ),
	.datad(!\inst|Add1~29_sumout ),
	.datae(!\inst14~5_combout ),
	.dataf(!\inst14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14~0 .extended_lut = "off";
defparam \inst14~0 .lut_mask = 64'h0000000000008000;
defparam \inst14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N6
cyclonev_lcell_comb \control_unit|Decoder2~3 (
// Equation(s):
// \control_unit|Decoder2~3_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & ( \control_unit|Decoder2~1_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datad(gnd),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\control_unit|Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Decoder2~3 .extended_lut = "off";
defparam \control_unit|Decoder2~3 .lut_mask = 64'h000000000F0F0000;
defparam \control_unit|Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N54
cyclonev_lcell_comb \inst14~1 (
// Equation(s):
// \inst14~1_combout  = ( !\inst|Add1~109_sumout  & ( !\inst|Add1~113_sumout  & ( (!\inst|Add1~125_sumout  & (\control_unit|Decoder2~3_combout  & (!\inst|Add1~117_sumout  & !\inst|Add1~121_sumout ))) ) ) )

	.dataa(!\inst|Add1~125_sumout ),
	.datab(!\control_unit|Decoder2~3_combout ),
	.datac(!\inst|Add1~117_sumout ),
	.datad(!\inst|Add1~121_sumout ),
	.datae(!\inst|Add1~109_sumout ),
	.dataf(!\inst|Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14~1 .extended_lut = "off";
defparam \inst14~1 .lut_mask = 64'h2000000000000000;
defparam \inst14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N6
cyclonev_lcell_comb \inst14~3 (
// Equation(s):
// \inst14~3_combout  = ( !\inst|Add1~81_sumout  & ( !\inst|Add1~45_sumout  & ( (!\inst|Add1~65_sumout  & (!\inst|Add1~73_sumout  & (!\inst|Add1~85_sumout  & !\inst|Add1~77_sumout ))) ) ) )

	.dataa(!\inst|Add1~65_sumout ),
	.datab(!\inst|Add1~73_sumout ),
	.datac(!\inst|Add1~85_sumout ),
	.datad(!\inst|Add1~77_sumout ),
	.datae(!\inst|Add1~81_sumout ),
	.dataf(!\inst|Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14~3 .extended_lut = "off";
defparam \inst14~3 .lut_mask = 64'h8000000000000000;
defparam \inst14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \inst14~2 (
// Equation(s):
// \inst14~2_combout  = ( !\inst|Add1~33_sumout  & ( \inst14~3_combout  & ( (\inst14~1_combout  & (!\inst|Add1~25_sumout  & (!\inst|Add1~37_sumout  & !\inst|Add1~41_sumout ))) ) ) )

	.dataa(!\inst14~1_combout ),
	.datab(!\inst|Add1~25_sumout ),
	.datac(!\inst|Add1~37_sumout ),
	.datad(!\inst|Add1~41_sumout ),
	.datae(!\inst|Add1~33_sumout ),
	.dataf(!\inst14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst14~2 .extended_lut = "off";
defparam \inst14~2 .lut_mask = 64'h0000000040000000;
defparam \inst14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N3
cyclonev_lcell_comb inst14(
// Equation(s):
// \inst14~combout  = ( !\inst|Add1~1_sumout  & ( \inst14~2_combout  & ( (!\inst|Add1~13_sumout  & (!\inst|Add1~9_sumout  & (\inst14~0_combout  & !\inst|Add1~5_sumout ))) ) ) )

	.dataa(!\inst|Add1~13_sumout ),
	.datab(!\inst|Add1~9_sumout ),
	.datac(!\inst14~0_combout ),
	.datad(!\inst|Add1~5_sumout ),
	.datae(!\inst|Add1~1_sumout ),
	.dataf(!\inst14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst14.extended_lut = "off";
defparam inst14.lut_mask = 64'h0000000008000000;
defparam inst14.shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N41
dffeas \program_counter|pc_value[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[3]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N24
cyclonev_lcell_comb \gerador_imediatos|Selector21~1 (
// Equation(s):
// \gerador_imediatos|Selector21~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [5]) ) ) # ( 
// !\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & ((!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]) # 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]))) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector21~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector21~1 .lut_mask = 64'hFA00FA000A0A0A0A;
defparam \gerador_imediatos|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N15
cyclonev_lcell_comb \gerador_imediatos|Selector21~3 (
// Equation(s):
// \gerador_imediatos|Selector21~3_combout  = ( \gerador_imediatos|Selector21~0_combout  ) # ( !\gerador_imediatos|Selector21~0_combout  & ( !\gerador_imediatos|Selector21~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gerador_imediatos|Selector21~1_combout ),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector21~3 .extended_lut = "off";
defparam \gerador_imediatos|Selector21~3 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \gerador_imediatos|Selector21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N37
dffeas \program_counter|pc_value[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[2]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \gerador_imediatos|Selector23~1 (
// Equation(s):
// \gerador_imediatos|Selector23~1_combout  = ( \control_unit|jal~0_combout  & ( \gerador_imediatos|Selector21~2_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] ) ) ) # ( !\control_unit|jal~0_combout  & ( 
// \gerador_imediatos|Selector21~2_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [8] ) ) ) # ( \control_unit|jal~0_combout  & ( !\gerador_imediatos|Selector21~2_combout  & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a 
// [21] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [21]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [8]),
	.datae(!\control_unit|jal~0_combout ),
	.dataf(!\gerador_imediatos|Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gerador_imediatos|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gerador_imediatos|Selector23~1 .extended_lut = "off";
defparam \gerador_imediatos|Selector23~1 .lut_mask = 64'h00000F0F00FF00FF;
defparam \gerador_imediatos|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N35
dffeas \program_counter|pc_value[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[1] .is_wysiwyg = "true";
defparam \program_counter|pc_value[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N24
cyclonev_lcell_comb \control_unit|jal~1 (
// Equation(s):
// \control_unit|jal~1_combout  = ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [1] & ( \memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & ( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [2] & 
// (\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & \memoria_instrucao|altsyncram_component|auto_generated|q_a [0]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|jal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|jal~1 .extended_lut = "off";
defparam \control_unit|jal~1 .lut_mask = 64'h0000000000000010;
defparam \control_unit|jal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y6_N32
dffeas \program_counter|pc_value[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[0] .is_wysiwyg = "true";
defparam \program_counter|pc_value[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \control_unit|Decoder2~0 (
// Equation(s):
// \control_unit|Decoder2~0_combout  = ( !\memoria_instrucao|altsyncram_component|auto_generated|q_a [3] & ( \control_unit|jal~0_combout  & ( (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6] & 
// (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5] & (!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4] & !\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]))) ) ) )

	.dataa(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [6]),
	.datab(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [2]),
	.datae(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\control_unit|jal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|Decoder2~0 .extended_lut = "off";
defparam \control_unit|Decoder2~0 .lut_mask = 64'h0000000080000000;
defparam \control_unit|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N24
cyclonev_lcell_comb \control_unit|WideOr1~1 (
// Equation(s):
// \control_unit|WideOr1~1_combout  = ( \control_unit|jal~0_combout  & ( \control_unit|WideOr1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control_unit|jal~0_combout ),
	.dataf(!\control_unit|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control_unit|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control_unit|WideOr1~1 .extended_lut = "off";
defparam \control_unit|WideOr1~1 .lut_mask = 64'h000000000000FFFF;
defparam \control_unit|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N30
cyclonev_lcell_comb \inst11|Add0~85 (
// Equation(s):
// \inst11|Add0~85_sumout  = SUM(( \program_counter|pc_value [10] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [30] & ((\control_unit|jal~1_combout ) # (\inst14~combout )))) ) + ( \inst11|Add0~90  
// ))
// \inst11|Add0~86  = CARRY(( \program_counter|pc_value [10] ) + ( (\gerador_imediatos|WideOr2~1_combout  & (\memoria_instrucao|altsyncram_component|auto_generated|q_a [30] & ((\control_unit|jal~1_combout ) # (\inst14~combout )))) ) + ( \inst11|Add0~90  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|WideOr2~1_combout ),
	.datad(!\program_counter|pc_value [10]),
	.datae(gnd),
	.dataf(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [30]),
	.datag(gnd),
	.cin(\inst11|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~85_sumout ),
	.cout(\inst11|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~85 .extended_lut = "off";
defparam \inst11|Add0~85 .lut_mask = 64'h0000FFF8000000FF;
defparam \inst11|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N31
dffeas \program_counter|pc_value[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[10] .is_wysiwyg = "true";
defparam \program_counter|pc_value[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N33
cyclonev_lcell_comb \inst11|Add0~81 (
// Equation(s):
// \inst11|Add0~81_sumout  = SUM(( \program_counter|pc_value [11] ) + ( (\gerador_imediatos|Selector19~1_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~86  ))
// \inst11|Add0~82  = CARRY(( \program_counter|pc_value [11] ) + ( (\gerador_imediatos|Selector19~1_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~86  ))

	.dataa(!\inst14~combout ),
	.datab(gnd),
	.datac(!\control_unit|jal~1_combout ),
	.datad(!\program_counter|pc_value [11]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector19~1_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~81_sumout ),
	.cout(\inst11|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~81 .extended_lut = "off";
defparam \inst11|Add0~81 .lut_mask = 64'h0000FFA0000000FF;
defparam \inst11|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N35
dffeas \program_counter|pc_value[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[11] .is_wysiwyg = "true";
defparam \program_counter|pc_value[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N36
cyclonev_lcell_comb \inst11|Add0~77 (
// Equation(s):
// \inst11|Add0~77_sumout  = SUM(( \program_counter|pc_value [12] ) + ( (\gerador_imediatos|Selector18~0_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~82  ))
// \inst11|Add0~78  = CARRY(( \program_counter|pc_value [12] ) + ( (\gerador_imediatos|Selector18~0_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~82  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|Selector18~0_combout ),
	.datad(!\program_counter|pc_value [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~77_sumout ),
	.cout(\inst11|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~77 .extended_lut = "off";
defparam \inst11|Add0~77 .lut_mask = 64'h0000F8F8000000FF;
defparam \inst11|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N38
dffeas \program_counter|pc_value[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[12] .is_wysiwyg = "true";
defparam \program_counter|pc_value[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N39
cyclonev_lcell_comb \inst11|Add0~73 (
// Equation(s):
// \inst11|Add0~73_sumout  = SUM(( \program_counter|pc_value [13] ) + ( (\gerador_imediatos|Selector17~0_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~78  ))
// \inst11|Add0~74  = CARRY(( \program_counter|pc_value [13] ) + ( (\gerador_imediatos|Selector17~0_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~78  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\program_counter|pc_value [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector17~0_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~73_sumout ),
	.cout(\inst11|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~73 .extended_lut = "off";
defparam \inst11|Add0~73 .lut_mask = 64'h0000FF8800000F0F;
defparam \inst11|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N41
dffeas \program_counter|pc_value[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[13] .is_wysiwyg = "true";
defparam \program_counter|pc_value[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N42
cyclonev_lcell_comb \inst11|Add0~69 (
// Equation(s):
// \inst11|Add0~69_sumout  = SUM(( (\gerador_imediatos|Selector16~0_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \program_counter|pc_value [14] ) + ( \inst11|Add0~74  ))
// \inst11|Add0~70  = CARRY(( (\gerador_imediatos|Selector16~0_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \program_counter|pc_value [14] ) + ( \inst11|Add0~74  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\program_counter|pc_value [14]),
	.datag(gnd),
	.cin(\inst11|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~69_sumout ),
	.cout(\inst11|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~69 .extended_lut = "off";
defparam \inst11|Add0~69 .lut_mask = 64'h0000FF0000000707;
defparam \inst11|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N44
dffeas \program_counter|pc_value[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[14] .is_wysiwyg = "true";
defparam \program_counter|pc_value[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N45
cyclonev_lcell_comb \inst11|Add0~65 (
// Equation(s):
// \inst11|Add0~65_sumout  = SUM(( \program_counter|pc_value [15] ) + ( (\gerador_imediatos|Selector15~3_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~70  ))
// \inst11|Add0~66  = CARRY(( \program_counter|pc_value [15] ) + ( (\gerador_imediatos|Selector15~3_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~70  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|Selector15~3_combout ),
	.datad(!\program_counter|pc_value [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~65_sumout ),
	.cout(\inst11|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~65 .extended_lut = "off";
defparam \inst11|Add0~65 .lut_mask = 64'h0000F8F8000000FF;
defparam \inst11|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N47
dffeas \program_counter|pc_value[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[15] .is_wysiwyg = "true";
defparam \program_counter|pc_value[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \inst11|Add0~61 (
// Equation(s):
// \inst11|Add0~61_sumout  = SUM(( \program_counter|pc_value [16] ) + ( (\gerador_imediatos|Selector14~1_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~66  ))
// \inst11|Add0~62  = CARRY(( \program_counter|pc_value [16] ) + ( (\gerador_imediatos|Selector14~1_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~66  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\program_counter|pc_value [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector14~1_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~61_sumout ),
	.cout(\inst11|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~61 .extended_lut = "off";
defparam \inst11|Add0~61 .lut_mask = 64'h0000FF8800000F0F;
defparam \inst11|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N50
dffeas \program_counter|pc_value[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[16] .is_wysiwyg = "true";
defparam \program_counter|pc_value[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N51
cyclonev_lcell_comb \inst11|Add0~57 (
// Equation(s):
// \inst11|Add0~57_sumout  = SUM(( (\gerador_imediatos|Selector13~1_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \program_counter|pc_value[17]~DUPLICATE_q  ) + ( \inst11|Add0~62  ))
// \inst11|Add0~58  = CARRY(( (\gerador_imediatos|Selector13~1_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \program_counter|pc_value[17]~DUPLICATE_q  ) + ( \inst11|Add0~62  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|Selector13~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\program_counter|pc_value[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\inst11|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~57_sumout ),
	.cout(\inst11|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~57 .extended_lut = "off";
defparam \inst11|Add0~57 .lut_mask = 64'h0000FF0000000707;
defparam \inst11|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N53
dffeas \program_counter|pc_value[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[17]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \inst11|Add0~53 (
// Equation(s):
// \inst11|Add0~53_sumout  = SUM(( \program_counter|pc_value [18] ) + ( (\gerador_imediatos|Selector12~1_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~58  ))
// \inst11|Add0~54  = CARRY(( \program_counter|pc_value [18] ) + ( (\gerador_imediatos|Selector12~1_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~58  ))

	.dataa(gnd),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [18]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector12~1_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~53_sumout ),
	.cout(\inst11|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~53 .extended_lut = "off";
defparam \inst11|Add0~53 .lut_mask = 64'h0000FFC0000000FF;
defparam \inst11|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N56
dffeas \program_counter|pc_value[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[18] .is_wysiwyg = "true";
defparam \program_counter|pc_value[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N57
cyclonev_lcell_comb \inst11|Add0~49 (
// Equation(s):
// \inst11|Add0~49_sumout  = SUM(( \program_counter|pc_value [19] ) + ( (\gerador_imediatos|Selector11~2_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~54  ))
// \inst11|Add0~50  = CARRY(( \program_counter|pc_value [19] ) + ( (\gerador_imediatos|Selector11~2_combout  & ((\control_unit|jal~1_combout ) # (\inst14~combout ))) ) + ( \inst11|Add0~54  ))

	.dataa(!\inst14~combout ),
	.datab(!\control_unit|jal~1_combout ),
	.datac(!\gerador_imediatos|Selector11~2_combout ),
	.datad(!\program_counter|pc_value [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~49_sumout ),
	.cout(\inst11|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~49 .extended_lut = "off";
defparam \inst11|Add0~49 .lut_mask = 64'h0000F8F8000000FF;
defparam \inst11|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N59
dffeas \program_counter|pc_value[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[19] .is_wysiwyg = "true";
defparam \program_counter|pc_value[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N0
cyclonev_lcell_comb \inst11|Add0~45 (
// Equation(s):
// \inst11|Add0~45_sumout  = SUM(( \program_counter|pc_value [20] ) + ( (\gerador_imediatos|Selector10~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~50  ))
// \inst11|Add0~46  = CARRY(( \program_counter|pc_value [20] ) + ( (\gerador_imediatos|Selector10~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~50  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\gerador_imediatos|Selector10~0_combout ),
	.datad(!\program_counter|pc_value [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~45_sumout ),
	.cout(\inst11|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~45 .extended_lut = "off";
defparam \inst11|Add0~45 .lut_mask = 64'h0000F8F8000000FF;
defparam \inst11|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N2
dffeas \program_counter|pc_value[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[20] .is_wysiwyg = "true";
defparam \program_counter|pc_value[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N3
cyclonev_lcell_comb \inst11|Add0~41 (
// Equation(s):
// \inst11|Add0~41_sumout  = SUM(( \program_counter|pc_value [21] ) + ( (\gerador_imediatos|Selector9~1_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~46  ))
// \inst11|Add0~42  = CARRY(( \program_counter|pc_value [21] ) + ( (\gerador_imediatos|Selector9~1_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~46  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(gnd),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [21]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector9~1_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~41_sumout ),
	.cout(\inst11|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~41 .extended_lut = "off";
defparam \inst11|Add0~41 .lut_mask = 64'h0000FFA0000000FF;
defparam \inst11|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N5
dffeas \program_counter|pc_value[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[21] .is_wysiwyg = "true";
defparam \program_counter|pc_value[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N6
cyclonev_lcell_comb \inst11|Add0~37 (
// Equation(s):
// \inst11|Add0~37_sumout  = SUM(( (\gerador_imediatos|Selector8~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value[22]~DUPLICATE_q  ) + ( \inst11|Add0~42  ))
// \inst11|Add0~38  = CARRY(( (\gerador_imediatos|Selector8~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value[22]~DUPLICATE_q  ) + ( \inst11|Add0~42  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\gerador_imediatos|Selector8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\program_counter|pc_value[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\inst11|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~37_sumout ),
	.cout(\inst11|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~37 .extended_lut = "off";
defparam \inst11|Add0~37 .lut_mask = 64'h0000FF0000000707;
defparam \inst11|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N8
dffeas \program_counter|pc_value[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[22]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N9
cyclonev_lcell_comb \inst11|Add0~33 (
// Equation(s):
// \inst11|Add0~33_sumout  = SUM(( (\gerador_imediatos|Selector7~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value [23] ) + ( \inst11|Add0~38  ))
// \inst11|Add0~34  = CARRY(( (\gerador_imediatos|Selector7~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value [23] ) + ( \inst11|Add0~38  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\program_counter|pc_value [23]),
	.datad(!\gerador_imediatos|Selector7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~33_sumout ),
	.cout(\inst11|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~33 .extended_lut = "off";
defparam \inst11|Add0~33 .lut_mask = 64'h0000F0F000000077;
defparam \inst11|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N11
dffeas \program_counter|pc_value[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[23] .is_wysiwyg = "true";
defparam \program_counter|pc_value[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N12
cyclonev_lcell_comb \inst11|Add0~29 (
// Equation(s):
// \inst11|Add0~29_sumout  = SUM(( (\gerador_imediatos|Selector6~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value [24] ) + ( \inst11|Add0~34  ))
// \inst11|Add0~30  = CARRY(( (\gerador_imediatos|Selector6~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value [24] ) + ( \inst11|Add0~34  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\gerador_imediatos|Selector6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\program_counter|pc_value [24]),
	.datag(gnd),
	.cin(\inst11|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~29_sumout ),
	.cout(\inst11|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~29 .extended_lut = "off";
defparam \inst11|Add0~29 .lut_mask = 64'h0000FF0000000707;
defparam \inst11|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N14
dffeas \program_counter|pc_value[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[24] .is_wysiwyg = "true";
defparam \program_counter|pc_value[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N15
cyclonev_lcell_comb \inst11|Add0~25 (
// Equation(s):
// \inst11|Add0~25_sumout  = SUM(( \program_counter|pc_value [25] ) + ( (\gerador_imediatos|Selector5~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~30  ))
// \inst11|Add0~26  = CARRY(( \program_counter|pc_value [25] ) + ( (\gerador_imediatos|Selector5~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~30  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\program_counter|pc_value [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector5~0_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~25_sumout ),
	.cout(\inst11|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~25 .extended_lut = "off";
defparam \inst11|Add0~25 .lut_mask = 64'h0000FF8800000F0F;
defparam \inst11|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N17
dffeas \program_counter|pc_value[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[25] .is_wysiwyg = "true";
defparam \program_counter|pc_value[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N18
cyclonev_lcell_comb \inst11|Add0~21 (
// Equation(s):
// \inst11|Add0~21_sumout  = SUM(( \program_counter|pc_value [26] ) + ( (\gerador_imediatos|Selector4~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~26  ))
// \inst11|Add0~22  = CARRY(( \program_counter|pc_value [26] ) + ( (\gerador_imediatos|Selector4~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~26  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\program_counter|pc_value [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector4~0_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~21_sumout ),
	.cout(\inst11|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~21 .extended_lut = "off";
defparam \inst11|Add0~21 .lut_mask = 64'h0000FF8800000F0F;
defparam \inst11|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N20
dffeas \program_counter|pc_value[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[26] .is_wysiwyg = "true";
defparam \program_counter|pc_value[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N21
cyclonev_lcell_comb \inst11|Add0~17 (
// Equation(s):
// \inst11|Add0~17_sumout  = SUM(( \program_counter|pc_value [27] ) + ( (\gerador_imediatos|Selector3~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~22  ))
// \inst11|Add0~18  = CARRY(( \program_counter|pc_value [27] ) + ( (\gerador_imediatos|Selector3~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~22  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(gnd),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [27]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector3~0_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~17_sumout ),
	.cout(\inst11|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~17 .extended_lut = "off";
defparam \inst11|Add0~17 .lut_mask = 64'h0000FFA0000000FF;
defparam \inst11|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N23
dffeas \program_counter|pc_value[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[27] .is_wysiwyg = "true";
defparam \program_counter|pc_value[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N24
cyclonev_lcell_comb \inst11|Add0~13 (
// Equation(s):
// \inst11|Add0~13_sumout  = SUM(( (\gerador_imediatos|Selector2~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value [28] ) + ( \inst11|Add0~18  ))
// \inst11|Add0~14  = CARRY(( (\gerador_imediatos|Selector2~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value [28] ) + ( \inst11|Add0~18  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\program_counter|pc_value [28]),
	.datad(!\gerador_imediatos|Selector2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst11|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~13_sumout ),
	.cout(\inst11|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~13 .extended_lut = "off";
defparam \inst11|Add0~13 .lut_mask = 64'h0000F0F000000077;
defparam \inst11|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N26
dffeas \program_counter|pc_value[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[28] .is_wysiwyg = "true";
defparam \program_counter|pc_value[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \inst11|Add0~9 (
// Equation(s):
// \inst11|Add0~9_sumout  = SUM(( \program_counter|pc_value [29] ) + ( (\gerador_imediatos|Selector1~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~14  ))
// \inst11|Add0~10  = CARRY(( \program_counter|pc_value [29] ) + ( (\gerador_imediatos|Selector1~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \inst11|Add0~14  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(gnd),
	.datac(!\inst14~combout ),
	.datad(!\program_counter|pc_value [29]),
	.datae(gnd),
	.dataf(!\gerador_imediatos|Selector1~0_combout ),
	.datag(gnd),
	.cin(\inst11|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~9_sumout ),
	.cout(\inst11|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~9 .extended_lut = "off";
defparam \inst11|Add0~9 .lut_mask = 64'h0000FFA0000000FF;
defparam \inst11|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N29
dffeas \program_counter|pc_value[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[29] .is_wysiwyg = "true";
defparam \program_counter|pc_value[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N30
cyclonev_lcell_comb \inst11|Add0~5 (
// Equation(s):
// \inst11|Add0~5_sumout  = SUM(( (\gerador_imediatos|Selector0~2_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value[30]~DUPLICATE_q  ) + ( \inst11|Add0~10  ))
// \inst11|Add0~6  = CARRY(( (\gerador_imediatos|Selector0~2_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout ))) ) + ( \program_counter|pc_value[30]~DUPLICATE_q  ) + ( \inst11|Add0~10  ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\gerador_imediatos|Selector0~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\program_counter|pc_value[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\inst11|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~5_sumout ),
	.cout(\inst11|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~5 .extended_lut = "off";
defparam \inst11|Add0~5 .lut_mask = 64'h0000FF0000000707;
defparam \inst11|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N32
dffeas \program_counter|pc_value[30]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[30]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N33
cyclonev_lcell_comb \inst11|Add0~1 (
// Equation(s):
// \inst11|Add0~1_sumout  = SUM(( (\memoria_instrucao|altsyncram_component|auto_generated|q_a [31] & (\gerador_imediatos|WideOr0~0_combout  & ((\inst14~combout ) # (\control_unit|jal~1_combout )))) ) + ( \program_counter|pc_value [31] ) + ( \inst11|Add0~6  
// ))

	.dataa(!\control_unit|jal~1_combout ),
	.datab(!\inst14~combout ),
	.datac(!\memoria_instrucao|altsyncram_component|auto_generated|q_a [31]),
	.datad(!\gerador_imediatos|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\program_counter|pc_value [31]),
	.datag(gnd),
	.cin(\inst11|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst11|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst11|Add0~1 .extended_lut = "off";
defparam \inst11|Add0~1 .lut_mask = 64'h0000FF0000000007;
defparam \inst11|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N35
dffeas \program_counter|pc_value[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[31] .is_wysiwyg = "true";
defparam \program_counter|pc_value[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N31
dffeas \program_counter|pc_value[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[30] .is_wysiwyg = "true";
defparam \program_counter|pc_value[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N28
dffeas \program_counter|pc_value[29]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[29]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N7
dffeas \program_counter|pc_value[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[22] .is_wysiwyg = "true";
defparam \program_counter|pc_value[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N4
dffeas \program_counter|pc_value[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[21]~DUPLICATE .is_wysiwyg = "true";
defparam \program_counter|pc_value[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N52
dffeas \program_counter|pc_value[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\inst11|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\program_counter|pc_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \program_counter|pc_value[17] .is_wysiwyg = "true";
defparam \program_counter|pc_value[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \disp_reg[2]~input (
	.i(disp_reg[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\disp_reg[2]~input_o ));
// synopsys translate_off
defparam \disp_reg[2]~input .bus_hold = "false";
defparam \disp_reg[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \disp_reg[3]~input (
	.i(disp_reg[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\disp_reg[3]~input_o ));
// synopsys translate_off
defparam \disp_reg[3]~input .bus_hold = "false";
defparam \disp_reg[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \banco_registradores|rdisp[31]~5 (
// Equation(s):
// \banco_registradores|rdisp[31]~5_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[27][31]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[31][31]~q ) ) ) ) # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[27][31]~q  & 
// ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][31]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][31]~q ))) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[27][31]~q  & ( (\banco_registradores|regs[31][31]~q  & 
// \disp_reg[2]~input_o ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[27][31]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][31]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][31]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[19][31]~q ),
	.datab(!\banco_registradores|regs[23][31]~q ),
	.datac(!\banco_registradores|regs[31][31]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[27][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~5 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~5 .lut_mask = 64'h5533000F5533FF0F;
defparam \banco_registradores|rdisp[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \banco_registradores|rdisp[31]~4 (
// Equation(s):
// \banco_registradores|rdisp[31]~4_combout  = ( \banco_registradores|regs[18][31]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][31]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[30][31]~q ))) ) ) ) # 
// ( !\banco_registradores|regs[18][31]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][31]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[30][31]~q ))) ) ) ) # ( \banco_registradores|regs[18][31]~q  & ( 
// !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[22][31]~q ) ) ) ) # ( !\banco_registradores|regs[18][31]~q  & ( !\disp_reg[3]~input_o  & ( (\banco_registradores|regs[22][31]~q  & \disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[26][31]~q ),
	.datab(!\banco_registradores|regs[22][31]~q ),
	.datac(!\banco_registradores|regs[30][31]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[18][31]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~4 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~4 .lut_mask = 64'h0033FF33550F550F;
defparam \banco_registradores|rdisp[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \disp_reg[1]~input (
	.i(disp_reg[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\disp_reg[1]~input_o ));
// synopsys translate_off
defparam \disp_reg[1]~input .bus_hold = "false";
defparam \disp_reg[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N27
cyclonev_lcell_comb \banco_registradores|rdisp[31]~2 (
// Equation(s):
// \banco_registradores|rdisp[31]~2_combout  = ( \banco_registradores|regs[24][31]~q  & ( \banco_registradores|regs[20][31]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[16][31]~q )) # (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o ) # ((\banco_registradores|regs[28][31]~q )))) ) ) ) # ( !\banco_registradores|regs[24][31]~q  & ( \banco_registradores|regs[20][31]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[16][31]~q )) # (\disp_reg[2]~input_o 
// ))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][31]~q )))) ) ) ) # ( \banco_registradores|regs[24][31]~q  & ( !\banco_registradores|regs[20][31]~q  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[16][31]~q ))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o ) # ((\banco_registradores|regs[28][31]~q )))) ) ) ) # ( !\banco_registradores|regs[24][31]~q  & ( !\banco_registradores|regs[20][31]~q  & ( (!\disp_reg[3]~input_o 
//  & (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][31]~q ))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][31]~q )))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[16][31]~q ),
	.datad(!\banco_registradores|regs[28][31]~q ),
	.datae(!\banco_registradores|regs[24][31]~q ),
	.dataf(!\banco_registradores|regs[20][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~2 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~2 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \banco_registradores|rdisp[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \disp_reg[0]~input (
	.i(disp_reg[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\disp_reg[0]~input_o ));
// synopsys translate_off
defparam \disp_reg[0]~input .bus_hold = "false";
defparam \disp_reg[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N9
cyclonev_lcell_comb \banco_registradores|rdisp[31]~3 (
// Equation(s):
// \banco_registradores|rdisp[31]~3_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[25][31]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[21][31]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][31]~q )) ) ) ) # 
// ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[25][31]~q  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|regs[17][31]~q ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[25][31]~q  & ( (!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[21][31]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][31]~q )) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[25][31]~q  & ( (\banco_registradores|regs[17][31]~q  & !\disp_reg[3]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[17][31]~q ),
	.datab(!\banco_registradores|regs[29][31]~q ),
	.datac(!\banco_registradores|regs[21][31]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[25][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~3 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~3 .lut_mask = 64'h55000F3355FF0F33;
defparam \banco_registradores|rdisp[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N42
cyclonev_lcell_comb \banco_registradores|rdisp[31]~6 (
// Equation(s):
// \banco_registradores|rdisp[31]~6_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|rdisp[31]~3_combout  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[31]~5_combout ) ) ) ) # ( !\disp_reg[0]~input_o  & ( 
// \banco_registradores|rdisp[31]~3_combout  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[31]~2_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[31]~4_combout )) ) ) ) # ( \disp_reg[0]~input_o  & ( 
// !\banco_registradores|rdisp[31]~3_combout  & ( (\banco_registradores|rdisp[31]~5_combout  & \disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|rdisp[31]~3_combout  & ( (!\disp_reg[1]~input_o  & 
// ((\banco_registradores|rdisp[31]~2_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[31]~4_combout )) ) ) )

	.dataa(!\banco_registradores|rdisp[31]~5_combout ),
	.datab(!\banco_registradores|rdisp[31]~4_combout ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|rdisp[31]~2_combout ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|rdisp[31]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~6 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~6 .lut_mask = 64'h03F3050503F3F5F5;
defparam \banco_registradores|rdisp[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \banco_registradores|rdisp[31]~0 (
// Equation(s):
// \banco_registradores|rdisp[31]~0_combout  = ( \banco_registradores|regs[10][31]~q  & ( \banco_registradores|regs[8][31]~q  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][31]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[11][31]~q ))) ) ) ) # ( !\banco_registradores|regs[10][31]~q  & ( \banco_registradores|regs[8][31]~q  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[9][31]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][31]~q )))) ) ) ) # ( \banco_registradores|regs[10][31]~q  & ( !\banco_registradores|regs[8][31]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o 
// )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][31]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][31]~q )))) ) ) ) # ( !\banco_registradores|regs[10][31]~q  & ( 
// !\banco_registradores|regs[8][31]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][31]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][31]~q )))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[11][31]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[9][31]~q ),
	.datae(!\banco_registradores|regs[10][31]~q ),
	.dataf(!\banco_registradores|regs[8][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~0 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \banco_registradores|rdisp[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \disp_reg[4]~input (
	.i(disp_reg[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\disp_reg[4]~input_o ));
// synopsys translate_off
defparam \disp_reg[4]~input .bus_hold = "false";
defparam \disp_reg[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \banco_registradores|rdisp[31]~1 (
// Equation(s):
// \banco_registradores|rdisp[31]~1_combout  = ( !\disp_reg[4]~input_o  & ( !\disp_reg[2]~input_o  & ( \disp_reg[3]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\disp_reg[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\disp_reg[4]~input_o ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~1 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~1 .lut_mask = 64'h3333000000000000;
defparam \banco_registradores|rdisp[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N27
cyclonev_lcell_comb \banco_registradores|rdisp[31]~8 (
// Equation(s):
// \banco_registradores|rdisp[31]~8_combout  = ( \banco_registradores|regs[5][31]~q  & ( \banco_registradores|regs[6][31]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[4][31]~q ))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][31]~q )))) ) ) ) # ( !\banco_registradores|regs[5][31]~q  & ( \banco_registradores|regs[6][31]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[4][31]~q  & ((!\disp_reg[0]~input_o )))) 
// # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][31]~q )))) ) ) ) # ( \banco_registradores|regs[5][31]~q  & ( !\banco_registradores|regs[6][31]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # 
// (\banco_registradores|regs[4][31]~q ))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[7][31]~q  & \disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[5][31]~q  & ( !\banco_registradores|regs[6][31]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[4][31]~q  & ((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[7][31]~q  & \disp_reg[0]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[4][31]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[7][31]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[5][31]~q ),
	.dataf(!\banco_registradores|regs[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~8 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~8 .lut_mask = 64'h440344CF770377CF;
defparam \banco_registradores|rdisp[31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N54
cyclonev_lcell_comb \banco_registradores|rdisp[31]~7 (
// Equation(s):
// \banco_registradores|rdisp[31]~7_combout  = ( \banco_registradores|regs[15][31]~q  & ( \banco_registradores|regs[14][31]~q  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][31]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[13][31]~q ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][31]~q  & ( \banco_registradores|regs[14][31]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[12][31]~q )) # (\disp_reg[1]~input_o ))) 
// # (\disp_reg[0]~input_o  & (!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][31]~q ))) ) ) ) # ( \banco_registradores|regs[15][31]~q  & ( !\banco_registradores|regs[14][31]~q  & ( (!\disp_reg[0]~input_o  & (!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[12][31]~q )))) # (\disp_reg[0]~input_o  & (((\banco_registradores|regs[13][31]~q )) # (\disp_reg[1]~input_o ))) ) ) ) # ( !\banco_registradores|regs[15][31]~q  & ( !\banco_registradores|regs[14][31]~q  & ( 
// (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][31]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][31]~q )))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[13][31]~q ),
	.datad(!\banco_registradores|regs[12][31]~q ),
	.datae(!\banco_registradores|regs[15][31]~q ),
	.dataf(!\banco_registradores|regs[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~7 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~7 .lut_mask = 64'h048C159D26AE37BF;
defparam \banco_registradores|rdisp[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N42
cyclonev_lcell_comb \banco_registradores|rdisp[31]~9 (
// Equation(s):
// \banco_registradores|rdisp[31]~9_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[2][31]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][31]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[3][31]~q ))) ) ) ) # ( 
// !\disp_reg[0]~input_o  & ( \banco_registradores|regs[2][31]~q  & ( \disp_reg[1]~input_o  ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[2][31]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][31]~q )) # (\disp_reg[1]~input_o  
// & ((\banco_registradores|regs[3][31]~q ))) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|regs[1][31]~q ),
	.datac(!\banco_registradores|regs[3][31]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[2][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~9 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~9 .lut_mask = 64'h0000330F00FF330F;
defparam \banco_registradores|rdisp[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \banco_registradores|rdisp[31]~10 (
// Equation(s):
// \banco_registradores|rdisp[31]~10_combout  = ( \banco_registradores|rdisp[31]~9_combout  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|rdisp[31]~8_combout )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|rdisp[31]~7_combout ))) ) ) ) # ( !\banco_registradores|rdisp[31]~9_combout  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|rdisp[31]~8_combout )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|rdisp[31]~7_combout ))) ) ) ) # ( \banco_registradores|rdisp[31]~9_combout  & ( !\disp_reg[2]~input_o  & ( !\disp_reg[3]~input_o  ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~8_combout ),
	.datac(!\banco_registradores|rdisp[31]~7_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[31]~9_combout ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~10 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~10 .lut_mask = 64'h0000AAAA27272727;
defparam \banco_registradores|rdisp[31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N6
cyclonev_lcell_comb \banco_registradores|rdisp[31]~11 (
// Equation(s):
// \banco_registradores|rdisp[31]~11_combout  = ( \banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[31]~10_combout  & ( ((!\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[31]~0_combout )) # 
// (\banco_registradores|rdisp[31]~6_combout ) ) ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[31]~10_combout  & ( (!\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[31]~6_combout ) ) ) ) # ( 
// \banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[31]~10_combout  & ( ((\banco_registradores|rdisp[31]~6_combout  & \disp_reg[4]~input_o )) # (\banco_registradores|rdisp[31]~0_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[31]~10_combout  & ( (\banco_registradores|rdisp[31]~6_combout  & \disp_reg[4]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[31]~6_combout ),
	.datab(!\banco_registradores|rdisp[31]~0_combout ),
	.datac(!\disp_reg[4]~input_o ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[31]~1_combout ),
	.dataf(!\banco_registradores|rdisp[31]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[31]~11 .extended_lut = "off";
defparam \banco_registradores|rdisp[31]~11 .lut_mask = 64'h05053737F5F5F7F7;
defparam \banco_registradores|rdisp[31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N12
cyclonev_lcell_comb \banco_registradores|rdisp[30]~19 (
// Equation(s):
// \banco_registradores|rdisp[30]~19_combout  = ( \banco_registradores|regs[6][30]~q  & ( \banco_registradores|regs[5][30]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[4][30]~q ))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][30]~q )))) ) ) ) # ( !\banco_registradores|regs[6][30]~q  & ( \banco_registradores|regs[5][30]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[4][30]~q ))) 
// # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o  & \banco_registradores|regs[7][30]~q )))) ) ) ) # ( \banco_registradores|regs[6][30]~q  & ( !\banco_registradores|regs[5][30]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[4][30]~q  & 
// (!\disp_reg[0]~input_o ))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][30]~q )))) ) ) ) # ( !\banco_registradores|regs[6][30]~q  & ( !\banco_registradores|regs[5][30]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[4][30]~q  & (!\disp_reg[0]~input_o ))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o  & \banco_registradores|regs[7][30]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[4][30]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[7][30]~q ),
	.datae(!\banco_registradores|regs[6][30]~q ),
	.dataf(!\banco_registradores|regs[5][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~19 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~19 .lut_mask = 64'h404370734C4F7C7F;
defparam \banco_registradores|rdisp[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N18
cyclonev_lcell_comb \banco_registradores|rdisp[30]~20 (
// Equation(s):
// \banco_registradores|rdisp[30]~20_combout  = ( \disp_reg[0]~input_o  & ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[3][30]~q  ) ) ) # ( !\disp_reg[0]~input_o  & ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[2][30]~q  ) ) ) # ( 
// \disp_reg[0]~input_o  & ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[1][30]~q  ) ) )

	.dataa(!\banco_registradores|regs[2][30]~q ),
	.datab(!\banco_registradores|regs[3][30]~q ),
	.datac(!\banco_registradores|regs[1][30]~q ),
	.datad(gnd),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~20 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~20 .lut_mask = 64'h00000F0F55553333;
defparam \banco_registradores|rdisp[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N33
cyclonev_lcell_comb \banco_registradores|rdisp[30]~18 (
// Equation(s):
// \banco_registradores|rdisp[30]~18_combout  = ( \banco_registradores|regs[12][30]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[14][30]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[15][30]~q )) ) ) ) 
// # ( !\banco_registradores|regs[12][30]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[14][30]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[15][30]~q )) ) ) ) # ( \banco_registradores|regs[12][30]~q  & 
// ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[13][30]~q ) ) ) ) # ( !\banco_registradores|regs[12][30]~q  & ( !\disp_reg[1]~input_o  & ( (\banco_registradores|regs[13][30]~q  & \disp_reg[0]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[15][30]~q ),
	.datab(!\banco_registradores|regs[14][30]~q ),
	.datac(!\banco_registradores|regs[13][30]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[12][30]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~18 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~18 .lut_mask = 64'h000FFF0F33553355;
defparam \banco_registradores|rdisp[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N24
cyclonev_lcell_comb \banco_registradores|rdisp[30]~21 (
// Equation(s):
// \banco_registradores|rdisp[30]~21_combout  = ( \disp_reg[3]~input_o  & ( \disp_reg[2]~input_o  & ( \banco_registradores|rdisp[30]~18_combout  ) ) ) # ( !\disp_reg[3]~input_o  & ( \disp_reg[2]~input_o  & ( \banco_registradores|rdisp[30]~19_combout  ) ) ) # 
// ( !\disp_reg[3]~input_o  & ( !\disp_reg[2]~input_o  & ( \banco_registradores|rdisp[30]~20_combout  ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rdisp[30]~19_combout ),
	.datac(!\banco_registradores|rdisp[30]~20_combout ),
	.datad(!\banco_registradores|rdisp[30]~18_combout ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~21 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~21 .lut_mask = 64'h0F0F0000333300FF;
defparam \banco_registradores|rdisp[30]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N39
cyclonev_lcell_comb \banco_registradores|rdisp[30]~14 (
// Equation(s):
// \banco_registradores|rdisp[30]~14_combout  = ( \banco_registradores|regs[25][30]~q  & ( \banco_registradores|regs[29][30]~q  & ( ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][30]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[21][30]~q )))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[25][30]~q  & ( \banco_registradores|regs[29][30]~q  & ( (!\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][30]~q ))) 
// # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[21][30]~q )) # (\disp_reg[3]~input_o ))) ) ) ) # ( \banco_registradores|regs[25][30]~q  & ( !\banco_registradores|regs[29][30]~q  & ( (!\disp_reg[2]~input_o  & (((\banco_registradores|regs[17][30]~q 
// )) # (\disp_reg[3]~input_o ))) # (\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[21][30]~q )))) ) ) ) # ( !\banco_registradores|regs[25][30]~q  & ( !\banco_registradores|regs[29][30]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][30]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[21][30]~q ))))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[17][30]~q ),
	.datad(!\banco_registradores|regs[21][30]~q ),
	.datae(!\banco_registradores|regs[25][30]~q ),
	.dataf(!\banco_registradores|regs[29][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~14 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~14 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \banco_registradores|rdisp[30]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N39
cyclonev_lcell_comb \banco_registradores|rdisp[30]~13 (
// Equation(s):
// \banco_registradores|rdisp[30]~13_combout  = ( \banco_registradores|regs[16][30]~q  & ( \banco_registradores|regs[24][30]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][30]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[28][30]~q )))) ) ) ) # ( !\banco_registradores|regs[16][30]~q  & ( \banco_registradores|regs[24][30]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[20][30]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[28][30]~q ))))) ) ) ) # ( \banco_registradores|regs[16][30]~q  & ( !\banco_registradores|regs[24][30]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][30]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[28][30]~q ))))) ) ) ) # ( !\banco_registradores|regs[16][30]~q  & ( 
// !\banco_registradores|regs[24][30]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][30]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[28][30]~q ))))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[20][30]~q ),
	.datac(!\banco_registradores|regs[28][30]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[16][30]~q ),
	.dataf(!\banco_registradores|regs[24][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~13 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~13 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \banco_registradores|rdisp[30]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \banco_registradores|rdisp[30]~15 (
// Equation(s):
// \banco_registradores|rdisp[30]~15_combout  = ( \banco_registradores|regs[26][30]~q  & ( \banco_registradores|regs[18][30]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][30]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[30][30]~q )))) ) ) ) # ( !\banco_registradores|regs[26][30]~q  & ( \banco_registradores|regs[18][30]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[22][30]~q ))) # 
// (\disp_reg[3]~input_o  & (((\banco_registradores|regs[30][30]~q  & \disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[26][30]~q  & ( !\banco_registradores|regs[18][30]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][30]~q  & 
// ((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[30][30]~q )))) ) ) ) # ( !\banco_registradores|regs[26][30]~q  & ( !\banco_registradores|regs[18][30]~q  & ( (\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][30]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[30][30]~q ))))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[22][30]~q ),
	.datac(!\banco_registradores|regs[30][30]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[26][30]~q ),
	.dataf(!\banco_registradores|regs[18][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~15 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~15 .lut_mask = 64'h00275527AA27FF27;
defparam \banco_registradores|rdisp[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \banco_registradores|rdisp[30]~16 (
// Equation(s):
// \banco_registradores|rdisp[30]~16_combout  = ( \banco_registradores|regs[23][30]~q  & ( \banco_registradores|regs[19][30]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[27][30]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[31][30]~q )))) ) ) ) # ( !\banco_registradores|regs[23][30]~q  & ( \banco_registradores|regs[19][30]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[27][30]~q ))) # 
// (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o  & \banco_registradores|regs[31][30]~q )))) ) ) ) # ( \banco_registradores|regs[23][30]~q  & ( !\banco_registradores|regs[19][30]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[27][30]~q  & 
// (\disp_reg[3]~input_o ))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[31][30]~q )))) ) ) ) # ( !\banco_registradores|regs[23][30]~q  & ( !\banco_registradores|regs[19][30]~q  & ( (\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[27][30]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[31][30]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[27][30]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[31][30]~q ),
	.datae(!\banco_registradores|regs[23][30]~q ),
	.dataf(!\banco_registradores|regs[19][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~16 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~16 .lut_mask = 64'h04073437C4C7F4F7;
defparam \banco_registradores|rdisp[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N0
cyclonev_lcell_comb \banco_registradores|rdisp[30]~17 (
// Equation(s):
// \banco_registradores|rdisp[30]~17_combout  = ( \banco_registradores|rdisp[30]~15_combout  & ( \banco_registradores|rdisp[30]~16_combout  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[30]~13_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[30]~14_combout ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[30]~15_combout  & ( \banco_registradores|rdisp[30]~16_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[30]~13_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[30]~14_combout )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|rdisp[30]~15_combout  & ( 
// !\banco_registradores|rdisp[30]~16_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[30]~13_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[30]~14_combout )))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|rdisp[30]~15_combout  & ( !\banco_registradores|rdisp[30]~16_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[30]~13_combout ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[30]~14_combout )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|rdisp[30]~14_combout ),
	.datac(!\banco_registradores|rdisp[30]~13_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[30]~15_combout ),
	.dataf(!\banco_registradores|rdisp[30]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~17 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~17 .lut_mask = 64'h0A225F220A775F77;
defparam \banco_registradores|rdisp[30]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N0
cyclonev_lcell_comb \banco_registradores|rdisp[30]~12 (
// Equation(s):
// \banco_registradores|rdisp[30]~12_combout  = ( \banco_registradores|regs[10][30]~q  & ( \banco_registradores|regs[9][30]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[8][30]~q )) # (\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o ) # ((\banco_registradores|regs[11][30]~q )))) ) ) ) # ( !\banco_registradores|regs[10][30]~q  & ( \banco_registradores|regs[9][30]~q  & ( (!\disp_reg[0]~input_o  & (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[8][30]~q 
// )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o ) # ((\banco_registradores|regs[11][30]~q )))) ) ) ) # ( \banco_registradores|regs[10][30]~q  & ( !\banco_registradores|regs[9][30]~q  & ( (!\disp_reg[0]~input_o  & 
// (((\banco_registradores|regs[8][30]~q )) # (\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][30]~q ))) ) ) ) # ( !\banco_registradores|regs[10][30]~q  & ( !\banco_registradores|regs[9][30]~q  & ( 
// (!\disp_reg[0]~input_o  & (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[8][30]~q )))) # (\disp_reg[0]~input_o  & (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][30]~q ))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[11][30]~q ),
	.datad(!\banco_registradores|regs[8][30]~q ),
	.datae(!\banco_registradores|regs[10][30]~q ),
	.dataf(!\banco_registradores|regs[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~12 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~12 .lut_mask = 64'h018923AB45CD67EF;
defparam \banco_registradores|rdisp[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \banco_registradores|rdisp[30]~22 (
// Equation(s):
// \banco_registradores|rdisp[30]~22_combout  = ( \disp_reg[4]~input_o  & ( ((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[30]~12_combout )) # (\banco_registradores|rdisp[30]~17_combout ) ) ) # ( !\disp_reg[4]~input_o  & ( 
// ((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[30]~12_combout )) # (\banco_registradores|rdisp[30]~21_combout ) ) )

	.dataa(!\banco_registradores|rdisp[30]~21_combout ),
	.datab(!\banco_registradores|rdisp[30]~17_combout ),
	.datac(!\banco_registradores|rdisp[31]~1_combout ),
	.datad(!\banco_registradores|rdisp[30]~12_combout ),
	.datae(!\disp_reg[4]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[30]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[30]~22 .extended_lut = "off";
defparam \banco_registradores|rdisp[30]~22 .lut_mask = 64'h555F333F555F333F;
defparam \banco_registradores|rdisp[30]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N24
cyclonev_lcell_comb \banco_registradores|rdisp[29]~23 (
// Equation(s):
// \banco_registradores|rdisp[29]~23_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[9][29]~q  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[11][29]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[9][29]~q  & ( 
// (!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][29]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[10][29]~q ))) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[9][29]~q  & ( (\disp_reg[1]~input_o  & 
// \banco_registradores|regs[11][29]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[9][29]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][29]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[10][29]~q ))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[11][29]~q ),
	.datac(!\banco_registradores|regs[8][29]~q ),
	.datad(!\banco_registradores|regs[10][29]~q ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~23 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~23 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \banco_registradores|rdisp[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N9
cyclonev_lcell_comb \banco_registradores|rdisp[29]~31 (
// Equation(s):
// \banco_registradores|rdisp[29]~31_combout  = ( \banco_registradores|regs[1][29]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][29]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][29]~q ))) ) ) ) # ( 
// !\banco_registradores|regs[1][29]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][29]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][29]~q ))) ) ) ) # ( \banco_registradores|regs[1][29]~q  & ( 
// !\disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[2][29]~q ),
	.datac(gnd),
	.datad(!\banco_registradores|regs[3][29]~q ),
	.datae(!\banco_registradores|regs[1][29]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~31 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~31 .lut_mask = 64'h0000555522772277;
defparam \banco_registradores|rdisp[29]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \banco_registradores|rdisp[29]~30 (
// Equation(s):
// \banco_registradores|rdisp[29]~30_combout  = ( \banco_registradores|regs[5][29]~q  & ( \banco_registradores|regs[4][29]~q  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[6][29]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[7][29]~q )))) ) ) ) # ( !\banco_registradores|regs[5][29]~q  & ( \banco_registradores|regs[4][29]~q  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )) # (\banco_registradores|regs[6][29]~q ))) # (\disp_reg[0]~input_o  & 
// (((\banco_registradores|regs[7][29]~q  & \disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|regs[5][29]~q  & ( !\banco_registradores|regs[4][29]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[6][29]~q  & ((\disp_reg[1]~input_o )))) # 
// (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o ) # (\banco_registradores|regs[7][29]~q )))) ) ) ) # ( !\banco_registradores|regs[5][29]~q  & ( !\banco_registradores|regs[4][29]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[6][29]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[7][29]~q ))))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[6][29]~q ),
	.datac(!\banco_registradores|regs[7][29]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[5][29]~q ),
	.dataf(!\banco_registradores|regs[4][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~30 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~30 .lut_mask = 64'h00275527AA27FF27;
defparam \banco_registradores|rdisp[29]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N9
cyclonev_lcell_comb \banco_registradores|rdisp[29]~29 (
// Equation(s):
// \banco_registradores|rdisp[29]~29_combout  = ( \banco_registradores|regs[13][29]~q  & ( \banco_registradores|regs[14][29]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[12][29]~q ))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[15][29]~q )))) ) ) ) # ( !\banco_registradores|regs[13][29]~q  & ( \banco_registradores|regs[14][29]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[12][29]~q  & ((!\disp_reg[0]~input_o 
// )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[15][29]~q )))) ) ) ) # ( \banco_registradores|regs[13][29]~q  & ( !\banco_registradores|regs[14][29]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # 
// (\banco_registradores|regs[12][29]~q ))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[15][29]~q  & \disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[13][29]~q  & ( !\banco_registradores|regs[14][29]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[12][29]~q  & ((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[15][29]~q  & \disp_reg[0]~input_o )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[12][29]~q ),
	.datac(!\banco_registradores|regs[15][29]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[13][29]~q ),
	.dataf(!\banco_registradores|regs[14][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~29 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~29 .lut_mask = 64'h220522AF770577AF;
defparam \banco_registradores|rdisp[29]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N54
cyclonev_lcell_comb \banco_registradores|rdisp[29]~32 (
// Equation(s):
// \banco_registradores|rdisp[29]~32_combout  = ( \banco_registradores|rdisp[29]~29_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[29]~31_combout )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|rdisp[29]~30_combout ))))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) # ( !\banco_registradores|rdisp[29]~29_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// (\banco_registradores|rdisp[29]~31_combout )) # (\disp_reg[2]~input_o  & ((\banco_registradores|rdisp[29]~30_combout ))))) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[29]~31_combout ),
	.datac(!\banco_registradores|rdisp[29]~30_combout ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|rdisp[29]~29_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~32 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~32 .lut_mask = 64'h220A225F220A225F;
defparam \banco_registradores|rdisp[29]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \banco_registradores|rdisp[29]~26 (
// Equation(s):
// \banco_registradores|rdisp[29]~26_combout  = ( \banco_registradores|regs[30][29]~q  & ( \banco_registradores|regs[22][29]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[18][29]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[26][29]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[30][29]~q  & ( \banco_registradores|regs[22][29]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[18][29]~q ))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][29]~q )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[30][29]~q  & ( !\banco_registradores|regs[22][29]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[18][29]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][29]~q )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[30][29]~q  & ( 
// !\banco_registradores|regs[22][29]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[18][29]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][29]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[26][29]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[18][29]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[30][29]~q ),
	.dataf(!\banco_registradores|regs[22][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~26 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~26 .lut_mask = 64'h0C440C773F443F77;
defparam \banco_registradores|rdisp[29]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \banco_registradores|rdisp[29]~27 (
// Equation(s):
// \banco_registradores|rdisp[29]~27_combout  = ( \banco_registradores|regs[31][29]~q  & ( \banco_registradores|regs[27][29]~q  & ( ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][29]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[23][29]~q )))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[31][29]~q  & ( \banco_registradores|regs[27][29]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][29]~q )) 
// # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][29]~q ))))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[31][29]~q  & ( !\banco_registradores|regs[27][29]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][29]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][29]~q ))))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[31][29]~q  & ( 
// !\banco_registradores|regs[27][29]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][29]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][29]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[19][29]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[23][29]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[31][29]~q ),
	.dataf(!\banco_registradores|regs[27][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~27 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~27 .lut_mask = 64'h440C443F770C773F;
defparam \banco_registradores|rdisp[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N48
cyclonev_lcell_comb \banco_registradores|rdisp[29]~25 (
// Equation(s):
// \banco_registradores|rdisp[29]~25_combout  = ( \banco_registradores|regs[17][29]~q  & ( \banco_registradores|regs[25][29]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][29]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[29][29]~q )))) ) ) ) # ( !\banco_registradores|regs[17][29]~q  & ( \banco_registradores|regs[25][29]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][29]~q  & (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[29][29]~q )))) ) ) ) # ( \banco_registradores|regs[17][29]~q  & ( !\banco_registradores|regs[25][29]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[21][29]~q ))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o  & \banco_registradores|regs[29][29]~q )))) ) ) ) # ( !\banco_registradores|regs[17][29]~q  & ( !\banco_registradores|regs[25][29]~q  & ( (\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][29]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][29]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[21][29]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[29][29]~q ),
	.datae(!\banco_registradores|regs[17][29]~q ),
	.dataf(!\banco_registradores|regs[25][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~25 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~25 .lut_mask = 64'h0407C4C73437F4F7;
defparam \banco_registradores|rdisp[29]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N33
cyclonev_lcell_comb \banco_registradores|rdisp[29]~24 (
// Equation(s):
// \banco_registradores|rdisp[29]~24_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[24][29]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][29]~q ) ) ) ) # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[24][29]~q  & 
// ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[16][29]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[20][29]~q )) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[24][29]~q  & ( (\banco_registradores|regs[28][29]~q  & 
// \disp_reg[2]~input_o ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[24][29]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[16][29]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[20][29]~q )) ) ) )

	.dataa(!\banco_registradores|regs[28][29]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[20][29]~q ),
	.datad(!\banco_registradores|regs[16][29]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[24][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~24 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~24 .lut_mask = 64'h03CF111103CFDDDD;
defparam \banco_registradores|rdisp[29]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N0
cyclonev_lcell_comb \banco_registradores|rdisp[29]~28 (
// Equation(s):
// \banco_registradores|rdisp[29]~28_combout  = ( \banco_registradores|rdisp[29]~25_combout  & ( \banco_registradores|rdisp[29]~24_combout  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[29]~26_combout )) # 
// (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[29]~27_combout )))) ) ) ) # ( !\banco_registradores|rdisp[29]~25_combout  & ( \banco_registradores|rdisp[29]~24_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )))) # 
// (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[29]~26_combout )) # (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[29]~27_combout ))))) ) ) ) # ( \banco_registradores|rdisp[29]~25_combout  & ( 
// !\banco_registradores|rdisp[29]~24_combout  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[29]~26_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[29]~27_combout ))))) ) ) ) # ( !\banco_registradores|rdisp[29]~25_combout  & ( !\banco_registradores|rdisp[29]~24_combout  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[29]~26_combout )) # 
// (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[29]~27_combout ))))) ) ) )

	.dataa(!\banco_registradores|rdisp[29]~26_combout ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|rdisp[29]~27_combout ),
	.datae(!\banco_registradores|rdisp[29]~25_combout ),
	.dataf(!\banco_registradores|rdisp[29]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~28 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~28 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \banco_registradores|rdisp[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N12
cyclonev_lcell_comb \banco_registradores|rdisp[29]~33 (
// Equation(s):
// \banco_registradores|rdisp[29]~33_combout  = ( \banco_registradores|rdisp[29]~28_combout  & ( (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[29]~23_combout )) # (\banco_registradores|rdisp[29]~32_combout )) # 
// (\disp_reg[4]~input_o ) ) ) # ( !\banco_registradores|rdisp[29]~28_combout  & ( (!\disp_reg[4]~input_o  & (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[29]~23_combout )) # (\banco_registradores|rdisp[29]~32_combout ))) # 
// (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[31]~1_combout  & (\banco_registradores|rdisp[29]~23_combout ))) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~1_combout ),
	.datac(!\banco_registradores|rdisp[29]~23_combout ),
	.datad(!\banco_registradores|rdisp[29]~32_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[29]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[29]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[29]~33 .extended_lut = "off";
defparam \banco_registradores|rdisp[29]~33 .lut_mask = 64'h03AB03AB57FF57FF;
defparam \banco_registradores|rdisp[29]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N15
cyclonev_lcell_comb \banco_registradores|rdisp[28]~37 (
// Equation(s):
// \banco_registradores|rdisp[28]~37_combout  = ( \banco_registradores|regs[26][28]~q  & ( \banco_registradores|regs[30][28]~q  & ( ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[18][28]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[22][28]~q ))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[26][28]~q  & ( \banco_registradores|regs[30][28]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o  & \banco_registradores|regs[18][28]~q )))) 
// # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[22][28]~q ))) ) ) ) # ( \banco_registradores|regs[26][28]~q  & ( !\banco_registradores|regs[30][28]~q  & ( (!\disp_reg[2]~input_o  & (((\banco_registradores|regs[18][28]~q 
// ) # (\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[22][28]~q  & (!\disp_reg[3]~input_o ))) ) ) ) # ( !\banco_registradores|regs[26][28]~q  & ( !\banco_registradores|regs[30][28]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[18][28]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[22][28]~q )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[22][28]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[18][28]~q ),
	.datae(!\banco_registradores|regs[26][28]~q ),
	.dataf(!\banco_registradores|regs[30][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~37 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~37 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \banco_registradores|rdisp[28]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \banco_registradores|rdisp[28]~36 (
// Equation(s):
// \banco_registradores|rdisp[28]~36_combout  = ( \banco_registradores|regs[29][28]~q  & ( \disp_reg[3]~input_o  & ( (\banco_registradores|regs[25][28]~q ) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[29][28]~q  & ( \disp_reg[3]~input_o  & 
// ( (!\disp_reg[2]~input_o  & \banco_registradores|regs[25][28]~q ) ) ) ) # ( \banco_registradores|regs[29][28]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][28]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[21][28]~q )) ) ) ) # ( !\banco_registradores|regs[29][28]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][28]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[21][28]~q )) ) 
// ) )

	.dataa(!\banco_registradores|regs[21][28]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[17][28]~q ),
	.datad(!\banco_registradores|regs[25][28]~q ),
	.datae(!\banco_registradores|regs[29][28]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~36 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~36 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \banco_registradores|rdisp[28]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N27
cyclonev_lcell_comb \banco_registradores|rdisp[28]~38 (
// Equation(s):
// \banco_registradores|rdisp[28]~38_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[19][28]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][28]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][28]~q )) ) ) ) 
// # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[19][28]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[23][28]~q ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[19][28]~q  & ( (!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[27][28]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][28]~q )) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[19][28]~q  & ( (\banco_registradores|regs[23][28]~q  & \disp_reg[2]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[31][28]~q ),
	.datab(!\banco_registradores|regs[27][28]~q ),
	.datac(!\banco_registradores|regs[23][28]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[19][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~38 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~38 .lut_mask = 64'h000F3355FF0F3355;
defparam \banco_registradores|rdisp[28]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y3_N9
cyclonev_lcell_comb \banco_registradores|rdisp[28]~35 (
// Equation(s):
// \banco_registradores|rdisp[28]~35_combout  = ( \banco_registradores|regs[16][28]~q  & ( \banco_registradores|regs[28][28]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[20][28]~q ))) # (\disp_reg[3]~input_o  & 
// (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[24][28]~q )))) ) ) ) # ( !\banco_registradores|regs[16][28]~q  & ( \banco_registradores|regs[28][28]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][28]~q  & ((\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[24][28]~q )))) ) ) ) # ( \banco_registradores|regs[16][28]~q  & ( !\banco_registradores|regs[28][28]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[20][28]~q ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[24][28]~q  & !\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[16][28]~q  & ( !\banco_registradores|regs[28][28]~q  & ( (!\disp_reg[3]~input_o  
// & (\banco_registradores|regs[20][28]~q  & ((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[24][28]~q  & !\disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[20][28]~q ),
	.datab(!\banco_registradores|regs[24][28]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[16][28]~q ),
	.dataf(!\banco_registradores|regs[28][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~35 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~35 .lut_mask = 64'h0350F350035FF35F;
defparam \banco_registradores|rdisp[28]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \banco_registradores|rdisp[28]~39 (
// Equation(s):
// \banco_registradores|rdisp[28]~39_combout  = ( \banco_registradores|rdisp[28]~38_combout  & ( \banco_registradores|rdisp[28]~35_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[28]~36_combout )))) # 
// (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[28]~37_combout ))) ) ) ) # ( !\banco_registradores|rdisp[28]~38_combout  & ( \banco_registradores|rdisp[28]~35_combout  & ( (!\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[28]~36_combout )))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[28]~37_combout  & (!\disp_reg[0]~input_o ))) ) ) ) # ( \banco_registradores|rdisp[28]~38_combout  & ( 
// !\banco_registradores|rdisp[28]~35_combout  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o  & \banco_registradores|rdisp[28]~36_combout )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[28]~37_combout ))) ) ) 
// ) # ( !\banco_registradores|rdisp[28]~38_combout  & ( !\banco_registradores|rdisp[28]~35_combout  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o  & \banco_registradores|rdisp[28]~36_combout )))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[28]~37_combout  & (!\disp_reg[0]~input_o ))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|rdisp[28]~37_combout ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|rdisp[28]~36_combout ),
	.datae(!\banco_registradores|rdisp[28]~38_combout ),
	.dataf(!\banco_registradores|rdisp[28]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~39 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~39 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \banco_registradores|rdisp[28]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N6
cyclonev_lcell_comb \banco_registradores|rdisp[28]~40 (
// Equation(s):
// \banco_registradores|rdisp[28]~40_combout  = ( \banco_registradores|regs[14][28]~q  & ( \banco_registradores|regs[15][28]~q  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][28]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[13][28]~q ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[14][28]~q  & ( \banco_registradores|regs[15][28]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[12][28]~q  & !\disp_reg[1]~input_o )))) 
// # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # (\banco_registradores|regs[13][28]~q ))) ) ) ) # ( \banco_registradores|regs[14][28]~q  & ( !\banco_registradores|regs[15][28]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o ) # 
// (\banco_registradores|regs[12][28]~q )))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][28]~q  & ((!\disp_reg[1]~input_o )))) ) ) ) # ( !\banco_registradores|regs[14][28]~q  & ( !\banco_registradores|regs[15][28]~q  & ( (!\disp_reg[1]~input_o  
// & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][28]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][28]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[13][28]~q ),
	.datab(!\banco_registradores|regs[12][28]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[14][28]~q ),
	.dataf(!\banco_registradores|regs[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~40 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~40 .lut_mask = 64'h350035F0350F35FF;
defparam \banco_registradores|rdisp[28]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y1_N12
cyclonev_lcell_comb \banco_registradores|rdisp[28]~41 (
// Equation(s):
// \banco_registradores|rdisp[28]~41_combout  = ( \banco_registradores|regs[6][28]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[5][28]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[7][28]~q ))) ) ) ) # ( 
// !\banco_registradores|regs[6][28]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[5][28]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[7][28]~q ))) ) ) ) # ( \banco_registradores|regs[6][28]~q  & ( 
// !\disp_reg[0]~input_o  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[4][28]~q ) ) ) ) # ( !\banco_registradores|regs[6][28]~q  & ( !\disp_reg[0]~input_o  & ( (\banco_registradores|regs[4][28]~q  & !\disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[5][28]~q ),
	.datab(!\banco_registradores|regs[7][28]~q ),
	.datac(!\banco_registradores|regs[4][28]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[6][28]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~41 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~41 .lut_mask = 64'h0F000FFF55335533;
defparam \banco_registradores|rdisp[28]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N51
cyclonev_lcell_comb \banco_registradores|rdisp[28]~42 (
// Equation(s):
// \banco_registradores|rdisp[28]~42_combout  = ( \banco_registradores|regs[1][28]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o  & \banco_registradores|regs[2][28]~q )))) # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )) # 
// (\banco_registradores|regs[3][28]~q ))) ) ) # ( !\banco_registradores|regs[1][28]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[2][28]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[3][28]~q )))) ) )

	.dataa(!\banco_registradores|regs[3][28]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[2][28]~q ),
	.datae(!\banco_registradores|regs[1][28]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~42 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~42 .lut_mask = 64'h010D313D010D313D;
defparam \banco_registradores|rdisp[28]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N27
cyclonev_lcell_comb \banco_registradores|rdisp[28]~43 (
// Equation(s):
// \banco_registradores|rdisp[28]~43_combout  = ( \banco_registradores|rdisp[28]~41_combout  & ( \banco_registradores|rdisp[28]~42_combout  & ( (!\disp_reg[3]~input_o ) # ((\disp_reg[2]~input_o  & \banco_registradores|rdisp[28]~40_combout )) ) ) ) # ( 
// !\banco_registradores|rdisp[28]~41_combout  & ( \banco_registradores|rdisp[28]~42_combout  & ( (!\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o )) # (\disp_reg[2]~input_o  & (\disp_reg[3]~input_o  & \banco_registradores|rdisp[28]~40_combout )) ) ) ) # ( 
// \banco_registradores|rdisp[28]~41_combout  & ( !\banco_registradores|rdisp[28]~42_combout  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o ) # (\banco_registradores|rdisp[28]~40_combout ))) ) ) ) # ( !\banco_registradores|rdisp[28]~41_combout  & ( 
// !\banco_registradores|rdisp[28]~42_combout  & ( (\disp_reg[2]~input_o  & (\disp_reg[3]~input_o  & \banco_registradores|rdisp[28]~40_combout )) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(gnd),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|rdisp[28]~40_combout ),
	.datae(!\banco_registradores|rdisp[28]~41_combout ),
	.dataf(!\banco_registradores|rdisp[28]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~43 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~43 .lut_mask = 64'h00055055A0A5F0F5;
defparam \banco_registradores|rdisp[28]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \banco_registradores|rdisp[28]~34 (
// Equation(s):
// \banco_registradores|rdisp[28]~34_combout  = ( \banco_registradores|regs[9][28]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][28]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][28]~q )) ) ) ) # 
// ( !\banco_registradores|regs[9][28]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][28]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][28]~q )) ) ) ) # ( \banco_registradores|regs[9][28]~q  & ( 
// !\disp_reg[1]~input_o  & ( (\banco_registradores|regs[8][28]~q ) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|regs[9][28]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & \banco_registradores|regs[8][28]~q ) ) ) )

	.dataa(!\banco_registradores|regs[11][28]~q ),
	.datab(!\banco_registradores|regs[10][28]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[8][28]~q ),
	.datae(!\banco_registradores|regs[9][28]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~34 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~34 .lut_mask = 64'h00F00FFF35353535;
defparam \banco_registradores|rdisp[28]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \banco_registradores|rdisp[28]~44 (
// Equation(s):
// \banco_registradores|rdisp[28]~44_combout  = ( \banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[28]~34_combout  ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[28]~34_combout  & ( 
// (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[28]~43_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[28]~39_combout )) ) ) ) # ( \banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[28]~34_combout  & ( 
// (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[28]~43_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[28]~39_combout )) ) ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[28]~34_combout  & ( 
// (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[28]~43_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[28]~39_combout )) ) ) )

	.dataa(!\banco_registradores|rdisp[28]~39_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[28]~43_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[31]~1_combout ),
	.dataf(!\banco_registradores|rdisp[28]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[28]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[28]~44 .extended_lut = "off";
defparam \banco_registradores|rdisp[28]~44 .lut_mask = 64'h1D1D1D1D1D1DFFFF;
defparam \banco_registradores|rdisp[28]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \banco_registradores|rdisp[27]~47 (
// Equation(s):
// \banco_registradores|rdisp[27]~47_combout  = ( \banco_registradores|regs[25][27]~q  & ( \banco_registradores|regs[29][27]~q  & ( ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][27]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[21][27]~q )))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[25][27]~q  & ( \banco_registradores|regs[29][27]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][27]~q )) 
// # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[21][27]~q ))))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o )) ) ) ) # ( \banco_registradores|regs[25][27]~q  & ( !\banco_registradores|regs[29][27]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][27]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[21][27]~q ))))) # (\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o )) ) ) ) # ( !\banco_registradores|regs[25][27]~q  & ( 
// !\banco_registradores|regs[29][27]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][27]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[21][27]~q ))))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[17][27]~q ),
	.datad(!\banco_registradores|regs[21][27]~q ),
	.datae(!\banco_registradores|regs[25][27]~q ),
	.dataf(!\banco_registradores|regs[29][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~47 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~47 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \banco_registradores|rdisp[27]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N24
cyclonev_lcell_comb \banco_registradores|rdisp[27]~49 (
// Equation(s):
// \banco_registradores|rdisp[27]~49_combout  = ( \banco_registradores|regs[27][27]~q  & ( \banco_registradores|regs[31][27]~q  & ( ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][27]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[23][27]~q ))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[27][27]~q  & ( \banco_registradores|regs[31][27]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][27]~q ))) 
// # (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][27]~q )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[27][27]~q  & ( !\banco_registradores|regs[31][27]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][27]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][27]~q )))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[27][27]~q  & ( 
// !\banco_registradores|regs[31][27]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][27]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][27]~q )))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[23][27]~q ),
	.datac(!\banco_registradores|regs[19][27]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[27][27]~q ),
	.dataf(!\banco_registradores|regs[31][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~49 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~49 .lut_mask = 64'h0A225F220A775F77;
defparam \banco_registradores|rdisp[27]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N57
cyclonev_lcell_comb \banco_registradores|rdisp[27]~46 (
// Equation(s):
// \banco_registradores|rdisp[27]~46_combout  = ( \banco_registradores|regs[16][27]~q  & ( \banco_registradores|regs[28][27]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[24][27]~q ))) # (\disp_reg[2]~input_o  & 
// (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[20][27]~q )))) ) ) ) # ( !\banco_registradores|regs[16][27]~q  & ( \banco_registradores|regs[28][27]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][27]~q  & ((\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[20][27]~q )))) ) ) ) # ( \banco_registradores|regs[16][27]~q  & ( !\banco_registradores|regs[28][27]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # 
// (\banco_registradores|regs[24][27]~q ))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[20][27]~q  & !\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[16][27]~q  & ( !\banco_registradores|regs[28][27]~q  & ( (!\disp_reg[2]~input_o  
// & (\banco_registradores|regs[24][27]~q  & ((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[20][27]~q  & !\disp_reg[3]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[24][27]~q ),
	.datab(!\banco_registradores|regs[20][27]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[16][27]~q ),
	.dataf(!\banco_registradores|regs[28][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~46 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~46 .lut_mask = 64'h0350F350035FF35F;
defparam \banco_registradores|rdisp[27]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \banco_registradores|rdisp[27]~48 (
// Equation(s):
// \banco_registradores|rdisp[27]~48_combout  = ( \banco_registradores|regs[18][27]~q  & ( \banco_registradores|regs[26][27]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][27]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[30][27]~q )))) ) ) ) # ( !\banco_registradores|regs[18][27]~q  & ( \banco_registradores|regs[26][27]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][27]~q  & (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[30][27]~q )))) ) ) ) # ( \banco_registradores|regs[18][27]~q  & ( !\banco_registradores|regs[26][27]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[22][27]~q ))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o  & \banco_registradores|regs[30][27]~q )))) ) ) ) # ( !\banco_registradores|regs[18][27]~q  & ( !\banco_registradores|regs[26][27]~q  & ( (\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][27]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[30][27]~q ))))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[22][27]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[30][27]~q ),
	.datae(!\banco_registradores|regs[18][27]~q ),
	.dataf(!\banco_registradores|regs[26][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~48 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~48 .lut_mask = 64'h0207A2A75257F2F7;
defparam \banco_registradores|rdisp[27]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N48
cyclonev_lcell_comb \banco_registradores|rdisp[27]~50 (
// Equation(s):
// \banco_registradores|rdisp[27]~50_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|rdisp[27]~48_combout  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[27]~49_combout ) ) ) ) # ( !\disp_reg[1]~input_o  & ( 
// \banco_registradores|rdisp[27]~48_combout  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[27]~46_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[27]~47_combout )) ) ) ) # ( \disp_reg[1]~input_o  & ( 
// !\banco_registradores|rdisp[27]~48_combout  & ( (\disp_reg[0]~input_o  & \banco_registradores|rdisp[27]~49_combout ) ) ) ) # ( !\disp_reg[1]~input_o  & ( !\banco_registradores|rdisp[27]~48_combout  & ( (!\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[27]~46_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[27]~47_combout )) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|rdisp[27]~47_combout ),
	.datac(!\banco_registradores|rdisp[27]~49_combout ),
	.datad(!\banco_registradores|rdisp[27]~46_combout ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|rdisp[27]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~50 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~50 .lut_mask = 64'h11BB050511BBAFAF;
defparam \banco_registradores|rdisp[27]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y8_N24
cyclonev_lcell_comb \banco_registradores|rdisp[27]~45 (
// Equation(s):
// \banco_registradores|rdisp[27]~45_combout  = ( \banco_registradores|regs[8][27]~q  & ( \banco_registradores|regs[9][27]~q  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[10][27]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[11][27]~q )))) ) ) ) # ( !\banco_registradores|regs[8][27]~q  & ( \banco_registradores|regs[9][27]~q  & ( (!\disp_reg[0]~input_o  & (\disp_reg[1]~input_o  & (\banco_registradores|regs[10][27]~q ))) # (\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o ) # ((\banco_registradores|regs[11][27]~q )))) ) ) ) # ( \banco_registradores|regs[8][27]~q  & ( !\banco_registradores|regs[9][27]~q  & ( (!\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o ) # ((\banco_registradores|regs[10][27]~q 
// )))) # (\disp_reg[0]~input_o  & (\disp_reg[1]~input_o  & ((\banco_registradores|regs[11][27]~q )))) ) ) ) # ( !\banco_registradores|regs[8][27]~q  & ( !\banco_registradores|regs[9][27]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[10][27]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[11][27]~q ))))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[10][27]~q ),
	.datad(!\banco_registradores|regs[11][27]~q ),
	.datae(!\banco_registradores|regs[8][27]~q ),
	.dataf(!\banco_registradores|regs[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~45 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~45 .lut_mask = 64'h02138A9B4657CEDF;
defparam \banco_registradores|rdisp[27]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \banco_registradores|rdisp[27]~52 (
// Equation(s):
// \banco_registradores|rdisp[27]~52_combout  = ( \banco_registradores|regs[6][27]~q  & ( \banco_registradores|regs[7][27]~q  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][27]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[5][27]~q ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[6][27]~q  & ( \banco_registradores|regs[7][27]~q  & ( (!\disp_reg[0]~input_o  & (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][27]~q )))) # 
// (\disp_reg[0]~input_o  & (((\banco_registradores|regs[5][27]~q )) # (\disp_reg[1]~input_o ))) ) ) ) # ( \banco_registradores|regs[6][27]~q  & ( !\banco_registradores|regs[7][27]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[4][27]~q )) # 
// (\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & (!\disp_reg[1]~input_o  & (\banco_registradores|regs[5][27]~q ))) ) ) ) # ( !\banco_registradores|regs[6][27]~q  & ( !\banco_registradores|regs[7][27]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][27]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][27]~q )))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[5][27]~q ),
	.datad(!\banco_registradores|regs[4][27]~q ),
	.datae(!\banco_registradores|regs[6][27]~q ),
	.dataf(!\banco_registradores|regs[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~52 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~52 .lut_mask = 64'h048C26AE159D37BF;
defparam \banco_registradores|rdisp[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N12
cyclonev_lcell_comb \banco_registradores|rdisp[27]~51 (
// Equation(s):
// \banco_registradores|rdisp[27]~51_combout  = ( \banco_registradores|regs[15][27]~q  & ( \banco_registradores|regs[13][27]~q  & ( ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[12][27]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[14][27]~q )))) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][27]~q  & ( \banco_registradores|regs[13][27]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[12][27]~q 
// ))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[14][27]~q  & !\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[15][27]~q  & ( !\banco_registradores|regs[13][27]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[12][27]~q 
//  & ((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[14][27]~q )))) ) ) ) # ( !\banco_registradores|regs[15][27]~q  & ( !\banco_registradores|regs[13][27]~q  & ( (!\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[12][27]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[14][27]~q ))))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[12][27]~q ),
	.datac(!\banco_registradores|regs[14][27]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[15][27]~q ),
	.dataf(!\banco_registradores|regs[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~51 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~51 .lut_mask = 64'h2700275527AA27FF;
defparam \banco_registradores|rdisp[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \banco_registradores|rdisp[27]~53 (
// Equation(s):
// \banco_registradores|rdisp[27]~53_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[3][27]~q  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[1][27]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[3][27]~q  & ( 
// (\banco_registradores|regs[2][27]~q  & \disp_reg[1]~input_o ) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[3][27]~q  & ( (\banco_registradores|regs[1][27]~q  & !\disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( 
// !\banco_registradores|regs[3][27]~q  & ( (\banco_registradores|regs[2][27]~q  & \disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[1][27]~q ),
	.datab(!\banco_registradores|regs[2][27]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(gnd),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~53 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~53 .lut_mask = 64'h0303505003035F5F;
defparam \banco_registradores|rdisp[27]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N48
cyclonev_lcell_comb \banco_registradores|rdisp[27]~54 (
// Equation(s):
// \banco_registradores|rdisp[27]~54_combout  = ( \banco_registradores|rdisp[27]~53_combout  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|rdisp[27]~52_combout )) # 
// (\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[27]~51_combout ))))) ) ) # ( !\banco_registradores|rdisp[27]~53_combout  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|rdisp[27]~52_combout )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|rdisp[27]~51_combout ))))) ) )

	.dataa(!\banco_registradores|rdisp[27]~52_combout ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|rdisp[27]~51_combout ),
	.datae(!\banco_registradores|rdisp[27]~53_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~54 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~54 .lut_mask = 64'h1013D0D31013D0D3;
defparam \banco_registradores|rdisp[27]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N15
cyclonev_lcell_comb \banco_registradores|rdisp[27]~55 (
// Equation(s):
// \banco_registradores|rdisp[27]~55_combout  = ( \banco_registradores|rdisp[27]~54_combout  & ( (!\disp_reg[4]~input_o ) # (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[27]~45_combout )) # 
// (\banco_registradores|rdisp[27]~50_combout )) ) ) # ( !\banco_registradores|rdisp[27]~54_combout  & ( (!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[31]~1_combout  & ((\banco_registradores|rdisp[27]~45_combout )))) # (\disp_reg[4]~input_o  & 
// (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[27]~45_combout )) # (\banco_registradores|rdisp[27]~50_combout ))) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~1_combout ),
	.datac(!\banco_registradores|rdisp[27]~50_combout ),
	.datad(!\banco_registradores|rdisp[27]~45_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[27]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[27]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[27]~55 .extended_lut = "off";
defparam \banco_registradores|rdisp[27]~55 .lut_mask = 64'h05370537AFBFAFBF;
defparam \banco_registradores|rdisp[27]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N51
cyclonev_lcell_comb \banco_registradores|rdisp[26]~56 (
// Equation(s):
// \banco_registradores|rdisp[26]~56_combout  = ( \banco_registradores|regs[8][26]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][26]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][26]~q )) ) ) ) # 
// ( !\banco_registradores|regs[8][26]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][26]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][26]~q )) ) ) ) # ( \banco_registradores|regs[8][26]~q  & ( 
// !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[9][26]~q ) ) ) ) # ( !\banco_registradores|regs[8][26]~q  & ( !\disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o  & \banco_registradores|regs[9][26]~q ) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[11][26]~q ),
	.datac(!\banco_registradores|regs[10][26]~q ),
	.datad(!\banco_registradores|regs[9][26]~q ),
	.datae(!\banco_registradores|regs[8][26]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~56 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~56 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \banco_registradores|rdisp[26]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y1_N33
cyclonev_lcell_comb \banco_registradores|rdisp[26]~64 (
// Equation(s):
// \banco_registradores|rdisp[26]~64_combout  = ( \disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[3][26]~q  ) ) ) # ( !\disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[1][26]~q  ) ) ) # ( 
// \disp_reg[1]~input_o  & ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[2][26]~q  ) ) )

	.dataa(!\banco_registradores|regs[3][26]~q ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[1][26]~q ),
	.datad(!\banco_registradores|regs[2][26]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~64 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~64 .lut_mask = 64'h000000FF0F0F5555;
defparam \banco_registradores|rdisp[26]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y4_N24
cyclonev_lcell_comb \banco_registradores|rdisp[26]~62 (
// Equation(s):
// \banco_registradores|rdisp[26]~62_combout  = ( \banco_registradores|regs[14][26]~q  & ( \banco_registradores|regs[12][26]~q  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[13][26]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[15][26]~q ))) ) ) ) # ( !\banco_registradores|regs[14][26]~q  & ( \banco_registradores|regs[12][26]~q  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[13][26]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][26]~q )))) ) ) ) # ( \banco_registradores|regs[14][26]~q  & ( !\banco_registradores|regs[12][26]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o 
// )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[13][26]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][26]~q )))) ) ) ) # ( !\banco_registradores|regs[14][26]~q  & ( 
// !\banco_registradores|regs[12][26]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[13][26]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][26]~q )))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[15][26]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[13][26]~q ),
	.datae(!\banco_registradores|regs[14][26]~q ),
	.dataf(!\banco_registradores|regs[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~62 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~62 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \banco_registradores|rdisp[26]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y3_N51
cyclonev_lcell_comb \banco_registradores|rdisp[26]~63 (
// Equation(s):
// \banco_registradores|rdisp[26]~63_combout  = ( \banco_registradores|regs[6][26]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][26]~q ) ) ) ) # ( !\banco_registradores|regs[6][26]~q  & ( \disp_reg[1]~input_o  & ( 
// (\banco_registradores|regs[7][26]~q  & \disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|regs[6][26]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][26]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[5][26]~q )) ) ) ) # ( !\banco_registradores|regs[6][26]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][26]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][26]~q )) ) ) )

	.dataa(!\banco_registradores|regs[7][26]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[5][26]~q ),
	.datad(!\banco_registradores|regs[4][26]~q ),
	.datae(!\banco_registradores|regs[6][26]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~63 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~63 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \banco_registradores|rdisp[26]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N33
cyclonev_lcell_comb \banco_registradores|rdisp[26]~65 (
// Equation(s):
// \banco_registradores|rdisp[26]~65_combout  = ( \banco_registradores|rdisp[26]~62_combout  & ( \banco_registradores|rdisp[26]~63_combout  & ( ((\banco_registradores|rdisp[26]~64_combout  & !\disp_reg[3]~input_o )) # (\disp_reg[2]~input_o ) ) ) ) # ( 
// !\banco_registradores|rdisp[26]~62_combout  & ( \banco_registradores|rdisp[26]~63_combout  & ( (!\disp_reg[3]~input_o  & ((\disp_reg[2]~input_o ) # (\banco_registradores|rdisp[26]~64_combout ))) ) ) ) # ( \banco_registradores|rdisp[26]~62_combout  & ( 
// !\banco_registradores|rdisp[26]~63_combout  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[26]~64_combout  & !\disp_reg[3]~input_o )) # (\disp_reg[2]~input_o  & ((\disp_reg[3]~input_o ))) ) ) ) # ( !\banco_registradores|rdisp[26]~62_combout  & 
// ( !\banco_registradores|rdisp[26]~63_combout  & ( (\banco_registradores|rdisp[26]~64_combout  & (!\disp_reg[2]~input_o  & !\disp_reg[3]~input_o )) ) ) )

	.dataa(!\banco_registradores|rdisp[26]~64_combout ),
	.datab(gnd),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|rdisp[26]~62_combout ),
	.dataf(!\banco_registradores|rdisp[26]~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~65 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~65 .lut_mask = 64'h5000500F5F005F0F;
defparam \banco_registradores|rdisp[26]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N0
cyclonev_lcell_comb \banco_registradores|rdisp[26]~58 (
// Equation(s):
// \banco_registradores|rdisp[26]~58_combout  = ( \banco_registradores|regs[21][26]~q  & ( \banco_registradores|regs[29][26]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][26]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[25][26]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[21][26]~q  & ( \banco_registradores|regs[29][26]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][26]~q )) 
// # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][26]~q ))))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[21][26]~q  & ( !\banco_registradores|regs[29][26]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][26]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][26]~q ))))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[21][26]~q  & ( 
// !\banco_registradores|regs[29][26]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][26]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][26]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[17][26]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[25][26]~q ),
	.datae(!\banco_registradores|regs[21][26]~q ),
	.dataf(!\banco_registradores|regs[29][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~58 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~58 .lut_mask = 64'h404C707C434F737F;
defparam \banco_registradores|rdisp[26]~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \banco_registradores|rdisp[26]~59 (
// Equation(s):
// \banco_registradores|rdisp[26]~59_combout  = ( \banco_registradores|regs[18][26]~q  & ( \banco_registradores|regs[30][26]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[22][26]~q ))) # (\disp_reg[3]~input_o  & 
// (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[26][26]~q )))) ) ) ) # ( !\banco_registradores|regs[18][26]~q  & ( \banco_registradores|regs[30][26]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][26]~q  & ((\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[26][26]~q )))) ) ) ) # ( \banco_registradores|regs[18][26]~q  & ( !\banco_registradores|regs[30][26]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[22][26]~q ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[26][26]~q  & !\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[18][26]~q  & ( !\banco_registradores|regs[30][26]~q  & ( (!\disp_reg[3]~input_o  
// & (\banco_registradores|regs[22][26]~q  & ((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[26][26]~q  & !\disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[22][26]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[26][26]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[18][26]~q ),
	.dataf(!\banco_registradores|regs[30][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~59 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~59 .lut_mask = 64'h0344CF440377CF77;
defparam \banco_registradores|rdisp[26]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N24
cyclonev_lcell_comb \banco_registradores|rdisp[26]~57 (
// Equation(s):
// \banco_registradores|rdisp[26]~57_combout  = ( \banco_registradores|regs[24][26]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][26]~q ) ) ) ) # ( !\banco_registradores|regs[24][26]~q  & ( \disp_reg[3]~input_o  & 
// ( (\disp_reg[2]~input_o  & \banco_registradores|regs[28][26]~q ) ) ) ) # ( \banco_registradores|regs[24][26]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[16][26]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[20][26]~q )) ) ) ) # ( !\banco_registradores|regs[24][26]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[16][26]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[20][26]~q )) ) 
// ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[28][26]~q ),
	.datac(!\banco_registradores|regs[20][26]~q ),
	.datad(!\banco_registradores|regs[16][26]~q ),
	.datae(!\banco_registradores|regs[24][26]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~57 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~57 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \banco_registradores|rdisp[26]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N57
cyclonev_lcell_comb \banco_registradores|rdisp[26]~60 (
// Equation(s):
// \banco_registradores|rdisp[26]~60_combout  = ( \banco_registradores|regs[31][26]~q  & ( \banco_registradores|regs[23][26]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[19][26]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[27][26]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[31][26]~q  & ( \banco_registradores|regs[23][26]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[19][26]~q 
// ))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o  & \banco_registradores|regs[27][26]~q )))) ) ) ) # ( \banco_registradores|regs[31][26]~q  & ( !\banco_registradores|regs[23][26]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[19][26]~q 
//  & (!\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[27][26]~q ) # (\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[31][26]~q  & ( !\banco_registradores|regs[23][26]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[19][26]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[27][26]~q ))))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[19][26]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[27][26]~q ),
	.datae(!\banco_registradores|regs[31][26]~q ),
	.dataf(!\banco_registradores|regs[23][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~60 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~60 .lut_mask = 64'h207025752A7A2F7F;
defparam \banco_registradores|rdisp[26]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N48
cyclonev_lcell_comb \banco_registradores|rdisp[26]~61 (
// Equation(s):
// \banco_registradores|rdisp[26]~61_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|rdisp[26]~60_combout  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[26]~58_combout ) ) ) ) # ( !\disp_reg[0]~input_o  & ( 
// \banco_registradores|rdisp[26]~60_combout  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[26]~57_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[26]~59_combout )) ) ) ) # ( \disp_reg[0]~input_o  & ( 
// !\banco_registradores|rdisp[26]~60_combout  & ( (\banco_registradores|rdisp[26]~58_combout  & !\disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|rdisp[26]~60_combout  & ( (!\disp_reg[1]~input_o  & 
// ((\banco_registradores|rdisp[26]~57_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[26]~59_combout )) ) ) )

	.dataa(!\banco_registradores|rdisp[26]~58_combout ),
	.datab(!\banco_registradores|rdisp[26]~59_combout ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|rdisp[26]~57_combout ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|rdisp[26]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~61 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~61 .lut_mask = 64'h03F3505003F35F5F;
defparam \banco_registradores|rdisp[26]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \banco_registradores|rdisp[26]~66 (
// Equation(s):
// \banco_registradores|rdisp[26]~66_combout  = ( \banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[26]~61_combout  & ( ((\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[26]~65_combout )) # 
// (\banco_registradores|rdisp[26]~56_combout ) ) ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[26]~61_combout  & ( (\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[26]~65_combout ) ) ) ) # ( 
// \banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[26]~61_combout  & ( ((\banco_registradores|rdisp[26]~65_combout  & !\disp_reg[4]~input_o )) # (\banco_registradores|rdisp[26]~56_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[26]~61_combout  & ( (\banco_registradores|rdisp[26]~65_combout  & !\disp_reg[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rdisp[26]~56_combout ),
	.datac(!\banco_registradores|rdisp[26]~65_combout ),
	.datad(!\disp_reg[4]~input_o ),
	.datae(!\banco_registradores|rdisp[31]~1_combout ),
	.dataf(!\banco_registradores|rdisp[26]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[26]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[26]~66 .extended_lut = "off";
defparam \banco_registradores|rdisp[26]~66 .lut_mask = 64'h0F003F330FFF3FFF;
defparam \banco_registradores|rdisp[26]~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N54
cyclonev_lcell_comb \banco_registradores|rdisp[25]~73 (
// Equation(s):
// \banco_registradores|rdisp[25]~73_combout  = ( \banco_registradores|regs[12][25]~q  & ( \banco_registradores|regs[13][25]~q  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][25]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[15][25]~q )))) ) ) ) # ( !\banco_registradores|regs[12][25]~q  & ( \banco_registradores|regs[13][25]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[14][25]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][25]~q ))))) ) ) ) # ( \banco_registradores|regs[12][25]~q  & ( !\banco_registradores|regs[13][25]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o 
// )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][25]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][25]~q ))))) ) ) ) # ( !\banco_registradores|regs[12][25]~q  & ( 
// !\banco_registradores|regs[13][25]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][25]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][25]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[14][25]~q ),
	.datab(!\banco_registradores|regs[15][25]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[12][25]~q ),
	.dataf(!\banco_registradores|regs[13][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~73 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~73 .lut_mask = 64'h0503F50305F3F5F3;
defparam \banco_registradores|rdisp[25]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N54
cyclonev_lcell_comb \banco_registradores|rdisp[25]~75 (
// Equation(s):
// \banco_registradores|rdisp[25]~75_combout  = ( \banco_registradores|regs[1][25]~q  & ( \banco_registradores|regs[3][25]~q  & ( ((\disp_reg[1]~input_o  & \banco_registradores|regs[2][25]~q )) # (\disp_reg[0]~input_o ) ) ) ) # ( 
// !\banco_registradores|regs[1][25]~q  & ( \banco_registradores|regs[3][25]~q  & ( (\disp_reg[1]~input_o  & ((\banco_registradores|regs[2][25]~q ) # (\disp_reg[0]~input_o ))) ) ) ) # ( \banco_registradores|regs[1][25]~q  & ( 
// !\banco_registradores|regs[3][25]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o  & \banco_registradores|regs[2][25]~q )) ) ) ) # ( !\banco_registradores|regs[1][25]~q  & ( 
// !\banco_registradores|regs[3][25]~q  & ( (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o  & \banco_registradores|regs[2][25]~q )) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[2][25]~q ),
	.datad(gnd),
	.datae(!\banco_registradores|regs[1][25]~q ),
	.dataf(!\banco_registradores|regs[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~75 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~75 .lut_mask = 64'h0404262615153737;
defparam \banco_registradores|rdisp[25]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N27
cyclonev_lcell_comb \banco_registradores|rdisp[25]~74 (
// Equation(s):
// \banco_registradores|rdisp[25]~74_combout  = ( \banco_registradores|regs[7][25]~q  & ( \banco_registradores|regs[6][25]~q  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][25]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[5][25]~q )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[7][25]~q  & ( \banco_registradores|regs[6][25]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][25]~q )) # 
// (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][25]~q ))))) # (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o )) ) ) ) # ( \banco_registradores|regs[7][25]~q  & ( !\banco_registradores|regs[6][25]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][25]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][25]~q ))))) # (\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) ) ) ) # ( !\banco_registradores|regs[7][25]~q  & ( 
// !\banco_registradores|regs[6][25]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][25]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][25]~q ))))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[4][25]~q ),
	.datad(!\banco_registradores|regs[5][25]~q ),
	.datae(!\banco_registradores|regs[7][25]~q ),
	.dataf(!\banco_registradores|regs[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~74 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~74 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \banco_registradores|rdisp[25]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N36
cyclonev_lcell_comb \banco_registradores|rdisp[25]~76 (
// Equation(s):
// \banco_registradores|rdisp[25]~76_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|rdisp[25]~74_combout  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|rdisp[25]~73_combout ) ) ) ) # ( !\disp_reg[2]~input_o  & ( 
// \banco_registradores|rdisp[25]~74_combout  & ( (\banco_registradores|rdisp[25]~75_combout  & !\disp_reg[3]~input_o ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|rdisp[25]~74_combout  & ( (\banco_registradores|rdisp[25]~73_combout  & 
// \disp_reg[3]~input_o ) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|rdisp[25]~74_combout  & ( (\banco_registradores|rdisp[25]~75_combout  & !\disp_reg[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\banco_registradores|rdisp[25]~73_combout ),
	.datac(!\banco_registradores|rdisp[25]~75_combout ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|rdisp[25]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~76 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~76 .lut_mask = 64'h0F0000330F00FF33;
defparam \banco_registradores|rdisp[25]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N48
cyclonev_lcell_comb \banco_registradores|rdisp[25]~70 (
// Equation(s):
// \banco_registradores|rdisp[25]~70_combout  = ( \banco_registradores|regs[26][25]~q  & ( \banco_registradores|regs[22][25]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[18][25]~q )))) # (\disp_reg[2]~input_o  & 
// (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[30][25]~q ))) ) ) ) # ( !\banco_registradores|regs[26][25]~q  & ( \banco_registradores|regs[22][25]~q  & ( (!\disp_reg[2]~input_o  & (((\banco_registradores|regs[18][25]~q  & !\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[30][25]~q ))) ) ) ) # ( \banco_registradores|regs[26][25]~q  & ( !\banco_registradores|regs[22][25]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # 
// (\banco_registradores|regs[18][25]~q )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][25]~q  & ((\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[26][25]~q  & ( !\banco_registradores|regs[22][25]~q  & ( (!\disp_reg[2]~input_o  
// & (((\banco_registradores|regs[18][25]~q  & !\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][25]~q  & ((\disp_reg[3]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[30][25]~q ),
	.datab(!\banco_registradores|regs[18][25]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[26][25]~q ),
	.dataf(!\banco_registradores|regs[22][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~70 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~70 .lut_mask = 64'h300530F53F053FF5;
defparam \banco_registradores|rdisp[25]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N39
cyclonev_lcell_comb \banco_registradores|rdisp[25]~68 (
// Equation(s):
// \banco_registradores|rdisp[25]~68_combout  = ( \banco_registradores|regs[28][25]~q  & ( \banco_registradores|regs[20][25]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[16][25]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[24][25]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[28][25]~q  & ( \banco_registradores|regs[20][25]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[16][25]~q ))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][25]~q )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[28][25]~q  & ( !\banco_registradores|regs[20][25]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[16][25]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][25]~q )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[28][25]~q  & ( 
// !\banco_registradores|regs[20][25]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[16][25]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][25]~q )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[24][25]~q ),
	.datac(!\banco_registradores|regs[16][25]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[28][25]~q ),
	.dataf(!\banco_registradores|regs[20][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~68 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~68 .lut_mask = 64'h0A220A775F225F77;
defparam \banco_registradores|rdisp[25]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N0
cyclonev_lcell_comb \banco_registradores|rdisp[25]~69 (
// Equation(s):
// \banco_registradores|rdisp[25]~69_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[25][25]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[21][25]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][25]~q )) ) ) ) 
// # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[25][25]~q  & ( (\banco_registradores|regs[17][25]~q ) # (\disp_reg[3]~input_o ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[25][25]~q  & ( (!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[21][25]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][25]~q )) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[25][25]~q  & ( (!\disp_reg[3]~input_o  & \banco_registradores|regs[17][25]~q ) ) ) 
// )

	.dataa(!\banco_registradores|regs[29][25]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[17][25]~q ),
	.datad(!\banco_registradores|regs[21][25]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[25][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~69 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~69 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \banco_registradores|rdisp[25]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \banco_registradores|rdisp[25]~71 (
// Equation(s):
// \banco_registradores|rdisp[25]~71_combout  = ( \disp_reg[2]~input_o  & ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[31][25]~q  ) ) ) # ( !\disp_reg[2]~input_o  & ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[27][25]~q  ) ) ) # ( 
// \disp_reg[2]~input_o  & ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[23][25]~q  ) ) ) # ( !\disp_reg[2]~input_o  & ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[19][25]~q  ) ) )

	.dataa(!\banco_registradores|regs[23][25]~q ),
	.datab(!\banco_registradores|regs[19][25]~q ),
	.datac(!\banco_registradores|regs[27][25]~q ),
	.datad(!\banco_registradores|regs[31][25]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~71 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~71 .lut_mask = 64'h333355550F0F00FF;
defparam \banco_registradores|rdisp[25]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N21
cyclonev_lcell_comb \banco_registradores|rdisp[25]~72 (
// Equation(s):
// \banco_registradores|rdisp[25]~72_combout  = ( \banco_registradores|rdisp[25]~69_combout  & ( \banco_registradores|rdisp[25]~71_combout  & ( ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[25]~68_combout ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[25]~70_combout ))) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[25]~69_combout  & ( \banco_registradores|rdisp[25]~71_combout  & ( (!\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & 
// ((\banco_registradores|rdisp[25]~68_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[25]~70_combout )))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|rdisp[25]~69_combout  & ( 
// !\banco_registradores|rdisp[25]~71_combout  & ( (!\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[25]~68_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[25]~70_combout )))) # (\disp_reg[0]~input_o  & 
// (((!\disp_reg[1]~input_o )))) ) ) ) # ( !\banco_registradores|rdisp[25]~69_combout  & ( !\banco_registradores|rdisp[25]~71_combout  & ( (!\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[25]~68_combout ))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[25]~70_combout )))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|rdisp[25]~70_combout ),
	.datac(!\banco_registradores|rdisp[25]~68_combout ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|rdisp[25]~69_combout ),
	.dataf(!\banco_registradores|rdisp[25]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~72 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~72 .lut_mask = 64'h0A225F220A775F77;
defparam \banco_registradores|rdisp[25]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \banco_registradores|rdisp[25]~67 (
// Equation(s):
// \banco_registradores|rdisp[25]~67_combout  = ( \banco_registradores|regs[10][25]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[11][25]~q ) ) ) ) # ( !\banco_registradores|regs[10][25]~q  & ( \disp_reg[1]~input_o  & 
// ( (\banco_registradores|regs[11][25]~q  & \disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|regs[10][25]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[8][25]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[9][25]~q ))) ) ) ) # ( !\banco_registradores|regs[10][25]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[8][25]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[9][25]~q ))) ) 
// ) )

	.dataa(!\banco_registradores|regs[8][25]~q ),
	.datab(!\banco_registradores|regs[9][25]~q ),
	.datac(!\banco_registradores|regs[11][25]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[10][25]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~67 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~67 .lut_mask = 64'h55335533000FFF0F;
defparam \banco_registradores|rdisp[25]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N45
cyclonev_lcell_comb \banco_registradores|rdisp[25]~77 (
// Equation(s):
// \banco_registradores|rdisp[25]~77_combout  = ( \banco_registradores|rdisp[25]~72_combout  & ( \banco_registradores|rdisp[25]~67_combout  & ( ((\banco_registradores|rdisp[31]~1_combout ) # (\banco_registradores|rdisp[25]~76_combout )) # 
// (\disp_reg[4]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[25]~72_combout  & ( \banco_registradores|rdisp[25]~67_combout  & ( ((!\disp_reg[4]~input_o  & \banco_registradores|rdisp[25]~76_combout )) # (\banco_registradores|rdisp[31]~1_combout ) ) ) ) # 
// ( \banco_registradores|rdisp[25]~72_combout  & ( !\banco_registradores|rdisp[25]~67_combout  & ( (\banco_registradores|rdisp[25]~76_combout ) # (\disp_reg[4]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[25]~72_combout  & ( 
// !\banco_registradores|rdisp[25]~67_combout  & ( (!\disp_reg[4]~input_o  & \banco_registradores|rdisp[25]~76_combout ) ) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(gnd),
	.datac(!\banco_registradores|rdisp[25]~76_combout ),
	.datad(!\banco_registradores|rdisp[31]~1_combout ),
	.datae(!\banco_registradores|rdisp[25]~72_combout ),
	.dataf(!\banco_registradores|rdisp[25]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[25]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[25]~77 .extended_lut = "off";
defparam \banco_registradores|rdisp[25]~77 .lut_mask = 64'h0A0A5F5F0AFF5FFF;
defparam \banco_registradores|rdisp[25]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N33
cyclonev_lcell_comb \banco_registradores|rdisp[24]~82 (
// Equation(s):
// \banco_registradores|rdisp[24]~82_combout  = ( \banco_registradores|regs[27][24]~q  & ( \banco_registradores|regs[19][24]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][24]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[31][24]~q )))) ) ) ) # ( !\banco_registradores|regs[27][24]~q  & ( \banco_registradores|regs[19][24]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[23][24]~q ))) # 
// (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o  & \banco_registradores|regs[31][24]~q )))) ) ) ) # ( \banco_registradores|regs[27][24]~q  & ( !\banco_registradores|regs[19][24]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][24]~q  & 
// (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[31][24]~q )))) ) ) ) # ( !\banco_registradores|regs[27][24]~q  & ( !\banco_registradores|regs[19][24]~q  & ( (\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][24]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[31][24]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[23][24]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[31][24]~q ),
	.datae(!\banco_registradores|regs[27][24]~q ),
	.dataf(!\banco_registradores|regs[19][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~82 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~82 .lut_mask = 64'h04073437C4C7F4F7;
defparam \banco_registradores|rdisp[24]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N21
cyclonev_lcell_comb \banco_registradores|rdisp[24]~79 (
// Equation(s):
// \banco_registradores|rdisp[24]~79_combout  = ( \banco_registradores|regs[24][24]~q  & ( \banco_registradores|regs[28][24]~q  & ( ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][24]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[20][24]~q )))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[24][24]~q  & ( \banco_registradores|regs[28][24]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][24]~q )) 
// # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[20][24]~q ))))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[24][24]~q  & ( !\banco_registradores|regs[28][24]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][24]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[20][24]~q ))))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[24][24]~q  & ( 
// !\banco_registradores|regs[28][24]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][24]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[20][24]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[16][24]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[20][24]~q ),
	.datae(!\banco_registradores|regs[24][24]~q ),
	.dataf(!\banco_registradores|regs[28][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~79 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~79 .lut_mask = 64'h404C707C434F737F;
defparam \banco_registradores|rdisp[24]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N36
cyclonev_lcell_comb \banco_registradores|rdisp[24]~81 (
// Equation(s):
// \banco_registradores|rdisp[24]~81_combout  = ( \banco_registradores|regs[22][24]~q  & ( \banco_registradores|regs[30][24]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][24]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[26][24]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[22][24]~q  & ( \banco_registradores|regs[30][24]~q  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & (\banco_registradores|regs[18][24]~q ))) 
// # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[26][24]~q )) # (\disp_reg[2]~input_o ))) ) ) ) # ( \banco_registradores|regs[22][24]~q  & ( !\banco_registradores|regs[30][24]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[18][24]~q 
// )) # (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][24]~q )))) ) ) ) # ( !\banco_registradores|regs[22][24]~q  & ( !\banco_registradores|regs[30][24]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][24]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[26][24]~q ))))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[18][24]~q ),
	.datad(!\banco_registradores|regs[26][24]~q ),
	.datae(!\banco_registradores|regs[22][24]~q ),
	.dataf(!\banco_registradores|regs[30][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~81 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~81 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \banco_registradores|rdisp[24]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N48
cyclonev_lcell_comb \banco_registradores|rdisp[24]~80 (
// Equation(s):
// \banco_registradores|rdisp[24]~80_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[21][24]~q  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|regs[29][24]~q ) ) ) ) # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[21][24]~q  & 
// ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][24]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][24]~q ))) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[21][24]~q  & ( (\banco_registradores|regs[29][24]~q  & 
// \disp_reg[3]~input_o ) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[21][24]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][24]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][24]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[17][24]~q ),
	.datab(!\banco_registradores|regs[25][24]~q ),
	.datac(!\banco_registradores|regs[29][24]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[21][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~80 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~80 .lut_mask = 64'h5533000F5533FF0F;
defparam \banco_registradores|rdisp[24]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N33
cyclonev_lcell_comb \banco_registradores|rdisp[24]~83 (
// Equation(s):
// \banco_registradores|rdisp[24]~83_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|rdisp[24]~80_combout  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[24]~82_combout ) ) ) ) # ( !\disp_reg[0]~input_o  & ( 
// \banco_registradores|rdisp[24]~80_combout  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|rdisp[24]~79_combout )) # (\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[24]~81_combout ))) ) ) ) # ( \disp_reg[0]~input_o  & ( 
// !\banco_registradores|rdisp[24]~80_combout  & ( (\banco_registradores|rdisp[24]~82_combout  & \disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|rdisp[24]~80_combout  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[24]~79_combout )) # (\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[24]~81_combout ))) ) ) )

	.dataa(!\banco_registradores|rdisp[24]~82_combout ),
	.datab(!\banco_registradores|rdisp[24]~79_combout ),
	.datac(!\banco_registradores|rdisp[24]~81_combout ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|rdisp[24]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~83 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~83 .lut_mask = 64'h330F0055330FFF55;
defparam \banco_registradores|rdisp[24]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N12
cyclonev_lcell_comb \banco_registradores|rdisp[24]~78 (
// Equation(s):
// \banco_registradores|rdisp[24]~78_combout  = ( \banco_registradores|regs[8][24]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[10][24]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[11][24]~q ))) ) ) ) # 
// ( !\banco_registradores|regs[8][24]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[10][24]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[11][24]~q ))) ) ) ) # ( \banco_registradores|regs[8][24]~q  & ( 
// !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[9][24]~q ) ) ) ) # ( !\banco_registradores|regs[8][24]~q  & ( !\disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o  & \banco_registradores|regs[9][24]~q ) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[10][24]~q ),
	.datac(!\banco_registradores|regs[9][24]~q ),
	.datad(!\banco_registradores|regs[11][24]~q ),
	.datae(!\banco_registradores|regs[8][24]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~78 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~78 .lut_mask = 64'h0505AFAF22772277;
defparam \banco_registradores|rdisp[24]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y5_N24
cyclonev_lcell_comb \banco_registradores|rdisp[24]~86 (
// Equation(s):
// \banco_registradores|rdisp[24]~86_combout  = ( \banco_registradores|regs[3][24]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][24]~q  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # 
// (\banco_registradores|regs[2][24]~q )))) ) ) # ( !\banco_registradores|regs[3][24]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][24]~q  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[2][24]~q  & 
// !\disp_reg[0]~input_o )))) ) )

	.dataa(!\banco_registradores|regs[1][24]~q ),
	.datab(!\banco_registradores|regs[2][24]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~86 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~86 .lut_mask = 64'h03500350035F035F;
defparam \banco_registradores|rdisp[24]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N30
cyclonev_lcell_comb \banco_registradores|rdisp[24]~84 (
// Equation(s):
// \banco_registradores|rdisp[24]~84_combout  = ( \banco_registradores|regs[14][24]~q  & ( \banco_registradores|regs[13][24]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][24]~q ) # (\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[15][24]~q ))) ) ) ) # ( !\banco_registradores|regs[14][24]~q  & ( \banco_registradores|regs[13][24]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][24]~q ) # (\disp_reg[0]~input_o 
// )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][24]~q  & (\disp_reg[0]~input_o ))) ) ) ) # ( \banco_registradores|regs[14][24]~q  & ( !\banco_registradores|regs[13][24]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o  & 
// \banco_registradores|regs[12][24]~q )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[15][24]~q ))) ) ) ) # ( !\banco_registradores|regs[14][24]~q  & ( !\banco_registradores|regs[13][24]~q  & ( (!\disp_reg[1]~input_o 
//  & (((!\disp_reg[0]~input_o  & \banco_registradores|regs[12][24]~q )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][24]~q  & (\disp_reg[0]~input_o ))) ) ) )

	.dataa(!\banco_registradores|regs[15][24]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[12][24]~q ),
	.datae(!\banco_registradores|regs[14][24]~q ),
	.dataf(!\banco_registradores|regs[13][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~84 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~84 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \banco_registradores|rdisp[24]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N18
cyclonev_lcell_comb \banco_registradores|rdisp[24]~85 (
// Equation(s):
// \banco_registradores|rdisp[24]~85_combout  = ( \banco_registradores|regs[6][24]~q  & ( \banco_registradores|regs[5][24]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # (\banco_registradores|regs[4][24]~q ))) # (\disp_reg[0]~input_o  & 
// (((!\disp_reg[1]~input_o ) # (\banco_registradores|regs[7][24]~q )))) ) ) ) # ( !\banco_registradores|regs[6][24]~q  & ( \banco_registradores|regs[5][24]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][24]~q  & (!\disp_reg[1]~input_o ))) # 
// (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o ) # (\banco_registradores|regs[7][24]~q )))) ) ) ) # ( \banco_registradores|regs[6][24]~q  & ( !\banco_registradores|regs[5][24]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # 
// (\banco_registradores|regs[4][24]~q ))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o  & \banco_registradores|regs[7][24]~q )))) ) ) ) # ( !\banco_registradores|regs[6][24]~q  & ( !\banco_registradores|regs[5][24]~q  & ( (!\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[4][24]~q  & (!\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o  & \banco_registradores|regs[7][24]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[4][24]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[7][24]~q ),
	.datae(!\banco_registradores|regs[6][24]~q ),
	.dataf(!\banco_registradores|regs[5][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~85 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~85 .lut_mask = 64'h40434C4F70737C7F;
defparam \banco_registradores|rdisp[24]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N30
cyclonev_lcell_comb \banco_registradores|rdisp[24]~87 (
// Equation(s):
// \banco_registradores|rdisp[24]~87_combout  = ( \banco_registradores|rdisp[24]~84_combout  & ( \banco_registradores|rdisp[24]~85_combout  & ( ((\banco_registradores|rdisp[24]~86_combout  & !\disp_reg[3]~input_o )) # (\disp_reg[2]~input_o ) ) ) ) # ( 
// !\banco_registradores|rdisp[24]~84_combout  & ( \banco_registradores|rdisp[24]~85_combout  & ( (!\disp_reg[3]~input_o  & ((\disp_reg[2]~input_o ) # (\banco_registradores|rdisp[24]~86_combout ))) ) ) ) # ( \banco_registradores|rdisp[24]~84_combout  & ( 
// !\banco_registradores|rdisp[24]~85_combout  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[24]~86_combout  & !\disp_reg[3]~input_o )) # (\disp_reg[2]~input_o  & ((\disp_reg[3]~input_o ))) ) ) ) # ( !\banco_registradores|rdisp[24]~84_combout  & 
// ( !\banco_registradores|rdisp[24]~85_combout  & ( (\banco_registradores|rdisp[24]~86_combout  & (!\disp_reg[2]~input_o  & !\disp_reg[3]~input_o )) ) ) )

	.dataa(!\banco_registradores|rdisp[24]~86_combout ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[24]~84_combout ),
	.dataf(!\banco_registradores|rdisp[24]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~87 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~87 .lut_mask = 64'h4040434370707373;
defparam \banco_registradores|rdisp[24]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \banco_registradores|rdisp[24]~88 (
// Equation(s):
// \banco_registradores|rdisp[24]~88_combout  = ( \banco_registradores|rdisp[24]~87_combout  & ( \disp_reg[4]~input_o  & ( ((\banco_registradores|rdisp[24]~78_combout  & \banco_registradores|rdisp[31]~1_combout )) # (\banco_registradores|rdisp[24]~83_combout 
// ) ) ) ) # ( !\banco_registradores|rdisp[24]~87_combout  & ( \disp_reg[4]~input_o  & ( ((\banco_registradores|rdisp[24]~78_combout  & \banco_registradores|rdisp[31]~1_combout )) # (\banco_registradores|rdisp[24]~83_combout ) ) ) ) # ( 
// \banco_registradores|rdisp[24]~87_combout  & ( !\disp_reg[4]~input_o  ) ) # ( !\banco_registradores|rdisp[24]~87_combout  & ( !\disp_reg[4]~input_o  & ( (\banco_registradores|rdisp[24]~78_combout  & \banco_registradores|rdisp[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[24]~83_combout ),
	.datab(!\banco_registradores|rdisp[24]~78_combout ),
	.datac(!\banco_registradores|rdisp[31]~1_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[24]~87_combout ),
	.dataf(!\disp_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[24]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[24]~88 .extended_lut = "off";
defparam \banco_registradores|rdisp[24]~88 .lut_mask = 64'h0303FFFF57575757;
defparam \banco_registradores|rdisp[24]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N18
cyclonev_lcell_comb \banco_registradores|rdisp[23]~89 (
// Equation(s):
// \banco_registradores|rdisp[23]~89_combout  = ( \banco_registradores|regs[11][23]~q  & ( \banco_registradores|regs[8][23]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ) # ((\banco_registradores|regs[9][23]~q )))) # (\disp_reg[1]~input_o  & 
// (((\banco_registradores|regs[10][23]~q )) # (\disp_reg[0]~input_o ))) ) ) ) # ( !\banco_registradores|regs[11][23]~q  & ( \banco_registradores|regs[8][23]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ) # ((\banco_registradores|regs[9][23]~q 
// )))) # (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][23]~q )))) ) ) ) # ( \banco_registradores|regs[11][23]~q  & ( !\banco_registradores|regs[8][23]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[9][23]~q ))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[10][23]~q )) # (\disp_reg[0]~input_o ))) ) ) ) # ( !\banco_registradores|regs[11][23]~q  & ( !\banco_registradores|regs[8][23]~q  & ( (!\disp_reg[1]~input_o  & 
// (\disp_reg[0]~input_o  & (\banco_registradores|regs[9][23]~q ))) # (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][23]~q )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[9][23]~q ),
	.datad(!\banco_registradores|regs[10][23]~q ),
	.datae(!\banco_registradores|regs[11][23]~q ),
	.dataf(!\banco_registradores|regs[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~89 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~89 .lut_mask = 64'h024613578ACE9BDF;
defparam \banco_registradores|rdisp[23]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N54
cyclonev_lcell_comb \banco_registradores|rdisp[23]~95 (
// Equation(s):
// \banco_registradores|rdisp[23]~95_combout  = ( \banco_registradores|regs[12][23]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][23]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][23]~q ))) ) ) ) 
// # ( !\banco_registradores|regs[12][23]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][23]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][23]~q ))) ) ) ) # ( \banco_registradores|regs[12][23]~q  & 
// ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[13][23]~q ) ) ) ) # ( !\banco_registradores|regs[12][23]~q  & ( !\disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o  & \banco_registradores|regs[13][23]~q ) ) ) )

	.dataa(!\banco_registradores|regs[14][23]~q ),
	.datab(!\banco_registradores|regs[15][23]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[13][23]~q ),
	.datae(!\banco_registradores|regs[12][23]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~95 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~95 .lut_mask = 64'h000FF0FF53535353;
defparam \banco_registradores|rdisp[23]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N6
cyclonev_lcell_comb \banco_registradores|rdisp[23]~97 (
// Equation(s):
// \banco_registradores|rdisp[23]~97_combout  = ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][23]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][23]~q ))) ) ) # ( !\disp_reg[1]~input_o  & ( 
// (\banco_registradores|regs[1][23]~q  & \disp_reg[0]~input_o ) ) )

	.dataa(!\banco_registradores|regs[2][23]~q ),
	.datab(!\banco_registradores|regs[3][23]~q ),
	.datac(!\banco_registradores|regs[1][23]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(gnd),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~97 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~97 .lut_mask = 64'h000F000F55335533;
defparam \banco_registradores|rdisp[23]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N39
cyclonev_lcell_comb \banco_registradores|rdisp[23]~96 (
// Equation(s):
// \banco_registradores|rdisp[23]~96_combout  = ( \banco_registradores|regs[7][23]~q  & ( \disp_reg[0]~input_o  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[5][23]~q ) ) ) ) # ( !\banco_registradores|regs[7][23]~q  & ( \disp_reg[0]~input_o  & ( 
// (\banco_registradores|regs[5][23]~q  & !\disp_reg[1]~input_o ) ) ) ) # ( \banco_registradores|regs[7][23]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][23]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[6][23]~q )) ) ) ) # ( !\banco_registradores|regs[7][23]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][23]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][23]~q )) ) ) )

	.dataa(!\banco_registradores|regs[5][23]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[6][23]~q ),
	.datad(!\banco_registradores|regs[4][23]~q ),
	.datae(!\banco_registradores|regs[7][23]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~96 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~96 .lut_mask = 64'h03CF03CF44447777;
defparam \banco_registradores|rdisp[23]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N51
cyclonev_lcell_comb \banco_registradores|rdisp[23]~98 (
// Equation(s):
// \banco_registradores|rdisp[23]~98_combout  = ( \banco_registradores|rdisp[23]~96_combout  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|rdisp[23]~95_combout ) ) ) ) # ( !\banco_registradores|rdisp[23]~96_combout  & ( 
// \disp_reg[2]~input_o  & ( (\banco_registradores|rdisp[23]~95_combout  & \disp_reg[3]~input_o ) ) ) ) # ( \banco_registradores|rdisp[23]~96_combout  & ( !\disp_reg[2]~input_o  & ( (\banco_registradores|rdisp[23]~97_combout  & !\disp_reg[3]~input_o ) ) ) ) 
// # ( !\banco_registradores|rdisp[23]~96_combout  & ( !\disp_reg[2]~input_o  & ( (\banco_registradores|rdisp[23]~97_combout  & !\disp_reg[3]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[23]~95_combout ),
	.datab(gnd),
	.datac(!\banco_registradores|rdisp[23]~97_combout ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|rdisp[23]~96_combout ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~98 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~98 .lut_mask = 64'h0F000F000055FF55;
defparam \banco_registradores|rdisp[23]~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N15
cyclonev_lcell_comb \banco_registradores|rdisp[23]~92 (
// Equation(s):
// \banco_registradores|rdisp[23]~92_combout  = ( \banco_registradores|regs[30][23]~q  & ( \banco_registradores|regs[18][23]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[26][23]~q )))) # (\disp_reg[2]~input_o  & 
// (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[22][23]~q ))) ) ) ) # ( !\banco_registradores|regs[30][23]~q  & ( \banco_registradores|regs[18][23]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[26][23]~q 
// )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[22][23]~q  & (!\disp_reg[3]~input_o ))) ) ) ) # ( \banco_registradores|regs[30][23]~q  & ( !\banco_registradores|regs[18][23]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o  & 
// \banco_registradores|regs[26][23]~q )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[22][23]~q ))) ) ) ) # ( !\banco_registradores|regs[30][23]~q  & ( !\banco_registradores|regs[18][23]~q  & ( (!\disp_reg[2]~input_o  
// & (((\disp_reg[3]~input_o  & \banco_registradores|regs[26][23]~q )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[22][23]~q  & (!\disp_reg[3]~input_o ))) ) ) )

	.dataa(!\banco_registradores|regs[22][23]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[26][23]~q ),
	.datae(!\banco_registradores|regs[30][23]~q ),
	.dataf(!\banco_registradores|regs[18][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~92 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~92 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \banco_registradores|rdisp[23]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \banco_registradores|rdisp[23]~93 (
// Equation(s):
// \banco_registradores|rdisp[23]~93_combout  = ( \banco_registradores|regs[27][23]~q  & ( \banco_registradores|regs[23][23]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[19][23]~q ))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[31][23]~q )))) ) ) ) # ( !\banco_registradores|regs[27][23]~q  & ( \banco_registradores|regs[23][23]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[19][23]~q 
// ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[31][23]~q  & \disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[27][23]~q  & ( !\banco_registradores|regs[23][23]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[19][23]~q  
// & ((!\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[31][23]~q )))) ) ) ) # ( !\banco_registradores|regs[27][23]~q  & ( !\banco_registradores|regs[23][23]~q  & ( (!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[19][23]~q  & ((!\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[31][23]~q  & \disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[19][23]~q ),
	.datab(!\banco_registradores|regs[31][23]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[27][23]~q ),
	.dataf(!\banco_registradores|regs[23][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~93 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~93 .lut_mask = 64'h50035F0350F35FF3;
defparam \banco_registradores|rdisp[23]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N39
cyclonev_lcell_comb \banco_registradores|rdisp[23]~91 (
// Equation(s):
// \banco_registradores|rdisp[23]~91_combout  = ( \banco_registradores|regs[17][23]~q  & ( \banco_registradores|regs[29][23]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[25][23]~q ))) # (\disp_reg[2]~input_o  & 
// (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[21][23]~q )))) ) ) ) # ( !\banco_registradores|regs[17][23]~q  & ( \banco_registradores|regs[29][23]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[25][23]~q  & ((\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[21][23]~q )))) ) ) ) # ( \banco_registradores|regs[17][23]~q  & ( !\banco_registradores|regs[29][23]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # 
// (\banco_registradores|regs[25][23]~q ))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[21][23]~q  & !\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[17][23]~q  & ( !\banco_registradores|regs[29][23]~q  & ( (!\disp_reg[2]~input_o  
// & (\banco_registradores|regs[25][23]~q  & ((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[21][23]~q  & !\disp_reg[3]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[25][23]~q ),
	.datab(!\banco_registradores|regs[21][23]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[17][23]~q ),
	.dataf(!\banco_registradores|regs[29][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~91 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~91 .lut_mask = 64'h0350F350035FF35F;
defparam \banco_registradores|rdisp[23]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N36
cyclonev_lcell_comb \banco_registradores|rdisp[23]~90 (
// Equation(s):
// \banco_registradores|rdisp[23]~90_combout  = ( \banco_registradores|regs[16][23]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][23]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][23]~q ))) ) ) ) 
// # ( !\banco_registradores|regs[16][23]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][23]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][23]~q ))) ) ) ) # ( \banco_registradores|regs[16][23]~q  & 
// ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[20][23]~q ) ) ) ) # ( !\banco_registradores|regs[16][23]~q  & ( !\disp_reg[3]~input_o  & ( (\disp_reg[2]~input_o  & \banco_registradores|regs[20][23]~q ) ) ) )

	.dataa(!\banco_registradores|regs[24][23]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[20][23]~q ),
	.datad(!\banco_registradores|regs[28][23]~q ),
	.datae(!\banco_registradores|regs[16][23]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~90 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~90 .lut_mask = 64'h0303CFCF44774477;
defparam \banco_registradores|rdisp[23]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N6
cyclonev_lcell_comb \banco_registradores|rdisp[23]~94 (
// Equation(s):
// \banco_registradores|rdisp[23]~94_combout  = ( \banco_registradores|rdisp[23]~90_combout  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[23]~92_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[23]~93_combout ))) ) ) ) # ( !\banco_registradores|rdisp[23]~90_combout  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[23]~92_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[23]~93_combout ))) ) ) ) # ( \banco_registradores|rdisp[23]~90_combout  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[23]~91_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[23]~90_combout  & ( !\disp_reg[1]~input_o  & ( (\banco_registradores|rdisp[23]~91_combout  & \disp_reg[0]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[23]~92_combout ),
	.datab(!\banco_registradores|rdisp[23]~93_combout ),
	.datac(!\banco_registradores|rdisp[23]~91_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[23]~90_combout ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~94 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~94 .lut_mask = 64'h000FFF0F55335533;
defparam \banco_registradores|rdisp[23]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \banco_registradores|rdisp[23]~99 (
// Equation(s):
// \banco_registradores|rdisp[23]~99_combout  = ( \banco_registradores|rdisp[23]~94_combout  & ( (((\banco_registradores|rdisp[23]~89_combout  & \banco_registradores|rdisp[31]~1_combout )) # (\disp_reg[4]~input_o )) # 
// (\banco_registradores|rdisp[23]~98_combout ) ) ) # ( !\banco_registradores|rdisp[23]~94_combout  & ( (!\banco_registradores|rdisp[23]~89_combout  & (\banco_registradores|rdisp[23]~98_combout  & (!\disp_reg[4]~input_o ))) # 
// (\banco_registradores|rdisp[23]~89_combout  & (((\banco_registradores|rdisp[23]~98_combout  & !\disp_reg[4]~input_o )) # (\banco_registradores|rdisp[31]~1_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[23]~89_combout ),
	.datab(!\banco_registradores|rdisp[23]~98_combout ),
	.datac(!\disp_reg[4]~input_o ),
	.datad(!\banco_registradores|rdisp[31]~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[23]~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[23]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[23]~99 .extended_lut = "off";
defparam \banco_registradores|rdisp[23]~99 .lut_mask = 64'h307530753F7F3F7F;
defparam \banco_registradores|rdisp[23]~99 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N36
cyclonev_lcell_comb \banco_registradores|rdisp[22]~100 (
// Equation(s):
// \banco_registradores|rdisp[22]~100_combout  = ( \banco_registradores|regs[10][22]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][22]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][22]~q )) ) ) ) 
// # ( !\banco_registradores|regs[10][22]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][22]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][22]~q )) ) ) ) # ( \banco_registradores|regs[10][22]~q  & 
// ( !\disp_reg[0]~input_o  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[8][22]~q ) ) ) ) # ( !\banco_registradores|regs[10][22]~q  & ( !\disp_reg[0]~input_o  & ( (\banco_registradores|regs[8][22]~q  & !\disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[8][22]~q ),
	.datab(!\banco_registradores|regs[11][22]~q ),
	.datac(!\banco_registradores|regs[9][22]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[10][22]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~100 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~100 .lut_mask = 64'h550055FF0F330F33;
defparam \banco_registradores|rdisp[22]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N48
cyclonev_lcell_comb \banco_registradores|rdisp[22]~106 (
// Equation(s):
// \banco_registradores|rdisp[22]~106_combout  = ( \banco_registradores|regs[14][22]~q  & ( \banco_registradores|regs[13][22]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[12][22]~q )))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[15][22]~q ))) ) ) ) # ( !\banco_registradores|regs[14][22]~q  & ( \banco_registradores|regs[13][22]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[12][22]~q 
// )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][22]~q  & ((\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[14][22]~q  & ( !\banco_registradores|regs[13][22]~q  & ( (!\disp_reg[1]~input_o  & 
// (((\banco_registradores|regs[12][22]~q  & !\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[15][22]~q ))) ) ) ) # ( !\banco_registradores|regs[14][22]~q  & ( !\banco_registradores|regs[13][22]~q 
//  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][22]~q  & !\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][22]~q  & ((\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[15][22]~q ),
	.datac(!\banco_registradores|regs[12][22]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[14][22]~q ),
	.dataf(!\banco_registradores|regs[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~106 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~106 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \banco_registradores|rdisp[22]~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \banco_registradores|rdisp[22]~107 (
// Equation(s):
// \banco_registradores|rdisp[22]~107_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[5][22]~q  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[7][22]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[5][22]~q  & ( 
// (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][22]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][22]~q )) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[5][22]~q  & ( (\banco_registradores|regs[7][22]~q  & 
// \disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[5][22]~q  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][22]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][22]~q )) ) ) )

	.dataa(!\banco_registradores|regs[7][22]~q ),
	.datab(!\banco_registradores|regs[6][22]~q ),
	.datac(!\banco_registradores|regs[4][22]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[5][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~107 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~107 .lut_mask = 64'h0F3300550F33FF55;
defparam \banco_registradores|rdisp[22]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N54
cyclonev_lcell_comb \banco_registradores|rdisp[22]~108 (
// Equation(s):
// \banco_registradores|rdisp[22]~108_combout  = ( \banco_registradores|regs[2][22]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][22]~q )) # 
// (\disp_reg[1]~input_o  & ((\banco_registradores|regs[3][22]~q ))))) ) ) # ( !\banco_registradores|regs[2][22]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][22]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[3][22]~q ))))) ) )

	.dataa(!\banco_registradores|regs[1][22]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[3][22]~q ),
	.datae(!\banco_registradores|regs[2][22]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~108 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~108 .lut_mask = 64'h10131C1F10131C1F;
defparam \banco_registradores|rdisp[22]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N36
cyclonev_lcell_comb \banco_registradores|rdisp[22]~109 (
// Equation(s):
// \banco_registradores|rdisp[22]~109_combout  = ( \banco_registradores|rdisp[22]~108_combout  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|rdisp[22]~107_combout )))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|rdisp[22]~106_combout  & ((\disp_reg[2]~input_o )))) ) ) # ( !\banco_registradores|rdisp[22]~108_combout  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[22]~107_combout ))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[22]~106_combout )))) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[22]~106_combout ),
	.datac(!\banco_registradores|rdisp[22]~107_combout ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|rdisp[22]~108_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~109 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~109 .lut_mask = 64'h001BAA1B001BAA1B;
defparam \banco_registradores|rdisp[22]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \banco_registradores|rdisp[22]~104 (
// Equation(s):
// \banco_registradores|rdisp[22]~104_combout  = ( \banco_registradores|regs[27][22]~q  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[23][22]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][22]~q )) ) ) ) 
// # ( !\banco_registradores|regs[27][22]~q  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[23][22]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][22]~q )) ) ) ) # ( \banco_registradores|regs[27][22]~q  & 
// ( !\disp_reg[2]~input_o  & ( (\banco_registradores|regs[19][22]~q ) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[27][22]~q  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & \banco_registradores|regs[19][22]~q ) ) ) )

	.dataa(!\banco_registradores|regs[31][22]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[19][22]~q ),
	.datad(!\banco_registradores|regs[23][22]~q ),
	.datae(!\banco_registradores|regs[27][22]~q ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~104 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~104 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \banco_registradores|rdisp[22]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N6
cyclonev_lcell_comb \banco_registradores|rdisp[22]~102 (
// Equation(s):
// \banco_registradores|rdisp[22]~102_combout  = ( \banco_registradores|regs[25][22]~q  & ( \banco_registradores|regs[17][22]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][22]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[29][22]~q )))) ) ) ) # ( !\banco_registradores|regs[25][22]~q  & ( \banco_registradores|regs[17][22]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[21][22]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][22]~q ))))) ) ) ) # ( \banco_registradores|regs[25][22]~q  & ( !\banco_registradores|regs[17][22]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][22]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][22]~q ))))) ) ) ) # ( !\banco_registradores|regs[25][22]~q  & ( 
// !\banco_registradores|regs[17][22]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][22]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][22]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[21][22]~q ),
	.datab(!\banco_registradores|regs[29][22]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[25][22]~q ),
	.dataf(!\banco_registradores|regs[17][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~102 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~102 .lut_mask = 64'h050305F3F503F5F3;
defparam \banco_registradores|rdisp[22]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N15
cyclonev_lcell_comb \banco_registradores|rdisp[22]~101 (
// Equation(s):
// \banco_registradores|rdisp[22]~101_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[16][22]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[24][22]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][22]~q )) ) ) ) 
// # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[16][22]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[20][22]~q ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[16][22]~q  & ( (!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[24][22]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][22]~q )) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[16][22]~q  & ( (\banco_registradores|regs[20][22]~q  & \disp_reg[2]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[28][22]~q ),
	.datab(!\banco_registradores|regs[20][22]~q ),
	.datac(!\banco_registradores|regs[24][22]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[16][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~101 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~101 .lut_mask = 64'h00330F55FF330F55;
defparam \banco_registradores|rdisp[22]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N9
cyclonev_lcell_comb \banco_registradores|rdisp[22]~103 (
// Equation(s):
// \banco_registradores|rdisp[22]~103_combout  = ( \banco_registradores|regs[26][22]~q  & ( \banco_registradores|regs[18][22]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[22][22]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[30][22]~q ))) ) ) ) # ( !\banco_registradores|regs[26][22]~q  & ( \banco_registradores|regs[18][22]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[22][22]~q )))) # (\disp_reg[3]~input_o  
// & (\banco_registradores|regs[30][22]~q  & (\disp_reg[2]~input_o ))) ) ) ) # ( \banco_registradores|regs[26][22]~q  & ( !\banco_registradores|regs[18][22]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o  & \banco_registradores|regs[22][22]~q )))) 
// # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[30][22]~q ))) ) ) ) # ( !\banco_registradores|regs[26][22]~q  & ( !\banco_registradores|regs[18][22]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[22][22]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][22]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[30][22]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[22][22]~q ),
	.datae(!\banco_registradores|regs[26][22]~q ),
	.dataf(!\banco_registradores|regs[18][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~103 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~103 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \banco_registradores|rdisp[22]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N48
cyclonev_lcell_comb \banco_registradores|rdisp[22]~105 (
// Equation(s):
// \banco_registradores|rdisp[22]~105_combout  = ( \banco_registradores|rdisp[22]~101_combout  & ( \banco_registradores|rdisp[22]~103_combout  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[22]~102_combout ))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[22]~104_combout ))) ) ) ) # ( !\banco_registradores|rdisp[22]~101_combout  & ( \banco_registradores|rdisp[22]~103_combout  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )))) # 
// (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[22]~102_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[22]~104_combout )))) ) ) ) # ( \banco_registradores|rdisp[22]~101_combout  & ( 
// !\banco_registradores|rdisp[22]~103_combout  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[22]~102_combout ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[22]~104_combout )))) ) ) ) # ( !\banco_registradores|rdisp[22]~101_combout  & ( !\banco_registradores|rdisp[22]~103_combout  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[22]~102_combout 
// ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[22]~104_combout )))) ) ) )

	.dataa(!\banco_registradores|rdisp[22]~104_combout ),
	.datab(!\banco_registradores|rdisp[22]~102_combout ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|rdisp[22]~101_combout ),
	.dataf(!\banco_registradores|rdisp[22]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~105 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~105 .lut_mask = 64'h0305F30503F5F3F5;
defparam \banco_registradores|rdisp[22]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N42
cyclonev_lcell_comb \banco_registradores|rdisp[22]~110 (
// Equation(s):
// \banco_registradores|rdisp[22]~110_combout  = ( \banco_registradores|rdisp[22]~105_combout  & ( (((\banco_registradores|rdisp[22]~100_combout  & \banco_registradores|rdisp[31]~1_combout )) # (\banco_registradores|rdisp[22]~109_combout )) # 
// (\disp_reg[4]~input_o ) ) ) # ( !\banco_registradores|rdisp[22]~105_combout  & ( (!\banco_registradores|rdisp[22]~100_combout  & (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[22]~109_combout )))) # (\banco_registradores|rdisp[22]~100_combout  & 
// (((!\disp_reg[4]~input_o  & \banco_registradores|rdisp[22]~109_combout )) # (\banco_registradores|rdisp[31]~1_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[22]~100_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[31]~1_combout ),
	.datad(!\banco_registradores|rdisp[22]~109_combout ),
	.datae(!\banco_registradores|rdisp[22]~105_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[22]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[22]~110 .extended_lut = "off";
defparam \banco_registradores|rdisp[22]~110 .lut_mask = 64'h05CD37FF05CD37FF;
defparam \banco_registradores|rdisp[22]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y6_N33
cyclonev_lcell_comb \banco_registradores|rdisp[21]~115 (
// Equation(s):
// \banco_registradores|rdisp[21]~115_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[19][21]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[23][21]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][21]~q )) ) ) ) 
// # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[19][21]~q  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|regs[27][21]~q ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[19][21]~q  & ( (!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[23][21]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][21]~q )) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[19][21]~q  & ( (\banco_registradores|regs[27][21]~q  & \disp_reg[3]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[31][21]~q ),
	.datab(!\banco_registradores|regs[27][21]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[23][21]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[19][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~115 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~115 .lut_mask = 64'h030305F5F3F305F5;
defparam \banco_registradores|rdisp[21]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \banco_registradores|rdisp[21]~113 (
// Equation(s):
// \banco_registradores|rdisp[21]~113_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[25][21]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][21]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][21]~q ))) ) ) ) 
// # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[25][21]~q  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|regs[17][21]~q ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[25][21]~q  & ( (!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[21][21]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][21]~q ))) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[25][21]~q  & ( (\banco_registradores|regs[17][21]~q  & !\disp_reg[3]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[21][21]~q ),
	.datab(!\banco_registradores|regs[17][21]~q ),
	.datac(!\banco_registradores|regs[29][21]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[25][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~113 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~113 .lut_mask = 64'h3300550F33FF550F;
defparam \banco_registradores|rdisp[21]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \banco_registradores|rdisp[21]~112 (
// Equation(s):
// \banco_registradores|rdisp[21]~112_combout  = ( \banco_registradores|regs[16][21]~q  & ( \banco_registradores|regs[20][21]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[24][21]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[28][21]~q ))) ) ) ) # ( !\banco_registradores|regs[16][21]~q  & ( \banco_registradores|regs[20][21]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[24][21]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][21]~q )))) ) ) ) # ( \banco_registradores|regs[16][21]~q  & ( !\banco_registradores|regs[20][21]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[24][21]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][21]~q )))) ) ) ) # ( !\banco_registradores|regs[16][21]~q  & ( 
// !\banco_registradores|regs[20][21]~q  & ( (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[24][21]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][21]~q )))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[28][21]~q ),
	.datac(!\banco_registradores|regs[24][21]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[16][21]~q ),
	.dataf(!\banco_registradores|regs[20][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~112 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~112 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \banco_registradores|rdisp[21]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \banco_registradores|rdisp[21]~114 (
// Equation(s):
// \banco_registradores|rdisp[21]~114_combout  = ( \banco_registradores|regs[18][21]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][21]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[30][21]~q ))) ) ) ) 
// # ( !\banco_registradores|regs[18][21]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][21]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[30][21]~q ))) ) ) ) # ( \banco_registradores|regs[18][21]~q  & 
// ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[22][21]~q ) ) ) ) # ( !\banco_registradores|regs[18][21]~q  & ( !\disp_reg[3]~input_o  & ( (\banco_registradores|regs[22][21]~q  & \disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[22][21]~q ),
	.datab(!\banco_registradores|regs[26][21]~q ),
	.datac(!\banco_registradores|regs[30][21]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[18][21]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~114 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~114 .lut_mask = 64'h0055FF55330F330F;
defparam \banco_registradores|rdisp[21]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N51
cyclonev_lcell_comb \banco_registradores|rdisp[21]~116 (
// Equation(s):
// \banco_registradores|rdisp[21]~116_combout  = ( \banco_registradores|rdisp[21]~112_combout  & ( \banco_registradores|rdisp[21]~114_combout  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[21]~113_combout ))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[21]~115_combout ))) ) ) ) # ( !\banco_registradores|rdisp[21]~112_combout  & ( \banco_registradores|rdisp[21]~114_combout  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|rdisp[21]~113_combout  & 
// \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[21]~115_combout ))) ) ) ) # ( \banco_registradores|rdisp[21]~112_combout  & ( !\banco_registradores|rdisp[21]~114_combout  & ( 
// (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[21]~113_combout )))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[21]~115_combout  & ((\disp_reg[0]~input_o )))) ) ) ) # ( 
// !\banco_registradores|rdisp[21]~112_combout  & ( !\banco_registradores|rdisp[21]~114_combout  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[21]~113_combout ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[21]~115_combout )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|rdisp[21]~115_combout ),
	.datac(!\banco_registradores|rdisp[21]~113_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[21]~112_combout ),
	.dataf(!\banco_registradores|rdisp[21]~114_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~116 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~116 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \banco_registradores|rdisp[21]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N33
cyclonev_lcell_comb \banco_registradores|rdisp[21]~111 (
// Equation(s):
// \banco_registradores|rdisp[21]~111_combout  = ( \banco_registradores|regs[11][21]~q  & ( \banco_registradores|regs[9][21]~q  & ( ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][21]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[10][21]~q )))) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|regs[11][21]~q  & ( \banco_registradores|regs[9][21]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[8][21]~q ))) 
// # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[10][21]~q  & !\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[11][21]~q  & ( !\banco_registradores|regs[9][21]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][21]~q  & 
// ((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[10][21]~q )))) ) ) ) # ( !\banco_registradores|regs[11][21]~q  & ( !\banco_registradores|regs[9][21]~q  & ( (!\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][21]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[10][21]~q ))))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[8][21]~q ),
	.datac(!\banco_registradores|regs[10][21]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[11][21]~q ),
	.dataf(!\banco_registradores|regs[9][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~111 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~111 .lut_mask = 64'h2700275527AA27FF;
defparam \banco_registradores|rdisp[21]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N18
cyclonev_lcell_comb \banco_registradores|rdisp[21]~117 (
// Equation(s):
// \banco_registradores|rdisp[21]~117_combout  = ( \banco_registradores|regs[14][21]~q  & ( \banco_registradores|regs[15][21]~q  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][21]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[13][21]~q )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[14][21]~q  & ( \banco_registradores|regs[15][21]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][21]~q  & (!\disp_reg[1]~input_o ))) 
// # (\disp_reg[0]~input_o  & (((\banco_registradores|regs[13][21]~q ) # (\disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|regs[14][21]~q  & ( !\banco_registradores|regs[15][21]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # 
// (\banco_registradores|regs[12][21]~q ))) # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o  & \banco_registradores|regs[13][21]~q )))) ) ) ) # ( !\banco_registradores|regs[14][21]~q  & ( !\banco_registradores|regs[15][21]~q  & ( (!\disp_reg[1]~input_o  
// & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][21]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[13][21]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[12][21]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[13][21]~q ),
	.datae(!\banco_registradores|regs[14][21]~q ),
	.dataf(!\banco_registradores|regs[15][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~117 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~117 .lut_mask = 64'h40704C7C43734F7F;
defparam \banco_registradores|rdisp[21]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N24
cyclonev_lcell_comb \banco_registradores|rdisp[21]~118 (
// Equation(s):
// \banco_registradores|rdisp[21]~118_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[5][21]~q  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[7][21]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[5][21]~q  & ( 
// (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][21]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][21]~q )) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[5][21]~q  & ( (\banco_registradores|regs[7][21]~q  & 
// \disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[5][21]~q  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][21]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][21]~q )) ) ) )

	.dataa(!\banco_registradores|regs[6][21]~q ),
	.datab(!\banco_registradores|regs[7][21]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[4][21]~q ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[5][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~118 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~118 .lut_mask = 64'h05F5030305F5F3F3;
defparam \banco_registradores|rdisp[21]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N15
cyclonev_lcell_comb \banco_registradores|rdisp[21]~119 (
// Equation(s):
// \banco_registradores|rdisp[21]~119_combout  = ( \banco_registradores|regs[2][21]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][21]~q  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # 
// (\banco_registradores|regs[3][21]~q )))) ) ) # ( !\banco_registradores|regs[2][21]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][21]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[3][21]~q ))))) ) )

	.dataa(!\banco_registradores|regs[1][21]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[3][21]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~119 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~119 .lut_mask = 64'h0047004733473347;
defparam \banco_registradores|rdisp[21]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N48
cyclonev_lcell_comb \banco_registradores|rdisp[21]~120 (
// Equation(s):
// \banco_registradores|rdisp[21]~120_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|rdisp[21]~119_combout  & ( (\disp_reg[2]~input_o  & \banco_registradores|rdisp[21]~117_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( 
// \banco_registradores|rdisp[21]~119_combout  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|rdisp[21]~118_combout ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[21]~119_combout  & ( (\disp_reg[2]~input_o  & 
// \banco_registradores|rdisp[21]~117_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[21]~119_combout  & ( (\disp_reg[2]~input_o  & \banco_registradores|rdisp[21]~118_combout ) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|rdisp[21]~117_combout ),
	.datac(!\banco_registradores|rdisp[21]~118_combout ),
	.datad(gnd),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|rdisp[21]~119_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~120 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~120 .lut_mask = 64'h05051111AFAF1111;
defparam \banco_registradores|rdisp[21]~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N12
cyclonev_lcell_comb \banco_registradores|rdisp[21]~121 (
// Equation(s):
// \banco_registradores|rdisp[21]~121_combout  = ( \banco_registradores|rdisp[21]~120_combout  & ( \disp_reg[4]~input_o  & ( ((\banco_registradores|rdisp[21]~111_combout  & \banco_registradores|rdisp[31]~1_combout )) # 
// (\banco_registradores|rdisp[21]~116_combout ) ) ) ) # ( !\banco_registradores|rdisp[21]~120_combout  & ( \disp_reg[4]~input_o  & ( ((\banco_registradores|rdisp[21]~111_combout  & \banco_registradores|rdisp[31]~1_combout )) # 
// (\banco_registradores|rdisp[21]~116_combout ) ) ) ) # ( \banco_registradores|rdisp[21]~120_combout  & ( !\disp_reg[4]~input_o  ) ) # ( !\banco_registradores|rdisp[21]~120_combout  & ( !\disp_reg[4]~input_o  & ( (\banco_registradores|rdisp[21]~111_combout  
// & \banco_registradores|rdisp[31]~1_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[21]~116_combout ),
	.datab(!\banco_registradores|rdisp[21]~111_combout ),
	.datac(gnd),
	.datad(!\banco_registradores|rdisp[31]~1_combout ),
	.datae(!\banco_registradores|rdisp[21]~120_combout ),
	.dataf(!\disp_reg[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[21]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[21]~121 .extended_lut = "off";
defparam \banco_registradores|rdisp[21]~121 .lut_mask = 64'h0033FFFF55775577;
defparam \banco_registradores|rdisp[21]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N9
cyclonev_lcell_comb \banco_registradores|rdisp[20]~126 (
// Equation(s):
// \banco_registradores|rdisp[20]~126_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[27][20]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[23][20]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][20]~q )) ) ) ) 
// # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[27][20]~q  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|regs[19][20]~q ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[27][20]~q  & ( (!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[23][20]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][20]~q )) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[27][20]~q  & ( (\banco_registradores|regs[19][20]~q  & !\disp_reg[3]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[19][20]~q ),
	.datab(!\banco_registradores|regs[31][20]~q ),
	.datac(!\banco_registradores|regs[23][20]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[27][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~126 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~126 .lut_mask = 64'h55000F3355FF0F33;
defparam \banco_registradores|rdisp[20]~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N24
cyclonev_lcell_comb \banco_registradores|rdisp[20]~125 (
// Equation(s):
// \banco_registradores|rdisp[20]~125_combout  = ( \banco_registradores|regs[18][20]~q  & ( \banco_registradores|regs[22][20]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][20]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[30][20]~q )))) ) ) ) # ( !\banco_registradores|regs[18][20]~q  & ( \banco_registradores|regs[22][20]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[26][20]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[30][20]~q ))))) ) ) ) # ( \banco_registradores|regs[18][20]~q  & ( !\banco_registradores|regs[22][20]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][20]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[30][20]~q ))))) ) ) ) # ( !\banco_registradores|regs[18][20]~q  & ( 
// !\banco_registradores|regs[22][20]~q  & ( (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][20]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[30][20]~q ))))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[26][20]~q ),
	.datac(!\banco_registradores|regs[30][20]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[18][20]~q ),
	.dataf(!\banco_registradores|regs[22][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~125 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~125 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \banco_registradores|rdisp[20]~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N51
cyclonev_lcell_comb \banco_registradores|rdisp[20]~124 (
// Equation(s):
// \banco_registradores|rdisp[20]~124_combout  = ( \banco_registradores|regs[21][20]~q  & ( \banco_registradores|regs[29][20]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][20]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[25][20]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[21][20]~q  & ( \banco_registradores|regs[29][20]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][20]~q )) 
// # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][20]~q ))))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[21][20]~q  & ( !\banco_registradores|regs[29][20]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][20]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][20]~q ))))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[21][20]~q  & ( 
// !\banco_registradores|regs[29][20]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][20]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][20]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[17][20]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[25][20]~q ),
	.datae(!\banco_registradores|regs[21][20]~q ),
	.dataf(!\banco_registradores|regs[29][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~124 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~124 .lut_mask = 64'h404C707C434F737F;
defparam \banco_registradores|rdisp[20]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N42
cyclonev_lcell_comb \banco_registradores|rdisp[20]~123 (
// Equation(s):
// \banco_registradores|rdisp[20]~123_combout  = ( \banco_registradores|regs[20][20]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[24][20]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][20]~q )) ) ) ) 
// # ( !\banco_registradores|regs[20][20]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[24][20]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][20]~q )) ) ) ) # ( \banco_registradores|regs[20][20]~q  & 
// ( !\disp_reg[3]~input_o  & ( (\banco_registradores|regs[16][20]~q ) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[20][20]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & \banco_registradores|regs[16][20]~q ) ) ) )

	.dataa(!\banco_registradores|regs[28][20]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[24][20]~q ),
	.datad(!\banco_registradores|regs[16][20]~q ),
	.datae(!\banco_registradores|regs[20][20]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~123 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~123 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \banco_registradores|rdisp[20]~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N6
cyclonev_lcell_comb \banco_registradores|rdisp[20]~127 (
// Equation(s):
// \banco_registradores|rdisp[20]~127_combout  = ( \banco_registradores|rdisp[20]~123_combout  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[20]~124_combout ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[20]~126_combout )) ) ) ) # ( !\banco_registradores|rdisp[20]~123_combout  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[20]~124_combout ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[20]~126_combout )) ) ) ) # ( \banco_registradores|rdisp[20]~123_combout  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[20]~125_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[20]~123_combout  & ( !\disp_reg[0]~input_o  & ( (\banco_registradores|rdisp[20]~125_combout  & \disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[20]~126_combout ),
	.datab(!\banco_registradores|rdisp[20]~125_combout ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|rdisp[20]~124_combout ),
	.datae(!\banco_registradores|rdisp[20]~123_combout ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~127 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~127 .lut_mask = 64'h0303F3F305F505F5;
defparam \banco_registradores|rdisp[20]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \banco_registradores|rdisp[20]~122 (
// Equation(s):
// \banco_registradores|rdisp[20]~122_combout  = ( \banco_registradores|regs[11][20]~q  & ( \banco_registradores|regs[10][20]~q  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[8][20]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[9][20]~q )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[11][20]~q  & ( \banco_registradores|regs[10][20]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # (\banco_registradores|regs[8][20]~q ))) 
// # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o  & \banco_registradores|regs[9][20]~q )))) ) ) ) # ( \banco_registradores|regs[11][20]~q  & ( !\banco_registradores|regs[10][20]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[8][20]~q  & 
// (!\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & (((\banco_registradores|regs[9][20]~q ) # (\disp_reg[1]~input_o )))) ) ) ) # ( !\banco_registradores|regs[11][20]~q  & ( !\banco_registradores|regs[10][20]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[8][20]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[9][20]~q ))))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[8][20]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[9][20]~q ),
	.datae(!\banco_registradores|regs[11][20]~q ),
	.dataf(!\banco_registradores|regs[10][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~122 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~122 .lut_mask = 64'h207025752A7A2F7F;
defparam \banco_registradores|rdisp[20]~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \banco_registradores|rdisp[20]~130 (
// Equation(s):
// \banco_registradores|rdisp[20]~130_combout  = ( \banco_registradores|regs[2][20]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[1][20]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[3][20]~q )) ) ) ) # 
// ( !\banco_registradores|regs[2][20]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[1][20]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[3][20]~q )) ) ) ) # ( \banco_registradores|regs[2][20]~q  & ( 
// !\disp_reg[0]~input_o  & ( \disp_reg[1]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[3][20]~q ),
	.datad(!\banco_registradores|regs[1][20]~q ),
	.datae(!\banco_registradores|regs[2][20]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~130 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~130 .lut_mask = 64'h0000333303CF03CF;
defparam \banco_registradores|rdisp[20]~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N21
cyclonev_lcell_comb \banco_registradores|rdisp[20]~129 (
// Equation(s):
// \banco_registradores|rdisp[20]~129_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[6][20]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[5][20]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[7][20]~q ))) ) ) ) # 
// ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[6][20]~q  & ( (\banco_registradores|regs[4][20]~q ) # (\disp_reg[1]~input_o ) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[6][20]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[5][20]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[7][20]~q ))) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[6][20]~q  & ( (!\disp_reg[1]~input_o  & \banco_registradores|regs[4][20]~q ) ) ) )

	.dataa(!\banco_registradores|regs[5][20]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[7][20]~q ),
	.datad(!\banco_registradores|regs[4][20]~q ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~129 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~129 .lut_mask = 64'h00CC474733FF4747;
defparam \banco_registradores|rdisp[20]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y5_N24
cyclonev_lcell_comb \banco_registradores|rdisp[20]~128 (
// Equation(s):
// \banco_registradores|rdisp[20]~128_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[12][20]~q  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[14][20]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[15][20]~q )) ) ) ) 
// # ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[12][20]~q  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[13][20]~q ) ) ) ) # ( \disp_reg[1]~input_o  & ( !\banco_registradores|regs[12][20]~q  & ( (!\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[14][20]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[15][20]~q )) ) ) ) # ( !\disp_reg[1]~input_o  & ( !\banco_registradores|regs[12][20]~q  & ( (\banco_registradores|regs[13][20]~q  & \disp_reg[0]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[13][20]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[15][20]~q ),
	.datad(!\banco_registradores|regs[14][20]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|regs[12][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~128 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~128 .lut_mask = 64'h111103CFDDDD03CF;
defparam \banco_registradores|rdisp[20]~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N42
cyclonev_lcell_comb \banco_registradores|rdisp[20]~131 (
// Equation(s):
// \banco_registradores|rdisp[20]~131_combout  = ( \banco_registradores|rdisp[20]~129_combout  & ( \banco_registradores|rdisp[20]~128_combout  & ( ((!\disp_reg[3]~input_o  & \banco_registradores|rdisp[20]~130_combout )) # (\disp_reg[2]~input_o ) ) ) ) # ( 
// !\banco_registradores|rdisp[20]~129_combout  & ( \banco_registradores|rdisp[20]~128_combout  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & \banco_registradores|rdisp[20]~130_combout )) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o )) ) ) ) # 
// ( \banco_registradores|rdisp[20]~129_combout  & ( !\banco_registradores|rdisp[20]~128_combout  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[20]~130_combout ) # (\disp_reg[2]~input_o ))) ) ) ) # ( !\banco_registradores|rdisp[20]~129_combout  
// & ( !\banco_registradores|rdisp[20]~128_combout  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & \banco_registradores|rdisp[20]~130_combout )) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(gnd),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|rdisp[20]~130_combout ),
	.datae(!\banco_registradores|rdisp[20]~129_combout ),
	.dataf(!\banco_registradores|rdisp[20]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~131 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~131 .lut_mask = 64'h00A00AAA05A50FAF;
defparam \banco_registradores|rdisp[20]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N45
cyclonev_lcell_comb \banco_registradores|rdisp[20]~132 (
// Equation(s):
// \banco_registradores|rdisp[20]~132_combout  = ( \banco_registradores|rdisp[20]~122_combout  & ( \banco_registradores|rdisp[20]~131_combout  & ( (!\disp_reg[4]~input_o ) # ((\banco_registradores|rdisp[20]~127_combout ) # 
// (\banco_registradores|rdisp[31]~1_combout )) ) ) ) # ( !\banco_registradores|rdisp[20]~122_combout  & ( \banco_registradores|rdisp[20]~131_combout  & ( (!\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[20]~127_combout ) ) ) ) # ( 
// \banco_registradores|rdisp[20]~122_combout  & ( !\banco_registradores|rdisp[20]~131_combout  & ( ((\disp_reg[4]~input_o  & \banco_registradores|rdisp[20]~127_combout )) # (\banco_registradores|rdisp[31]~1_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[20]~122_combout  & ( !\banco_registradores|rdisp[20]~131_combout  & ( (\disp_reg[4]~input_o  & \banco_registradores|rdisp[20]~127_combout ) ) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~1_combout ),
	.datac(!\banco_registradores|rdisp[20]~127_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[20]~122_combout ),
	.dataf(!\banco_registradores|rdisp[20]~131_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[20]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[20]~132 .extended_lut = "off";
defparam \banco_registradores|rdisp[20]~132 .lut_mask = 64'h05053737AFAFBFBF;
defparam \banco_registradores|rdisp[20]~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N48
cyclonev_lcell_comb \banco_registradores|rdisp[19]~133 (
// Equation(s):
// \banco_registradores|rdisp[19]~133_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[11][19]~q  & ( (\banco_registradores|regs[9][19]~q ) # (\disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[11][19]~q  & 
// ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[8][19]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[10][19]~q )) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[11][19]~q  & ( (!\disp_reg[1]~input_o  & 
// \banco_registradores|regs[9][19]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[11][19]~q  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[8][19]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[10][19]~q )) ) ) )

	.dataa(!\banco_registradores|regs[10][19]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[8][19]~q ),
	.datad(!\banco_registradores|regs[9][19]~q ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[11][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~133 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~133 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \banco_registradores|rdisp[19]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N15
cyclonev_lcell_comb \banco_registradores|rdisp[19]~141 (
// Equation(s):
// \banco_registradores|rdisp[19]~141_combout  = ( \banco_registradores|regs[2][19]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & ((\banco_registradores|regs[1][19]~q )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ) # 
// ((\banco_registradores|regs[3][19]~q )))) ) ) # ( !\banco_registradores|regs[2][19]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[1][19]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[3][19]~q )))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[3][19]~q ),
	.datad(!\banco_registradores|regs[1][19]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~141 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~141 .lut_mask = 64'h0123012345674567;
defparam \banco_registradores|rdisp[19]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N48
cyclonev_lcell_comb \banco_registradores|rdisp[19]~139 (
// Equation(s):
// \banco_registradores|rdisp[19]~139_combout  = ( \banco_registradores|regs[15][19]~q  & ( \banco_registradores|regs[12][19]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[13][19]~q )))) # (\disp_reg[1]~input_o  & 
// (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[14][19]~q ))) ) ) ) # ( !\banco_registradores|regs[15][19]~q  & ( \banco_registradores|regs[12][19]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[13][19]~q 
// )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[14][19]~q  & ((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[15][19]~q  & ( !\banco_registradores|regs[12][19]~q  & ( (!\disp_reg[1]~input_o  & 
// (((\banco_registradores|regs[13][19]~q  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[14][19]~q ))) ) ) ) # ( !\banco_registradores|regs[15][19]~q  & ( !\banco_registradores|regs[12][19]~q  
// & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[13][19]~q  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[14][19]~q  & ((!\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[14][19]~q ),
	.datac(!\banco_registradores|regs[13][19]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[15][19]~q ),
	.dataf(!\banco_registradores|regs[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~139 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~139 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \banco_registradores|rdisp[19]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N42
cyclonev_lcell_comb \banco_registradores|rdisp[19]~140 (
// Equation(s):
// \banco_registradores|rdisp[19]~140_combout  = ( \banco_registradores|regs[7][19]~q  & ( \banco_registradores|regs[6][19]~q  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][19]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[5][19]~q ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[7][19]~q  & ( \banco_registradores|regs[6][19]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][19]~q ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][19]~q )))) # (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o )) ) ) ) # ( \banco_registradores|regs[7][19]~q  & ( !\banco_registradores|regs[6][19]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][19]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][19]~q )))) # (\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) ) ) ) # ( !\banco_registradores|regs[7][19]~q  & ( 
// !\banco_registradores|regs[6][19]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][19]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][19]~q )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[5][19]~q ),
	.datad(!\banco_registradores|regs[4][19]~q ),
	.datae(!\banco_registradores|regs[7][19]~q ),
	.dataf(!\banco_registradores|regs[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~140 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~140 .lut_mask = 64'h028A139B46CE57DF;
defparam \banco_registradores|rdisp[19]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \banco_registradores|rdisp[19]~142 (
// Equation(s):
// \banco_registradores|rdisp[19]~142_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|rdisp[19]~140_combout  & ( (\disp_reg[2]~input_o  & \banco_registradores|rdisp[19]~139_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( 
// \banco_registradores|rdisp[19]~140_combout  & ( (\banco_registradores|rdisp[19]~141_combout ) # (\disp_reg[2]~input_o ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[19]~140_combout  & ( (\disp_reg[2]~input_o  & 
// \banco_registradores|rdisp[19]~139_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[19]~140_combout  & ( (!\disp_reg[2]~input_o  & \banco_registradores|rdisp[19]~141_combout ) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|rdisp[19]~141_combout ),
	.datac(!\banco_registradores|rdisp[19]~139_combout ),
	.datad(gnd),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|rdisp[19]~140_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~142 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~142 .lut_mask = 64'h2222050577770505;
defparam \banco_registradores|rdisp[19]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N39
cyclonev_lcell_comb \banco_registradores|rdisp[19]~135 (
// Equation(s):
// \banco_registradores|rdisp[19]~135_combout  = ( \banco_registradores|regs[17][19]~q  & ( \banco_registradores|regs[25][19]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[21][19]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[29][19]~q ))) ) ) ) # ( !\banco_registradores|regs[17][19]~q  & ( \banco_registradores|regs[25][19]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[21][19]~q  & \disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[29][19]~q ))) ) ) ) # ( \banco_registradores|regs[17][19]~q  & ( !\banco_registradores|regs[25][19]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[21][19]~q 
// )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][19]~q  & ((\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[17][19]~q  & ( !\banco_registradores|regs[25][19]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[21][19]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][19]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[29][19]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[21][19]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[17][19]~q ),
	.dataf(!\banco_registradores|regs[25][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~135 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~135 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \banco_registradores|rdisp[19]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N9
cyclonev_lcell_comb \banco_registradores|rdisp[19]~136 (
// Equation(s):
// \banco_registradores|rdisp[19]~136_combout  = ( \banco_registradores|regs[18][19]~q  & ( \banco_registradores|regs[26][19]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][19]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[30][19]~q )))) ) ) ) # ( !\banco_registradores|regs[18][19]~q  & ( \banco_registradores|regs[26][19]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][19]~q  & ((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  
// & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[30][19]~q )))) ) ) ) # ( \banco_registradores|regs[18][19]~q  & ( !\banco_registradores|regs[26][19]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[22][19]~q ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[30][19]~q  & \disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[18][19]~q  & ( !\banco_registradores|regs[26][19]~q  & ( (\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][19]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[30][19]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[22][19]~q ),
	.datab(!\banco_registradores|regs[30][19]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[18][19]~q ),
	.dataf(!\banco_registradores|regs[26][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~136 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~136 .lut_mask = 64'h0053F0530F53FF53;
defparam \banco_registradores|rdisp[19]~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N18
cyclonev_lcell_comb \banco_registradores|rdisp[19]~134 (
// Equation(s):
// \banco_registradores|rdisp[19]~134_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[24][19]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][19]~q ) ) ) ) # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[24][19]~q  
// & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[16][19]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[20][19]~q )) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[24][19]~q  & ( (\banco_registradores|regs[28][19]~q  
// & \disp_reg[2]~input_o ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[24][19]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[16][19]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[20][19]~q )) ) ) )

	.dataa(!\banco_registradores|regs[20][19]~q ),
	.datab(!\banco_registradores|regs[28][19]~q ),
	.datac(!\banco_registradores|regs[16][19]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[24][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~134 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~134 .lut_mask = 64'h0F5500330F55FF33;
defparam \banco_registradores|rdisp[19]~134 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \banco_registradores|rdisp[19]~137 (
// Equation(s):
// \banco_registradores|rdisp[19]~137_combout  = ( \banco_registradores|regs[31][19]~q  & ( \banco_registradores|regs[23][19]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][19]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[27][19]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[31][19]~q  & ( \banco_registradores|regs[23][19]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][19]~q ))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][19]~q )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[31][19]~q  & ( !\banco_registradores|regs[23][19]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][19]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][19]~q )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[31][19]~q  & ( 
// !\banco_registradores|regs[23][19]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][19]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][19]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[27][19]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[19][19]~q ),
	.datae(!\banco_registradores|regs[31][19]~q ),
	.dataf(!\banco_registradores|regs[23][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~137 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~137 .lut_mask = 64'h04C407C734F437F7;
defparam \banco_registradores|rdisp[19]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N54
cyclonev_lcell_comb \banco_registradores|rdisp[19]~138 (
// Equation(s):
// \banco_registradores|rdisp[19]~138_combout  = ( \banco_registradores|rdisp[19]~134_combout  & ( \banco_registradores|rdisp[19]~137_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[19]~135_combout ))) # 
// (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[19]~136_combout )))) ) ) ) # ( !\banco_registradores|rdisp[19]~134_combout  & ( \banco_registradores|rdisp[19]~137_combout  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[19]~135_combout  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[19]~136_combout )))) ) ) ) # ( \banco_registradores|rdisp[19]~134_combout  & ( 
// !\banco_registradores|rdisp[19]~137_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[19]~135_combout ))) # (\disp_reg[1]~input_o  & (((\banco_registradores|rdisp[19]~136_combout  & !\disp_reg[0]~input_o )))) 
// ) ) ) # ( !\banco_registradores|rdisp[19]~134_combout  & ( !\banco_registradores|rdisp[19]~137_combout  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|rdisp[19]~135_combout  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & 
// (((\banco_registradores|rdisp[19]~136_combout  & !\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|rdisp[19]~135_combout ),
	.datac(!\banco_registradores|rdisp[19]~136_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[19]~134_combout ),
	.dataf(!\banco_registradores|rdisp[19]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~138 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~138 .lut_mask = 64'h0522AF220577AF77;
defparam \banco_registradores|rdisp[19]~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N36
cyclonev_lcell_comb \banco_registradores|rdisp[19]~143 (
// Equation(s):
// \banco_registradores|rdisp[19]~143_combout  = ( \banco_registradores|rdisp[19]~138_combout  & ( \banco_registradores|rdisp[31]~1_combout  & ( ((\banco_registradores|rdisp[19]~142_combout ) # (\disp_reg[4]~input_o )) # 
// (\banco_registradores|rdisp[19]~133_combout ) ) ) ) # ( !\banco_registradores|rdisp[19]~138_combout  & ( \banco_registradores|rdisp[31]~1_combout  & ( ((!\disp_reg[4]~input_o  & \banco_registradores|rdisp[19]~142_combout )) # 
// (\banco_registradores|rdisp[19]~133_combout ) ) ) ) # ( \banco_registradores|rdisp[19]~138_combout  & ( !\banco_registradores|rdisp[31]~1_combout  & ( (\banco_registradores|rdisp[19]~142_combout ) # (\disp_reg[4]~input_o ) ) ) ) # ( 
// !\banco_registradores|rdisp[19]~138_combout  & ( !\banco_registradores|rdisp[31]~1_combout  & ( (!\disp_reg[4]~input_o  & \banco_registradores|rdisp[19]~142_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[19]~133_combout ),
	.datab(gnd),
	.datac(!\disp_reg[4]~input_o ),
	.datad(!\banco_registradores|rdisp[19]~142_combout ),
	.datae(!\banco_registradores|rdisp[19]~138_combout ),
	.dataf(!\banco_registradores|rdisp[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[19]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[19]~143 .extended_lut = "off";
defparam \banco_registradores|rdisp[19]~143 .lut_mask = 64'h00F00FFF55F55FFF;
defparam \banco_registradores|rdisp[19]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N27
cyclonev_lcell_comb \banco_registradores|rdisp[18]~148 (
// Equation(s):
// \banco_registradores|rdisp[18]~148_combout  = ( \banco_registradores|regs[23][18]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[27][18]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[31][18]~q ))) ) ) ) 
// # ( !\banco_registradores|regs[23][18]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[27][18]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[31][18]~q ))) ) ) ) # ( \banco_registradores|regs[23][18]~q  & 
// ( !\disp_reg[3]~input_o  & ( (\disp_reg[2]~input_o ) # (\banco_registradores|regs[19][18]~q ) ) ) ) # ( !\banco_registradores|regs[23][18]~q  & ( !\disp_reg[3]~input_o  & ( (\banco_registradores|regs[19][18]~q  & !\disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[27][18]~q ),
	.datab(!\banco_registradores|regs[19][18]~q ),
	.datac(!\banco_registradores|regs[31][18]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[23][18]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~148 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~148 .lut_mask = 64'h330033FF550F550F;
defparam \banco_registradores|rdisp[18]~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N36
cyclonev_lcell_comb \banco_registradores|rdisp[18]~147 (
// Equation(s):
// \banco_registradores|rdisp[18]~147_combout  = ( \banco_registradores|regs[22][18]~q  & ( \banco_registradores|regs[26][18]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[18][18]~q ))) # (\disp_reg[2]~input_o  & 
// (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[30][18]~q )))) ) ) ) # ( !\banco_registradores|regs[22][18]~q  & ( \banco_registradores|regs[26][18]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[18][18]~q 
// ))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[30][18]~q  & \disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[22][18]~q  & ( !\banco_registradores|regs[26][18]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[18][18]~q  
// & ((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[30][18]~q )))) ) ) ) # ( !\banco_registradores|regs[22][18]~q  & ( !\banco_registradores|regs[26][18]~q  & ( (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[18][18]~q  & ((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[30][18]~q  & \disp_reg[3]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[18][18]~q ),
	.datab(!\banco_registradores|regs[30][18]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[22][18]~q ),
	.dataf(!\banco_registradores|regs[26][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~147 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~147 .lut_mask = 64'h50035F0350F35FF3;
defparam \banco_registradores|rdisp[18]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N18
cyclonev_lcell_comb \banco_registradores|rdisp[18]~146 (
// Equation(s):
// \banco_registradores|rdisp[18]~146_combout  = ( \banco_registradores|regs[21][18]~q  & ( \banco_registradores|regs[29][18]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][18]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[25][18]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[21][18]~q  & ( \banco_registradores|regs[29][18]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][18]~q )) 
// # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][18]~q ))))) # (\disp_reg[2]~input_o  & (\disp_reg[3]~input_o )) ) ) ) # ( \banco_registradores|regs[21][18]~q  & ( !\banco_registradores|regs[29][18]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][18]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][18]~q ))))) # (\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o )) ) ) ) # ( !\banco_registradores|regs[21][18]~q  & ( 
// !\banco_registradores|regs[29][18]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][18]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][18]~q ))))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[17][18]~q ),
	.datad(!\banco_registradores|regs[25][18]~q ),
	.datae(!\banco_registradores|regs[21][18]~q ),
	.dataf(!\banco_registradores|regs[29][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~146 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~146 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \banco_registradores|rdisp[18]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N6
cyclonev_lcell_comb \banco_registradores|rdisp[18]~145 (
// Equation(s):
// \banco_registradores|rdisp[18]~145_combout  = ( \banco_registradores|regs[16][18]~q  & ( \banco_registradores|regs[20][18]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][18]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[28][18]~q )))) ) ) ) # ( !\banco_registradores|regs[16][18]~q  & ( \banco_registradores|regs[20][18]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][18]~q  & ((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  
// & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[28][18]~q )))) ) ) ) # ( \banco_registradores|regs[16][18]~q  & ( !\banco_registradores|regs[20][18]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # 
// (\banco_registradores|regs[24][18]~q ))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[28][18]~q  & \disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[16][18]~q  & ( !\banco_registradores|regs[20][18]~q  & ( (\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][18]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][18]~q ))))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[24][18]~q ),
	.datac(!\banco_registradores|regs[28][18]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[16][18]~q ),
	.dataf(!\banco_registradores|regs[20][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~145 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~145 .lut_mask = 64'h0027AA275527FF27;
defparam \banco_registradores|rdisp[18]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \banco_registradores|rdisp[18]~149 (
// Equation(s):
// \banco_registradores|rdisp[18]~149_combout  = ( \banco_registradores|rdisp[18]~145_combout  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[18]~147_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[18]~148_combout )) ) ) ) # ( !\banco_registradores|rdisp[18]~145_combout  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[18]~147_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[18]~148_combout )) ) ) ) # ( \banco_registradores|rdisp[18]~145_combout  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[18]~146_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[18]~145_combout  & ( !\disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o  & \banco_registradores|rdisp[18]~146_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[18]~148_combout ),
	.datab(!\banco_registradores|rdisp[18]~147_combout ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|rdisp[18]~146_combout ),
	.datae(!\banco_registradores|rdisp[18]~145_combout ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~149 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~149 .lut_mask = 64'h000FF0FF35353535;
defparam \banco_registradores|rdisp[18]~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N24
cyclonev_lcell_comb \banco_registradores|rdisp[18]~144 (
// Equation(s):
// \banco_registradores|rdisp[18]~144_combout  = ( \disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[11][18]~q  ) ) ) # ( !\disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[9][18]~q  ) ) ) # ( 
// \disp_reg[1]~input_o  & ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[10][18]~q  ) ) ) # ( !\disp_reg[1]~input_o  & ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[8][18]~q  ) ) )

	.dataa(!\banco_registradores|regs[10][18]~q ),
	.datab(!\banco_registradores|regs[8][18]~q ),
	.datac(!\banco_registradores|regs[11][18]~q ),
	.datad(!\banco_registradores|regs[9][18]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~144 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~144 .lut_mask = 64'h3333555500FF0F0F;
defparam \banco_registradores|rdisp[18]~144 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N30
cyclonev_lcell_comb \banco_registradores|rdisp[18]~150 (
// Equation(s):
// \banco_registradores|rdisp[18]~150_combout  = ( \banco_registradores|regs[15][18]~q  & ( \banco_registradores|regs[14][18]~q  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][18]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[13][18]~q ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][18]~q  & ( \banco_registradores|regs[14][18]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][18]~q ))) 
// # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][18]~q )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[15][18]~q  & ( !\banco_registradores|regs[14][18]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][18]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][18]~q )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[15][18]~q  & ( 
// !\banco_registradores|regs[14][18]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][18]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][18]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[13][18]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[12][18]~q ),
	.datae(!\banco_registradores|regs[15][18]~q ),
	.dataf(!\banco_registradores|regs[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~150 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~150 .lut_mask = 64'h04C407C734F437F7;
defparam \banco_registradores|rdisp[18]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N30
cyclonev_lcell_comb \banco_registradores|rdisp[18]~151 (
// Equation(s):
// \banco_registradores|rdisp[18]~151_combout  = ( \banco_registradores|regs[5][18]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[7][18]~q ) ) ) ) # ( !\banco_registradores|regs[5][18]~q  & ( \disp_reg[0]~input_o  & ( 
// (\disp_reg[1]~input_o  & \banco_registradores|regs[7][18]~q ) ) ) ) # ( \banco_registradores|regs[5][18]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[4][18]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[6][18]~q ))) ) ) ) # ( !\banco_registradores|regs[5][18]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[4][18]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[6][18]~q ))) ) ) 
// )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[4][18]~q ),
	.datac(!\banco_registradores|regs[6][18]~q ),
	.datad(!\banco_registradores|regs[7][18]~q ),
	.datae(!\banco_registradores|regs[5][18]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~151 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~151 .lut_mask = 64'h272727270055AAFF;
defparam \banco_registradores|rdisp[18]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N9
cyclonev_lcell_comb \banco_registradores|rdisp[18]~152 (
// Equation(s):
// \banco_registradores|rdisp[18]~152_combout  = ( \banco_registradores|regs[1][18]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][18]~q  & (\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o ) # 
// (\banco_registradores|regs[3][18]~q )))) ) ) # ( !\banco_registradores|regs[1][18]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][18]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][18]~q ))))) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[2][18]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[3][18]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~152 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~152 .lut_mask = 64'h0207020752575257;
defparam \banco_registradores|rdisp[18]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N21
cyclonev_lcell_comb \banco_registradores|rdisp[18]~153 (
// Equation(s):
// \banco_registradores|rdisp[18]~153_combout  = ( \banco_registradores|rdisp[18]~152_combout  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[18]~151_combout ))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[18]~150_combout )))) ) ) # ( !\banco_registradores|rdisp[18]~152_combout  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[18]~151_combout ))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[18]~150_combout )))) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|rdisp[18]~150_combout ),
	.datac(!\banco_registradores|rdisp[18]~151_combout ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|rdisp[18]~152_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~153 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~153 .lut_mask = 64'h0511AF110511AF11;
defparam \banco_registradores|rdisp[18]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \banco_registradores|rdisp[18]~154 (
// Equation(s):
// \banco_registradores|rdisp[18]~154_combout  = ( \banco_registradores|rdisp[18]~153_combout  & ( (!\disp_reg[4]~input_o ) # (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[18]~144_combout )) # 
// (\banco_registradores|rdisp[18]~149_combout )) ) ) # ( !\banco_registradores|rdisp[18]~153_combout  & ( (!\banco_registradores|rdisp[31]~1_combout  & (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[18]~149_combout ))) # 
// (\banco_registradores|rdisp[31]~1_combout  & (((\disp_reg[4]~input_o  & \banco_registradores|rdisp[18]~149_combout )) # (\banco_registradores|rdisp[18]~144_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[18]~149_combout ),
	.datad(!\banco_registradores|rdisp[18]~144_combout ),
	.datae(!\banco_registradores|rdisp[18]~153_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[18]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[18]~154 .extended_lut = "off";
defparam \banco_registradores|rdisp[18]~154 .lut_mask = 64'h0357CFDF0357CFDF;
defparam \banco_registradores|rdisp[18]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N12
cyclonev_lcell_comb \banco_registradores|rdisp[17]~159 (
// Equation(s):
// \banco_registradores|rdisp[17]~159_combout  = ( \banco_registradores|regs[19][17]~q  & ( \banco_registradores|regs[23][17]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][17]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[31][17]~q ))) ) ) ) # ( !\banco_registradores|regs[19][17]~q  & ( \banco_registradores|regs[23][17]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[27][17]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][17]~q )))) ) ) ) # ( \banco_registradores|regs[19][17]~q  & ( !\banco_registradores|regs[23][17]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][17]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][17]~q )))) ) ) ) # ( !\banco_registradores|regs[19][17]~q  & ( 
// !\banco_registradores|regs[23][17]~q  & ( (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][17]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][17]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[31][17]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[27][17]~q ),
	.datae(!\banco_registradores|regs[19][17]~q ),
	.dataf(!\banco_registradores|regs[23][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~159 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~159 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \banco_registradores|rdisp[17]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N42
cyclonev_lcell_comb \banco_registradores|rdisp[17]~158 (
// Equation(s):
// \banco_registradores|rdisp[17]~158_combout  = ( \banco_registradores|regs[18][17]~q  & ( \banco_registradores|regs[22][17]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][17]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[30][17]~q ))) ) ) ) # ( !\banco_registradores|regs[18][17]~q  & ( \banco_registradores|regs[22][17]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o  & \banco_registradores|regs[26][17]~q )))) # (\disp_reg[2]~input_o  & 
// (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[30][17]~q ))) ) ) ) # ( \banco_registradores|regs[18][17]~q  & ( !\banco_registradores|regs[22][17]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[26][17]~q 
// )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][17]~q  & (\disp_reg[3]~input_o ))) ) ) ) # ( !\banco_registradores|regs[18][17]~q  & ( !\banco_registradores|regs[22][17]~q  & ( (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[26][17]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][17]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[30][17]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[26][17]~q ),
	.datae(!\banco_registradores|regs[18][17]~q ),
	.dataf(!\banco_registradores|regs[22][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~158 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~158 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \banco_registradores|rdisp[17]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N24
cyclonev_lcell_comb \banco_registradores|rdisp[17]~156 (
// Equation(s):
// \banco_registradores|rdisp[17]~156_combout  = ( \banco_registradores|regs[28][17]~q  & ( \disp_reg[3]~input_o  & ( (\banco_registradores|regs[24][17]~q ) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[28][17]~q  & ( \disp_reg[3]~input_o  & 
// ( (!\disp_reg[2]~input_o  & \banco_registradores|regs[24][17]~q ) ) ) ) # ( \banco_registradores|regs[28][17]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][17]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[20][17]~q ))) ) ) ) # ( !\banco_registradores|regs[28][17]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][17]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[20][17]~q ))) 
// ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[16][17]~q ),
	.datac(!\banco_registradores|regs[24][17]~q ),
	.datad(!\banco_registradores|regs[20][17]~q ),
	.datae(!\banco_registradores|regs[28][17]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~156 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~156 .lut_mask = 64'h227722770A0A5F5F;
defparam \banco_registradores|rdisp[17]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N24
cyclonev_lcell_comb \banco_registradores|rdisp[17]~157 (
// Equation(s):
// \banco_registradores|rdisp[17]~157_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[17][17]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[25][17]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[29][17]~q )) ) ) ) 
// # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[17][17]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[21][17]~q ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[17][17]~q  & ( (!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[25][17]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[29][17]~q )) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[17][17]~q  & ( (\disp_reg[2]~input_o  & \banco_registradores|regs[21][17]~q ) ) ) 
// )

	.dataa(!\banco_registradores|regs[29][17]~q ),
	.datab(!\banco_registradores|regs[25][17]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[21][17]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[17][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~157 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~157 .lut_mask = 64'h000F3535F0FF3535;
defparam \banco_registradores|rdisp[17]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N54
cyclonev_lcell_comb \banco_registradores|rdisp[17]~160 (
// Equation(s):
// \banco_registradores|rdisp[17]~160_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|rdisp[17]~157_combout  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[17]~159_combout ) ) ) ) # ( !\disp_reg[0]~input_o  & ( 
// \banco_registradores|rdisp[17]~157_combout  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[17]~156_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[17]~158_combout )) ) ) ) # ( \disp_reg[0]~input_o  & ( 
// !\banco_registradores|rdisp[17]~157_combout  & ( (\banco_registradores|rdisp[17]~159_combout  & \disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|rdisp[17]~157_combout  & ( (!\disp_reg[1]~input_o  & 
// ((\banco_registradores|rdisp[17]~156_combout ))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[17]~158_combout )) ) ) )

	.dataa(!\banco_registradores|rdisp[17]~159_combout ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|rdisp[17]~158_combout ),
	.datad(!\banco_registradores|rdisp[17]~156_combout ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|rdisp[17]~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~160 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~160 .lut_mask = 64'h03CF111103CFDDDD;
defparam \banco_registradores|rdisp[17]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N30
cyclonev_lcell_comb \banco_registradores|rdisp[17]~162 (
// Equation(s):
// \banco_registradores|rdisp[17]~162_combout  = ( \banco_registradores|regs[5][17]~q  & ( \banco_registradores|regs[7][17]~q  & ( ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][17]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[6][17]~q ))) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|regs[5][17]~q  & ( \banco_registradores|regs[7][17]~q  & ( (!\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][17]~q ))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][17]~q )))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|regs[5][17]~q  & ( !\banco_registradores|regs[7][17]~q  & ( (!\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][17]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][17]~q )))) # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )))) ) ) ) # ( !\banco_registradores|regs[5][17]~q  & ( 
// !\banco_registradores|regs[7][17]~q  & ( (!\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][17]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][17]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[6][17]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[4][17]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[5][17]~q ),
	.dataf(!\banco_registradores|regs[7][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~162 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~162 .lut_mask = 64'h0C443F440C773F77;
defparam \banco_registradores|rdisp[17]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \banco_registradores|rdisp[17]~163 (
// Equation(s):
// \banco_registradores|rdisp[17]~163_combout  = ( \banco_registradores|regs[1][17]~q  & ( (!\disp_reg[0]~input_o  & (\disp_reg[1]~input_o  & (\banco_registradores|regs[2][17]~q ))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o ) # 
// ((\banco_registradores|regs[3][17]~q )))) ) ) # ( !\banco_registradores|regs[1][17]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][17]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][17]~q ))))) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[2][17]~q ),
	.datad(!\banco_registradores|regs[3][17]~q ),
	.datae(!\banco_registradores|regs[1][17]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~163 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~163 .lut_mask = 64'h0213465702134657;
defparam \banco_registradores|rdisp[17]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N24
cyclonev_lcell_comb \banco_registradores|rdisp[17]~161 (
// Equation(s):
// \banco_registradores|rdisp[17]~161_combout  = ( \banco_registradores|regs[13][17]~q  & ( \banco_registradores|regs[14][17]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[12][17]~q )))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[15][17]~q ))) ) ) ) # ( !\banco_registradores|regs[13][17]~q  & ( \banco_registradores|regs[14][17]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][17]~q  & !\disp_reg[0]~input_o 
// )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[15][17]~q ))) ) ) ) # ( \banco_registradores|regs[13][17]~q  & ( !\banco_registradores|regs[14][17]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # 
// (\banco_registradores|regs[12][17]~q )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][17]~q  & ((\disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[13][17]~q  & ( !\banco_registradores|regs[14][17]~q  & ( (!\disp_reg[1]~input_o  
// & (((\banco_registradores|regs[12][17]~q  & !\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][17]~q  & ((\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[15][17]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[12][17]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[13][17]~q ),
	.dataf(!\banco_registradores|regs[14][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~161 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~161 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \banco_registradores|rdisp[17]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N24
cyclonev_lcell_comb \banco_registradores|rdisp[17]~164 (
// Equation(s):
// \banco_registradores|rdisp[17]~164_combout  = ( \banco_registradores|rdisp[17]~161_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|rdisp[17]~163_combout ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|rdisp[17]~162_combout )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) # ( !\banco_registradores|rdisp[17]~161_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|rdisp[17]~163_combout ))) # (\disp_reg[2]~input_o  & (\banco_registradores|rdisp[17]~162_combout )))) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[17]~162_combout ),
	.datac(!\banco_registradores|rdisp[17]~163_combout ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[17]~161_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~164 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~164 .lut_mask = 64'h0A220A220A770A77;
defparam \banco_registradores|rdisp[17]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N36
cyclonev_lcell_comb \banco_registradores|rdisp[17]~155 (
// Equation(s):
// \banco_registradores|rdisp[17]~155_combout  = ( \banco_registradores|regs[11][17]~q  & ( \disp_reg[0]~input_o  & ( (\banco_registradores|regs[9][17]~q ) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[11][17]~q  & ( \disp_reg[0]~input_o  & 
// ( (!\disp_reg[1]~input_o  & \banco_registradores|regs[9][17]~q ) ) ) ) # ( \banco_registradores|regs[11][17]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][17]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[10][17]~q ))) ) ) ) # ( !\banco_registradores|regs[11][17]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][17]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[10][17]~q ))) 
// ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[8][17]~q ),
	.datac(!\banco_registradores|regs[10][17]~q ),
	.datad(!\banco_registradores|regs[9][17]~q ),
	.datae(!\banco_registradores|regs[11][17]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~155 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~155 .lut_mask = 64'h2727272700AA55FF;
defparam \banco_registradores|rdisp[17]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N48
cyclonev_lcell_comb \banco_registradores|rdisp[17]~165 (
// Equation(s):
// \banco_registradores|rdisp[17]~165_combout  = ( \banco_registradores|rdisp[17]~155_combout  & ( ((!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[17]~164_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[17]~160_combout ))) # 
// (\banco_registradores|rdisp[31]~1_combout ) ) ) # ( !\banco_registradores|rdisp[17]~155_combout  & ( (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[17]~164_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[17]~160_combout )) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~1_combout ),
	.datac(!\banco_registradores|rdisp[17]~160_combout ),
	.datad(!\banco_registradores|rdisp[17]~164_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[17]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[17]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[17]~165 .extended_lut = "off";
defparam \banco_registradores|rdisp[17]~165 .lut_mask = 64'h05AF05AF37BF37BF;
defparam \banco_registradores|rdisp[17]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N42
cyclonev_lcell_comb \banco_registradores|rdisp[16]~166 (
// Equation(s):
// \banco_registradores|rdisp[16]~166_combout  = ( \banco_registradores|regs[9][16]~q  & ( \banco_registradores|regs[8][16]~q  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][16]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[11][16]~q ))) ) ) ) # ( !\banco_registradores|regs[9][16]~q  & ( \banco_registradores|regs[8][16]~q  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o ) # (\banco_registradores|regs[10][16]~q )))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[11][16]~q  & ((\disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|regs[9][16]~q  & ( !\banco_registradores|regs[8][16]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[10][16]~q  & \disp_reg[1]~input_o )))) # 
// (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )) # (\banco_registradores|regs[11][16]~q ))) ) ) ) # ( !\banco_registradores|regs[9][16]~q  & ( !\banco_registradores|regs[8][16]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[10][16]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][16]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[11][16]~q ),
	.datab(!\banco_registradores|regs[10][16]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[9][16]~q ),
	.dataf(!\banco_registradores|regs[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~166 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~166 .lut_mask = 64'h00350F35F035FF35;
defparam \banco_registradores|rdisp[16]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N36
cyclonev_lcell_comb \banco_registradores|rdisp[16]~170 (
// Equation(s):
// \banco_registradores|rdisp[16]~170_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[27][16]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[31][16]~q ) ) ) ) # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[27][16]~q  
// & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][16]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][16]~q ))) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[27][16]~q  & ( (\banco_registradores|regs[31][16]~q  
// & \disp_reg[2]~input_o ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[27][16]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][16]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][16]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[19][16]~q ),
	.datab(!\banco_registradores|regs[31][16]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[23][16]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[27][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~170 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~170 .lut_mask = 64'h505F0303505FF3F3;
defparam \banco_registradores|rdisp[16]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N48
cyclonev_lcell_comb \banco_registradores|rdisp[16]~169 (
// Equation(s):
// \banco_registradores|rdisp[16]~169_combout  = ( \banco_registradores|regs[30][16]~q  & ( \banco_registradores|regs[22][16]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[18][16]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[26][16]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[30][16]~q  & ( \banco_registradores|regs[22][16]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[18][16]~q ) # (\disp_reg[2]~input_o )))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][16]~q  & (!\disp_reg[2]~input_o ))) ) ) ) # ( \banco_registradores|regs[30][16]~q  & ( !\banco_registradores|regs[22][16]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o  & 
// \banco_registradores|regs[18][16]~q )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[26][16]~q ))) ) ) ) # ( !\banco_registradores|regs[30][16]~q  & ( !\banco_registradores|regs[22][16]~q  & ( (!\disp_reg[2]~input_o  
// & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[18][16]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][16]~q )))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[26][16]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[18][16]~q ),
	.datae(!\banco_registradores|regs[30][16]~q ),
	.dataf(!\banco_registradores|regs[22][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~169 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~169 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \banco_registradores|rdisp[16]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N18
cyclonev_lcell_comb \banco_registradores|rdisp[16]~167 (
// Equation(s):
// \banco_registradores|rdisp[16]~167_combout  = ( \banco_registradores|regs[16][16]~q  & ( \banco_registradores|regs[24][16]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][16]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[28][16]~q )))) ) ) ) # ( !\banco_registradores|regs[16][16]~q  & ( \banco_registradores|regs[24][16]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][16]~q  & (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][16]~q )))) ) ) ) # ( \banco_registradores|regs[16][16]~q  & ( !\banco_registradores|regs[24][16]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[20][16]~q ))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o  & \banco_registradores|regs[28][16]~q )))) ) ) ) # ( !\banco_registradores|regs[16][16]~q  & ( !\banco_registradores|regs[24][16]~q  & ( (\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][16]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[28][16]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[20][16]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[28][16]~q ),
	.datae(!\banco_registradores|regs[16][16]~q ),
	.dataf(!\banco_registradores|regs[24][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~167 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~167 .lut_mask = 64'h0407C4C73437F4F7;
defparam \banco_registradores|rdisp[16]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N30
cyclonev_lcell_comb \banco_registradores|rdisp[16]~168 (
// Equation(s):
// \banco_registradores|rdisp[16]~168_combout  = ( \banco_registradores|regs[29][16]~q  & ( \disp_reg[2]~input_o  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|regs[21][16]~q ) ) ) ) # ( !\banco_registradores|regs[29][16]~q  & ( \disp_reg[2]~input_o  & 
// ( (\banco_registradores|regs[21][16]~q  & !\disp_reg[3]~input_o ) ) ) ) # ( \banco_registradores|regs[29][16]~q  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][16]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[25][16]~q ))) ) ) ) # ( !\banco_registradores|regs[29][16]~q  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][16]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[25][16]~q ))) 
// ) ) )

	.dataa(!\banco_registradores|regs[17][16]~q ),
	.datab(!\banco_registradores|regs[21][16]~q ),
	.datac(!\banco_registradores|regs[25][16]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[29][16]~q ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~168 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~168 .lut_mask = 64'h550F550F330033FF;
defparam \banco_registradores|rdisp[16]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N12
cyclonev_lcell_comb \banco_registradores|rdisp[16]~171 (
// Equation(s):
// \banco_registradores|rdisp[16]~171_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|rdisp[16]~168_combout  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[16]~169_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[16]~170_combout )) ) ) ) # ( !\disp_reg[1]~input_o  & ( \banco_registradores|rdisp[16]~168_combout  & ( (\banco_registradores|rdisp[16]~167_combout ) # (\disp_reg[0]~input_o ) ) ) ) # ( \disp_reg[1]~input_o  & ( 
// !\banco_registradores|rdisp[16]~168_combout  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[16]~169_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[16]~170_combout )) ) ) ) # ( !\disp_reg[1]~input_o  & ( 
// !\banco_registradores|rdisp[16]~168_combout  & ( (!\disp_reg[0]~input_o  & \banco_registradores|rdisp[16]~167_combout ) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|rdisp[16]~170_combout ),
	.datac(!\banco_registradores|rdisp[16]~169_combout ),
	.datad(!\banco_registradores|rdisp[16]~167_combout ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|rdisp[16]~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~171 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~171 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \banco_registradores|rdisp[16]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N42
cyclonev_lcell_comb \banco_registradores|rdisp[16]~173 (
// Equation(s):
// \banco_registradores|rdisp[16]~173_combout  = ( \banco_registradores|regs[7][16]~q  & ( \banco_registradores|regs[6][16]~q  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][16]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[5][16]~q )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[7][16]~q  & ( \banco_registradores|regs[6][16]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][16]~q )) # 
// (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][16]~q ))))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[7][16]~q  & ( !\banco_registradores|regs[6][16]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][16]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][16]~q ))))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[7][16]~q  & ( 
// !\banco_registradores|regs[6][16]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][16]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][16]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[4][16]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[5][16]~q ),
	.datae(!\banco_registradores|regs[7][16]~q ),
	.dataf(!\banco_registradores|regs[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~173 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~173 .lut_mask = 64'h404C434F707C737F;
defparam \banco_registradores|rdisp[16]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \banco_registradores|rdisp[16]~174 (
// Equation(s):
// \banco_registradores|rdisp[16]~174_combout  = ( \banco_registradores|regs[3][16]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & (\banco_registradores|regs[1][16]~q ))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[2][16]~q )) # 
// (\disp_reg[0]~input_o ))) ) ) # ( !\banco_registradores|regs[3][16]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & (\banco_registradores|regs[1][16]~q ))) # (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[2][16]~q 
// )))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[1][16]~q ),
	.datad(!\banco_registradores|regs[2][16]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~174 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~174 .lut_mask = 64'h0246024613571357;
defparam \banco_registradores|rdisp[16]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N42
cyclonev_lcell_comb \banco_registradores|rdisp[16]~172 (
// Equation(s):
// \banco_registradores|rdisp[16]~172_combout  = ( \banco_registradores|regs[12][16]~q  & ( \banco_registradores|regs[13][16]~q  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][16]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[15][16]~q )))) ) ) ) # ( !\banco_registradores|regs[12][16]~q  & ( \banco_registradores|regs[13][16]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[14][16]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][16]~q ))))) ) ) ) # ( \banco_registradores|regs[12][16]~q  & ( !\banco_registradores|regs[13][16]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o 
// )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][16]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][16]~q ))))) ) ) ) # ( !\banco_registradores|regs[12][16]~q  & ( 
// !\banco_registradores|regs[13][16]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[14][16]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][16]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[14][16]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[15][16]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[12][16]~q ),
	.dataf(!\banco_registradores|regs[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~172 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~172 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \banco_registradores|rdisp[16]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N21
cyclonev_lcell_comb \banco_registradores|rdisp[16]~175 (
// Equation(s):
// \banco_registradores|rdisp[16]~175_combout  = ( \disp_reg[3]~input_o  & ( (\disp_reg[2]~input_o  & \banco_registradores|rdisp[16]~172_combout ) ) ) # ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|rdisp[16]~174_combout ))) # 
// (\disp_reg[2]~input_o  & (\banco_registradores|rdisp[16]~173_combout )) ) )

	.dataa(!\banco_registradores|rdisp[16]~173_combout ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|rdisp[16]~174_combout ),
	.datad(!\banco_registradores|rdisp[16]~172_combout ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~175 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~175 .lut_mask = 64'h1D1D00331D1D0033;
defparam \banco_registradores|rdisp[16]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N6
cyclonev_lcell_comb \banco_registradores|rdisp[16]~176 (
// Equation(s):
// \banco_registradores|rdisp[16]~176_combout  = ( \banco_registradores|rdisp[16]~175_combout  & ( (!\disp_reg[4]~input_o ) # (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[16]~166_combout )) # 
// (\banco_registradores|rdisp[16]~171_combout )) ) ) # ( !\banco_registradores|rdisp[16]~175_combout  & ( (!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[31]~1_combout  & (\banco_registradores|rdisp[16]~166_combout ))) # (\disp_reg[4]~input_o  & 
// (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[16]~166_combout )) # (\banco_registradores|rdisp[16]~171_combout ))) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~1_combout ),
	.datac(!\banco_registradores|rdisp[16]~166_combout ),
	.datad(!\banco_registradores|rdisp[16]~171_combout ),
	.datae(!\banco_registradores|rdisp[16]~175_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[16]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[16]~176 .extended_lut = "off";
defparam \banco_registradores|rdisp[16]~176 .lut_mask = 64'h0357ABFF0357ABFF;
defparam \banco_registradores|rdisp[16]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \banco_registradores|rdisp[15]~180 (
// Equation(s):
// \banco_registradores|rdisp[15]~180_combout  = ( \banco_registradores|regs[30][15]~q  & ( \banco_registradores|regs[22][15]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][15]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[26][15]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[30][15]~q  & ( \banco_registradores|regs[22][15]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][15]~q )) 
// # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[26][15]~q ))))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[30][15]~q  & ( !\banco_registradores|regs[22][15]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][15]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[26][15]~q ))))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[30][15]~q  & ( 
// !\banco_registradores|regs[22][15]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][15]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[26][15]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[18][15]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[26][15]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[30][15]~q ),
	.dataf(!\banco_registradores|regs[22][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~180 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~180 .lut_mask = 64'h440C443F770C773F;
defparam \banco_registradores|rdisp[15]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N0
cyclonev_lcell_comb \banco_registradores|rdisp[15]~181 (
// Equation(s):
// \banco_registradores|rdisp[15]~181_combout  = ( \banco_registradores|regs[19][15]~q  & ( \banco_registradores|regs[31][15]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[23][15]~q ))) # (\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[27][15]~q ) # (\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[19][15]~q  & ( \banco_registradores|regs[31][15]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][15]~q  & (\disp_reg[2]~input_o ))) 
// # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[27][15]~q ) # (\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[19][15]~q  & ( !\banco_registradores|regs[31][15]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[23][15]~q ))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o  & \banco_registradores|regs[27][15]~q )))) ) ) ) # ( !\banco_registradores|regs[19][15]~q  & ( !\banco_registradores|regs[31][15]~q  & ( (!\disp_reg[3]~input_o  
// & (\banco_registradores|regs[23][15]~q  & (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o  & \banco_registradores|regs[27][15]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[23][15]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[27][15]~q ),
	.datae(!\banco_registradores|regs[19][15]~q ),
	.dataf(!\banco_registradores|regs[31][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~181 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~181 .lut_mask = 64'h0434C4F40737C7F7;
defparam \banco_registradores|rdisp[15]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N36
cyclonev_lcell_comb \banco_registradores|rdisp[15]~178 (
// Equation(s):
// \banco_registradores|rdisp[15]~178_combout  = ( \banco_registradores|regs[24][15]~q  & ( \banco_registradores|regs[20][15]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[16][15]~q ))) # (\disp_reg[2]~input_o  & 
// (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[28][15]~q )))) ) ) ) # ( !\banco_registradores|regs[24][15]~q  & ( \banco_registradores|regs[20][15]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][15]~q  & ((!\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[28][15]~q )))) ) ) ) # ( \banco_registradores|regs[24][15]~q  & ( !\banco_registradores|regs[20][15]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # 
// (\banco_registradores|regs[16][15]~q ))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[28][15]~q  & \disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[24][15]~q  & ( !\banco_registradores|regs[20][15]~q  & ( (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[16][15]~q  & ((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[28][15]~q  & \disp_reg[3]~input_o )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[16][15]~q ),
	.datac(!\banco_registradores|regs[28][15]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[24][15]~q ),
	.dataf(!\banco_registradores|regs[20][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~178 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~178 .lut_mask = 64'h220522AF770577AF;
defparam \banco_registradores|rdisp[15]~178 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N33
cyclonev_lcell_comb \banco_registradores|rdisp[15]~179 (
// Equation(s):
// \banco_registradores|rdisp[15]~179_combout  = ( \disp_reg[2]~input_o  & ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[29][15]~q  ) ) ) # ( !\disp_reg[2]~input_o  & ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[25][15]~q  ) ) ) # ( 
// \disp_reg[2]~input_o  & ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[21][15]~q  ) ) ) # ( !\disp_reg[2]~input_o  & ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[17][15]~q  ) ) )

	.dataa(!\banco_registradores|regs[17][15]~q ),
	.datab(!\banco_registradores|regs[29][15]~q ),
	.datac(!\banco_registradores|regs[25][15]~q ),
	.datad(!\banco_registradores|regs[21][15]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~179 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~179 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rdisp[15]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \banco_registradores|rdisp[15]~182 (
// Equation(s):
// \banco_registradores|rdisp[15]~182_combout  = ( \disp_reg[0]~input_o  & ( \disp_reg[1]~input_o  & ( \banco_registradores|rdisp[15]~181_combout  ) ) ) # ( !\disp_reg[0]~input_o  & ( \disp_reg[1]~input_o  & ( \banco_registradores|rdisp[15]~180_combout  ) ) 
// ) # ( \disp_reg[0]~input_o  & ( !\disp_reg[1]~input_o  & ( \banco_registradores|rdisp[15]~179_combout  ) ) ) # ( !\disp_reg[0]~input_o  & ( !\disp_reg[1]~input_o  & ( \banco_registradores|rdisp[15]~178_combout  ) ) )

	.dataa(!\banco_registradores|rdisp[15]~180_combout ),
	.datab(!\banco_registradores|rdisp[15]~181_combout ),
	.datac(!\banco_registradores|rdisp[15]~178_combout ),
	.datad(!\banco_registradores|rdisp[15]~179_combout ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~182 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~182 .lut_mask = 64'h0F0F00FF55553333;
defparam \banco_registradores|rdisp[15]~182 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N18
cyclonev_lcell_comb \banco_registradores|rdisp[15]~183 (
// Equation(s):
// \banco_registradores|rdisp[15]~183_combout  = ( \banco_registradores|regs[12][15]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][15]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[15][15]~q ))) ) ) ) 
// # ( !\banco_registradores|regs[12][15]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][15]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[15][15]~q ))) ) ) ) # ( \banco_registradores|regs[12][15]~q  & 
// ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[14][15]~q ) ) ) ) # ( !\banco_registradores|regs[12][15]~q  & ( !\disp_reg[0]~input_o  & ( (\banco_registradores|regs[14][15]~q  & \disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[13][15]~q ),
	.datab(!\banco_registradores|regs[14][15]~q ),
	.datac(!\banco_registradores|regs[15][15]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[12][15]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~183 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~183 .lut_mask = 64'h0033FF33550F550F;
defparam \banco_registradores|rdisp[15]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N18
cyclonev_lcell_comb \banco_registradores|rdisp[15]~184 (
// Equation(s):
// \banco_registradores|rdisp[15]~184_combout  = ( \banco_registradores|regs[7][15]~q  & ( \banco_registradores|regs[6][15]~q  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][15]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[5][15]~q ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[7][15]~q  & ( \banco_registradores|regs[6][15]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o ) # (\banco_registradores|regs[4][15]~q )))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][15]~q  & ((!\disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|regs[7][15]~q  & ( !\banco_registradores|regs[6][15]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[4][15]~q  & 
// !\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # (\banco_registradores|regs[5][15]~q ))) ) ) ) # ( !\banco_registradores|regs[7][15]~q  & ( !\banco_registradores|regs[6][15]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][15]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][15]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[5][15]~q ),
	.datab(!\banco_registradores|regs[4][15]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[7][15]~q ),
	.dataf(!\banco_registradores|regs[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~184 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~184 .lut_mask = 64'h3500350F35F035FF;
defparam \banco_registradores|rdisp[15]~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N51
cyclonev_lcell_comb \banco_registradores|rdisp[15]~185 (
// Equation(s):
// \banco_registradores|rdisp[15]~185_combout  = ( \banco_registradores|regs[1][15]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][15]~q )) # (\disp_reg[0]~input_o 
//  & ((\banco_registradores|regs[3][15]~q ))))) ) ) # ( !\banco_registradores|regs[1][15]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][15]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][15]~q ))))) 
// ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[2][15]~q ),
	.datad(!\banco_registradores|regs[3][15]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~185 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~185 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rdisp[15]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N12
cyclonev_lcell_comb \banco_registradores|rdisp[15]~186 (
// Equation(s):
// \banco_registradores|rdisp[15]~186_combout  = ( \banco_registradores|rdisp[15]~185_combout  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[15]~184_combout ))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[15]~183_combout )))) ) ) # ( !\banco_registradores|rdisp[15]~185_combout  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[15]~184_combout ))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[15]~183_combout )))) ) )

	.dataa(!\banco_registradores|rdisp[15]~183_combout ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|rdisp[15]~184_combout ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[15]~185_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~186 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~186 .lut_mask = 64'h03110311CF11CF11;
defparam \banco_registradores|rdisp[15]~186 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N0
cyclonev_lcell_comb \banco_registradores|rdisp[15]~177 (
// Equation(s):
// \banco_registradores|rdisp[15]~177_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[8][15]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[9][15]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[11][15]~q ))) ) ) ) # 
// ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[8][15]~q  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[10][15]~q ) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[8][15]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[9][15]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[11][15]~q ))) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[8][15]~q  & ( (\banco_registradores|regs[10][15]~q  & \disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[9][15]~q ),
	.datab(!\banco_registradores|regs[10][15]~q ),
	.datac(!\banco_registradores|regs[11][15]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~177 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~177 .lut_mask = 64'h0033550FFF33550F;
defparam \banco_registradores|rdisp[15]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N51
cyclonev_lcell_comb \banco_registradores|rdisp[15]~187 (
// Equation(s):
// \banco_registradores|rdisp[15]~187_combout  = ( \banco_registradores|rdisp[15]~177_combout  & ( ((!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[15]~186_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[15]~182_combout ))) # 
// (\banco_registradores|rdisp[31]~1_combout ) ) ) # ( !\banco_registradores|rdisp[15]~177_combout  & ( (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[15]~186_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[15]~182_combout )) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~1_combout ),
	.datac(!\banco_registradores|rdisp[15]~182_combout ),
	.datad(!\banco_registradores|rdisp[15]~186_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[15]~177_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[15]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[15]~187 .extended_lut = "off";
defparam \banco_registradores|rdisp[15]~187 .lut_mask = 64'h05AF05AF37BF37BF;
defparam \banco_registradores|rdisp[15]~187 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N30
cyclonev_lcell_comb \banco_registradores|rdisp[14]~191 (
// Equation(s):
// \banco_registradores|rdisp[14]~191_combout  = ( \banco_registradores|regs[26][14]~q  & ( \banco_registradores|regs[22][14]~q  & ( (!\disp_reg[2]~input_o  & (((\banco_registradores|regs[18][14]~q ) # (\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & 
// (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[30][14]~q ))) ) ) ) # ( !\banco_registradores|regs[26][14]~q  & ( \banco_registradores|regs[22][14]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o  & \banco_registradores|regs[18][14]~q 
// )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[30][14]~q ))) ) ) ) # ( \banco_registradores|regs[26][14]~q  & ( !\banco_registradores|regs[22][14]~q  & ( (!\disp_reg[2]~input_o  & 
// (((\banco_registradores|regs[18][14]~q ) # (\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][14]~q  & (\disp_reg[3]~input_o ))) ) ) ) # ( !\banco_registradores|regs[26][14]~q  & ( !\banco_registradores|regs[22][14]~q  & 
// ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o  & \banco_registradores|regs[18][14]~q )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][14]~q  & (\disp_reg[3]~input_o ))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[30][14]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[18][14]~q ),
	.datae(!\banco_registradores|regs[26][14]~q ),
	.dataf(!\banco_registradores|regs[22][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~191 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~191 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \banco_registradores|rdisp[14]~191 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N33
cyclonev_lcell_comb \banco_registradores|rdisp[14]~190 (
// Equation(s):
// \banco_registradores|rdisp[14]~190_combout  = ( \banco_registradores|regs[17][14]~q  & ( \banco_registradores|regs[29][14]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[25][14]~q ))) # (\disp_reg[2]~input_o  & 
// (((\banco_registradores|regs[21][14]~q ) # (\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[17][14]~q  & ( \banco_registradores|regs[29][14]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[25][14]~q  & (\disp_reg[3]~input_o ))) 
// # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[21][14]~q ) # (\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[17][14]~q  & ( !\banco_registradores|regs[29][14]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # 
// (\banco_registradores|regs[25][14]~q ))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o  & \banco_registradores|regs[21][14]~q )))) ) ) ) # ( !\banco_registradores|regs[17][14]~q  & ( !\banco_registradores|regs[29][14]~q  & ( (!\disp_reg[2]~input_o  
// & (\banco_registradores|regs[25][14]~q  & (\disp_reg[3]~input_o ))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o  & \banco_registradores|regs[21][14]~q )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[25][14]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[21][14]~q ),
	.datae(!\banco_registradores|regs[17][14]~q ),
	.dataf(!\banco_registradores|regs[29][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~190 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~190 .lut_mask = 64'h0252A2F20757A7F7;
defparam \banco_registradores|rdisp[14]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N30
cyclonev_lcell_comb \banco_registradores|rdisp[14]~189 (
// Equation(s):
// \banco_registradores|rdisp[14]~189_combout  = ( \banco_registradores|regs[20][14]~q  & ( \banco_registradores|regs[16][14]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][14]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[28][14]~q )))) ) ) ) # ( !\banco_registradores|regs[20][14]~q  & ( \banco_registradores|regs[16][14]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[24][14]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][14]~q ))))) ) ) ) # ( \banco_registradores|regs[20][14]~q  & ( !\banco_registradores|regs[16][14]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][14]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][14]~q ))))) ) ) ) # ( !\banco_registradores|regs[20][14]~q  & ( 
// !\banco_registradores|regs[16][14]~q  & ( (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][14]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[28][14]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[24][14]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[28][14]~q ),
	.datae(!\banco_registradores|regs[20][14]~q ),
	.dataf(!\banco_registradores|regs[16][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~189 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~189 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \banco_registradores|rdisp[14]~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y8_N18
cyclonev_lcell_comb \banco_registradores|rdisp[14]~192 (
// Equation(s):
// \banco_registradores|rdisp[14]~192_combout  = ( \banco_registradores|regs[23][14]~q  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|regs[31][14]~q ) ) ) ) # ( !\banco_registradores|regs[23][14]~q  & ( \disp_reg[2]~input_o  
// & ( (\banco_registradores|regs[31][14]~q  & \disp_reg[3]~input_o ) ) ) ) # ( \banco_registradores|regs[23][14]~q  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][14]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[27][14]~q )) ) ) ) # ( !\banco_registradores|regs[23][14]~q  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][14]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][14]~q )) ) 
// ) )

	.dataa(!\banco_registradores|regs[27][14]~q ),
	.datab(!\banco_registradores|regs[31][14]~q ),
	.datac(!\banco_registradores|regs[19][14]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[23][14]~q ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~192 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~192 .lut_mask = 64'h0F550F550033FF33;
defparam \banco_registradores|rdisp[14]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N36
cyclonev_lcell_comb \banco_registradores|rdisp[14]~193 (
// Equation(s):
// \banco_registradores|rdisp[14]~193_combout  = ( \banco_registradores|rdisp[14]~189_combout  & ( \banco_registradores|rdisp[14]~192_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[14]~190_combout )))) # 
// (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[14]~191_combout ))) ) ) ) # ( !\banco_registradores|rdisp[14]~189_combout  & ( \banco_registradores|rdisp[14]~192_combout  & ( (!\disp_reg[1]~input_o  & 
// (((\banco_registradores|rdisp[14]~190_combout  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[14]~191_combout ))) ) ) ) # ( \banco_registradores|rdisp[14]~189_combout  & ( 
// !\banco_registradores|rdisp[14]~192_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[14]~190_combout )))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[14]~191_combout  & ((!\disp_reg[0]~input_o )))) 
// ) ) ) # ( !\banco_registradores|rdisp[14]~189_combout  & ( !\banco_registradores|rdisp[14]~192_combout  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|rdisp[14]~190_combout  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[14]~191_combout  & ((!\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|rdisp[14]~191_combout ),
	.datac(!\banco_registradores|rdisp[14]~190_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[14]~189_combout ),
	.dataf(!\banco_registradores|rdisp[14]~192_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~193 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~193 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \banco_registradores|rdisp[14]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N30
cyclonev_lcell_comb \banco_registradores|rdisp[14]~195 (
// Equation(s):
// \banco_registradores|rdisp[14]~195_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[5][14]~q  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[7][14]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[5][14]~q  & ( 
// (!\disp_reg[1]~input_o  & (\banco_registradores|regs[4][14]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[6][14]~q ))) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[5][14]~q  & ( (\banco_registradores|regs[7][14]~q  & 
// \disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[5][14]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[4][14]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[6][14]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[4][14]~q ),
	.datab(!\banco_registradores|regs[7][14]~q ),
	.datac(!\banco_registradores|regs[6][14]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[5][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~195 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~195 .lut_mask = 64'h550F0033550FFF33;
defparam \banco_registradores|rdisp[14]~195 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \banco_registradores|rdisp[14]~196 (
// Equation(s):
// \banco_registradores|rdisp[14]~196_combout  = ( \banco_registradores|regs[2][14]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & ((\banco_registradores|regs[1][14]~q )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ) # 
// ((\banco_registradores|regs[3][14]~q )))) ) ) # ( !\banco_registradores|regs[2][14]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[1][14]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[3][14]~q )))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[3][14]~q ),
	.datad(!\banco_registradores|regs[1][14]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~196 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~196 .lut_mask = 64'h0123012345674567;
defparam \banco_registradores|rdisp[14]~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N51
cyclonev_lcell_comb \banco_registradores|rdisp[14]~194 (
// Equation(s):
// \banco_registradores|rdisp[14]~194_combout  = ( \banco_registradores|regs[14][14]~q  & ( \banco_registradores|regs[12][14]~q  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][14]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[15][14]~q )))) ) ) ) # ( !\banco_registradores|regs[14][14]~q  & ( \banco_registradores|regs[12][14]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[13][14]~q ))) # 
// (\disp_reg[1]~input_o  & (((\banco_registradores|regs[15][14]~q  & \disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[14][14]~q  & ( !\banco_registradores|regs[12][14]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][14]~q  & 
// ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[15][14]~q )))) ) ) ) # ( !\banco_registradores|regs[14][14]~q  & ( !\banco_registradores|regs[12][14]~q  & ( (\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][14]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[15][14]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[13][14]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[15][14]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[14][14]~q ),
	.dataf(!\banco_registradores|regs[12][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~194 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~194 .lut_mask = 64'h00473347CC47FF47;
defparam \banco_registradores|rdisp[14]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N21
cyclonev_lcell_comb \banco_registradores|rdisp[14]~197 (
// Equation(s):
// \banco_registradores|rdisp[14]~197_combout  = ( \banco_registradores|rdisp[14]~194_combout  & ( \disp_reg[2]~input_o  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|rdisp[14]~195_combout ) ) ) ) # ( !\banco_registradores|rdisp[14]~194_combout  & ( 
// \disp_reg[2]~input_o  & ( (\banco_registradores|rdisp[14]~195_combout  & !\disp_reg[3]~input_o ) ) ) ) # ( \banco_registradores|rdisp[14]~194_combout  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & \banco_registradores|rdisp[14]~196_combout ) ) 
// ) ) # ( !\banco_registradores|rdisp[14]~194_combout  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & \banco_registradores|rdisp[14]~196_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[14]~195_combout ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(gnd),
	.datad(!\banco_registradores|rdisp[14]~196_combout ),
	.datae(!\banco_registradores|rdisp[14]~194_combout ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~197 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~197 .lut_mask = 64'h00CC00CC44447777;
defparam \banco_registradores|rdisp[14]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N27
cyclonev_lcell_comb \banco_registradores|rdisp[14]~188 (
// Equation(s):
// \banco_registradores|rdisp[14]~188_combout  = ( \banco_registradores|regs[10][14]~q  & ( \banco_registradores|regs[8][14]~q  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][14]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[11][14]~q ))) ) ) ) # ( !\banco_registradores|regs[10][14]~q  & ( \banco_registradores|regs[8][14]~q  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[9][14]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][14]~q )))) ) ) ) # ( \banco_registradores|regs[10][14]~q  & ( !\banco_registradores|regs[8][14]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o 
// )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][14]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][14]~q )))) ) ) ) # ( !\banco_registradores|regs[10][14]~q  & ( 
// !\banco_registradores|regs[8][14]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[9][14]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][14]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[11][14]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[9][14]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[10][14]~q ),
	.dataf(!\banco_registradores|regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~188 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~188 .lut_mask = 64'h031103DDCF11CFDD;
defparam \banco_registradores|rdisp[14]~188 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N18
cyclonev_lcell_comb \banco_registradores|rdisp[14]~198 (
// Equation(s):
// \banco_registradores|rdisp[14]~198_combout  = ( \banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[14]~188_combout  ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[14]~188_combout  & ( 
// (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[14]~197_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[14]~193_combout )) ) ) ) # ( \banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[14]~188_combout  & ( 
// (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[14]~197_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[14]~193_combout )) ) ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( !\banco_registradores|rdisp[14]~188_combout  & ( 
// (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[14]~197_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[14]~193_combout )) ) ) )

	.dataa(!\banco_registradores|rdisp[14]~193_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[14]~197_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[31]~1_combout ),
	.dataf(!\banco_registradores|rdisp[14]~188_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[14]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[14]~198 .extended_lut = "off";
defparam \banco_registradores|rdisp[14]~198 .lut_mask = 64'h1D1D1D1D1D1DFFFF;
defparam \banco_registradores|rdisp[14]~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N30
cyclonev_lcell_comb \banco_registradores|rdisp[13]~199 (
// Equation(s):
// \banco_registradores|rdisp[13]~199_combout  = ( \banco_registradores|regs[10][13]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[11][13]~q ) ) ) ) # ( !\banco_registradores|regs[10][13]~q  & ( \disp_reg[1]~input_o  
// & ( (\banco_registradores|regs[11][13]~q  & \disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|regs[10][13]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[8][13]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[9][13]~q )) ) ) ) # ( !\banco_registradores|regs[10][13]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[8][13]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[9][13]~q )) ) ) 
// )

	.dataa(!\banco_registradores|regs[11][13]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[9][13]~q ),
	.datad(!\banco_registradores|regs[8][13]~q ),
	.datae(!\banco_registradores|regs[10][13]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~199 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~199 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \banco_registradores|rdisp[13]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N12
cyclonev_lcell_comb \banco_registradores|rdisp[13]~203 (
// Equation(s):
// \banco_registradores|rdisp[13]~203_combout  = ( \banco_registradores|regs[19][13]~q  & ( \banco_registradores|regs[27][13]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][13]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[31][13]~q )))) ) ) ) # ( !\banco_registradores|regs[19][13]~q  & ( \banco_registradores|regs[27][13]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[23][13]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[31][13]~q ))))) ) ) ) # ( \banco_registradores|regs[19][13]~q  & ( !\banco_registradores|regs[27][13]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][13]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[31][13]~q ))))) ) ) ) # ( !\banco_registradores|regs[19][13]~q  & ( 
// !\banco_registradores|regs[27][13]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][13]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[31][13]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[23][13]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[31][13]~q ),
	.datae(!\banco_registradores|regs[19][13]~q ),
	.dataf(!\banco_registradores|regs[27][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~203 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~203 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \banco_registradores|rdisp[13]~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N51
cyclonev_lcell_comb \banco_registradores|rdisp[13]~201 (
// Equation(s):
// \banco_registradores|rdisp[13]~201_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[29][13]~q  & ( (\banco_registradores|regs[25][13]~q ) # (\disp_reg[2]~input_o ) ) ) ) # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[29][13]~q  & 
// ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][13]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[21][13]~q )) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[29][13]~q  & ( (!\disp_reg[2]~input_o  & 
// \banco_registradores|regs[25][13]~q ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[29][13]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][13]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[21][13]~q )) ) ) 
// )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[21][13]~q ),
	.datac(!\banco_registradores|regs[17][13]~q ),
	.datad(!\banco_registradores|regs[25][13]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[29][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~201 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~201 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \banco_registradores|rdisp[13]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N51
cyclonev_lcell_comb \banco_registradores|rdisp[13]~202 (
// Equation(s):
// \banco_registradores|rdisp[13]~202_combout  = ( \banco_registradores|regs[22][13]~q  & ( \banco_registradores|regs[18][13]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][13]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[30][13]~q ))) ) ) ) # ( !\banco_registradores|regs[22][13]~q  & ( \banco_registradores|regs[18][13]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[26][13]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][13]~q )))) ) ) ) # ( \banco_registradores|regs[22][13]~q  & ( !\banco_registradores|regs[18][13]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][13]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][13]~q )))) ) ) ) # ( !\banco_registradores|regs[22][13]~q  & ( 
// !\banco_registradores|regs[18][13]~q  & ( (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][13]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][13]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[30][13]~q ),
	.datab(!\banco_registradores|regs[26][13]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[22][13]~q ),
	.dataf(!\banco_registradores|regs[18][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~202 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~202 .lut_mask = 64'h030503F5F305F3F5;
defparam \banco_registradores|rdisp[13]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N51
cyclonev_lcell_comb \banco_registradores|rdisp[13]~200 (
// Equation(s):
// \banco_registradores|rdisp[13]~200_combout  = ( \banco_registradores|regs[24][13]~q  & ( \banco_registradores|regs[16][13]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[20][13]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[28][13]~q ))) ) ) ) # ( !\banco_registradores|regs[24][13]~q  & ( \banco_registradores|regs[16][13]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[20][13]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[28][13]~q )))) ) ) ) # ( \banco_registradores|regs[24][13]~q  & ( !\banco_registradores|regs[16][13]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o 
// )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[20][13]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[28][13]~q )))) ) ) ) # ( !\banco_registradores|regs[24][13]~q  & ( 
// !\banco_registradores|regs[16][13]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[20][13]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[28][13]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[28][13]~q ),
	.datab(!\banco_registradores|regs[20][13]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[24][13]~q ),
	.dataf(!\banco_registradores|regs[16][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~200 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~200 .lut_mask = 64'h030503F5F305F3F5;
defparam \banco_registradores|rdisp[13]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N30
cyclonev_lcell_comb \banco_registradores|rdisp[13]~204 (
// Equation(s):
// \banco_registradores|rdisp[13]~204_combout  = ( \banco_registradores|rdisp[13]~202_combout  & ( \banco_registradores|rdisp[13]~200_combout  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[13]~201_combout ))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[13]~203_combout ))) ) ) ) # ( !\banco_registradores|rdisp[13]~202_combout  & ( \banco_registradores|rdisp[13]~200_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # 
// (\banco_registradores|rdisp[13]~201_combout )))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[13]~203_combout  & ((\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|rdisp[13]~202_combout  & ( !\banco_registradores|rdisp[13]~200_combout  & 
// ( (!\disp_reg[1]~input_o  & (((\banco_registradores|rdisp[13]~201_combout  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[13]~203_combout ))) ) ) ) # ( 
// !\banco_registradores|rdisp[13]~202_combout  & ( !\banco_registradores|rdisp[13]~200_combout  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[13]~201_combout ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[13]~203_combout )))) ) ) )

	.dataa(!\banco_registradores|rdisp[13]~203_combout ),
	.datab(!\banco_registradores|rdisp[13]~201_combout ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[13]~202_combout ),
	.dataf(!\banco_registradores|rdisp[13]~200_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~204 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~204 .lut_mask = 64'h00350F35F035FF35;
defparam \banco_registradores|rdisp[13]~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \banco_registradores|rdisp[13]~207 (
// Equation(s):
// \banco_registradores|rdisp[13]~207_combout  = ( \banco_registradores|regs[2][13]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & ((\banco_registradores|regs[1][13]~q )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ) # 
// ((\banco_registradores|regs[3][13]~q )))) ) ) # ( !\banco_registradores|regs[2][13]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[1][13]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[3][13]~q )))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[3][13]~q ),
	.datad(!\banco_registradores|regs[1][13]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[2][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~207 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~207 .lut_mask = 64'h0123012345674567;
defparam \banco_registradores|rdisp[13]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \banco_registradores|rdisp[13]~205 (
// Equation(s):
// \banco_registradores|rdisp[13]~205_combout  = ( \banco_registradores|regs[15][13]~q  & ( \banco_registradores|regs[14][13]~q  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][13]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[13][13]~q )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][13]~q  & ( \banco_registradores|regs[14][13]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # (\banco_registradores|regs[12][13]~q 
// ))) # (\disp_reg[0]~input_o  & (((\banco_registradores|regs[13][13]~q  & !\disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|regs[15][13]~q  & ( !\banco_registradores|regs[14][13]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][13]~q 
//  & ((!\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o ) # (\banco_registradores|regs[13][13]~q )))) ) ) ) # ( !\banco_registradores|regs[15][13]~q  & ( !\banco_registradores|regs[14][13]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][13]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[13][13]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[12][13]~q ),
	.datab(!\banco_registradores|regs[13][13]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[15][13]~q ),
	.dataf(!\banco_registradores|regs[14][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~205 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~205 .lut_mask = 64'h5300530F53F053FF;
defparam \banco_registradores|rdisp[13]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y11_N3
cyclonev_lcell_comb \banco_registradores|rdisp[13]~206 (
// Equation(s):
// \banco_registradores|rdisp[13]~206_combout  = ( \banco_registradores|regs[7][13]~q  & ( \disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o ) # (\banco_registradores|regs[6][13]~q ) ) ) ) # ( !\banco_registradores|regs[7][13]~q  & ( \disp_reg[1]~input_o  & ( 
// (\banco_registradores|regs[6][13]~q  & !\disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|regs[7][13]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][13]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[5][13]~q )) ) ) ) # ( !\banco_registradores|regs[7][13]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][13]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][13]~q )) ) ) )

	.dataa(!\banco_registradores|regs[5][13]~q ),
	.datab(!\banco_registradores|regs[4][13]~q ),
	.datac(!\banco_registradores|regs[6][13]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[7][13]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~206 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~206 .lut_mask = 64'h335533550F000FFF;
defparam \banco_registradores|rdisp[13]~206 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N33
cyclonev_lcell_comb \banco_registradores|rdisp[13]~208 (
// Equation(s):
// \banco_registradores|rdisp[13]~208_combout  = ( \banco_registradores|rdisp[13]~205_combout  & ( \banco_registradores|rdisp[13]~206_combout  & ( ((!\disp_reg[3]~input_o  & \banco_registradores|rdisp[13]~207_combout )) # (\disp_reg[2]~input_o ) ) ) ) # ( 
// !\banco_registradores|rdisp[13]~205_combout  & ( \banco_registradores|rdisp[13]~206_combout  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[13]~207_combout ) # (\disp_reg[2]~input_o ))) ) ) ) # ( \banco_registradores|rdisp[13]~205_combout  & ( 
// !\banco_registradores|rdisp[13]~206_combout  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & \banco_registradores|rdisp[13]~207_combout )) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o )) ) ) ) # ( !\banco_registradores|rdisp[13]~205_combout  & 
// ( !\banco_registradores|rdisp[13]~206_combout  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & \banco_registradores|rdisp[13]~207_combout )) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(gnd),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|rdisp[13]~207_combout ),
	.datae(!\banco_registradores|rdisp[13]~205_combout ),
	.dataf(!\banco_registradores|rdisp[13]~206_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~208 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~208 .lut_mask = 64'h00A005A50AAA0FAF;
defparam \banco_registradores|rdisp[13]~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \banco_registradores|rdisp[13]~209 (
// Equation(s):
// \banco_registradores|rdisp[13]~209_combout  = ( \banco_registradores|rdisp[13]~208_combout  & ( (!\disp_reg[4]~input_o ) # (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[13]~199_combout )) # 
// (\banco_registradores|rdisp[13]~204_combout )) ) ) # ( !\banco_registradores|rdisp[13]~208_combout  & ( (!\banco_registradores|rdisp[31]~1_combout  & (\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[13]~204_combout )))) # 
// (\banco_registradores|rdisp[31]~1_combout  & (((\disp_reg[4]~input_o  & \banco_registradores|rdisp[13]~204_combout )) # (\banco_registradores|rdisp[13]~199_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[13]~199_combout ),
	.datad(!\banco_registradores|rdisp[13]~204_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[13]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[13]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[13]~209 .extended_lut = "off";
defparam \banco_registradores|rdisp[13]~209 .lut_mask = 64'h05370537CDFFCDFF;
defparam \banco_registradores|rdisp[13]~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \banco_registradores|rdisp[12]~210 (
// Equation(s):
// \banco_registradores|rdisp[12]~210_combout  = ( \banco_registradores|regs[9][12]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][12]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][12]~q )) ) ) ) 
// # ( !\banco_registradores|regs[9][12]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][12]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][12]~q )) ) ) ) # ( \banco_registradores|regs[9][12]~q  & ( 
// !\disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o ) # (\banco_registradores|regs[8][12]~q ) ) ) ) # ( !\banco_registradores|regs[9][12]~q  & ( !\disp_reg[1]~input_o  & ( (\banco_registradores|regs[8][12]~q  & !\disp_reg[0]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[8][12]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[11][12]~q ),
	.datad(!\banco_registradores|regs[10][12]~q ),
	.datae(!\banco_registradores|regs[9][12]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~210 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~210 .lut_mask = 64'h4444777703CF03CF;
defparam \banco_registradores|rdisp[12]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y12_N48
cyclonev_lcell_comb \banco_registradores|rdisp[12]~216 (
// Equation(s):
// \banco_registradores|rdisp[12]~216_combout  = ( \banco_registradores|regs[15][12]~q  & ( \banco_registradores|regs[13][12]~q  & ( ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[12][12]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[14][12]~q ))) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][12]~q  & ( \banco_registradores|regs[13][12]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][12]~q ) # (\disp_reg[0]~input_o )))) 
// # (\disp_reg[1]~input_o  & (\banco_registradores|regs[14][12]~q  & (!\disp_reg[0]~input_o ))) ) ) ) # ( \banco_registradores|regs[15][12]~q  & ( !\banco_registradores|regs[13][12]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o  & 
// \banco_registradores|regs[12][12]~q )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[14][12]~q ))) ) ) ) # ( !\banco_registradores|regs[15][12]~q  & ( !\banco_registradores|regs[13][12]~q  & ( (!\disp_reg[0]~input_o  
// & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[12][12]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[14][12]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[14][12]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[12][12]~q ),
	.datae(!\banco_registradores|regs[15][12]~q ),
	.dataf(!\banco_registradores|regs[13][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~216 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~216 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \banco_registradores|rdisp[12]~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N45
cyclonev_lcell_comb \banco_registradores|rdisp[12]~218 (
// Equation(s):
// \banco_registradores|rdisp[12]~218_combout  = ( \banco_registradores|regs[1][12]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[2][12]~q ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|regs[3][12]~q )))) ) ) # ( !\banco_registradores|regs[1][12]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[2][12]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[3][12]~q )))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[3][12]~q ),
	.datad(!\banco_registradores|regs[2][12]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~218 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~218 .lut_mask = 64'h0145014523672367;
defparam \banco_registradores|rdisp[12]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N21
cyclonev_lcell_comb \banco_registradores|rdisp[12]~217 (
// Equation(s):
// \banco_registradores|rdisp[12]~217_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[6][12]~q  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[5][12]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[7][12]~q )) ) ) ) # 
// ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[6][12]~q  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[4][12]~q ) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[6][12]~q  & ( (!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[5][12]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[7][12]~q )) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[6][12]~q  & ( (\banco_registradores|regs[4][12]~q  & !\disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[4][12]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[7][12]~q ),
	.datad(!\banco_registradores|regs[5][12]~q ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~217 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~217 .lut_mask = 64'h444403CF777703CF;
defparam \banco_registradores|rdisp[12]~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N15
cyclonev_lcell_comb \banco_registradores|rdisp[12]~219 (
// Equation(s):
// \banco_registradores|rdisp[12]~219_combout  = ( \banco_registradores|rdisp[12]~217_combout  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|rdisp[12]~218_combout ) # (\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|rdisp[12]~216_combout  & (\disp_reg[2]~input_o ))) ) ) # ( !\banco_registradores|rdisp[12]~217_combout  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o  & \banco_registradores|rdisp[12]~218_combout )))) # (\disp_reg[3]~input_o 
//  & (\banco_registradores|rdisp[12]~216_combout  & (\disp_reg[2]~input_o ))) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[12]~216_combout ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|rdisp[12]~218_combout ),
	.datae(!\banco_registradores|rdisp[12]~217_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~219 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~219 .lut_mask = 64'h01A10BAB01A10BAB;
defparam \banco_registradores|rdisp[12]~219 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N0
cyclonev_lcell_comb \banco_registradores|rdisp[12]~214 (
// Equation(s):
// \banco_registradores|rdisp[12]~214_combout  = ( \banco_registradores|regs[23][12]~q  & ( \banco_registradores|regs[27][12]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[19][12]~q )) # (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o ) # ((\banco_registradores|regs[31][12]~q )))) ) ) ) # ( !\banco_registradores|regs[23][12]~q  & ( \banco_registradores|regs[27][12]~q  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][12]~q 
// )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o ) # ((\banco_registradores|regs[31][12]~q )))) ) ) ) # ( \banco_registradores|regs[23][12]~q  & ( !\banco_registradores|regs[27][12]~q  & ( (!\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[19][12]~q )) # (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][12]~q ))) ) ) ) # ( !\banco_registradores|regs[23][12]~q  & ( !\banco_registradores|regs[27][12]~q  & 
// ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][12]~q )))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][12]~q ))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[31][12]~q ),
	.datad(!\banco_registradores|regs[19][12]~q ),
	.datae(!\banco_registradores|regs[23][12]~q ),
	.dataf(!\banco_registradores|regs[27][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~214 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~214 .lut_mask = 64'h018923AB45CD67EF;
defparam \banco_registradores|rdisp[12]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N3
cyclonev_lcell_comb \banco_registradores|rdisp[12]~213 (
// Equation(s):
// \banco_registradores|rdisp[12]~213_combout  = ( \banco_registradores|regs[22][12]~q  & ( \banco_registradores|regs[26][12]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[18][12]~q )))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[30][12]~q ))) ) ) ) # ( !\banco_registradores|regs[22][12]~q  & ( \banco_registradores|regs[26][12]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[18][12]~q  & !\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[30][12]~q ))) ) ) ) # ( \banco_registradores|regs[22][12]~q  & ( !\banco_registradores|regs[26][12]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # 
// (\banco_registradores|regs[18][12]~q )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][12]~q  & ((\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[22][12]~q  & ( !\banco_registradores|regs[26][12]~q  & ( (!\disp_reg[3]~input_o  
// & (((\banco_registradores|regs[18][12]~q  & !\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][12]~q  & ((\disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[30][12]~q ),
	.datab(!\banco_registradores|regs[18][12]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[22][12]~q ),
	.dataf(!\banco_registradores|regs[26][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~213 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~213 .lut_mask = 64'h300530F53F053FF5;
defparam \banco_registradores|rdisp[12]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N0
cyclonev_lcell_comb \banco_registradores|rdisp[12]~211 (
// Equation(s):
// \banco_registradores|rdisp[12]~211_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[24][12]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[20][12]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[28][12]~q )) ) ) ) 
// # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[24][12]~q  & ( (\banco_registradores|regs[16][12]~q ) # (\disp_reg[3]~input_o ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[24][12]~q  & ( (!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[20][12]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[28][12]~q )) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[24][12]~q  & ( (!\disp_reg[3]~input_o  & \banco_registradores|regs[16][12]~q ) ) ) 
// )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[28][12]~q ),
	.datac(!\banco_registradores|regs[16][12]~q ),
	.datad(!\banco_registradores|regs[20][12]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[24][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~211 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~211 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \banco_registradores|rdisp[12]~211 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N9
cyclonev_lcell_comb \banco_registradores|rdisp[12]~212 (
// Equation(s):
// \banco_registradores|rdisp[12]~212_combout  = ( \banco_registradores|regs[17][12]~q  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[21][12]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][12]~q )) ) ) ) 
// # ( !\banco_registradores|regs[17][12]~q  & ( \disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[21][12]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[29][12]~q )) ) ) ) # ( \banco_registradores|regs[17][12]~q  & 
// ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|regs[25][12]~q ) ) ) ) # ( !\banco_registradores|regs[17][12]~q  & ( !\disp_reg[2]~input_o  & ( (\disp_reg[3]~input_o  & \banco_registradores|regs[25][12]~q ) ) ) )

	.dataa(!\banco_registradores|regs[29][12]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[25][12]~q ),
	.datad(!\banco_registradores|regs[21][12]~q ),
	.datae(!\banco_registradores|regs[17][12]~q ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~212 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~212 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \banco_registradores|rdisp[12]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N39
cyclonev_lcell_comb \banco_registradores|rdisp[12]~215 (
// Equation(s):
// \banco_registradores|rdisp[12]~215_combout  = ( \banco_registradores|rdisp[12]~211_combout  & ( \banco_registradores|rdisp[12]~212_combout  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[12]~213_combout ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[12]~214_combout ))) ) ) ) # ( !\banco_registradores|rdisp[12]~211_combout  & ( \banco_registradores|rdisp[12]~212_combout  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) # 
// (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[12]~213_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[12]~214_combout )))) ) ) ) # ( \banco_registradores|rdisp[12]~211_combout  & ( 
// !\banco_registradores|rdisp[12]~212_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[12]~213_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[12]~214_combout )))) ) ) ) # ( !\banco_registradores|rdisp[12]~211_combout  & ( !\banco_registradores|rdisp[12]~212_combout  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[12]~213_combout 
// ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[12]~214_combout )))) ) ) )

	.dataa(!\banco_registradores|rdisp[12]~214_combout ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|rdisp[12]~213_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[12]~211_combout ),
	.dataf(!\banco_registradores|rdisp[12]~212_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~215 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~215 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \banco_registradores|rdisp[12]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N33
cyclonev_lcell_comb \banco_registradores|rdisp[12]~220 (
// Equation(s):
// \banco_registradores|rdisp[12]~220_combout  = ( \banco_registradores|rdisp[12]~215_combout  & ( (((\banco_registradores|rdisp[12]~210_combout  & \banco_registradores|rdisp[31]~1_combout )) # (\banco_registradores|rdisp[12]~219_combout )) # 
// (\disp_reg[4]~input_o ) ) ) # ( !\banco_registradores|rdisp[12]~215_combout  & ( (!\banco_registradores|rdisp[12]~210_combout  & (!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[12]~219_combout ))) # (\banco_registradores|rdisp[12]~210_combout  & 
// (((!\disp_reg[4]~input_o  & \banco_registradores|rdisp[12]~219_combout )) # (\banco_registradores|rdisp[31]~1_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[12]~210_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[12]~219_combout ),
	.datad(!\banco_registradores|rdisp[31]~1_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[12]~215_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[12]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[12]~220 .extended_lut = "off";
defparam \banco_registradores|rdisp[12]~220 .lut_mask = 64'h0C5D0C5D3F7F3F7F;
defparam \banco_registradores|rdisp[12]~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N51
cyclonev_lcell_comb \banco_registradores|rdisp[11]~224 (
// Equation(s):
// \banco_registradores|rdisp[11]~224_combout  = ( \banco_registradores|regs[30][11]~q  & ( \disp_reg[3]~input_o  & ( (\disp_reg[2]~input_o ) # (\banco_registradores|regs[26][11]~q ) ) ) ) # ( !\banco_registradores|regs[30][11]~q  & ( \disp_reg[3]~input_o  & 
// ( (\banco_registradores|regs[26][11]~q  & !\disp_reg[2]~input_o ) ) ) ) # ( \banco_registradores|regs[30][11]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[18][11]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[22][11]~q )) ) ) ) # ( !\banco_registradores|regs[30][11]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[18][11]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[22][11]~q )) ) 
// ) )

	.dataa(!\banco_registradores|regs[22][11]~q ),
	.datab(!\banco_registradores|regs[18][11]~q ),
	.datac(!\banco_registradores|regs[26][11]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[30][11]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~224 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~224 .lut_mask = 64'h335533550F000FFF;
defparam \banco_registradores|rdisp[11]~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \banco_registradores|rdisp[11]~223 (
// Equation(s):
// \banco_registradores|rdisp[11]~223_combout  = ( \banco_registradores|regs[25][11]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[29][11]~q ) ) ) ) # ( !\banco_registradores|regs[25][11]~q  & ( \disp_reg[3]~input_o  
// & ( (\disp_reg[2]~input_o  & \banco_registradores|regs[29][11]~q ) ) ) ) # ( \banco_registradores|regs[25][11]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][11]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[21][11]~q )) ) ) ) # ( !\banco_registradores|regs[25][11]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][11]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[21][11]~q )) ) 
// ) )

	.dataa(!\banco_registradores|regs[21][11]~q ),
	.datab(!\banco_registradores|regs[17][11]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[29][11]~q ),
	.datae(!\banco_registradores|regs[25][11]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~223 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~223 .lut_mask = 64'h35353535000FF0FF;
defparam \banco_registradores|rdisp[11]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N30
cyclonev_lcell_comb \banco_registradores|rdisp[11]~225 (
// Equation(s):
// \banco_registradores|rdisp[11]~225_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[27][11]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[23][11]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][11]~q )) ) ) ) 
// # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[27][11]~q  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|regs[19][11]~q ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[27][11]~q  & ( (!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[23][11]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][11]~q )) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[27][11]~q  & ( (\banco_registradores|regs[19][11]~q  & !\disp_reg[3]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[31][11]~q ),
	.datab(!\banco_registradores|regs[23][11]~q ),
	.datac(!\banco_registradores|regs[19][11]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[27][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~225 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~225 .lut_mask = 64'h0F0033550FFF3355;
defparam \banco_registradores|rdisp[11]~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N3
cyclonev_lcell_comb \banco_registradores|rdisp[11]~222 (
// Equation(s):
// \banco_registradores|rdisp[11]~222_combout  = ( \banco_registradores|regs[16][11]~q  & ( \banco_registradores|regs[24][11]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][11]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[28][11]~q )))) ) ) ) # ( !\banco_registradores|regs[16][11]~q  & ( \banco_registradores|regs[24][11]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][11]~q  & ((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  
// & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][11]~q )))) ) ) ) # ( \banco_registradores|regs[16][11]~q  & ( !\banco_registradores|regs[24][11]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[20][11]~q ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[28][11]~q  & \disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[16][11]~q  & ( !\banco_registradores|regs[24][11]~q  & ( (\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][11]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[28][11]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[20][11]~q ),
	.datab(!\banco_registradores|regs[28][11]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[16][11]~q ),
	.dataf(!\banco_registradores|regs[24][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~222 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~222 .lut_mask = 64'h0053F0530F53FF53;
defparam \banco_registradores|rdisp[11]~222 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N15
cyclonev_lcell_comb \banco_registradores|rdisp[11]~226 (
// Equation(s):
// \banco_registradores|rdisp[11]~226_combout  = ( \banco_registradores|rdisp[11]~225_combout  & ( \banco_registradores|rdisp[11]~222_combout  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[11]~223_combout )))) # 
// (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[11]~224_combout ))) ) ) ) # ( !\banco_registradores|rdisp[11]~225_combout  & ( \banco_registradores|rdisp[11]~222_combout  & ( (!\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[11]~223_combout )))) # (\disp_reg[1]~input_o  & (\banco_registradores|rdisp[11]~224_combout  & ((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|rdisp[11]~225_combout  & ( 
// !\banco_registradores|rdisp[11]~222_combout  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|rdisp[11]~223_combout  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|rdisp[11]~224_combout ))) ) 
// ) ) # ( !\banco_registradores|rdisp[11]~225_combout  & ( !\banco_registradores|rdisp[11]~222_combout  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|rdisp[11]~223_combout  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|rdisp[11]~224_combout  & ((!\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|rdisp[11]~224_combout ),
	.datac(!\banco_registradores|rdisp[11]~223_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[11]~225_combout ),
	.dataf(!\banco_registradores|rdisp[11]~222_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~226 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~226 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \banco_registradores|rdisp[11]~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \banco_registradores|rdisp[11]~221 (
// Equation(s):
// \banco_registradores|rdisp[11]~221_combout  = ( \banco_registradores|regs[9][11]~q  & ( \banco_registradores|regs[10][11]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[8][11]~q )) # (\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o ) # ((\banco_registradores|regs[11][11]~q )))) ) ) ) # ( !\banco_registradores|regs[9][11]~q  & ( \banco_registradores|regs[10][11]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[8][11]~q )) # (\disp_reg[1]~input_o 
// ))) # (\disp_reg[0]~input_o  & (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][11]~q ))) ) ) ) # ( \banco_registradores|regs[9][11]~q  & ( !\banco_registradores|regs[10][11]~q  & ( (!\disp_reg[0]~input_o  & (!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[8][11]~q )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o ) # ((\banco_registradores|regs[11][11]~q )))) ) ) ) # ( !\banco_registradores|regs[9][11]~q  & ( !\banco_registradores|regs[10][11]~q  & ( (!\disp_reg[0]~input_o 
//  & (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[8][11]~q )))) # (\disp_reg[0]~input_o  & (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][11]~q ))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[11][11]~q ),
	.datad(!\banco_registradores|regs[8][11]~q ),
	.datae(!\banco_registradores|regs[9][11]~q ),
	.dataf(!\banco_registradores|regs[10][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~221 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~221 .lut_mask = 64'h018945CD23AB67EF;
defparam \banco_registradores|rdisp[11]~221 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N57
cyclonev_lcell_comb \banco_registradores|rdisp[11]~229 (
// Equation(s):
// \banco_registradores|rdisp[11]~229_combout  = ( \banco_registradores|regs[3][11]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & ((\banco_registradores|regs[1][11]~q )))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[2][11]~q )) # 
// (\disp_reg[0]~input_o ))) ) ) # ( !\banco_registradores|regs[3][11]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & ((\banco_registradores|regs[1][11]~q )))) # (\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[2][11]~q ))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[2][11]~q ),
	.datad(!\banco_registradores|regs[1][11]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~229 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~229 .lut_mask = 64'h0426042615371537;
defparam \banco_registradores|rdisp[11]~229 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N42
cyclonev_lcell_comb \banco_registradores|rdisp[11]~227 (
// Equation(s):
// \banco_registradores|rdisp[11]~227_combout  = ( \banco_registradores|regs[15][11]~q  & ( \disp_reg[0]~input_o  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[13][11]~q ) ) ) ) # ( !\banco_registradores|regs[15][11]~q  & ( \disp_reg[0]~input_o  & 
// ( (\banco_registradores|regs[13][11]~q  & !\disp_reg[1]~input_o ) ) ) ) # ( \banco_registradores|regs[15][11]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[12][11]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[14][11]~q )) ) ) ) # ( !\banco_registradores|regs[15][11]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[12][11]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[14][11]~q )) ) 
// ) )

	.dataa(!\banco_registradores|regs[13][11]~q ),
	.datab(!\banco_registradores|regs[14][11]~q ),
	.datac(!\banco_registradores|regs[12][11]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[15][11]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~227 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~227 .lut_mask = 64'h0F330F33550055FF;
defparam \banco_registradores|rdisp[11]~227 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N9
cyclonev_lcell_comb \banco_registradores|rdisp[11]~228 (
// Equation(s):
// \banco_registradores|rdisp[11]~228_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[7][11]~q  & ( (\disp_reg[0]~input_o ) # (\banco_registradores|regs[6][11]~q ) ) ) ) # ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[7][11]~q  & ( 
// (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][11]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][11]~q )) ) ) ) # ( \disp_reg[1]~input_o  & ( !\banco_registradores|regs[7][11]~q  & ( (\banco_registradores|regs[6][11]~q  & 
// !\disp_reg[0]~input_o ) ) ) ) # ( !\disp_reg[1]~input_o  & ( !\banco_registradores|regs[7][11]~q  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[4][11]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[5][11]~q )) ) ) )

	.dataa(!\banco_registradores|regs[6][11]~q ),
	.datab(!\banco_registradores|regs[5][11]~q ),
	.datac(!\banco_registradores|regs[4][11]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|regs[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~228 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~228 .lut_mask = 64'h0F3355000F3355FF;
defparam \banco_registradores|rdisp[11]~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N24
cyclonev_lcell_comb \banco_registradores|rdisp[11]~230 (
// Equation(s):
// \banco_registradores|rdisp[11]~230_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|rdisp[11]~228_combout  & ( (\disp_reg[2]~input_o  & \banco_registradores|rdisp[11]~227_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( 
// \banco_registradores|rdisp[11]~228_combout  & ( (\disp_reg[2]~input_o ) # (\banco_registradores|rdisp[11]~229_combout ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[11]~228_combout  & ( (\disp_reg[2]~input_o  & 
// \banco_registradores|rdisp[11]~227_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[11]~228_combout  & ( (\banco_registradores|rdisp[11]~229_combout  & !\disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[11]~229_combout ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(gnd),
	.datad(!\banco_registradores|rdisp[11]~227_combout ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|rdisp[11]~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~230 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~230 .lut_mask = 64'h4444003377770033;
defparam \banco_registradores|rdisp[11]~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y11_N54
cyclonev_lcell_comb \banco_registradores|rdisp[11]~231 (
// Equation(s):
// \banco_registradores|rdisp[11]~231_combout  = ( \banco_registradores|rdisp[11]~221_combout  & ( \banco_registradores|rdisp[11]~230_combout  & ( ((!\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[11]~226_combout )) # 
// (\banco_registradores|rdisp[31]~1_combout ) ) ) ) # ( !\banco_registradores|rdisp[11]~221_combout  & ( \banco_registradores|rdisp[11]~230_combout  & ( (!\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[11]~226_combout ) ) ) ) # ( 
// \banco_registradores|rdisp[11]~221_combout  & ( !\banco_registradores|rdisp[11]~230_combout  & ( ((\disp_reg[4]~input_o  & \banco_registradores|rdisp[11]~226_combout )) # (\banco_registradores|rdisp[31]~1_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[11]~221_combout  & ( !\banco_registradores|rdisp[11]~230_combout  & ( (\disp_reg[4]~input_o  & \banco_registradores|rdisp[11]~226_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[11]~226_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[11]~221_combout ),
	.dataf(!\banco_registradores|rdisp[11]~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[11]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[11]~231 .extended_lut = "off";
defparam \banco_registradores|rdisp[11]~231 .lut_mask = 64'h03035757CFCFDFDF;
defparam \banco_registradores|rdisp[11]~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N45
cyclonev_lcell_comb \banco_registradores|rdisp[10]~232 (
// Equation(s):
// \banco_registradores|rdisp[10]~232_combout  = ( \banco_registradores|regs[9][10]~q  & ( \banco_registradores|regs[8][10]~q  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][10]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[11][10]~q ))) ) ) ) # ( !\banco_registradores|regs[9][10]~q  & ( \banco_registradores|regs[8][10]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[10][10]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][10]~q )))) ) ) ) # ( \banco_registradores|regs[9][10]~q  & ( !\banco_registradores|regs[8][10]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o 
// )))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][10]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][10]~q )))) ) ) ) # ( !\banco_registradores|regs[9][10]~q  & ( 
// !\banco_registradores|regs[8][10]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[10][10]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[11][10]~q )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[11][10]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[10][10]~q ),
	.datae(!\banco_registradores|regs[9][10]~q ),
	.dataf(!\banco_registradores|regs[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~232 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~232 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \banco_registradores|rdisp[10]~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \banco_registradores|rdisp[10]~240 (
// Equation(s):
// \banco_registradores|rdisp[10]~240_combout  = ( \banco_registradores|regs[1][10]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[2][10]~q ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|regs[3][10]~q )))) ) ) # ( !\banco_registradores|regs[1][10]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[2][10]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[3][10]~q )))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[3][10]~q ),
	.datad(!\banco_registradores|regs[2][10]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~240 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~240 .lut_mask = 64'h0145014523672367;
defparam \banco_registradores|rdisp[10]~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N33
cyclonev_lcell_comb \banco_registradores|rdisp[10]~238 (
// Equation(s):
// \banco_registradores|rdisp[10]~238_combout  = ( \banco_registradores|regs[12][10]~q  & ( \banco_registradores|regs[14][10]~q  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[13][10]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[15][10]~q ))) ) ) ) # ( !\banco_registradores|regs[12][10]~q  & ( \banco_registradores|regs[14][10]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[13][10]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][10]~q )))) ) ) ) # ( \banco_registradores|regs[12][10]~q  & ( !\banco_registradores|regs[14][10]~q  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o 
// )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[13][10]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][10]~q )))) ) ) ) # ( !\banco_registradores|regs[12][10]~q  & ( 
// !\banco_registradores|regs[14][10]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[13][10]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[15][10]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[15][10]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[13][10]~q ),
	.datae(!\banco_registradores|regs[12][10]~q ),
	.dataf(!\banco_registradores|regs[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~238 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~238 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \banco_registradores|rdisp[10]~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y11_N15
cyclonev_lcell_comb \banco_registradores|rdisp[10]~239 (
// Equation(s):
// \banco_registradores|rdisp[10]~239_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[4][10]~q  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[6][10]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[7][10]~q )) ) ) ) # 
// ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[4][10]~q  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[5][10]~q ) ) ) ) # ( \disp_reg[1]~input_o  & ( !\banco_registradores|regs[4][10]~q  & ( (!\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[6][10]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[7][10]~q )) ) ) ) # ( !\disp_reg[1]~input_o  & ( !\banco_registradores|regs[4][10]~q  & ( (\banco_registradores|regs[5][10]~q  & \disp_reg[0]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[7][10]~q ),
	.datab(!\banco_registradores|regs[5][10]~q ),
	.datac(!\banco_registradores|regs[6][10]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|regs[4][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~239 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~239 .lut_mask = 64'h00330F55FF330F55;
defparam \banco_registradores|rdisp[10]~239 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N9
cyclonev_lcell_comb \banco_registradores|rdisp[10]~241 (
// Equation(s):
// \banco_registradores|rdisp[10]~241_combout  = ( \banco_registradores|rdisp[10]~239_combout  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[10]~240_combout  & (!\disp_reg[3]~input_o ))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # 
// (\banco_registradores|rdisp[10]~238_combout )))) ) ) # ( !\banco_registradores|rdisp[10]~239_combout  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[10]~240_combout  & (!\disp_reg[3]~input_o ))) # (\disp_reg[2]~input_o  & 
// (((\disp_reg[3]~input_o  & \banco_registradores|rdisp[10]~238_combout )))) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|rdisp[10]~240_combout ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|rdisp[10]~238_combout ),
	.datae(!\banco_registradores|rdisp[10]~239_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~241 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~241 .lut_mask = 64'h2025707520257075;
defparam \banco_registradores|rdisp[10]~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \banco_registradores|rdisp[10]~233 (
// Equation(s):
// \banco_registradores|rdisp[10]~233_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[28][10]~q  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|regs[20][10]~q ) ) ) ) # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[28][10]~q  & 
// ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[16][10]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[24][10]~q ))) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[28][10]~q  & ( (\banco_registradores|regs[20][10]~q  & 
// !\disp_reg[3]~input_o ) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[28][10]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[16][10]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[24][10]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[20][10]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[16][10]~q ),
	.datad(!\banco_registradores|regs[24][10]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[28][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~233 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~233 .lut_mask = 64'h0C3F44440C3F7777;
defparam \banco_registradores|rdisp[10]~233 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N21
cyclonev_lcell_comb \banco_registradores|rdisp[10]~234 (
// Equation(s):
// \banco_registradores|rdisp[10]~234_combout  = ( \banco_registradores|regs[21][10]~q  & ( \banco_registradores|regs[25][10]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[17][10]~q ))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[29][10]~q )))) ) ) ) # ( !\banco_registradores|regs[21][10]~q  & ( \banco_registradores|regs[25][10]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[17][10]~q  & ((!\disp_reg[2]~input_o 
// )))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[29][10]~q )))) ) ) ) # ( \banco_registradores|regs[21][10]~q  & ( !\banco_registradores|regs[25][10]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[17][10]~q ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[29][10]~q  & \disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[21][10]~q  & ( !\banco_registradores|regs[25][10]~q  & ( (!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[17][10]~q  & ((!\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[29][10]~q  & \disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[17][10]~q ),
	.datab(!\banco_registradores|regs[29][10]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[21][10]~q ),
	.dataf(!\banco_registradores|regs[25][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~234 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~234 .lut_mask = 64'h500350F35F035FF3;
defparam \banco_registradores|rdisp[10]~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y13_N6
cyclonev_lcell_comb \banco_registradores|rdisp[10]~235 (
// Equation(s):
// \banco_registradores|rdisp[10]~235_combout  = ( \banco_registradores|regs[18][10]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][10]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][10]~q )) ) ) ) 
// # ( !\banco_registradores|regs[18][10]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][10]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][10]~q )) ) ) ) # ( \banco_registradores|regs[18][10]~q  & 
// ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[22][10]~q ) ) ) ) # ( !\banco_registradores|regs[18][10]~q  & ( !\disp_reg[3]~input_o  & ( (\banco_registradores|regs[22][10]~q  & \disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[30][10]~q ),
	.datab(!\banco_registradores|regs[22][10]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[26][10]~q ),
	.datae(!\banco_registradores|regs[18][10]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~235 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~235 .lut_mask = 64'h0303F3F305F505F5;
defparam \banco_registradores|rdisp[10]~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y10_N54
cyclonev_lcell_comb \banco_registradores|rdisp[10]~236 (
// Equation(s):
// \banco_registradores|rdisp[10]~236_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[19][10]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[23][10]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][10]~q )) ) ) ) 
// # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[19][10]~q  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|regs[27][10]~q ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[19][10]~q  & ( (!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[23][10]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[31][10]~q )) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[19][10]~q  & ( (\banco_registradores|regs[27][10]~q  & \disp_reg[3]~input_o ) ) ) 
// )

	.dataa(!\banco_registradores|regs[27][10]~q ),
	.datab(!\banco_registradores|regs[31][10]~q ),
	.datac(!\banco_registradores|regs[23][10]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[19][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~236 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~236 .lut_mask = 64'h00550F33FF550F33;
defparam \banco_registradores|rdisp[10]~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N42
cyclonev_lcell_comb \banco_registradores|rdisp[10]~237 (
// Equation(s):
// \banco_registradores|rdisp[10]~237_combout  = ( \banco_registradores|rdisp[10]~235_combout  & ( \banco_registradores|rdisp[10]~236_combout  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[10]~233_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[10]~234_combout )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[10]~235_combout  & ( \banco_registradores|rdisp[10]~236_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[10]~233_combout )) # (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[10]~234_combout ))))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|rdisp[10]~235_combout  & ( 
// !\banco_registradores|rdisp[10]~236_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[10]~233_combout )) # (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[10]~234_combout ))))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|rdisp[10]~235_combout  & ( !\banco_registradores|rdisp[10]~236_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[10]~233_combout )) # 
// (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[10]~234_combout ))))) ) ) )

	.dataa(!\banco_registradores|rdisp[10]~233_combout ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|rdisp[10]~234_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[10]~235_combout ),
	.dataf(!\banco_registradores|rdisp[10]~236_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~237 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~237 .lut_mask = 64'h440C770C443F773F;
defparam \banco_registradores|rdisp[10]~237 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N33
cyclonev_lcell_comb \banco_registradores|rdisp[10]~242 (
// Equation(s):
// \banco_registradores|rdisp[10]~242_combout  = ( \banco_registradores|rdisp[10]~237_combout  & ( (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[10]~232_combout )) # (\banco_registradores|rdisp[10]~241_combout )) # 
// (\disp_reg[4]~input_o ) ) ) # ( !\banco_registradores|rdisp[10]~237_combout  & ( (!\banco_registradores|rdisp[31]~1_combout  & (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[10]~241_combout )))) # (\banco_registradores|rdisp[31]~1_combout  & 
// (((!\disp_reg[4]~input_o  & \banco_registradores|rdisp[10]~241_combout )) # (\banco_registradores|rdisp[10]~232_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[10]~232_combout ),
	.datad(!\banco_registradores|rdisp[10]~241_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[10]~237_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[10]~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[10]~242 .extended_lut = "off";
defparam \banco_registradores|rdisp[10]~242 .lut_mask = 64'h05CD05CD37FF37FF;
defparam \banco_registradores|rdisp[10]~242 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N21
cyclonev_lcell_comb \banco_registradores|rdisp[9]~249 (
// Equation(s):
// \banco_registradores|rdisp[9]~249_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[14][9]~q  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[15][9]~q ) ) ) ) # ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[14][9]~q  & ( 
// (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][9]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][9]~q )) ) ) ) # ( \disp_reg[1]~input_o  & ( !\banco_registradores|regs[14][9]~q  & ( (\disp_reg[0]~input_o  & 
// \banco_registradores|regs[15][9]~q ) ) ) ) # ( !\disp_reg[1]~input_o  & ( !\banco_registradores|regs[14][9]~q  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][9]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][9]~q )) ) ) )

	.dataa(!\banco_registradores|regs[13][9]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[12][9]~q ),
	.datad(!\banco_registradores|regs[15][9]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|regs[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~249 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~249 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \banco_registradores|rdisp[9]~249 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N12
cyclonev_lcell_comb \banco_registradores|rdisp[9]~250 (
// Equation(s):
// \banco_registradores|rdisp[9]~250_combout  = ( \banco_registradores|regs[6][9]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][9]~q ) ) ) ) # ( !\banco_registradores|regs[6][9]~q  & ( \disp_reg[1]~input_o  & ( 
// (\disp_reg[0]~input_o  & \banco_registradores|regs[7][9]~q ) ) ) ) # ( \banco_registradores|regs[6][9]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][9]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[5][9]~q ))) ) ) ) # ( !\banco_registradores|regs[6][9]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][9]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][9]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[4][9]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[7][9]~q ),
	.datad(!\banco_registradores|regs[5][9]~q ),
	.datae(!\banco_registradores|regs[6][9]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~250 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~250 .lut_mask = 64'h447744770303CFCF;
defparam \banco_registradores|rdisp[9]~250 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N33
cyclonev_lcell_comb \banco_registradores|rdisp[9]~251 (
// Equation(s):
// \banco_registradores|rdisp[9]~251_combout  = ( \banco_registradores|regs[3][9]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o  & \banco_registradores|regs[1][9]~q )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # 
// (\banco_registradores|regs[2][9]~q ))) ) ) # ( !\banco_registradores|regs[3][9]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o  & \banco_registradores|regs[1][9]~q )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[2][9]~q  & 
// (!\disp_reg[0]~input_o ))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[2][9]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[1][9]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~251 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~251 .lut_mask = 64'h101A101A151F151F;
defparam \banco_registradores|rdisp[9]~251 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N48
cyclonev_lcell_comb \banco_registradores|rdisp[9]~252 (
// Equation(s):
// \banco_registradores|rdisp[9]~252_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|rdisp[9]~251_combout  & ( (\disp_reg[2]~input_o  & \banco_registradores|rdisp[9]~249_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( 
// \banco_registradores|rdisp[9]~251_combout  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|rdisp[9]~250_combout ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[9]~251_combout  & ( (\disp_reg[2]~input_o  & 
// \banco_registradores|rdisp[9]~249_combout ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|rdisp[9]~251_combout  & ( (\disp_reg[2]~input_o  & \banco_registradores|rdisp[9]~250_combout ) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|rdisp[9]~249_combout ),
	.datac(!\banco_registradores|rdisp[9]~250_combout ),
	.datad(gnd),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|rdisp[9]~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~252 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~252 .lut_mask = 64'h05051111AFAF1111;
defparam \banco_registradores|rdisp[9]~252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N18
cyclonev_lcell_comb \banco_registradores|rdisp[9]~243 (
// Equation(s):
// \banco_registradores|rdisp[9]~243_combout  = ( \banco_registradores|regs[10][9]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[11][9]~q ) ) ) ) # ( !\banco_registradores|regs[10][9]~q  & ( \disp_reg[1]~input_o  & ( 
// (\banco_registradores|regs[11][9]~q  & \disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|regs[10][9]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[8][9]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[9][9]~q )) ) ) ) # ( !\banco_registradores|regs[10][9]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[8][9]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[9][9]~q )) ) ) )

	.dataa(!\banco_registradores|regs[9][9]~q ),
	.datab(!\banco_registradores|regs[11][9]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[8][9]~q ),
	.datae(!\banco_registradores|regs[10][9]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~243 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~243 .lut_mask = 64'h05F505F50303F3F3;
defparam \banco_registradores|rdisp[9]~243 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N51
cyclonev_lcell_comb \banco_registradores|rdisp[9]~244 (
// Equation(s):
// \banco_registradores|rdisp[9]~244_combout  = ( \banco_registradores|regs[16][9]~q  & ( \banco_registradores|regs[28][9]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[20][9]~q )))) # (\disp_reg[3]~input_o  & 
// (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[24][9]~q ))) ) ) ) # ( !\banco_registradores|regs[16][9]~q  & ( \banco_registradores|regs[28][9]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[20][9]~q  & \disp_reg[2]~input_o )))) # 
// (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[24][9]~q ))) ) ) ) # ( \banco_registradores|regs[16][9]~q  & ( !\banco_registradores|regs[28][9]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # 
// (\banco_registradores|regs[20][9]~q )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][9]~q  & ((!\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[16][9]~q  & ( !\banco_registradores|regs[28][9]~q  & ( (!\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[20][9]~q  & \disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][9]~q  & ((!\disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[24][9]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[20][9]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[16][9]~q ),
	.dataf(!\banco_registradores|regs[28][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~244 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~244 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \banco_registradores|rdisp[9]~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y11_N36
cyclonev_lcell_comb \banco_registradores|rdisp[9]~245 (
// Equation(s):
// \banco_registradores|rdisp[9]~245_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[29][9]~q  & ( (\banco_registradores|regs[25][9]~q ) # (\disp_reg[2]~input_o ) ) ) ) # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[29][9]~q  & ( 
// (!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][9]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[21][9]~q ))) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[29][9]~q  & ( (!\disp_reg[2]~input_o  & 
// \banco_registradores|regs[25][9]~q ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[29][9]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[17][9]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[21][9]~q ))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[17][9]~q ),
	.datac(!\banco_registradores|regs[21][9]~q ),
	.datad(!\banco_registradores|regs[25][9]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[29][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~245 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~245 .lut_mask = 64'h272700AA272755FF;
defparam \banco_registradores|rdisp[9]~245 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N57
cyclonev_lcell_comb \banco_registradores|rdisp[9]~246 (
// Equation(s):
// \banco_registradores|rdisp[9]~246_combout  = ( \banco_registradores|regs[26][9]~q  & ( \banco_registradores|regs[18][9]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[22][9]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[30][9]~q ))) ) ) ) # ( !\banco_registradores|regs[26][9]~q  & ( \banco_registradores|regs[18][9]~q  & ( (!\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o )) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[22][9]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][9]~q )))) ) ) ) # ( \banco_registradores|regs[26][9]~q  & ( !\banco_registradores|regs[18][9]~q  & ( (!\disp_reg[2]~input_o  & (\disp_reg[3]~input_o )) # 
// (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[22][9]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][9]~q )))) ) ) ) # ( !\banco_registradores|regs[26][9]~q  & ( !\banco_registradores|regs[18][9]~q  & ( 
// (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[22][9]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][9]~q )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[30][9]~q ),
	.datad(!\banco_registradores|regs[22][9]~q ),
	.datae(!\banco_registradores|regs[26][9]~q ),
	.dataf(!\banco_registradores|regs[18][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~246 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~246 .lut_mask = 64'h0145236789CDABEF;
defparam \banco_registradores|rdisp[9]~246 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N42
cyclonev_lcell_comb \banco_registradores|rdisp[9]~247 (
// Equation(s):
// \banco_registradores|rdisp[9]~247_combout  = ( \banco_registradores|regs[31][9]~q  & ( \banco_registradores|regs[27][9]~q  & ( ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][9]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[23][9]~q )))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[31][9]~q  & ( \banco_registradores|regs[27][9]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][9]~q )) # 
// (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][9]~q ))))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[31][9]~q  & ( !\banco_registradores|regs[27][9]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][9]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][9]~q ))))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[31][9]~q  & ( 
// !\banco_registradores|regs[27][9]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][9]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][9]~q ))))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[19][9]~q ),
	.datac(!\banco_registradores|regs[23][9]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[31][9]~q ),
	.dataf(!\banco_registradores|regs[27][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~247 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~247 .lut_mask = 64'h220A225F770A775F;
defparam \banco_registradores|rdisp[9]~247 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N24
cyclonev_lcell_comb \banco_registradores|rdisp[9]~248 (
// Equation(s):
// \banco_registradores|rdisp[9]~248_combout  = ( \banco_registradores|rdisp[9]~246_combout  & ( \banco_registradores|rdisp[9]~247_combout  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[9]~244_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[9]~245_combout )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[9]~246_combout  & ( \banco_registradores|rdisp[9]~247_combout  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[9]~244_combout  & 
// ((!\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[9]~245_combout )))) ) ) ) # ( \banco_registradores|rdisp[9]~246_combout  & ( !\banco_registradores|rdisp[9]~247_combout  & ( 
// (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # (\banco_registradores|rdisp[9]~244_combout ))) # (\disp_reg[0]~input_o  & (((\banco_registradores|rdisp[9]~245_combout  & !\disp_reg[1]~input_o )))) ) ) ) # ( 
// !\banco_registradores|rdisp[9]~246_combout  & ( !\banco_registradores|rdisp[9]~247_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[9]~244_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[9]~245_combout ))))) ) ) )

	.dataa(!\banco_registradores|rdisp[9]~244_combout ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|rdisp[9]~245_combout ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|rdisp[9]~246_combout ),
	.dataf(!\banco_registradores|rdisp[9]~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~248 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~248 .lut_mask = 64'h470047CC473347FF;
defparam \banco_registradores|rdisp[9]~248 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N12
cyclonev_lcell_comb \banco_registradores|rdisp[9]~253 (
// Equation(s):
// \banco_registradores|rdisp[9]~253_combout  = ( \banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[9]~248_combout  & ( ((\banco_registradores|rdisp[9]~243_combout ) # (\banco_registradores|rdisp[9]~252_combout )) # 
// (\disp_reg[4]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( \banco_registradores|rdisp[9]~248_combout  & ( (\banco_registradores|rdisp[9]~252_combout ) # (\disp_reg[4]~input_o ) ) ) ) # ( \banco_registradores|rdisp[31]~1_combout  & ( 
// !\banco_registradores|rdisp[9]~248_combout  & ( ((!\disp_reg[4]~input_o  & \banco_registradores|rdisp[9]~252_combout )) # (\banco_registradores|rdisp[9]~243_combout ) ) ) ) # ( !\banco_registradores|rdisp[31]~1_combout  & ( 
// !\banco_registradores|rdisp[9]~248_combout  & ( (!\disp_reg[4]~input_o  & \banco_registradores|rdisp[9]~252_combout ) ) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[9]~252_combout ),
	.datac(gnd),
	.datad(!\banco_registradores|rdisp[9]~243_combout ),
	.datae(!\banco_registradores|rdisp[31]~1_combout ),
	.dataf(!\banco_registradores|rdisp[9]~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[9]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[9]~253 .extended_lut = "off";
defparam \banco_registradores|rdisp[9]~253 .lut_mask = 64'h222222FF777777FF;
defparam \banco_registradores|rdisp[9]~253 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N36
cyclonev_lcell_comb \banco_registradores|rdisp[8]~262 (
// Equation(s):
// \banco_registradores|rdisp[8]~262_combout  = ( \banco_registradores|regs[3][8]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o  & \banco_registradores|regs[2][8]~q )))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # 
// (\banco_registradores|regs[1][8]~q ))) ) ) # ( !\banco_registradores|regs[3][8]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o  & \banco_registradores|regs[2][8]~q )))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[1][8]~q  & 
// (!\disp_reg[1]~input_o ))) ) )

	.dataa(!\banco_registradores|regs[1][8]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[2][8]~q ),
	.datae(!\banco_registradores|regs[3][8]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~262_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~262 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~262 .lut_mask = 64'h101C131F101C131F;
defparam \banco_registradores|rdisp[8]~262 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N48
cyclonev_lcell_comb \banco_registradores|rdisp[8]~261 (
// Equation(s):
// \banco_registradores|rdisp[8]~261_combout  = ( \banco_registradores|regs[7][8]~q  & ( \disp_reg[0]~input_o  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[5][8]~q ) ) ) ) # ( !\banco_registradores|regs[7][8]~q  & ( \disp_reg[0]~input_o  & ( 
// (\banco_registradores|regs[5][8]~q  & !\disp_reg[1]~input_o ) ) ) ) # ( \banco_registradores|regs[7][8]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][8]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[6][8]~q )) ) ) ) # ( !\banco_registradores|regs[7][8]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][8]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][8]~q )) ) ) )

	.dataa(!\banco_registradores|regs[5][8]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[6][8]~q ),
	.datad(!\banco_registradores|regs[4][8]~q ),
	.datae(!\banco_registradores|regs[7][8]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~261 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~261 .lut_mask = 64'h03CF03CF44447777;
defparam \banco_registradores|rdisp[8]~261 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_lcell_comb \banco_registradores|rdisp[8]~260 (
// Equation(s):
// \banco_registradores|rdisp[8]~260_combout  = ( \banco_registradores|regs[14][8]~q  & ( \banco_registradores|regs[13][8]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][8]~q )) # (\disp_reg[0]~input_o ))) # (\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o ) # ((\banco_registradores|regs[15][8]~q )))) ) ) ) # ( !\banco_registradores|regs[14][8]~q  & ( \banco_registradores|regs[13][8]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][8]~q )) # (\disp_reg[0]~input_o ))) 
// # (\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][8]~q )))) ) ) ) # ( \banco_registradores|regs[14][8]~q  & ( !\banco_registradores|regs[13][8]~q  & ( (!\disp_reg[1]~input_o  & (!\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[12][8]~q ))) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ) # ((\banco_registradores|regs[15][8]~q )))) ) ) ) # ( !\banco_registradores|regs[14][8]~q  & ( !\banco_registradores|regs[13][8]~q  & ( (!\disp_reg[1]~input_o  & 
// (!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][8]~q ))) # (\disp_reg[1]~input_o  & (\disp_reg[0]~input_o  & ((\banco_registradores|regs[15][8]~q )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[12][8]~q ),
	.datad(!\banco_registradores|regs[15][8]~q ),
	.datae(!\banco_registradores|regs[14][8]~q ),
	.dataf(!\banco_registradores|regs[13][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~260 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~260 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \banco_registradores|rdisp[8]~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N9
cyclonev_lcell_comb \banco_registradores|rdisp[8]~263 (
// Equation(s):
// \banco_registradores|rdisp[8]~263_combout  = ( \banco_registradores|rdisp[8]~260_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[8]~262_combout )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|rdisp[8]~261_combout ))))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o )) ) ) # ( !\banco_registradores|rdisp[8]~260_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[8]~262_combout 
// )) # (\disp_reg[2]~input_o  & ((\banco_registradores|rdisp[8]~261_combout ))))) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|rdisp[8]~262_combout ),
	.datad(!\banco_registradores|rdisp[8]~261_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[8]~260_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~263_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~263 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~263 .lut_mask = 64'h082A082A193B193B;
defparam \banco_registradores|rdisp[8]~263 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N6
cyclonev_lcell_comb \banco_registradores|rdisp[8]~256 (
// Equation(s):
// \banco_registradores|rdisp[8]~256_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[17][8]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[25][8]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[29][8]~q )) ) ) ) # ( 
// !\disp_reg[3]~input_o  & ( \banco_registradores|regs[17][8]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[21][8]~q ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[17][8]~q  & ( (!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[25][8]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[29][8]~q )) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[17][8]~q  & ( (\disp_reg[2]~input_o  & \banco_registradores|regs[21][8]~q ) ) ) )

	.dataa(!\banco_registradores|regs[29][8]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[21][8]~q ),
	.datad(!\banco_registradores|regs[25][8]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[17][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~256 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~256 .lut_mask = 64'h030311DDCFCF11DD;
defparam \banco_registradores|rdisp[8]~256 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N42
cyclonev_lcell_comb \banco_registradores|rdisp[8]~258 (
// Equation(s):
// \banco_registradores|rdisp[8]~258_combout  = ( \banco_registradores|regs[31][8]~q  & ( \banco_registradores|regs[23][8]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][8]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[27][8]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[31][8]~q  & ( \banco_registradores|regs[23][8]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[19][8]~q )))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][8]~q  & ((!\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[31][8]~q  & ( !\banco_registradores|regs[23][8]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[19][8]~q  & 
// !\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[27][8]~q ))) ) ) ) # ( !\banco_registradores|regs[31][8]~q  & ( !\banco_registradores|regs[23][8]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][8]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][8]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[27][8]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[19][8]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[31][8]~q ),
	.dataf(!\banco_registradores|regs[23][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~258_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~258 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~258 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \banco_registradores|rdisp[8]~258 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N45
cyclonev_lcell_comb \banco_registradores|rdisp[8]~257 (
// Equation(s):
// \banco_registradores|rdisp[8]~257_combout  = ( \banco_registradores|regs[26][8]~q  & ( \banco_registradores|regs[22][8]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[18][8]~q )))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[30][8]~q ))) ) ) ) # ( !\banco_registradores|regs[26][8]~q  & ( \banco_registradores|regs[22][8]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[18][8]~q )))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][8]~q  & ((\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[26][8]~q  & ( !\banco_registradores|regs[22][8]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[18][8]~q  & 
// !\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[30][8]~q ))) ) ) ) # ( !\banco_registradores|regs[26][8]~q  & ( !\banco_registradores|regs[22][8]~q  & ( (!\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[18][8]~q  & !\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[30][8]~q  & ((\disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[30][8]~q ),
	.datab(!\banco_registradores|regs[18][8]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[26][8]~q ),
	.dataf(!\banco_registradores|regs[22][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~257 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~257 .lut_mask = 64'h30053F0530F53FF5;
defparam \banco_registradores|rdisp[8]~257 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N27
cyclonev_lcell_comb \banco_registradores|rdisp[8]~255 (
// Equation(s):
// \banco_registradores|rdisp[8]~255_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[28][8]~q  & ( (\disp_reg[3]~input_o ) # (\banco_registradores|regs[20][8]~q ) ) ) ) # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[28][8]~q  & ( 
// (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[16][8]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][8]~q )) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[28][8]~q  & ( (\banco_registradores|regs[20][8]~q  & 
// !\disp_reg[3]~input_o ) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[28][8]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[16][8]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][8]~q )) ) ) )

	.dataa(!\banco_registradores|regs[24][8]~q ),
	.datab(!\banco_registradores|regs[16][8]~q ),
	.datac(!\banco_registradores|regs[20][8]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[28][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~255 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~255 .lut_mask = 64'h33550F0033550FFF;
defparam \banco_registradores|rdisp[8]~255 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \banco_registradores|rdisp[8]~259 (
// Equation(s):
// \banco_registradores|rdisp[8]~259_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|rdisp[8]~255_combout  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[8]~257_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[8]~258_combout )) ) ) ) # ( !\disp_reg[1]~input_o  & ( \banco_registradores|rdisp[8]~255_combout  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[8]~256_combout ) ) ) ) # ( \disp_reg[1]~input_o  & ( 
// !\banco_registradores|rdisp[8]~255_combout  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[8]~257_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[8]~258_combout )) ) ) ) # ( !\disp_reg[1]~input_o  & ( 
// !\banco_registradores|rdisp[8]~255_combout  & ( (\banco_registradores|rdisp[8]~256_combout  & \disp_reg[0]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[8]~256_combout ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|rdisp[8]~258_combout ),
	.datad(!\banco_registradores|rdisp[8]~257_combout ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|rdisp[8]~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~259_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~259 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~259 .lut_mask = 64'h111103CFDDDD03CF;
defparam \banco_registradores|rdisp[8]~259 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N54
cyclonev_lcell_comb \banco_registradores|rdisp[8]~254 (
// Equation(s):
// \banco_registradores|rdisp[8]~254_combout  = ( \banco_registradores|regs[9][8]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[11][8]~q ) ) ) ) # ( !\banco_registradores|regs[9][8]~q  & ( \disp_reg[0]~input_o  & ( 
// (\banco_registradores|regs[11][8]~q  & \disp_reg[1]~input_o ) ) ) ) # ( \banco_registradores|regs[9][8]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[8][8]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[10][8]~q )) ) ) ) # ( !\banco_registradores|regs[9][8]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[8][8]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[10][8]~q )) ) ) )

	.dataa(!\banco_registradores|regs[11][8]~q ),
	.datab(!\banco_registradores|regs[10][8]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[8][8]~q ),
	.datae(!\banco_registradores|regs[9][8]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~254 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~254 .lut_mask = 64'h03F303F30505F5F5;
defparam \banco_registradores|rdisp[8]~254 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N51
cyclonev_lcell_comb \banco_registradores|rdisp[8]~264 (
// Equation(s):
// \banco_registradores|rdisp[8]~264_combout  = ( \banco_registradores|rdisp[8]~254_combout  & ( ((!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[8]~263_combout )) # (\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[8]~259_combout )))) # 
// (\banco_registradores|rdisp[31]~1_combout ) ) ) # ( !\banco_registradores|rdisp[8]~254_combout  & ( (!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[8]~263_combout )) # (\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[8]~259_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[8]~263_combout ),
	.datad(!\banco_registradores|rdisp[8]~259_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[8]~254_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[8]~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[8]~264 .extended_lut = "off";
defparam \banco_registradores|rdisp[8]~264 .lut_mask = 64'h0C3F0C3F5D7F5D7F;
defparam \banco_registradores|rdisp[8]~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N30
cyclonev_lcell_comb \banco_registradores|rdisp[7]~265 (
// Equation(s):
// \banco_registradores|rdisp[7]~265_combout  = ( \banco_registradores|regs[8][7]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[10][7]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[11][7]~q ))) ) ) ) # ( 
// !\banco_registradores|regs[8][7]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[10][7]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[11][7]~q ))) ) ) ) # ( \banco_registradores|regs[8][7]~q  & ( 
// !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[9][7]~q ) ) ) ) # ( !\banco_registradores|regs[8][7]~q  & ( !\disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o  & \banco_registradores|regs[9][7]~q ) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[10][7]~q ),
	.datac(!\banco_registradores|regs[9][7]~q ),
	.datad(!\banco_registradores|regs[11][7]~q ),
	.datae(!\banco_registradores|regs[8][7]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~265 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~265 .lut_mask = 64'h0505AFAF22772277;
defparam \banco_registradores|rdisp[7]~265 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N24
cyclonev_lcell_comb \banco_registradores|rdisp[7]~268 (
// Equation(s):
// \banco_registradores|rdisp[7]~268_combout  = ( \banco_registradores|regs[26][7]~q  & ( \banco_registradores|regs[18][7]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][7]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[30][7]~q )))) ) ) ) # ( !\banco_registradores|regs[26][7]~q  & ( \banco_registradores|regs[18][7]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[22][7]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[30][7]~q ))))) ) ) ) # ( \banco_registradores|regs[26][7]~q  & ( !\banco_registradores|regs[18][7]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) 
// # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][7]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[30][7]~q ))))) ) ) ) # ( !\banco_registradores|regs[26][7]~q  & ( !\banco_registradores|regs[18][7]~q  & ( 
// (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[22][7]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[30][7]~q ))))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[22][7]~q ),
	.datac(!\banco_registradores|regs[30][7]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[26][7]~q ),
	.dataf(!\banco_registradores|regs[18][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~268 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~268 .lut_mask = 64'h110511AFBB05BBAF;
defparam \banco_registradores|rdisp[7]~268 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N57
cyclonev_lcell_comb \banco_registradores|rdisp[7]~266 (
// Equation(s):
// \banco_registradores|rdisp[7]~266_combout  = ( \banco_registradores|regs[20][7]~q  & ( \banco_registradores|regs[16][7]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[24][7]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[28][7]~q ))) ) ) ) # ( !\banco_registradores|regs[20][7]~q  & ( \banco_registradores|regs[16][7]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o ) # (\banco_registradores|regs[24][7]~q )))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[28][7]~q  & ((\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[20][7]~q  & ( !\banco_registradores|regs[16][7]~q  & ( (!\disp_reg[2]~input_o  & (((\banco_registradores|regs[24][7]~q  & \disp_reg[3]~input_o )))) # 
// (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[28][7]~q ))) ) ) ) # ( !\banco_registradores|regs[20][7]~q  & ( !\banco_registradores|regs[16][7]~q  & ( (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[24][7]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[28][7]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[28][7]~q ),
	.datab(!\banco_registradores|regs[24][7]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[20][7]~q ),
	.dataf(!\banco_registradores|regs[16][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~266_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~266 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~266 .lut_mask = 64'h00350F35F035FF35;
defparam \banco_registradores|rdisp[7]~266 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N24
cyclonev_lcell_comb \banco_registradores|rdisp[7]~269 (
// Equation(s):
// \banco_registradores|rdisp[7]~269_combout  = ( \banco_registradores|regs[27][7]~q  & ( \banco_registradores|regs[31][7]~q  & ( ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][7]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[23][7]~q ))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[27][7]~q  & ( \banco_registradores|regs[31][7]~q  & ( (!\disp_reg[2]~input_o  & (((\banco_registradores|regs[19][7]~q  & !\disp_reg[3]~input_o )))) # 
// (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[23][7]~q ))) ) ) ) # ( \banco_registradores|regs[27][7]~q  & ( !\banco_registradores|regs[31][7]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # 
// (\banco_registradores|regs[19][7]~q )))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][7]~q  & ((!\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[27][7]~q  & ( !\banco_registradores|regs[31][7]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][7]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][7]~q )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[23][7]~q ),
	.datac(!\banco_registradores|regs[19][7]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[27][7]~q ),
	.dataf(!\banco_registradores|regs[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~269 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~269 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \banco_registradores|rdisp[7]~269 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N15
cyclonev_lcell_comb \banco_registradores|rdisp[7]~267 (
// Equation(s):
// \banco_registradores|rdisp[7]~267_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[17][7]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[25][7]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[29][7]~q ))) ) ) ) # ( 
// !\disp_reg[3]~input_o  & ( \banco_registradores|regs[17][7]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[21][7]~q ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[17][7]~q  & ( (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[25][7]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[29][7]~q ))) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[17][7]~q  & ( (\banco_registradores|regs[21][7]~q  & \disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[25][7]~q ),
	.datab(!\banco_registradores|regs[21][7]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[29][7]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[17][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~267_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~267 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~267 .lut_mask = 64'h0303505FF3F3505F;
defparam \banco_registradores|rdisp[7]~267 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N39
cyclonev_lcell_comb \banco_registradores|rdisp[7]~270 (
// Equation(s):
// \banco_registradores|rdisp[7]~270_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|rdisp[7]~267_combout  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[7]~268_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[7]~269_combout ))) ) ) ) # ( !\disp_reg[1]~input_o  & ( \banco_registradores|rdisp[7]~267_combout  & ( (\banco_registradores|rdisp[7]~266_combout ) # (\disp_reg[0]~input_o ) ) ) ) # ( \disp_reg[1]~input_o  & ( 
// !\banco_registradores|rdisp[7]~267_combout  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[7]~268_combout )) # (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[7]~269_combout ))) ) ) ) # ( !\disp_reg[1]~input_o  & ( 
// !\banco_registradores|rdisp[7]~267_combout  & ( (!\disp_reg[0]~input_o  & \banco_registradores|rdisp[7]~266_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[7]~268_combout ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|rdisp[7]~266_combout ),
	.datad(!\banco_registradores|rdisp[7]~269_combout ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|rdisp[7]~267_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~270 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~270 .lut_mask = 64'h0C0C44773F3F4477;
defparam \banco_registradores|rdisp[7]~270 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N12
cyclonev_lcell_comb \banco_registradores|rdisp[7]~273 (
// Equation(s):
// \banco_registradores|rdisp[7]~273_combout  = ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[1][7]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[3][7]~q )) ) ) # ( !\disp_reg[0]~input_o  & ( 
// (\disp_reg[1]~input_o  & \banco_registradores|regs[2][7]~q ) ) )

	.dataa(!\banco_registradores|regs[3][7]~q ),
	.datab(!\banco_registradores|regs[1][7]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[2][7]~q ),
	.datae(gnd),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~273 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~273 .lut_mask = 64'h000F000F35353535;
defparam \banco_registradores|rdisp[7]~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y11_N54
cyclonev_lcell_comb \banco_registradores|rdisp[7]~271 (
// Equation(s):
// \banco_registradores|rdisp[7]~271_combout  = ( \banco_registradores|regs[15][7]~q  & ( \banco_registradores|regs[14][7]~q  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][7]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[13][7]~q ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][7]~q  & ( \banco_registradores|regs[14][7]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][7]~q ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][7]~q )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[15][7]~q  & ( !\banco_registradores|regs[14][7]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][7]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][7]~q )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[15][7]~q  & ( 
// !\banco_registradores|regs[14][7]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|regs[12][7]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[13][7]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[13][7]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[12][7]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[15][7]~q ),
	.dataf(!\banco_registradores|regs[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~271_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~271 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~271 .lut_mask = 64'h0C440C773F443F77;
defparam \banco_registradores|rdisp[7]~271 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N48
cyclonev_lcell_comb \banco_registradores|rdisp[7]~272 (
// Equation(s):
// \banco_registradores|rdisp[7]~272_combout  = ( \banco_registradores|regs[7][7]~q  & ( \disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o ) # (\banco_registradores|regs[6][7]~q ) ) ) ) # ( !\banco_registradores|regs[7][7]~q  & ( \disp_reg[1]~input_o  & ( 
// (\banco_registradores|regs[6][7]~q  & !\disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|regs[7][7]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][7]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[5][7]~q ))) ) ) ) # ( !\banco_registradores|regs[7][7]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][7]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][7]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[6][7]~q ),
	.datab(!\banco_registradores|regs[4][7]~q ),
	.datac(!\banco_registradores|regs[5][7]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[7][7]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~272 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~272 .lut_mask = 64'h330F330F550055FF;
defparam \banco_registradores|rdisp[7]~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N33
cyclonev_lcell_comb \banco_registradores|rdisp[7]~274 (
// Equation(s):
// \banco_registradores|rdisp[7]~274_combout  = ( \banco_registradores|rdisp[7]~272_combout  & ( (!\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o  & (\banco_registradores|rdisp[7]~273_combout ))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o ) # 
// ((\banco_registradores|rdisp[7]~271_combout )))) ) ) # ( !\banco_registradores|rdisp[7]~272_combout  & ( (!\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o  & (\banco_registradores|rdisp[7]~273_combout ))) # (\disp_reg[2]~input_o  & (\disp_reg[3]~input_o  & 
// ((\banco_registradores|rdisp[7]~271_combout )))) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|rdisp[7]~273_combout ),
	.datad(!\banco_registradores|rdisp[7]~271_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[7]~272_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~274 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~274 .lut_mask = 64'h081908194C5D4C5D;
defparam \banco_registradores|rdisp[7]~274 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y12_N3
cyclonev_lcell_comb \banco_registradores|rdisp[7]~275 (
// Equation(s):
// \banco_registradores|rdisp[7]~275_combout  = ( \banco_registradores|rdisp[7]~270_combout  & ( \banco_registradores|rdisp[7]~274_combout  ) ) # ( !\banco_registradores|rdisp[7]~270_combout  & ( \banco_registradores|rdisp[7]~274_combout  & ( 
// (!\disp_reg[4]~input_o ) # ((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[7]~265_combout )) ) ) ) # ( \banco_registradores|rdisp[7]~270_combout  & ( !\banco_registradores|rdisp[7]~274_combout  & ( 
// ((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[7]~265_combout )) # (\disp_reg[4]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[7]~270_combout  & ( !\banco_registradores|rdisp[7]~274_combout  & ( 
// (\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[7]~265_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\banco_registradores|rdisp[7]~265_combout ),
	.datac(!\disp_reg[4]~input_o ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[7]~270_combout ),
	.dataf(!\banco_registradores|rdisp[7]~274_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[7]~275_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[7]~275 .extended_lut = "off";
defparam \banco_registradores|rdisp[7]~275 .lut_mask = 64'h11111F1FF1F1FFFF;
defparam \banco_registradores|rdisp[7]~275 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N57
cyclonev_lcell_comb \banco_registradores|rdisp[6]~277 (
// Equation(s):
// \banco_registradores|rdisp[6]~277_combout  = ( \banco_registradores|regs[16][6]~q  & ( \banco_registradores|regs[28][6]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[24][6]~q ))) # (\disp_reg[2]~input_o  & 
// (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[20][6]~q )))) ) ) ) # ( !\banco_registradores|regs[16][6]~q  & ( \banco_registradores|regs[28][6]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[24][6]~q  & ((\disp_reg[3]~input_o )))) # 
// (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[20][6]~q )))) ) ) ) # ( \banco_registradores|regs[16][6]~q  & ( !\banco_registradores|regs[28][6]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # 
// (\banco_registradores|regs[24][6]~q ))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[20][6]~q  & !\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[16][6]~q  & ( !\banco_registradores|regs[28][6]~q  & ( (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[24][6]~q  & ((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[20][6]~q  & !\disp_reg[3]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[24][6]~q ),
	.datab(!\banco_registradores|regs[20][6]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[16][6]~q ),
	.dataf(!\banco_registradores|regs[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~277 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~277 .lut_mask = 64'h0350F350035FF35F;
defparam \banco_registradores|rdisp[6]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N12
cyclonev_lcell_comb \banco_registradores|rdisp[6]~278 (
// Equation(s):
// \banco_registradores|rdisp[6]~278_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[17][6]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][6]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][6]~q ))) ) ) ) # ( 
// !\disp_reg[2]~input_o  & ( \banco_registradores|regs[17][6]~q  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|regs[25][6]~q ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[17][6]~q  & ( (!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[21][6]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][6]~q ))) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[17][6]~q  & ( (\banco_registradores|regs[25][6]~q  & \disp_reg[3]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[21][6]~q ),
	.datab(!\banco_registradores|regs[25][6]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\banco_registradores|regs[29][6]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[17][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~278 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~278 .lut_mask = 64'h0303505FF3F3505F;
defparam \banco_registradores|rdisp[6]~278 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y12_N15
cyclonev_lcell_comb \banco_registradores|rdisp[6]~279 (
// Equation(s):
// \banco_registradores|rdisp[6]~279_combout  = ( \banco_registradores|regs[22][6]~q  & ( \banco_registradores|regs[30][6]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][6]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[26][6]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[22][6]~q  & ( \banco_registradores|regs[30][6]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][6]~q  & ((!\disp_reg[2]~input_o )))) # 
// (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[26][6]~q )))) ) ) ) # ( \banco_registradores|regs[22][6]~q  & ( !\banco_registradores|regs[30][6]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[18][6]~q ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[26][6]~q  & !\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[22][6]~q  & ( !\banco_registradores|regs[30][6]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][6]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[26][6]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[18][6]~q ),
	.datab(!\banco_registradores|regs[26][6]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[22][6]~q ),
	.dataf(!\banco_registradores|regs[30][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~279_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~279 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~279 .lut_mask = 64'h530053F0530F53FF;
defparam \banco_registradores|rdisp[6]~279 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N18
cyclonev_lcell_comb \banco_registradores|rdisp[6]~280 (
// Equation(s):
// \banco_registradores|rdisp[6]~280_combout  = ( \banco_registradores|regs[19][6]~q  & ( \banco_registradores|regs[27][6]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][6]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[31][6]~q )))) ) ) ) # ( !\banco_registradores|regs[19][6]~q  & ( \banco_registradores|regs[27][6]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[23][6]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[31][6]~q ))))) ) ) ) # ( \banco_registradores|regs[19][6]~q  & ( !\banco_registradores|regs[27][6]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) 
// # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][6]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[31][6]~q ))))) ) ) ) # ( !\banco_registradores|regs[19][6]~q  & ( !\banco_registradores|regs[27][6]~q  & ( 
// (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[23][6]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[31][6]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[23][6]~q ),
	.datab(!\banco_registradores|regs[31][6]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[19][6]~q ),
	.dataf(!\banco_registradores|regs[27][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~280 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~280 .lut_mask = 64'h0503F50305F3F5F3;
defparam \banco_registradores|rdisp[6]~280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N39
cyclonev_lcell_comb \banco_registradores|rdisp[6]~281 (
// Equation(s):
// \banco_registradores|rdisp[6]~281_combout  = ( \banco_registradores|rdisp[6]~279_combout  & ( \banco_registradores|rdisp[6]~280_combout  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[6]~277_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[6]~278_combout )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[6]~279_combout  & ( \banco_registradores|rdisp[6]~280_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[6]~277_combout )) # (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[6]~278_combout ))))) # (\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) ) ) ) # ( \banco_registradores|rdisp[6]~279_combout  & ( 
// !\banco_registradores|rdisp[6]~280_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[6]~277_combout )) # (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[6]~278_combout ))))) # (\disp_reg[1]~input_o  & 
// (!\disp_reg[0]~input_o )) ) ) ) # ( !\banco_registradores|rdisp[6]~279_combout  & ( !\banco_registradores|rdisp[6]~280_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[6]~277_combout )) # (\disp_reg[0]~input_o  
// & ((\banco_registradores|rdisp[6]~278_combout ))))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|rdisp[6]~277_combout ),
	.datad(!\banco_registradores|rdisp[6]~278_combout ),
	.datae(!\banco_registradores|rdisp[6]~279_combout ),
	.dataf(!\banco_registradores|rdisp[6]~280_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~281 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~281 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \banco_registradores|rdisp[6]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N6
cyclonev_lcell_comb \banco_registradores|rdisp[6]~276 (
// Equation(s):
// \banco_registradores|rdisp[6]~276_combout  = ( \banco_registradores|regs[10][6]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[11][6]~q ) ) ) ) # ( !\banco_registradores|regs[10][6]~q  & ( \disp_reg[1]~input_o  & ( 
// (\disp_reg[0]~input_o  & \banco_registradores|regs[11][6]~q ) ) ) ) # ( \banco_registradores|regs[10][6]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[8][6]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[9][6]~q ))) ) ) ) # ( !\banco_registradores|regs[10][6]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[8][6]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[9][6]~q ))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|regs[8][6]~q ),
	.datac(!\banco_registradores|regs[9][6]~q ),
	.datad(!\banco_registradores|regs[11][6]~q ),
	.datae(!\banco_registradores|regs[10][6]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~276 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~276 .lut_mask = 64'h272727270055AAFF;
defparam \banco_registradores|rdisp[6]~276 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N18
cyclonev_lcell_comb \banco_registradores|rdisp[6]~282 (
// Equation(s):
// \banco_registradores|rdisp[6]~282_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[14][6]~q  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[15][6]~q ) ) ) ) # ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[14][6]~q  & ( 
// (!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][6]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[13][6]~q ))) ) ) ) # ( \disp_reg[1]~input_o  & ( !\banco_registradores|regs[14][6]~q  & ( (\banco_registradores|regs[15][6]~q  & 
// \disp_reg[0]~input_o ) ) ) ) # ( !\disp_reg[1]~input_o  & ( !\banco_registradores|regs[14][6]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][6]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[13][6]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[12][6]~q ),
	.datab(!\banco_registradores|regs[15][6]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[13][6]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|regs[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~282 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~282 .lut_mask = 64'h505F0303505FF3F3;
defparam \banco_registradores|rdisp[6]~282 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N42
cyclonev_lcell_comb \banco_registradores|rdisp[6]~283 (
// Equation(s):
// \banco_registradores|rdisp[6]~283_combout  = ( \banco_registradores|regs[6][6]~q  & ( \banco_registradores|regs[5][6]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[4][6]~q ))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][6]~q )))) ) ) ) # ( !\banco_registradores|regs[6][6]~q  & ( \banco_registradores|regs[5][6]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[4][6]~q ))) # 
// (\disp_reg[1]~input_o  & (((\banco_registradores|regs[7][6]~q  & \disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[6][6]~q  & ( !\banco_registradores|regs[5][6]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[4][6]~q  & 
// ((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][6]~q )))) ) ) ) # ( !\banco_registradores|regs[6][6]~q  & ( !\banco_registradores|regs[5][6]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[4][6]~q  & ((!\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[7][6]~q  & \disp_reg[0]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[4][6]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[7][6]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[6][6]~q ),
	.dataf(!\banco_registradores|regs[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~283 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~283 .lut_mask = 64'h4403770344CF77CF;
defparam \banco_registradores|rdisp[6]~283 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N6
cyclonev_lcell_comb \banco_registradores|rdisp[6]~284 (
// Equation(s):
// \banco_registradores|rdisp[6]~284_combout  = ( \banco_registradores|regs[1][6]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][6]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[3][6]~q ))))) ) ) # ( !\banco_registradores|regs[1][6]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][6]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][6]~q ))))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[2][6]~q ),
	.datad(!\banco_registradores|regs[3][6]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~284 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~284 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rdisp[6]~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y13_N30
cyclonev_lcell_comb \banco_registradores|rdisp[6]~285 (
// Equation(s):
// \banco_registradores|rdisp[6]~285_combout  = ( \banco_registradores|rdisp[6]~284_combout  & ( (!\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o )) # (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[6]~283_combout ))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[6]~282_combout )))) ) ) # ( !\banco_registradores|rdisp[6]~284_combout  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|rdisp[6]~283_combout ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|rdisp[6]~282_combout )))) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|rdisp[6]~282_combout ),
	.datad(!\banco_registradores|rdisp[6]~283_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[6]~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~285 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~285 .lut_mask = 64'h0145014589CD89CD;
defparam \banco_registradores|rdisp[6]~285 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N24
cyclonev_lcell_comb \banco_registradores|rdisp[6]~286 (
// Equation(s):
// \banco_registradores|rdisp[6]~286_combout  = ( \banco_registradores|rdisp[6]~276_combout  & ( \banco_registradores|rdisp[6]~285_combout  & ( ((!\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[31]~1_combout )) # 
// (\banco_registradores|rdisp[6]~281_combout ) ) ) ) # ( !\banco_registradores|rdisp[6]~276_combout  & ( \banco_registradores|rdisp[6]~285_combout  & ( (!\disp_reg[4]~input_o ) # (\banco_registradores|rdisp[6]~281_combout ) ) ) ) # ( 
// \banco_registradores|rdisp[6]~276_combout  & ( !\banco_registradores|rdisp[6]~285_combout  & ( ((\banco_registradores|rdisp[6]~281_combout  & \disp_reg[4]~input_o )) # (\banco_registradores|rdisp[31]~1_combout ) ) ) ) # ( 
// !\banco_registradores|rdisp[6]~276_combout  & ( !\banco_registradores|rdisp[6]~285_combout  & ( (\banco_registradores|rdisp[6]~281_combout  & \disp_reg[4]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[6]~281_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[31]~1_combout ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[6]~276_combout ),
	.dataf(!\banco_registradores|rdisp[6]~285_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[6]~286_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[6]~286 .extended_lut = "off";
defparam \banco_registradores|rdisp[6]~286 .lut_mask = 64'h11111F1FDDDDDFDF;
defparam \banco_registradores|rdisp[6]~286 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N42
cyclonev_lcell_comb \banco_registradores|rdisp[5]~294 (
// Equation(s):
// \banco_registradores|rdisp[5]~294_combout  = ( \disp_reg[0]~input_o  & ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[7][5]~q  ) ) ) # ( !\disp_reg[0]~input_o  & ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[6][5]~q  ) ) ) # ( 
// \disp_reg[0]~input_o  & ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[5][5]~q  ) ) ) # ( !\disp_reg[0]~input_o  & ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[4][5]~q  ) ) )

	.dataa(!\banco_registradores|regs[5][5]~q ),
	.datab(!\banco_registradores|regs[6][5]~q ),
	.datac(!\banco_registradores|regs[7][5]~q ),
	.datad(!\banco_registradores|regs[4][5]~q ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~294_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~294 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~294 .lut_mask = 64'h00FF555533330F0F;
defparam \banco_registradores|rdisp[5]~294 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N24
cyclonev_lcell_comb \banco_registradores|rdisp[5]~295 (
// Equation(s):
// \banco_registradores|rdisp[5]~295_combout  = ( \banco_registradores|regs[3][5]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][5]~q  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # 
// (\banco_registradores|regs[2][5]~q )))) ) ) # ( !\banco_registradores|regs[3][5]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][5]~q  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[2][5]~q  & 
// !\disp_reg[0]~input_o )))) ) )

	.dataa(!\banco_registradores|regs[1][5]~q ),
	.datab(!\banco_registradores|regs[2][5]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~295 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~295 .lut_mask = 64'h03500350035F035F;
defparam \banco_registradores|rdisp[5]~295 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N57
cyclonev_lcell_comb \banco_registradores|rdisp[5]~293 (
// Equation(s):
// \banco_registradores|rdisp[5]~293_combout  = ( \banco_registradores|regs[13][5]~q  & ( \banco_registradores|regs[14][5]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o ) # (\banco_registradores|regs[12][5]~q )))) # (\disp_reg[0]~input_o  & 
// (((!\disp_reg[1]~input_o )) # (\banco_registradores|regs[15][5]~q ))) ) ) ) # ( !\banco_registradores|regs[13][5]~q  & ( \banco_registradores|regs[14][5]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o ) # (\banco_registradores|regs[12][5]~q )))) 
// # (\disp_reg[0]~input_o  & (\banco_registradores|regs[15][5]~q  & ((\disp_reg[1]~input_o )))) ) ) ) # ( \banco_registradores|regs[13][5]~q  & ( !\banco_registradores|regs[14][5]~q  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|regs[12][5]~q  & 
// !\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )) # (\banco_registradores|regs[15][5]~q ))) ) ) ) # ( !\banco_registradores|regs[13][5]~q  & ( !\banco_registradores|regs[14][5]~q  & ( (!\disp_reg[0]~input_o  & 
// (((\banco_registradores|regs[12][5]~q  & !\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[15][5]~q  & ((\disp_reg[1]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[15][5]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[12][5]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[13][5]~q ),
	.dataf(!\banco_registradores|regs[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~293 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~293 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \banco_registradores|rdisp[5]~293 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \banco_registradores|rdisp[5]~296 (
// Equation(s):
// \banco_registradores|rdisp[5]~296_combout  = ( \banco_registradores|rdisp[5]~293_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|rdisp[5]~295_combout ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|rdisp[5]~294_combout )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) # ( !\banco_registradores|rdisp[5]~293_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|rdisp[5]~295_combout ))) # (\disp_reg[2]~input_o  & (\banco_registradores|rdisp[5]~294_combout )))) ) )

	.dataa(!\banco_registradores|rdisp[5]~294_combout ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|rdisp[5]~295_combout ),
	.datae(!\banco_registradores|rdisp[5]~293_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~296 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~296 .lut_mask = 64'h04C407C704C407C7;
defparam \banco_registradores|rdisp[5]~296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y11_N54
cyclonev_lcell_comb \banco_registradores|rdisp[5]~291 (
// Equation(s):
// \banco_registradores|rdisp[5]~291_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[19][5]~q  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][5]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][5]~q )) ) ) ) # ( 
// !\disp_reg[3]~input_o  & ( \banco_registradores|regs[19][5]~q  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[23][5]~q ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[19][5]~q  & ( (!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[27][5]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][5]~q )) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[19][5]~q  & ( (\banco_registradores|regs[23][5]~q  & \disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[23][5]~q ),
	.datab(!\banco_registradores|regs[31][5]~q ),
	.datac(!\banco_registradores|regs[27][5]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[19][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~291 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~291 .lut_mask = 64'h00550F33FF550F33;
defparam \banco_registradores|rdisp[5]~291 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N6
cyclonev_lcell_comb \banco_registradores|rdisp[5]~290 (
// Equation(s):
// \banco_registradores|rdisp[5]~290_combout  = ( \banco_registradores|regs[18][5]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][5]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][5]~q )) ) ) ) # ( 
// !\banco_registradores|regs[18][5]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][5]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][5]~q )) ) ) ) # ( \banco_registradores|regs[18][5]~q  & ( 
// !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[22][5]~q ) ) ) ) # ( !\banco_registradores|regs[18][5]~q  & ( !\disp_reg[3]~input_o  & ( (\disp_reg[2]~input_o  & \banco_registradores|regs[22][5]~q ) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[30][5]~q ),
	.datac(!\banco_registradores|regs[22][5]~q ),
	.datad(!\banco_registradores|regs[26][5]~q ),
	.datae(!\banco_registradores|regs[18][5]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~290_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~290 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~290 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \banco_registradores|rdisp[5]~290 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y11_N45
cyclonev_lcell_comb \banco_registradores|rdisp[5]~289 (
// Equation(s):
// \banco_registradores|rdisp[5]~289_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|regs[29][5]~q  & ( (\banco_registradores|regs[21][5]~q ) # (\disp_reg[3]~input_o ) ) ) ) # ( !\disp_reg[2]~input_o  & ( \banco_registradores|regs[29][5]~q  & ( 
// (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[17][5]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[25][5]~q )) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|regs[29][5]~q  & ( (!\disp_reg[3]~input_o  & 
// \banco_registradores|regs[21][5]~q ) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|regs[29][5]~q  & ( (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[17][5]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[25][5]~q )) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[25][5]~q ),
	.datac(!\banco_registradores|regs[21][5]~q ),
	.datad(!\banco_registradores|regs[17][5]~q ),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|regs[29][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~289 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~289 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \banco_registradores|rdisp[5]~289 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N30
cyclonev_lcell_comb \banco_registradores|rdisp[5]~288 (
// Equation(s):
// \banco_registradores|rdisp[5]~288_combout  = ( \banco_registradores|regs[24][5]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][5]~q ) ) ) ) # ( !\banco_registradores|regs[24][5]~q  & ( \disp_reg[3]~input_o  & ( 
// (\disp_reg[2]~input_o  & \banco_registradores|regs[28][5]~q ) ) ) ) # ( \banco_registradores|regs[24][5]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][5]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[20][5]~q ))) ) ) ) # ( !\banco_registradores|regs[24][5]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][5]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[20][5]~q ))) ) ) 
// )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[16][5]~q ),
	.datac(!\banco_registradores|regs[20][5]~q ),
	.datad(!\banco_registradores|regs[28][5]~q ),
	.datae(!\banco_registradores|regs[24][5]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~288 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~288 .lut_mask = 64'h272727270055AAFF;
defparam \banco_registradores|rdisp[5]~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N3
cyclonev_lcell_comb \banco_registradores|rdisp[5]~292 (
// Equation(s):
// \banco_registradores|rdisp[5]~292_combout  = ( \banco_registradores|rdisp[5]~288_combout  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[5]~290_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[5]~291_combout )) ) ) ) # ( !\banco_registradores|rdisp[5]~288_combout  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[5]~290_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[5]~291_combout )) ) ) ) # ( \banco_registradores|rdisp[5]~288_combout  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[5]~289_combout ) ) ) ) # ( !\banco_registradores|rdisp[5]~288_combout  
// & ( !\disp_reg[1]~input_o  & ( (\banco_registradores|rdisp[5]~289_combout  & \disp_reg[0]~input_o ) ) ) )

	.dataa(!\banco_registradores|rdisp[5]~291_combout ),
	.datab(!\banco_registradores|rdisp[5]~290_combout ),
	.datac(!\banco_registradores|rdisp[5]~289_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[5]~288_combout ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~292 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~292 .lut_mask = 64'h000FFF0F33553355;
defparam \banco_registradores|rdisp[5]~292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y12_N54
cyclonev_lcell_comb \banco_registradores|rdisp[5]~287 (
// Equation(s):
// \banco_registradores|rdisp[5]~287_combout  = ( \banco_registradores|regs[11][5]~q  & ( \disp_reg[0]~input_o  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[9][5]~q ) ) ) ) # ( !\banco_registradores|regs[11][5]~q  & ( \disp_reg[0]~input_o  & ( 
// (\banco_registradores|regs[9][5]~q  & !\disp_reg[1]~input_o ) ) ) ) # ( \banco_registradores|regs[11][5]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][5]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[10][5]~q ))) ) ) ) # ( !\banco_registradores|regs[11][5]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[8][5]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[10][5]~q ))) ) ) 
// )

	.dataa(!\banco_registradores|regs[9][5]~q ),
	.datab(!\banco_registradores|regs[8][5]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|regs[10][5]~q ),
	.datae(!\banco_registradores|regs[11][5]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~287 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~287 .lut_mask = 64'h303F303F50505F5F;
defparam \banco_registradores|rdisp[5]~287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \banco_registradores|rdisp[5]~297 (
// Equation(s):
// \banco_registradores|rdisp[5]~297_combout  = ( \banco_registradores|rdisp[5]~287_combout  & ( ((!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[5]~296_combout )) # (\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[5]~292_combout )))) # 
// (\banco_registradores|rdisp[31]~1_combout ) ) ) # ( !\banco_registradores|rdisp[5]~287_combout  & ( (!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[5]~296_combout )) # (\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[5]~292_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[5]~296_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[31]~1_combout ),
	.datad(!\banco_registradores|rdisp[5]~292_combout ),
	.datae(!\banco_registradores|rdisp[5]~287_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[5]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[5]~297 .extended_lut = "off";
defparam \banco_registradores|rdisp[5]~297 .lut_mask = 64'h44774F7F44774F7F;
defparam \banco_registradores|rdisp[5]~297 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N6
cyclonev_lcell_comb \banco_registradores|rdisp[4]~298 (
// Equation(s):
// \banco_registradores|rdisp[4]~298_combout  = ( \disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[11][4]~q  ) ) ) # ( !\disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[9][4]~q  ) ) ) # ( 
// \disp_reg[1]~input_o  & ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[10][4]~q  ) ) ) # ( !\disp_reg[1]~input_o  & ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[8][4]~q  ) ) )

	.dataa(!\banco_registradores|regs[8][4]~q ),
	.datab(!\banco_registradores|regs[11][4]~q ),
	.datac(!\banco_registradores|regs[9][4]~q ),
	.datad(!\banco_registradores|regs[10][4]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~298_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~298 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~298 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rdisp[4]~298 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N6
cyclonev_lcell_comb \banco_registradores|rdisp[4]~299 (
// Equation(s):
// \banco_registradores|rdisp[4]~299_combout  = ( \banco_registradores|regs[24][4]~q  & ( \disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][4]~q ) ) ) ) # ( !\banco_registradores|regs[24][4]~q  & ( \disp_reg[3]~input_o  & ( 
// (\banco_registradores|regs[28][4]~q  & \disp_reg[2]~input_o ) ) ) ) # ( \banco_registradores|regs[24][4]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][4]~q )) # (\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[20][4]~q ))) ) ) ) # ( !\banco_registradores|regs[24][4]~q  & ( !\disp_reg[3]~input_o  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[16][4]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[20][4]~q ))) ) ) 
// )

	.dataa(!\banco_registradores|regs[16][4]~q ),
	.datab(!\banco_registradores|regs[20][4]~q ),
	.datac(!\banco_registradores|regs[28][4]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[24][4]~q ),
	.dataf(!\disp_reg[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~299_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~299 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~299 .lut_mask = 64'h55335533000FFF0F;
defparam \banco_registradores|rdisp[4]~299 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N15
cyclonev_lcell_comb \banco_registradores|rdisp[4]~301 (
// Equation(s):
// \banco_registradores|rdisp[4]~301_combout  = ( \banco_registradores|regs[18][4]~q  & ( \banco_registradores|regs[22][4]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][4]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[30][4]~q ))) ) ) ) # ( !\banco_registradores|regs[18][4]~q  & ( \banco_registradores|regs[22][4]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[26][4]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][4]~q )))) ) ) ) # ( \banco_registradores|regs[18][4]~q  & ( !\banco_registradores|regs[22][4]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) 
// # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][4]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][4]~q )))) ) ) ) # ( !\banco_registradores|regs[18][4]~q  & ( !\banco_registradores|regs[22][4]~q  & ( 
// (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[26][4]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[30][4]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[30][4]~q ),
	.datab(!\banco_registradores|regs[26][4]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[18][4]~q ),
	.dataf(!\banco_registradores|regs[22][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~301 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~301 .lut_mask = 64'h0305F30503F5F3F5;
defparam \banco_registradores|rdisp[4]~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N36
cyclonev_lcell_comb \banco_registradores|rdisp[4]~300 (
// Equation(s):
// \banco_registradores|rdisp[4]~300_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[21][4]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[25][4]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[29][4]~q ))) ) ) ) # ( 
// !\disp_reg[3]~input_o  & ( \banco_registradores|regs[21][4]~q  & ( (\disp_reg[2]~input_o ) # (\banco_registradores|regs[17][4]~q ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[21][4]~q  & ( (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[25][4]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[29][4]~q ))) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[21][4]~q  & ( (\banco_registradores|regs[17][4]~q  & !\disp_reg[2]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[25][4]~q ),
	.datab(!\banco_registradores|regs[17][4]~q ),
	.datac(!\banco_registradores|regs[29][4]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[21][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~300 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~300 .lut_mask = 64'h3300550F33FF550F;
defparam \banco_registradores|rdisp[4]~300 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N12
cyclonev_lcell_comb \banco_registradores|rdisp[4]~302 (
// Equation(s):
// \banco_registradores|rdisp[4]~302_combout  = ( \banco_registradores|regs[23][4]~q  & ( \banco_registradores|regs[19][4]~q  & ( (!\disp_reg[3]~input_o ) # ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][4]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[31][4]~q ))) ) ) ) # ( !\banco_registradores|regs[23][4]~q  & ( \banco_registradores|regs[19][4]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|regs[27][4]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][4]~q )))) ) ) ) # ( \banco_registradores|regs[23][4]~q  & ( !\banco_registradores|regs[19][4]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) 
// # (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][4]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][4]~q )))) ) ) ) # ( !\banco_registradores|regs[23][4]~q  & ( !\banco_registradores|regs[19][4]~q  & ( 
// (\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[27][4]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[31][4]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[31][4]~q ),
	.datab(!\banco_registradores|regs[27][4]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[23][4]~q ),
	.dataf(!\banco_registradores|regs[19][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~302_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~302 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~302 .lut_mask = 64'h030503F5F305F3F5;
defparam \banco_registradores|rdisp[4]~302 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N0
cyclonev_lcell_comb \banco_registradores|rdisp[4]~303 (
// Equation(s):
// \banco_registradores|rdisp[4]~303_combout  = ( \banco_registradores|rdisp[4]~302_combout  & ( \disp_reg[0]~input_o  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[4]~300_combout ) ) ) ) # ( !\banco_registradores|rdisp[4]~302_combout  & ( 
// \disp_reg[0]~input_o  & ( (\banco_registradores|rdisp[4]~300_combout  & !\disp_reg[1]~input_o ) ) ) ) # ( \banco_registradores|rdisp[4]~302_combout  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|rdisp[4]~299_combout )) # 
// (\disp_reg[1]~input_o  & ((\banco_registradores|rdisp[4]~301_combout ))) ) ) ) # ( !\banco_registradores|rdisp[4]~302_combout  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|rdisp[4]~299_combout )) # (\disp_reg[1]~input_o  
// & ((\banco_registradores|rdisp[4]~301_combout ))) ) ) )

	.dataa(!\banco_registradores|rdisp[4]~299_combout ),
	.datab(!\banco_registradores|rdisp[4]~301_combout ),
	.datac(!\banco_registradores|rdisp[4]~300_combout ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|rdisp[4]~302_combout ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~303_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~303 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~303 .lut_mask = 64'h553355330F000FFF;
defparam \banco_registradores|rdisp[4]~303 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N27
cyclonev_lcell_comb \banco_registradores|rdisp[4]~306 (
// Equation(s):
// \banco_registradores|rdisp[4]~306_combout  = ( \banco_registradores|regs[3][4]~q  & ( \banco_registradores|regs[2][4]~q  & ( ((\banco_registradores|regs[1][4]~q  & \disp_reg[0]~input_o )) # (\disp_reg[1]~input_o ) ) ) ) # ( 
// !\banco_registradores|regs[3][4]~q  & ( \banco_registradores|regs[2][4]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][4]~q  & \disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ))) ) ) ) # ( 
// \banco_registradores|regs[3][4]~q  & ( !\banco_registradores|regs[2][4]~q  & ( (\disp_reg[0]~input_o  & ((\banco_registradores|regs[1][4]~q ) # (\disp_reg[1]~input_o ))) ) ) ) # ( !\banco_registradores|regs[3][4]~q  & ( !\banco_registradores|regs[2][4]~q  
// & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][4]~q  & \disp_reg[0]~input_o )) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[1][4]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(gnd),
	.datae(!\banco_registradores|regs[3][4]~q ),
	.dataf(!\banco_registradores|regs[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~306_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~306 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~306 .lut_mask = 64'h0202070752525757;
defparam \banco_registradores|rdisp[4]~306 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \banco_registradores|rdisp[4]~304 (
// Equation(s):
// \banco_registradores|rdisp[4]~304_combout  = ( \banco_registradores|regs[15][4]~q  & ( \banco_registradores|regs[14][4]~q  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][4]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[13][4]~q )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][4]~q  & ( \banco_registradores|regs[14][4]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][4]~q )) # 
// (\disp_reg[0]~input_o  & ((\banco_registradores|regs[13][4]~q ))))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[15][4]~q  & ( !\banco_registradores|regs[14][4]~q  & ( (!\disp_reg[1]~input_o  & 
// ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][4]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[13][4]~q ))))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[15][4]~q  & ( 
// !\banco_registradores|regs[14][4]~q  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[12][4]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[13][4]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[12][4]~q ),
	.datab(!\banco_registradores|regs[13][4]~q ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[15][4]~q ),
	.dataf(!\banco_registradores|regs[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~304 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~304 .lut_mask = 64'h5030503F5F305F3F;
defparam \banco_registradores|rdisp[4]~304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N54
cyclonev_lcell_comb \banco_registradores|rdisp[4]~305 (
// Equation(s):
// \banco_registradores|rdisp[4]~305_combout  = ( \disp_reg[1]~input_o  & ( \banco_registradores|regs[6][4]~q  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|regs[7][4]~q ) ) ) ) # ( !\disp_reg[1]~input_o  & ( \banco_registradores|regs[6][4]~q  & ( 
// (!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][4]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][4]~q ))) ) ) ) # ( \disp_reg[1]~input_o  & ( !\banco_registradores|regs[6][4]~q  & ( (\banco_registradores|regs[7][4]~q  & 
// \disp_reg[0]~input_o ) ) ) ) # ( !\disp_reg[1]~input_o  & ( !\banco_registradores|regs[6][4]~q  & ( (!\disp_reg[0]~input_o  & (\banco_registradores|regs[4][4]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[5][4]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[4][4]~q ),
	.datab(!\banco_registradores|regs[7][4]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[5][4]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\banco_registradores|regs[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~305 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~305 .lut_mask = 64'h505F0303505FF3F3;
defparam \banco_registradores|rdisp[4]~305 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \banco_registradores|rdisp[4]~307 (
// Equation(s):
// \banco_registradores|rdisp[4]~307_combout  = ( \banco_registradores|rdisp[4]~305_combout  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|rdisp[4]~306_combout )) # (\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o  & 
// ((\banco_registradores|rdisp[4]~304_combout )))) ) ) # ( !\banco_registradores|rdisp[4]~305_combout  & ( (!\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o  & (\banco_registradores|rdisp[4]~306_combout ))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o  & 
// ((\banco_registradores|rdisp[4]~304_combout )))) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|rdisp[4]~306_combout ),
	.datad(!\banco_registradores|rdisp[4]~304_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[4]~305_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~307_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~307 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~307 .lut_mask = 64'h081908192A3B2A3B;
defparam \banco_registradores|rdisp[4]~307 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \banco_registradores|rdisp[4]~308 (
// Equation(s):
// \banco_registradores|rdisp[4]~308_combout  = ( \banco_registradores|rdisp[4]~307_combout  & ( (!\disp_reg[4]~input_o ) # (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[4]~298_combout )) # 
// (\banco_registradores|rdisp[4]~303_combout )) ) ) # ( !\banco_registradores|rdisp[4]~307_combout  & ( (!\banco_registradores|rdisp[31]~1_combout  & (\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[4]~303_combout )))) # 
// (\banco_registradores|rdisp[31]~1_combout  & (((\disp_reg[4]~input_o  & \banco_registradores|rdisp[4]~303_combout )) # (\banco_registradores|rdisp[4]~298_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[4]~298_combout ),
	.datad(!\banco_registradores|rdisp[4]~303_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[4]~307_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[4]~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[4]~308 .extended_lut = "off";
defparam \banco_registradores|rdisp[4]~308 .lut_mask = 64'h05370537CDFFCDFF;
defparam \banco_registradores|rdisp[4]~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N39
cyclonev_lcell_comb \banco_registradores|rdisp[3]~317 (
// Equation(s):
// \banco_registradores|rdisp[3]~317_combout  = ( \banco_registradores|regs[3][3]~q  & ( \banco_registradores|regs[1][3]~q  & ( ((\disp_reg[1]~input_o  & \banco_registradores|regs[2][3]~q )) # (\disp_reg[0]~input_o ) ) ) ) # ( 
// !\banco_registradores|regs[3][3]~q  & ( \banco_registradores|regs[1][3]~q  & ( (!\disp_reg[1]~input_o  & ((\disp_reg[0]~input_o ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[2][3]~q  & !\disp_reg[0]~input_o )) ) ) ) # ( 
// \banco_registradores|regs[3][3]~q  & ( !\banco_registradores|regs[1][3]~q  & ( (\disp_reg[1]~input_o  & ((\disp_reg[0]~input_o ) # (\banco_registradores|regs[2][3]~q ))) ) ) ) # ( !\banco_registradores|regs[3][3]~q  & ( !\banco_registradores|regs[1][3]~q  
// & ( (\disp_reg[1]~input_o  & (\banco_registradores|regs[2][3]~q  & !\disp_reg[0]~input_o )) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[2][3]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(gnd),
	.datae(!\banco_registradores|regs[3][3]~q ),
	.dataf(!\banco_registradores|regs[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~317 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~317 .lut_mask = 64'h101015151A1A1F1F;
defparam \banco_registradores|rdisp[3]~317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N6
cyclonev_lcell_comb \banco_registradores|rdisp[3]~315 (
// Equation(s):
// \banco_registradores|rdisp[3]~315_combout  = ( \banco_registradores|regs[14][3]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][3]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[15][3]~q ))) ) ) ) # ( 
// !\banco_registradores|regs[14][3]~q  & ( \disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][3]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[15][3]~q ))) ) ) ) # ( \banco_registradores|regs[14][3]~q  & ( 
// !\disp_reg[0]~input_o  & ( (\banco_registradores|regs[12][3]~q ) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|regs[14][3]~q  & ( !\disp_reg[0]~input_o  & ( (!\disp_reg[1]~input_o  & \banco_registradores|regs[12][3]~q ) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[13][3]~q ),
	.datac(!\banco_registradores|regs[15][3]~q ),
	.datad(!\banco_registradores|regs[12][3]~q ),
	.datae(!\banco_registradores|regs[14][3]~q ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~315_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~315 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~315 .lut_mask = 64'h00AA55FF27272727;
defparam \banco_registradores|rdisp[3]~315 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N33
cyclonev_lcell_comb \banco_registradores|rdisp[3]~316 (
// Equation(s):
// \banco_registradores|rdisp[3]~316_combout  = ( \banco_registradores|regs[5][3]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[6][3]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[7][3]~q )) ) ) ) # ( 
// !\banco_registradores|regs[5][3]~q  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[6][3]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[7][3]~q )) ) ) ) # ( \banco_registradores|regs[5][3]~q  & ( 
// !\disp_reg[1]~input_o  & ( (\banco_registradores|regs[4][3]~q ) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|regs[5][3]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & \banco_registradores|regs[4][3]~q ) ) ) )

	.dataa(!\banco_registradores|regs[7][3]~q ),
	.datab(!\banco_registradores|regs[6][3]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[4][3]~q ),
	.datae(!\banco_registradores|regs[5][3]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~316 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~316 .lut_mask = 64'h00F00FFF35353535;
defparam \banco_registradores|rdisp[3]~316 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N42
cyclonev_lcell_comb \banco_registradores|rdisp[3]~318 (
// Equation(s):
// \banco_registradores|rdisp[3]~318_combout  = ( \disp_reg[2]~input_o  & ( \banco_registradores|rdisp[3]~316_combout  & ( (!\disp_reg[3]~input_o ) # (\banco_registradores|rdisp[3]~315_combout ) ) ) ) # ( !\disp_reg[2]~input_o  & ( 
// \banco_registradores|rdisp[3]~316_combout  & ( (!\disp_reg[3]~input_o  & \banco_registradores|rdisp[3]~317_combout ) ) ) ) # ( \disp_reg[2]~input_o  & ( !\banco_registradores|rdisp[3]~316_combout  & ( (\disp_reg[3]~input_o  & 
// \banco_registradores|rdisp[3]~315_combout ) ) ) ) # ( !\disp_reg[2]~input_o  & ( !\banco_registradores|rdisp[3]~316_combout  & ( (!\disp_reg[3]~input_o  & \banco_registradores|rdisp[3]~317_combout ) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[3]~317_combout ),
	.datac(!\banco_registradores|rdisp[3]~315_combout ),
	.datad(gnd),
	.datae(!\disp_reg[2]~input_o ),
	.dataf(!\banco_registradores|rdisp[3]~316_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~318_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~318 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~318 .lut_mask = 64'h222205052222AFAF;
defparam \banco_registradores|rdisp[3]~318 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N30
cyclonev_lcell_comb \banco_registradores|rdisp[3]~309 (
// Equation(s):
// \banco_registradores|rdisp[3]~309_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[8][3]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[9][3]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[11][3]~q ))) ) ) ) # ( 
// !\disp_reg[0]~input_o  & ( \banco_registradores|regs[8][3]~q  & ( (!\disp_reg[1]~input_o ) # (\banco_registradores|regs[10][3]~q ) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[8][3]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[9][3]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[11][3]~q ))) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[8][3]~q  & ( (\disp_reg[1]~input_o  & \banco_registradores|regs[10][3]~q ) ) ) )

	.dataa(!\banco_registradores|regs[9][3]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[10][3]~q ),
	.datad(!\banco_registradores|regs[11][3]~q ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~309 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~309 .lut_mask = 64'h03034477CFCF4477;
defparam \banco_registradores|rdisp[3]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N0
cyclonev_lcell_comb \banco_registradores|rdisp[3]~311 (
// Equation(s):
// \banco_registradores|rdisp[3]~311_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[21][3]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[25][3]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[29][3]~q ))) ) ) ) # ( 
// !\disp_reg[3]~input_o  & ( \banco_registradores|regs[21][3]~q  & ( (\banco_registradores|regs[17][3]~q ) # (\disp_reg[2]~input_o ) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[21][3]~q  & ( (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[25][3]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[29][3]~q ))) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[21][3]~q  & ( (!\disp_reg[2]~input_o  & \banco_registradores|regs[17][3]~q ) ) ) )

	.dataa(!\banco_registradores|regs[25][3]~q ),
	.datab(!\banco_registradores|regs[29][3]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[17][3]~q ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[21][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~311_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~311 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~311 .lut_mask = 64'h00F053530FFF5353;
defparam \banco_registradores|rdisp[3]~311 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N51
cyclonev_lcell_comb \banco_registradores|rdisp[3]~310 (
// Equation(s):
// \banco_registradores|rdisp[3]~310_combout  = ( \banco_registradores|regs[28][3]~q  & ( \disp_reg[2]~input_o  & ( (\banco_registradores|regs[20][3]~q ) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[28][3]~q  & ( \disp_reg[2]~input_o  & ( 
// (!\disp_reg[3]~input_o  & \banco_registradores|regs[20][3]~q ) ) ) ) # ( \banco_registradores|regs[28][3]~q  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[16][3]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[24][3]~q ))) ) ) ) # ( !\banco_registradores|regs[28][3]~q  & ( !\disp_reg[2]~input_o  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[16][3]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[24][3]~q ))) ) ) 
// )

	.dataa(!\banco_registradores|regs[16][3]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[20][3]~q ),
	.datad(!\banco_registradores|regs[24][3]~q ),
	.datae(!\banco_registradores|regs[28][3]~q ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~310_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~310 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~310 .lut_mask = 64'h447744770C0C3F3F;
defparam \banco_registradores|rdisp[3]~310 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N42
cyclonev_lcell_comb \banco_registradores|rdisp[3]~312 (
// Equation(s):
// \banco_registradores|rdisp[3]~312_combout  = ( \banco_registradores|regs[18][3]~q  & ( \banco_registradores|regs[30][3]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # (\banco_registradores|regs[26][3]~q ))) # (\disp_reg[2]~input_o  & 
// (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[22][3]~q )))) ) ) ) # ( !\banco_registradores|regs[18][3]~q  & ( \banco_registradores|regs[30][3]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[26][3]~q  & ((\disp_reg[3]~input_o )))) # 
// (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[22][3]~q )))) ) ) ) # ( \banco_registradores|regs[18][3]~q  & ( !\banco_registradores|regs[30][3]~q  & ( (!\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )) # 
// (\banco_registradores|regs[26][3]~q ))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[22][3]~q  & !\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[18][3]~q  & ( !\banco_registradores|regs[30][3]~q  & ( (!\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[26][3]~q  & ((\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((\banco_registradores|regs[22][3]~q  & !\disp_reg[3]~input_o )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\banco_registradores|regs[26][3]~q ),
	.datac(!\banco_registradores|regs[22][3]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[18][3]~q ),
	.dataf(!\banco_registradores|regs[30][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~312 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~312 .lut_mask = 64'h0522AF220577AF77;
defparam \banco_registradores|rdisp[3]~312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N42
cyclonev_lcell_comb \banco_registradores|rdisp[3]~313 (
// Equation(s):
// \banco_registradores|rdisp[3]~313_combout  = ( \banco_registradores|regs[31][3]~q  & ( \banco_registradores|regs[23][3]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][3]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[27][3]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[31][3]~q  & ( \banco_registradores|regs[23][3]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[19][3]~q )))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][3]~q  & ((!\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[31][3]~q  & ( !\banco_registradores|regs[23][3]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[19][3]~q  & 
// !\disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[27][3]~q ))) ) ) ) # ( !\banco_registradores|regs[31][3]~q  & ( !\banco_registradores|regs[23][3]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][3]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][3]~q )))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[27][3]~q ),
	.datac(!\banco_registradores|regs[19][3]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[31][3]~q ),
	.dataf(!\banco_registradores|regs[23][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~313 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~313 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \banco_registradores|rdisp[3]~313 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N51
cyclonev_lcell_comb \banco_registradores|rdisp[3]~314 (
// Equation(s):
// \banco_registradores|rdisp[3]~314_combout  = ( \banco_registradores|rdisp[3]~312_combout  & ( \banco_registradores|rdisp[3]~313_combout  & ( ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[3]~310_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[3]~311_combout ))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[3]~312_combout  & ( \banco_registradores|rdisp[3]~313_combout  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o  & 
// \banco_registradores|rdisp[3]~310_combout )))) # (\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # (\banco_registradores|rdisp[3]~311_combout ))) ) ) ) # ( \banco_registradores|rdisp[3]~312_combout  & ( !\banco_registradores|rdisp[3]~313_combout  & ( 
// (!\disp_reg[0]~input_o  & (((\banco_registradores|rdisp[3]~310_combout ) # (\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[3]~311_combout  & (!\disp_reg[1]~input_o ))) ) ) ) # ( !\banco_registradores|rdisp[3]~312_combout  
// & ( !\banco_registradores|rdisp[3]~313_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[3]~310_combout ))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[3]~311_combout )))) ) ) )

	.dataa(!\banco_registradores|rdisp[3]~311_combout ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|rdisp[3]~310_combout ),
	.datae(!\banco_registradores|rdisp[3]~312_combout ),
	.dataf(!\banco_registradores|rdisp[3]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~314_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~314 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~314 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \banco_registradores|rdisp[3]~314 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N12
cyclonev_lcell_comb \banco_registradores|rdisp[3]~319 (
// Equation(s):
// \banco_registradores|rdisp[3]~319_combout  = ( \disp_reg[4]~input_o  & ( \banco_registradores|rdisp[3]~314_combout  ) ) # ( !\disp_reg[4]~input_o  & ( \banco_registradores|rdisp[3]~314_combout  & ( ((\banco_registradores|rdisp[31]~1_combout  & 
// \banco_registradores|rdisp[3]~309_combout )) # (\banco_registradores|rdisp[3]~318_combout ) ) ) ) # ( \disp_reg[4]~input_o  & ( !\banco_registradores|rdisp[3]~314_combout  & ( (\banco_registradores|rdisp[31]~1_combout  & 
// \banco_registradores|rdisp[3]~309_combout ) ) ) ) # ( !\disp_reg[4]~input_o  & ( !\banco_registradores|rdisp[3]~314_combout  & ( ((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[3]~309_combout )) # 
// (\banco_registradores|rdisp[3]~318_combout ) ) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\banco_registradores|rdisp[3]~318_combout ),
	.datac(!\banco_registradores|rdisp[3]~309_combout ),
	.datad(gnd),
	.datae(!\disp_reg[4]~input_o ),
	.dataf(!\banco_registradores|rdisp[3]~314_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[3]~319_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[3]~319 .extended_lut = "off";
defparam \banco_registradores|rdisp[3]~319 .lut_mask = 64'h373705053737FFFF;
defparam \banco_registradores|rdisp[3]~319 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N54
cyclonev_lcell_comb \banco_registradores|rdisp[2]~324 (
// Equation(s):
// \banco_registradores|rdisp[2]~324_combout  = ( \banco_registradores|regs[31][2]~q  & ( \banco_registradores|regs[27][2]~q  & ( ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][2]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[23][2]~q ))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[31][2]~q  & ( \banco_registradores|regs[27][2]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][2]~q ))) # 
// (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][2]~q )))) # (\disp_reg[3]~input_o  & (!\disp_reg[2]~input_o )) ) ) ) # ( \banco_registradores|regs[31][2]~q  & ( !\banco_registradores|regs[27][2]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][2]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][2]~q )))) # (\disp_reg[3]~input_o  & (\disp_reg[2]~input_o )) ) ) ) # ( !\banco_registradores|regs[31][2]~q  & ( 
// !\banco_registradores|regs[27][2]~q  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[19][2]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[23][2]~q )))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[23][2]~q ),
	.datad(!\banco_registradores|regs[19][2]~q ),
	.datae(!\banco_registradores|regs[31][2]~q ),
	.dataf(!\banco_registradores|regs[27][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~324 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~324 .lut_mask = 64'h028A139B46CE57DF;
defparam \banco_registradores|rdisp[2]~324 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N54
cyclonev_lcell_comb \banco_registradores|rdisp[2]~323 (
// Equation(s):
// \banco_registradores|rdisp[2]~323_combout  = ( \banco_registradores|regs[18][2]~q  & ( \banco_registradores|regs[30][2]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o ) # ((\banco_registradores|regs[26][2]~q )))) # (\disp_reg[2]~input_o  & 
// (((\banco_registradores|regs[22][2]~q )) # (\disp_reg[3]~input_o ))) ) ) ) # ( !\banco_registradores|regs[18][2]~q  & ( \banco_registradores|regs[30][2]~q  & ( (!\disp_reg[2]~input_o  & (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][2]~q ))) # 
// (\disp_reg[2]~input_o  & (((\banco_registradores|regs[22][2]~q )) # (\disp_reg[3]~input_o ))) ) ) ) # ( \banco_registradores|regs[18][2]~q  & ( !\banco_registradores|regs[30][2]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o ) # 
// ((\banco_registradores|regs[26][2]~q )))) # (\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[22][2]~q )))) ) ) ) # ( !\banco_registradores|regs[18][2]~q  & ( !\banco_registradores|regs[30][2]~q  & ( (!\disp_reg[2]~input_o  & 
// (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][2]~q ))) # (\disp_reg[2]~input_o  & (!\disp_reg[3]~input_o  & ((\banco_registradores|regs[22][2]~q )))) ) ) )

	.dataa(!\disp_reg[2]~input_o ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[26][2]~q ),
	.datad(!\banco_registradores|regs[22][2]~q ),
	.datae(!\banco_registradores|regs[18][2]~q ),
	.dataf(!\banco_registradores|regs[30][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~323_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~323 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~323 .lut_mask = 64'h02468ACE13579BDF;
defparam \banco_registradores|rdisp[2]~323 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N51
cyclonev_lcell_comb \banco_registradores|rdisp[2]~321 (
// Equation(s):
// \banco_registradores|rdisp[2]~321_combout  = ( \banco_registradores|regs[24][2]~q  & ( \banco_registradores|regs[16][2]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][2]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[28][2]~q )))) ) ) ) # ( !\banco_registradores|regs[24][2]~q  & ( \banco_registradores|regs[16][2]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[20][2]~q ))) # (\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[28][2]~q  & \disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[24][2]~q  & ( !\banco_registradores|regs[16][2]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[20][2]~q  & ((\disp_reg[2]~input_o )))) # 
// (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][2]~q )))) ) ) ) # ( !\banco_registradores|regs[24][2]~q  & ( !\banco_registradores|regs[16][2]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[20][2]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[28][2]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[20][2]~q ),
	.datab(!\banco_registradores|regs[28][2]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[24][2]~q ),
	.dataf(!\banco_registradores|regs[16][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~321 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~321 .lut_mask = 64'h00530F53F053FF53;
defparam \banco_registradores|rdisp[2]~321 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \banco_registradores|rdisp[2]~322 (
// Equation(s):
// \banco_registradores|rdisp[2]~322_combout  = ( \banco_registradores|regs[21][2]~q  & ( \banco_registradores|regs[29][2]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[17][2]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[25][2]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[21][2]~q  & ( \banco_registradores|regs[29][2]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[17][2]~q ))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|regs[25][2]~q )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[21][2]~q  & ( !\banco_registradores|regs[29][2]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[17][2]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[25][2]~q )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[21][2]~q  & ( 
// !\banco_registradores|regs[29][2]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[17][2]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[25][2]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[25][2]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[17][2]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[21][2]~q ),
	.dataf(!\banco_registradores|regs[29][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~322 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~322 .lut_mask = 64'h0C443F440C773F77;
defparam \banco_registradores|rdisp[2]~322 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N39
cyclonev_lcell_comb \banco_registradores|rdisp[2]~325 (
// Equation(s):
// \banco_registradores|rdisp[2]~325_combout  = ( \banco_registradores|rdisp[2]~321_combout  & ( \banco_registradores|rdisp[2]~322_combout  & ( (!\disp_reg[1]~input_o ) # ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[2]~323_combout ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[2]~324_combout ))) ) ) ) # ( !\banco_registradores|rdisp[2]~321_combout  & ( \banco_registradores|rdisp[2]~322_combout  & ( (!\disp_reg[0]~input_o  & (((\banco_registradores|rdisp[2]~323_combout  & 
// \disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )) # (\banco_registradores|rdisp[2]~324_combout ))) ) ) ) # ( \banco_registradores|rdisp[2]~321_combout  & ( !\banco_registradores|rdisp[2]~322_combout  & ( 
// (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o ) # (\banco_registradores|rdisp[2]~323_combout )))) # (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[2]~324_combout  & ((\disp_reg[1]~input_o )))) ) ) ) # ( 
// !\banco_registradores|rdisp[2]~321_combout  & ( !\banco_registradores|rdisp[2]~322_combout  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[2]~323_combout ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|rdisp[2]~324_combout )))) ) ) )

	.dataa(!\banco_registradores|rdisp[2]~324_combout ),
	.datab(!\banco_registradores|rdisp[2]~323_combout ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|rdisp[2]~321_combout ),
	.dataf(!\banco_registradores|rdisp[2]~322_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~325 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~325 .lut_mask = 64'h0035F0350F35FF35;
defparam \banco_registradores|rdisp[2]~325 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N54
cyclonev_lcell_comb \banco_registradores|rdisp[2]~327 (
// Equation(s):
// \banco_registradores|rdisp[2]~327_combout  = ( \banco_registradores|regs[7][2]~q  & ( \banco_registradores|regs[4][2]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[5][2]~q )))) # (\disp_reg[1]~input_o  & 
// (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[6][2]~q ))) ) ) ) # ( !\banco_registradores|regs[7][2]~q  & ( \banco_registradores|regs[4][2]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[5][2]~q )))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][2]~q  & ((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[7][2]~q  & ( !\banco_registradores|regs[4][2]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[5][2]~q  & 
// \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[6][2]~q ))) ) ) ) # ( !\banco_registradores|regs[7][2]~q  & ( !\banco_registradores|regs[4][2]~q  & ( (!\disp_reg[1]~input_o  & 
// (((\banco_registradores|regs[5][2]~q  & \disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][2]~q  & ((!\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[6][2]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[5][2]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[7][2]~q ),
	.dataf(!\banco_registradores|regs[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~327_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~327 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~327 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \banco_registradores|rdisp[2]~327 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N57
cyclonev_lcell_comb \banco_registradores|rdisp[2]~328 (
// Equation(s):
// \banco_registradores|rdisp[2]~328_combout  = ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[2][2]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[3][2]~q )) ) ) # ( !\disp_reg[1]~input_o  & ( 
// (\banco_registradores|regs[1][2]~q  & \disp_reg[0]~input_o ) ) )

	.dataa(!\banco_registradores|regs[1][2]~q ),
	.datab(!\banco_registradores|regs[3][2]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[2][2]~q ),
	.datae(gnd),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~328 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~328 .lut_mask = 64'h0505050503F303F3;
defparam \banco_registradores|rdisp[2]~328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N33
cyclonev_lcell_comb \banco_registradores|rdisp[2]~326 (
// Equation(s):
// \banco_registradores|rdisp[2]~326_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[14][2]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[13][2]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[15][2]~q ))) ) ) ) # ( 
// !\disp_reg[0]~input_o  & ( \banco_registradores|regs[14][2]~q  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[12][2]~q ) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[14][2]~q  & ( (!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[13][2]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[15][2]~q ))) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[14][2]~q  & ( (\banco_registradores|regs[12][2]~q  & !\disp_reg[1]~input_o ) ) ) )

	.dataa(!\banco_registradores|regs[13][2]~q ),
	.datab(!\banco_registradores|regs[12][2]~q ),
	.datac(!\banco_registradores|regs[15][2]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~326 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~326 .lut_mask = 64'h3300550F33FF550F;
defparam \banco_registradores|rdisp[2]~326 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N51
cyclonev_lcell_comb \banco_registradores|rdisp[2]~329 (
// Equation(s):
// \banco_registradores|rdisp[2]~329_combout  = ( \banco_registradores|rdisp[2]~326_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & ((\banco_registradores|rdisp[2]~328_combout ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|rdisp[2]~327_combout )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )))) ) ) # ( !\banco_registradores|rdisp[2]~326_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o  & 
// ((\banco_registradores|rdisp[2]~328_combout ))) # (\disp_reg[2]~input_o  & (\banco_registradores|rdisp[2]~327_combout )))) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[2]~327_combout ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|rdisp[2]~328_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[2]~326_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~329 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~329 .lut_mask = 64'h02A202A207A707A7;
defparam \banco_registradores|rdisp[2]~329 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N24
cyclonev_lcell_comb \banco_registradores|rdisp[2]~320 (
// Equation(s):
// \banco_registradores|rdisp[2]~320_combout  = ( \banco_registradores|regs[11][2]~q  & ( \disp_reg[1]~input_o  & ( (\disp_reg[0]~input_o ) # (\banco_registradores|regs[10][2]~q ) ) ) ) # ( !\banco_registradores|regs[11][2]~q  & ( \disp_reg[1]~input_o  & ( 
// (\banco_registradores|regs[10][2]~q  & !\disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|regs[11][2]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[8][2]~q ))) # (\disp_reg[0]~input_o  & 
// (\banco_registradores|regs[9][2]~q )) ) ) ) # ( !\banco_registradores|regs[11][2]~q  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|regs[8][2]~q ))) # (\disp_reg[0]~input_o  & (\banco_registradores|regs[9][2]~q )) ) ) )

	.dataa(!\banco_registradores|regs[10][2]~q ),
	.datab(!\banco_registradores|regs[9][2]~q ),
	.datac(!\disp_reg[0]~input_o ),
	.datad(!\banco_registradores|regs[8][2]~q ),
	.datae(!\banco_registradores|regs[11][2]~q ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~320 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~320 .lut_mask = 64'h03F303F350505F5F;
defparam \banco_registradores|rdisp[2]~320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N12
cyclonev_lcell_comb \banco_registradores|rdisp[2]~330 (
// Equation(s):
// \banco_registradores|rdisp[2]~330_combout  = ( \banco_registradores|rdisp[2]~320_combout  & ( ((!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[2]~329_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[2]~325_combout ))) # 
// (\banco_registradores|rdisp[31]~1_combout ) ) ) # ( !\banco_registradores|rdisp[2]~320_combout  & ( (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[2]~329_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[2]~325_combout )) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[2]~325_combout ),
	.datad(!\banco_registradores|rdisp[2]~329_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[2]~320_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[2]~330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[2]~330 .extended_lut = "off";
defparam \banco_registradores|rdisp[2]~330 .lut_mask = 64'h03CF03CF57DF57DF;
defparam \banco_registradores|rdisp[2]~330 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N48
cyclonev_lcell_comb \banco_registradores|rdisp[1]~337 (
// Equation(s):
// \banco_registradores|rdisp[1]~337_combout  = ( \banco_registradores|regs[15][1]~q  & ( \banco_registradores|regs[13][1]~q  & ( ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[12][1]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[14][1]~q ))) # (\disp_reg[0]~input_o ) ) ) ) # ( !\banco_registradores|regs[15][1]~q  & ( \banco_registradores|regs[13][1]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[12][1]~q )))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|regs[14][1]~q  & ((!\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[15][1]~q  & ( !\banco_registradores|regs[13][1]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[12][1]~q  & 
// !\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o )) # (\banco_registradores|regs[14][1]~q ))) ) ) ) # ( !\banco_registradores|regs[15][1]~q  & ( !\banco_registradores|regs[13][1]~q  & ( (!\disp_reg[0]~input_o  & 
// ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[12][1]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[14][1]~q )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[14][1]~q ),
	.datac(!\banco_registradores|regs[12][1]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[15][1]~q ),
	.dataf(!\banco_registradores|regs[13][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~337 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~337 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \banco_registradores|rdisp[1]~337 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N33
cyclonev_lcell_comb \banco_registradores|rdisp[1]~338 (
// Equation(s):
// \banco_registradores|rdisp[1]~338_combout  = ( \banco_registradores|regs[6][1]~q  & ( \banco_registradores|regs[4][1]~q  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[5][1]~q ))) # (\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[7][1]~q ))) ) ) ) # ( !\banco_registradores|regs[6][1]~q  & ( \banco_registradores|regs[4][1]~q  & ( (!\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o )))) # (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[5][1]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[7][1]~q )))) ) ) ) # ( \banco_registradores|regs[6][1]~q  & ( !\banco_registradores|regs[4][1]~q  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )))) # 
// (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[5][1]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[7][1]~q )))) ) ) ) # ( !\banco_registradores|regs[6][1]~q  & ( !\banco_registradores|regs[4][1]~q  & ( 
// (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & ((\banco_registradores|regs[5][1]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[7][1]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[7][1]~q ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[5][1]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\banco_registradores|regs[6][1]~q ),
	.dataf(!\banco_registradores|regs[4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~338_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~338 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~338 .lut_mask = 64'h031103DDCF11CFDD;
defparam \banco_registradores|rdisp[1]~338 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N9
cyclonev_lcell_comb \banco_registradores|rdisp[1]~339 (
// Equation(s):
// \banco_registradores|rdisp[1]~339_combout  = ( \banco_registradores|regs[1][1]~q  & ( (!\disp_reg[1]~input_o  & (\disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][1]~q )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|regs[3][1]~q ))))) ) ) # ( !\banco_registradores|regs[1][1]~q  & ( (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|regs[2][1]~q )) # (\disp_reg[0]~input_o  & ((\banco_registradores|regs[3][1]~q ))))) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\disp_reg[0]~input_o ),
	.datac(!\banco_registradores|regs[2][1]~q ),
	.datad(!\banco_registradores|regs[3][1]~q ),
	.datae(gnd),
	.dataf(!\banco_registradores|regs[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~339 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~339 .lut_mask = 64'h0415041526372637;
defparam \banco_registradores|rdisp[1]~339 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N57
cyclonev_lcell_comb \banco_registradores|rdisp[1]~340 (
// Equation(s):
// \banco_registradores|rdisp[1]~340_combout  = ( \banco_registradores|rdisp[1]~338_combout  & ( \banco_registradores|rdisp[1]~339_combout  & ( (!\disp_reg[3]~input_o ) # ((\banco_registradores|rdisp[1]~337_combout  & \disp_reg[2]~input_o )) ) ) ) # ( 
// !\banco_registradores|rdisp[1]~338_combout  & ( \banco_registradores|rdisp[1]~339_combout  & ( (!\disp_reg[3]~input_o  & ((!\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[1]~337_combout  & \disp_reg[2]~input_o )) ) ) ) # ( 
// \banco_registradores|rdisp[1]~338_combout  & ( !\banco_registradores|rdisp[1]~339_combout  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o ) # (\banco_registradores|rdisp[1]~337_combout ))) ) ) ) # ( !\banco_registradores|rdisp[1]~338_combout  & ( 
// !\banco_registradores|rdisp[1]~339_combout  & ( (\disp_reg[3]~input_o  & (\banco_registradores|rdisp[1]~337_combout  & \disp_reg[2]~input_o )) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|rdisp[1]~337_combout ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(gnd),
	.datae(!\banco_registradores|rdisp[1]~338_combout ),
	.dataf(!\banco_registradores|rdisp[1]~339_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~340 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~340 .lut_mask = 64'h01010B0BA1A1ABAB;
defparam \banco_registradores|rdisp[1]~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N54
cyclonev_lcell_comb \banco_registradores|rdisp[1]~331 (
// Equation(s):
// \banco_registradores|rdisp[1]~331_combout  = ( \banco_registradores|regs[8][1]~q  & ( \banco_registradores|regs[10][1]~q  & ( (!\disp_reg[0]~input_o ) # ((!\disp_reg[1]~input_o  & (\banco_registradores|regs[9][1]~q )) # (\disp_reg[1]~input_o  & 
// ((\banco_registradores|regs[11][1]~q )))) ) ) ) # ( !\banco_registradores|regs[8][1]~q  & ( \banco_registradores|regs[10][1]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[9][1]~q  & ((\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o ) # (\banco_registradores|regs[11][1]~q )))) ) ) ) # ( \banco_registradores|regs[8][1]~q  & ( !\banco_registradores|regs[10][1]~q  & ( (!\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[9][1]~q ))) 
// # (\disp_reg[1]~input_o  & (((\banco_registradores|regs[11][1]~q  & \disp_reg[0]~input_o )))) ) ) ) # ( !\banco_registradores|regs[8][1]~q  & ( !\banco_registradores|regs[10][1]~q  & ( (\disp_reg[0]~input_o  & ((!\disp_reg[1]~input_o  & 
// (\banco_registradores|regs[9][1]~q )) # (\disp_reg[1]~input_o  & ((\banco_registradores|regs[11][1]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[9][1]~q ),
	.datab(!\disp_reg[1]~input_o ),
	.datac(!\banco_registradores|regs[11][1]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[8][1]~q ),
	.dataf(!\banco_registradores|regs[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~331_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~331 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~331 .lut_mask = 64'h0047CC473347FF47;
defparam \banco_registradores|rdisp[1]~331 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N57
cyclonev_lcell_comb \banco_registradores|rdisp[1]~332 (
// Equation(s):
// \banco_registradores|rdisp[1]~332_combout  = ( \banco_registradores|regs[16][1]~q  & ( \banco_registradores|regs[28][1]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[20][1]~q )))) # (\disp_reg[3]~input_o  & 
// (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[24][1]~q ))) ) ) ) # ( !\banco_registradores|regs[16][1]~q  & ( \banco_registradores|regs[28][1]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[20][1]~q  & \disp_reg[2]~input_o )))) # 
// (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[24][1]~q ))) ) ) ) # ( \banco_registradores|regs[16][1]~q  & ( !\banco_registradores|regs[28][1]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # 
// (\banco_registradores|regs[20][1]~q )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][1]~q  & ((!\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[16][1]~q  & ( !\banco_registradores|regs[28][1]~q  & ( (!\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[20][1]~q  & \disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[24][1]~q  & ((!\disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[24][1]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[20][1]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[16][1]~q ),
	.dataf(!\banco_registradores|regs[28][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~332 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~332 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \banco_registradores|rdisp[1]~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N39
cyclonev_lcell_comb \banco_registradores|rdisp[1]~333 (
// Equation(s):
// \banco_registradores|rdisp[1]~333_combout  = ( \banco_registradores|regs[25][1]~q  & ( \banco_registradores|regs[17][1]~q  & ( (!\disp_reg[2]~input_o ) # ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][1]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[29][1]~q )))) ) ) ) # ( !\banco_registradores|regs[25][1]~q  & ( \banco_registradores|regs[17][1]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o )) # (\banco_registradores|regs[21][1]~q ))) # (\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[29][1]~q  & \disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[25][1]~q  & ( !\banco_registradores|regs[17][1]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[21][1]~q  & ((\disp_reg[2]~input_o )))) # 
// (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[29][1]~q )))) ) ) ) # ( !\banco_registradores|regs[25][1]~q  & ( !\banco_registradores|regs[17][1]~q  & ( (\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[21][1]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[29][1]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[21][1]~q ),
	.datab(!\banco_registradores|regs[29][1]~q ),
	.datac(!\disp_reg[3]~input_o ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[25][1]~q ),
	.dataf(!\banco_registradores|regs[17][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~333 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~333 .lut_mask = 64'h00530F53F053FF53;
defparam \banco_registradores|rdisp[1]~333 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N6
cyclonev_lcell_comb \banco_registradores|rdisp[1]~335 (
// Equation(s):
// \banco_registradores|rdisp[1]~335_combout  = ( \disp_reg[3]~input_o  & ( \banco_registradores|regs[31][1]~q  & ( (\disp_reg[2]~input_o ) # (\banco_registradores|regs[27][1]~q ) ) ) ) # ( !\disp_reg[3]~input_o  & ( \banco_registradores|regs[31][1]~q  & ( 
// (!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][1]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][1]~q ))) ) ) ) # ( \disp_reg[3]~input_o  & ( !\banco_registradores|regs[31][1]~q  & ( (\banco_registradores|regs[27][1]~q  & 
// !\disp_reg[2]~input_o ) ) ) ) # ( !\disp_reg[3]~input_o  & ( !\banco_registradores|regs[31][1]~q  & ( (!\disp_reg[2]~input_o  & (\banco_registradores|regs[19][1]~q )) # (\disp_reg[2]~input_o  & ((\banco_registradores|regs[23][1]~q ))) ) ) )

	.dataa(!\banco_registradores|regs[27][1]~q ),
	.datab(!\banco_registradores|regs[19][1]~q ),
	.datac(!\banco_registradores|regs[23][1]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\banco_registradores|regs[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~335 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~335 .lut_mask = 64'h330F5500330F55FF;
defparam \banco_registradores|rdisp[1]~335 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N39
cyclonev_lcell_comb \banco_registradores|rdisp[1]~334 (
// Equation(s):
// \banco_registradores|rdisp[1]~334_combout  = ( \banco_registradores|regs[22][1]~q  & ( \banco_registradores|regs[30][1]~q  & ( ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][1]~q )) # (\disp_reg[3]~input_o  & 
// ((\banco_registradores|regs[26][1]~q )))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[22][1]~q  & ( \banco_registradores|regs[30][1]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][1]~q  & ((!\disp_reg[2]~input_o )))) # 
// (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o ) # (\banco_registradores|regs[26][1]~q )))) ) ) ) # ( \banco_registradores|regs[22][1]~q  & ( !\banco_registradores|regs[30][1]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # 
// (\banco_registradores|regs[18][1]~q ))) # (\disp_reg[3]~input_o  & (((\banco_registradores|regs[26][1]~q  & !\disp_reg[2]~input_o )))) ) ) ) # ( !\banco_registradores|regs[22][1]~q  & ( !\banco_registradores|regs[30][1]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & (\banco_registradores|regs[18][1]~q )) # (\disp_reg[3]~input_o  & ((\banco_registradores|regs[26][1]~q ))))) ) ) )

	.dataa(!\banco_registradores|regs[18][1]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[26][1]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[22][1]~q ),
	.dataf(!\banco_registradores|regs[30][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~334 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~334 .lut_mask = 64'h470047CC473347FF;
defparam \banco_registradores|rdisp[1]~334 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y12_N18
cyclonev_lcell_comb \banco_registradores|rdisp[1]~336 (
// Equation(s):
// \banco_registradores|rdisp[1]~336_combout  = ( \banco_registradores|rdisp[1]~335_combout  & ( \banco_registradores|rdisp[1]~334_combout  & ( ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[1]~332_combout )) # (\disp_reg[0]~input_o  & 
// ((\banco_registradores|rdisp[1]~333_combout )))) # (\disp_reg[1]~input_o ) ) ) ) # ( !\banco_registradores|rdisp[1]~335_combout  & ( \banco_registradores|rdisp[1]~334_combout  & ( (!\disp_reg[0]~input_o  & (((\disp_reg[1]~input_o )) # 
// (\banco_registradores|rdisp[1]~332_combout ))) # (\disp_reg[0]~input_o  & (((!\disp_reg[1]~input_o  & \banco_registradores|rdisp[1]~333_combout )))) ) ) ) # ( \banco_registradores|rdisp[1]~335_combout  & ( !\banco_registradores|rdisp[1]~334_combout  & ( 
// (!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[1]~332_combout  & (!\disp_reg[1]~input_o ))) # (\disp_reg[0]~input_o  & (((\banco_registradores|rdisp[1]~333_combout ) # (\disp_reg[1]~input_o )))) ) ) ) # ( !\banco_registradores|rdisp[1]~335_combout  
// & ( !\banco_registradores|rdisp[1]~334_combout  & ( (!\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o  & (\banco_registradores|rdisp[1]~332_combout )) # (\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[1]~333_combout ))))) ) ) )

	.dataa(!\disp_reg[0]~input_o ),
	.datab(!\banco_registradores|rdisp[1]~332_combout ),
	.datac(!\disp_reg[1]~input_o ),
	.datad(!\banco_registradores|rdisp[1]~333_combout ),
	.datae(!\banco_registradores|rdisp[1]~335_combout ),
	.dataf(!\banco_registradores|rdisp[1]~334_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~336 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~336 .lut_mask = 64'h207025752A7A2F7F;
defparam \banco_registradores|rdisp[1]~336 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N15
cyclonev_lcell_comb \banco_registradores|rdisp[1]~341 (
// Equation(s):
// \banco_registradores|rdisp[1]~341_combout  = ( \banco_registradores|rdisp[1]~336_combout  & ( (((\banco_registradores|rdisp[31]~1_combout  & \banco_registradores|rdisp[1]~331_combout )) # (\banco_registradores|rdisp[1]~340_combout )) # 
// (\disp_reg[4]~input_o ) ) ) # ( !\banco_registradores|rdisp[1]~336_combout  & ( (!\banco_registradores|rdisp[31]~1_combout  & (!\disp_reg[4]~input_o  & (\banco_registradores|rdisp[1]~340_combout ))) # (\banco_registradores|rdisp[31]~1_combout  & 
// (((!\disp_reg[4]~input_o  & \banco_registradores|rdisp[1]~340_combout )) # (\banco_registradores|rdisp[1]~331_combout ))) ) )

	.dataa(!\banco_registradores|rdisp[31]~1_combout ),
	.datab(!\disp_reg[4]~input_o ),
	.datac(!\banco_registradores|rdisp[1]~340_combout ),
	.datad(!\banco_registradores|rdisp[1]~331_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[1]~336_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[1]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[1]~341 .extended_lut = "off";
defparam \banco_registradores|rdisp[1]~341 .lut_mask = 64'h0C5D0C5D3F7F3F7F;
defparam \banco_registradores|rdisp[1]~341 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N45
cyclonev_lcell_comb \banco_registradores|rdisp[0]~344 (
// Equation(s):
// \banco_registradores|rdisp[0]~344_combout  = ( \banco_registradores|regs[29][0]~q  & ( \banco_registradores|regs[25][0]~q  & ( ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][0]~q ))) # (\disp_reg[2]~input_o  & 
// (\banco_registradores|regs[21][0]~q ))) # (\disp_reg[3]~input_o ) ) ) ) # ( !\banco_registradores|regs[29][0]~q  & ( \banco_registradores|regs[25][0]~q  & ( (!\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o ) # (\banco_registradores|regs[17][0]~q )))) # 
// (\disp_reg[2]~input_o  & (\banco_registradores|regs[21][0]~q  & ((!\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[29][0]~q  & ( !\banco_registradores|regs[25][0]~q  & ( (!\disp_reg[2]~input_o  & (((\banco_registradores|regs[17][0]~q  & 
// !\disp_reg[3]~input_o )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )) # (\banco_registradores|regs[21][0]~q ))) ) ) ) # ( !\banco_registradores|regs[29][0]~q  & ( !\banco_registradores|regs[25][0]~q  & ( (!\disp_reg[3]~input_o  & 
// ((!\disp_reg[2]~input_o  & ((\banco_registradores|regs[17][0]~q ))) # (\disp_reg[2]~input_o  & (\banco_registradores|regs[21][0]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[21][0]~q ),
	.datab(!\disp_reg[2]~input_o ),
	.datac(!\banco_registradores|regs[17][0]~q ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[29][0]~q ),
	.dataf(!\banco_registradores|regs[25][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~344 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~344 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \banco_registradores|rdisp[0]~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N33
cyclonev_lcell_comb \banco_registradores|rdisp[0]~346 (
// Equation(s):
// \banco_registradores|rdisp[0]~346_combout  = ( \banco_registradores|regs[23][0]~q  & ( \banco_registradores|regs[31][0]~q  & ( ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][0]~q ))) # (\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[27][0]~q ))) # (\disp_reg[2]~input_o ) ) ) ) # ( !\banco_registradores|regs[23][0]~q  & ( \banco_registradores|regs[31][0]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][0]~q ))) # 
// (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][0]~q )))) # (\disp_reg[2]~input_o  & (((\disp_reg[3]~input_o )))) ) ) ) # ( \banco_registradores|regs[23][0]~q  & ( !\banco_registradores|regs[31][0]~q  & ( (!\disp_reg[2]~input_o  & 
// ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][0]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][0]~q )))) # (\disp_reg[2]~input_o  & (((!\disp_reg[3]~input_o )))) ) ) ) # ( !\banco_registradores|regs[23][0]~q  & ( 
// !\banco_registradores|regs[31][0]~q  & ( (!\disp_reg[2]~input_o  & ((!\disp_reg[3]~input_o  & ((\banco_registradores|regs[19][0]~q ))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[27][0]~q )))) ) ) )

	.dataa(!\banco_registradores|regs[27][0]~q ),
	.datab(!\banco_registradores|regs[19][0]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\disp_reg[3]~input_o ),
	.datae(!\banco_registradores|regs[23][0]~q ),
	.dataf(!\banco_registradores|regs[31][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~346_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~346 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~346 .lut_mask = 64'h30503F50305F3F5F;
defparam \banco_registradores|rdisp[0]~346 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N0
cyclonev_lcell_comb \banco_registradores|rdisp[0]~343 (
// Equation(s):
// \banco_registradores|rdisp[0]~343_combout  = ( \banco_registradores|regs[24][0]~q  & ( \banco_registradores|regs[20][0]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[16][0]~q ))) # (\disp_reg[3]~input_o  & 
// (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][0]~q )))) ) ) ) # ( !\banco_registradores|regs[24][0]~q  & ( \banco_registradores|regs[20][0]~q  & ( (!\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[16][0]~q ))) 
// # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o  & \banco_registradores|regs[28][0]~q )))) ) ) ) # ( \banco_registradores|regs[24][0]~q  & ( !\banco_registradores|regs[20][0]~q  & ( (!\disp_reg[3]~input_o  & (\banco_registradores|regs[16][0]~q  & 
// (!\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[28][0]~q )))) ) ) ) # ( !\banco_registradores|regs[24][0]~q  & ( !\banco_registradores|regs[20][0]~q  & ( (!\disp_reg[3]~input_o  & 
// (\banco_registradores|regs[16][0]~q  & (!\disp_reg[2]~input_o ))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o  & \banco_registradores|regs[28][0]~q )))) ) ) )

	.dataa(!\disp_reg[3]~input_o ),
	.datab(!\banco_registradores|regs[16][0]~q ),
	.datac(!\disp_reg[2]~input_o ),
	.datad(!\banco_registradores|regs[28][0]~q ),
	.datae(!\banco_registradores|regs[24][0]~q ),
	.dataf(!\banco_registradores|regs[20][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~343 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~343 .lut_mask = 64'h202570752A2F7A7F;
defparam \banco_registradores|rdisp[0]~343 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N42
cyclonev_lcell_comb \banco_registradores|rdisp[0]~345 (
// Equation(s):
// \banco_registradores|rdisp[0]~345_combout  = ( \banco_registradores|regs[30][0]~q  & ( \banco_registradores|regs[18][0]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[22][0]~q )))) # (\disp_reg[3]~input_o  & 
// (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[26][0]~q ))) ) ) ) # ( !\banco_registradores|regs[30][0]~q  & ( \banco_registradores|regs[18][0]~q  & ( (!\disp_reg[3]~input_o  & (((!\disp_reg[2]~input_o ) # (\banco_registradores|regs[22][0]~q )))) 
// # (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][0]~q  & ((!\disp_reg[2]~input_o )))) ) ) ) # ( \banco_registradores|regs[30][0]~q  & ( !\banco_registradores|regs[18][0]~q  & ( (!\disp_reg[3]~input_o  & (((\banco_registradores|regs[22][0]~q  & 
// \disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (((\disp_reg[2]~input_o )) # (\banco_registradores|regs[26][0]~q ))) ) ) ) # ( !\banco_registradores|regs[30][0]~q  & ( !\banco_registradores|regs[18][0]~q  & ( (!\disp_reg[3]~input_o  & 
// (((\banco_registradores|regs[22][0]~q  & \disp_reg[2]~input_o )))) # (\disp_reg[3]~input_o  & (\banco_registradores|regs[26][0]~q  & ((!\disp_reg[2]~input_o )))) ) ) )

	.dataa(!\banco_registradores|regs[26][0]~q ),
	.datab(!\disp_reg[3]~input_o ),
	.datac(!\banco_registradores|regs[22][0]~q ),
	.datad(!\disp_reg[2]~input_o ),
	.datae(!\banco_registradores|regs[30][0]~q ),
	.dataf(!\banco_registradores|regs[18][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~345 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~345 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \banco_registradores|rdisp[0]~345 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N3
cyclonev_lcell_comb \banco_registradores|rdisp[0]~347 (
// Equation(s):
// \banco_registradores|rdisp[0]~347_combout  = ( \banco_registradores|rdisp[0]~345_combout  & ( \disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o ) # (\banco_registradores|rdisp[0]~346_combout ) ) ) ) # ( !\banco_registradores|rdisp[0]~345_combout  & ( 
// \disp_reg[1]~input_o  & ( (\banco_registradores|rdisp[0]~346_combout  & \disp_reg[0]~input_o ) ) ) ) # ( \banco_registradores|rdisp[0]~345_combout  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[0]~343_combout ))) # 
// (\disp_reg[0]~input_o  & (\banco_registradores|rdisp[0]~344_combout )) ) ) ) # ( !\banco_registradores|rdisp[0]~345_combout  & ( !\disp_reg[1]~input_o  & ( (!\disp_reg[0]~input_o  & ((\banco_registradores|rdisp[0]~343_combout ))) # (\disp_reg[0]~input_o  
// & (\banco_registradores|rdisp[0]~344_combout )) ) ) )

	.dataa(!\banco_registradores|rdisp[0]~344_combout ),
	.datab(!\banco_registradores|rdisp[0]~346_combout ),
	.datac(!\banco_registradores|rdisp[0]~343_combout ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|rdisp[0]~345_combout ),
	.dataf(!\disp_reg[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~347 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~347 .lut_mask = 64'h0F550F550033FF33;
defparam \banco_registradores|rdisp[0]~347 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N30
cyclonev_lcell_comb \banco_registradores|rdisp[0]~350 (
// Equation(s):
// \banco_registradores|rdisp[0]~350_combout  = ( \banco_registradores|regs[3][0]~q  & ( \banco_registradores|regs[2][0]~q  & ( ((\banco_registradores|regs[1][0]~q  & \disp_reg[0]~input_o )) # (\disp_reg[1]~input_o ) ) ) ) # ( 
// !\banco_registradores|regs[3][0]~q  & ( \banco_registradores|regs[2][0]~q  & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][0]~q  & \disp_reg[0]~input_o )) # (\disp_reg[1]~input_o  & ((!\disp_reg[0]~input_o ))) ) ) ) # ( 
// \banco_registradores|regs[3][0]~q  & ( !\banco_registradores|regs[2][0]~q  & ( (\disp_reg[0]~input_o  & ((\banco_registradores|regs[1][0]~q ) # (\disp_reg[1]~input_o ))) ) ) ) # ( !\banco_registradores|regs[3][0]~q  & ( !\banco_registradores|regs[2][0]~q  
// & ( (!\disp_reg[1]~input_o  & (\banco_registradores|regs[1][0]~q  & \disp_reg[0]~input_o )) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(gnd),
	.datac(!\banco_registradores|regs[1][0]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[3][0]~q ),
	.dataf(!\banco_registradores|regs[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~350_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~350 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~350 .lut_mask = 64'h000A005F550A555F;
defparam \banco_registradores|rdisp[0]~350 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N30
cyclonev_lcell_comb \banco_registradores|rdisp[0]~349 (
// Equation(s):
// \banco_registradores|rdisp[0]~349_combout  = ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[7][0]~q  & ( (\disp_reg[1]~input_o ) # (\banco_registradores|regs[5][0]~q ) ) ) ) # ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[7][0]~q  & ( 
// (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][0]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][0]~q )) ) ) ) # ( \disp_reg[0]~input_o  & ( !\banco_registradores|regs[7][0]~q  & ( (\banco_registradores|regs[5][0]~q  & 
// !\disp_reg[1]~input_o ) ) ) ) # ( !\disp_reg[0]~input_o  & ( !\banco_registradores|regs[7][0]~q  & ( (!\disp_reg[1]~input_o  & ((\banco_registradores|regs[4][0]~q ))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[6][0]~q )) ) ) )

	.dataa(!\banco_registradores|regs[6][0]~q ),
	.datab(!\banco_registradores|regs[4][0]~q ),
	.datac(!\banco_registradores|regs[5][0]~q ),
	.datad(!\disp_reg[1]~input_o ),
	.datae(!\disp_reg[0]~input_o ),
	.dataf(!\banco_registradores|regs[7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~349 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~349 .lut_mask = 64'h33550F0033550FFF;
defparam \banco_registradores|rdisp[0]~349 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N9
cyclonev_lcell_comb \banco_registradores|rdisp[0]~348 (
// Equation(s):
// \banco_registradores|rdisp[0]~348_combout  = ( \disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[15][0]~q  ) ) ) # ( !\disp_reg[1]~input_o  & ( \disp_reg[0]~input_o  & ( \banco_registradores|regs[13][0]~q  ) ) ) # ( 
// \disp_reg[1]~input_o  & ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[14][0]~q  ) ) ) # ( !\disp_reg[1]~input_o  & ( !\disp_reg[0]~input_o  & ( \banco_registradores|regs[12][0]~q  ) ) )

	.dataa(!\banco_registradores|regs[12][0]~q ),
	.datab(!\banco_registradores|regs[15][0]~q ),
	.datac(!\banco_registradores|regs[13][0]~q ),
	.datad(!\banco_registradores|regs[14][0]~q ),
	.datae(!\disp_reg[1]~input_o ),
	.dataf(!\disp_reg[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~348 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~348 .lut_mask = 64'h555500FF0F0F3333;
defparam \banco_registradores|rdisp[0]~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N33
cyclonev_lcell_comb \banco_registradores|rdisp[0]~351 (
// Equation(s):
// \banco_registradores|rdisp[0]~351_combout  = ( \disp_reg[3]~input_o  & ( \disp_reg[2]~input_o  & ( \banco_registradores|rdisp[0]~348_combout  ) ) ) # ( !\disp_reg[3]~input_o  & ( \disp_reg[2]~input_o  & ( \banco_registradores|rdisp[0]~349_combout  ) ) ) # 
// ( !\disp_reg[3]~input_o  & ( !\disp_reg[2]~input_o  & ( \banco_registradores|rdisp[0]~350_combout  ) ) )

	.dataa(!\banco_registradores|rdisp[0]~350_combout ),
	.datab(!\banco_registradores|rdisp[0]~349_combout ),
	.datac(gnd),
	.datad(!\banco_registradores|rdisp[0]~348_combout ),
	.datae(!\disp_reg[3]~input_o ),
	.dataf(!\disp_reg[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~351_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~351 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~351 .lut_mask = 64'h55550000333300FF;
defparam \banco_registradores|rdisp[0]~351 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N3
cyclonev_lcell_comb \banco_registradores|rdisp[0]~342 (
// Equation(s):
// \banco_registradores|rdisp[0]~342_combout  = ( \banco_registradores|regs[10][0]~q  & ( \banco_registradores|regs[9][0]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[8][0]~q )))) # (\disp_reg[1]~input_o  & 
// (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[11][0]~q ))) ) ) ) # ( !\banco_registradores|regs[10][0]~q  & ( \banco_registradores|regs[9][0]~q  & ( (!\disp_reg[1]~input_o  & (((\disp_reg[0]~input_o ) # (\banco_registradores|regs[8][0]~q )))) # 
// (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][0]~q  & ((\disp_reg[0]~input_o )))) ) ) ) # ( \banco_registradores|regs[10][0]~q  & ( !\banco_registradores|regs[9][0]~q  & ( (!\disp_reg[1]~input_o  & (((\banco_registradores|regs[8][0]~q  & 
// !\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (((!\disp_reg[0]~input_o )) # (\banco_registradores|regs[11][0]~q ))) ) ) ) # ( !\banco_registradores|regs[10][0]~q  & ( !\banco_registradores|regs[9][0]~q  & ( (!\disp_reg[1]~input_o  & 
// (((\banco_registradores|regs[8][0]~q  & !\disp_reg[0]~input_o )))) # (\disp_reg[1]~input_o  & (\banco_registradores|regs[11][0]~q  & ((\disp_reg[0]~input_o )))) ) ) )

	.dataa(!\disp_reg[1]~input_o ),
	.datab(!\banco_registradores|regs[11][0]~q ),
	.datac(!\banco_registradores|regs[8][0]~q ),
	.datad(!\disp_reg[0]~input_o ),
	.datae(!\banco_registradores|regs[10][0]~q ),
	.dataf(!\banco_registradores|regs[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~342_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~342 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~342 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \banco_registradores|rdisp[0]~342 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N27
cyclonev_lcell_comb \banco_registradores|rdisp[0]~352 (
// Equation(s):
// \banco_registradores|rdisp[0]~352_combout  = ( \banco_registradores|rdisp[0]~342_combout  & ( ((!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[0]~351_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[0]~347_combout ))) # 
// (\banco_registradores|rdisp[31]~1_combout ) ) ) # ( !\banco_registradores|rdisp[0]~342_combout  & ( (!\disp_reg[4]~input_o  & ((\banco_registradores|rdisp[0]~351_combout ))) # (\disp_reg[4]~input_o  & (\banco_registradores|rdisp[0]~347_combout )) ) )

	.dataa(!\disp_reg[4]~input_o ),
	.datab(!\banco_registradores|rdisp[31]~1_combout ),
	.datac(!\banco_registradores|rdisp[0]~347_combout ),
	.datad(!\banco_registradores|rdisp[0]~351_combout ),
	.datae(gnd),
	.dataf(!\banco_registradores|rdisp[0]~342_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\banco_registradores|rdisp[0]~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \banco_registradores|rdisp[0]~352 .extended_lut = "off";
defparam \banco_registradores|rdisp[0]~352 .lut_mask = 64'h05AF05AF37BF37BF;
defparam \banco_registradores|rdisp[0]~352 .shared_arith = "off";
// synopsys translate_on

endmodule
