# üñ•Ô∏è RISC-V Reference SoC Tapeout Program VSD
<div align="center">

[![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)](https://riscv.org/)
[![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)](https://vsdiat.vlsisystemdesign.com/)
![Participants](https://img.shields.io/badge/Participants-3500+-success?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge&logo=data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMjQiIGhlaWdodD0iMjQiIHZpZXdCb3g9IjAgMCAyNCAyNCIgZmlsbD0ibm9uZSIgeG1sbnM9Imh0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnIj4KPHJlY3Qgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRjk5MzMiLz4KPHJlY3QgeT0iOCIgd2lkdGg9IjI0IiBoZWlnaHQ9IjgiIGZpbGw9IiNGRkZGRkYiLz4KPHJlY3QgeT0iMTYiIHdpZHRoPSIyNCIgaGVpZ2h0PSI4IiBmaWxsPSIjMTM4ODA4Ii8+Cjwvc3ZnPgo=)

</div>


Welcome to my journey through the **SoC Tapeout Program VSD**!  
This repository documents my **week-by-week progress** with tasks inside each week.  

"In this program, we learn to design a System-on-Chip (SoC) from basic RTL to GDSII using open-source tools. Part of India‚Äôs largest collaborative RISC-V tapeout initiative, empowering 3500+ participants to build silicon and advance the nation‚Äôs semiconductor ecosystem

---

## üìÖ Week 0 ‚Äî Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**](Week0/README.md) | üõ†Ô∏è [Tools Installation](Week0/README.md) ‚Äî Installed **Iverilog**, **Yosys**, and **gtkWave** | ‚úÖ Done |



### üåü Key Learnings from Week 0
- Installed and verified **open-source EDA tools** successfully.  
- Learned about **basic environment setup** for RTL design and synthesis.  
- Prepared the system for upcoming **RTL ‚Üí GDSII flow experiments**.


---
## üìÖ Week 1 ‚Äî RTL Synthesis & Gate-Level Simulation (GLS)

| Task       | Description                                                                 | Status |
| ---------- | --------------------------------------------------------------------------- | ------ |
| [**Task 1**](Week1/README.md#-task-1--rtl-synthesis-mux-example) | üîß MUX synthesis in Yosys, Sky130 mapping, GLS netlist generation         | ‚úÖ Done |
| [**Task 2**](Week1/README.md#-task-2--constant-dff-mapping--gls) | üéØ Constant DFF mapping (`const4.v`, `const5.v`) + GLS validation          | ‚úÖ Done |
| [**Task 3**](Week1/README.md#-task-3--mux-using-for-generate) | üíª MUX using `for-generate`, RTL vs GLS verification                       | ‚úÖ Done |
| [**Task 4**](Week1/README.md#-task-4--demux-using-generate) | üíª DEMUX using `generate`, RTL vs GLS verification                         | ‚úÖ Done |
| [**Task 5**](Week1/README.md#-task-5--ripple-carry-adder-rca) | ‚ûï Ripple Carry Adder synthesis & GLS validation                           | ‚úÖ Done |




### üåü Key Learnings from Week 1

* Learned **Yosys synthesis flow**, RTL vs GLS verification, and scalable Verilog constructs.
* Synthesized arithmetic circuits and optimized designs using ABC and Icarus Verilog with GTKWave.
* [**Solved synthesis error:**](Week1/README.md#-task-3--mux-using-for-generate) Fixed latch mapping by instantiating a SkyWater primitive for simulation.
* [**Applied knowledge:**](Week1/project.md) designed a Verilog Moving Average Filter, synthesized with Yosys, and verified via GLS.
* [**Future work:**](Week1/project.md##-Future-Work) Extend filter designs to higher orders and implement real-time signal processing on FPGA.
---
## üìÖ Week 2 ‚Äî Fundamentals of SoC Design

| Task       | Description | Status |
| ---------- | ----------- | ------ |
| [**Task 1**](Week2/README.md#-fundamentals-of-system-on-chip-soc-design) | üìò Write-up on SoC fundamentals | ‚úÖ Done |
| [**Task 2**](Week2/README.md#-vsdbabysoc--a-tiny-but-powerful-risc-v-soc) | üìù VSDBabySoC  | ‚úÖ Done |
| [**Task 3**](Week2/README.md#-the-instruction-program-driving-babysoc) | üìä Understanding of  RVMYTH core  | ‚úÖ Done |
| [**Task 4**](Week2/README.md#-pre_synth_sim-waveform) | ‚úçÔ∏èPre synthesis Waveform  & explanations | ‚úÖ Done |



### üåü Key Learnings from Week 2  

* Gained conceptual understanding of **SoC fundamentals** (CPU, memory, interconnect, peripherals).  
* Learned how **BabySoC** simplifies SoC design concepts and verified its behavior using simulation + GTKWave.
* [**Future Work:**](Week2/README.md#-future-work) Add memory for instruction fetch and enable C programs to be compiled into hex for execution on BabySoC.  



---
## üìÖ Week 3 ‚Äî Advanced SoC Synthesis and Timing Analysis

| Task   | Description                                                                                                                    | Status    |
| ------ | ------------------------------------------------------------------------------------------------------------------------------ | --------- |
| [**Task&nbsp;1**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week3#%EF%B8%8F-gate-level-simulation-gls-of-babysoc-%EF%B8%8F) | ‚ö° Pre- and Post-Synthesis Simulation for BabySoC using **Sky130 PDK**; compared RTL vs gate-level waveforms                    | ‚úÖ Done    |
| [**Task&nbsp;2**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week3#%EF%B8%8F-timing-graphs-using-opensta) | üìù Short note on **Static Timing Analysis (STA)** and **OpenROAD** flow                                                        | ‚úÖ Done    |
| [**Task&nbsp;3**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week3#%EF%B8%8F-vsdbabysoc--basic-timing-analysis-with-opensta) | üìä Corner timing analysis with **Sky130 PDK corners** (TT, SS, FF); plotted WNS, TNS, worst slack, worst hold, and setup slack | ‚úÖ Done    |
| [**üí°&nbsp;Extra&nbsp;Mile**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week3/Project.md#%EF%B8%8F-yosys-synthesis-flow-using-ihp-sg13g2-pdk-%EF%B8%8F) | üîß Exploring BabySoC synthesis on [**IHP PDK**](https://github.com/IHP-GmbH/IHP-Open-PDK) as a preparatory step for future PDK adaptation | ‚úÖ&nbsp;Explored |

### üåü Key Learnings from Week 3

* Successfully verified **functional consistency** between RTL and gate-level netlists using **pre- and post-synthesis simulations**, ensuring correct BabySoC operation after technology mapping.
* Gained a practical understanding of **Static Timing Analysis (STA)** and the **OpenROAD flow**, including timing constraints, optimization, and automated ASIC design processes.
* Performed **corner timing analysis** across multiple PDK corners (TT, SS, FF), extracting and interpreting metrics like **WNS, TNS, worst slack, worst hold, and setup slack**, providing insights into timing robustness of the design.
---

## üìÖ Week 4 ‚Äî CMOS Power Supply & Device Variation Robustness

| Task                                                               | Description                                                                                        | Status |
| ------------------------------------------------------------------ | -------------------------------------------------------------------------------------------------- | ------ |
| [**Task&nbsp;1**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week4#-task-1--mosfet-behavior-the-current-voltage-chronicles)         | üîå Simulate NMOS device, sweep Vds for different Vgs, plot Id vs Vds                               | ‚úÖ Done |
| [**Task&nbsp;2**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week4#-task-2--threshold-voltage--velocity-saturation-the-speed-demons)  | üìà Sweep Vgs vs Id, extract threshold voltage Vt, observe velocity saturation                      | ‚úÖ Done |
| [**Task&nbsp;3**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week4#-task-3--the-vtc-quest-finding-the-perfect-balance-point) | üñ• Build CMOS inverter, sweep Vin, plot Vout vs Vin, identify switching threshold Vm               | ‚úÖ Done |
| [**Task&nbsp;4**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week4#-task-4--transient-response-when-time-becomes-critical)               | ‚è± Apply pulse input, extract rise/fall propagation delays                                          | ‚úÖ Done |
| [**Task&nbsp;5**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week4#%EF%B8%8F-task-5--noise-margins-the-robustness-test)                  | üõ° Determine VIL, VIH, VOL, VOH from VTC, compute noise margins (NML, NMH)                         | ‚úÖ Done |
| [**Task&nbsp;6**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week4#-task-6-cmos-power-supply--device-variation-robustness)         | ‚ö° Vary Vdd and transistor sizing, observe effect on VTC, switching point, noise margins, and delay | ‚úÖ Done |

---

### üåü Key Learnings from Week 4

* Explored **transistor-level behavior** under voltage and sizing variations.
* Observed **shifts in switching threshold (Vm)** and corresponding impact on **noise margins**.
* Quantified **rise/fall delays** and how supply variation affects propagation times.
* Understood **robust design principles** for CMOS inverters considering PVT variations.
* Gained insights into how **device physics translates into timing constraints**, relevant for **STA and critical path analysis**.

---

## üìÖ Week 5 ‚Äî OpenROAD Flow Setup & Floorplan + Placement

| Task                                                               | Description                                                                                        | Status |
| ------------------------------------------------------------------ | -------------------------------------------------------------------------------------------------- | ------ |
| [**Task&nbsp;1**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week5#-installation--execution-flow)         | üì• Clone OpenROAD repository, run setup script, and build tools locally                               | ‚úÖ Done |
| [**Task&nbsp;2**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week5#step-4%EF%B8%8F%E2%83%A3-verify-installation)  | ‚úÖ Verify installation using Yosys and OpenROAD command-line tools                      | ‚úÖ Done |
| [**Task&nbsp;3**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week5#step-5%EF%B8%8F%E2%83%A3-execute-floorplan--placement-%EF%B8%8F) | üìê Execute Floorplan and Placement stages (stop before routing)               | ‚úÖ Done |
| [**Task&nbsp;4**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week5#step-6%EF%B8%8F%E2%83%A3-visualize-results-in-gui-%EF%B8%8F)               | üëÅÔ∏è Launch GUI to visualize floorplan layout and placed standard cells                                          | ‚úÖ Done |

---

### üåü Key Learnings from Week 5

* Transitioned from **transistor-level SPICE** to **physical backend implementation** using OpenROAD.
* Understood how **floorplanning defines chip boundaries** and **placement optimizes cell arrangement**.
* Learned to use **open-source EDA tools** for RTL-to-GDSII automation flow.
* Recognized how **physical layout impacts timing** - connecting Week 4's delay analysis to real silicon.

---

## üìÖ Week 6 ‚Äî OpenLANE RTL-to-GDSII Flow & Timing Optimization

| Task                                                               | Description                                                                                        | Status |
| ------------------------------------------------------------------ | -------------------------------------------------------------------------------------------------- | ------ |
| [**Task&nbsp;1**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week6#-day-1--foundation-of-open-source-silicon)         | üèóÔ∏è OpenLANE workflow setup, Sky130 PDK fundamentals, and automated RTL-to-GDSII flow execution     | ‚úÖ Done |
| [**Task&nbsp;2**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week6#%EF%B8%8F-day-2--floorplanning-fundamentals)  | üìê Floorplan configuration, die/core planning, library cell placement strategies                   | ‚úÖ Done |
| [**Task&nbsp;3**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week6#-day-3--library-cell-design--characterization) | üé® Custom CMOS inverter design in Magic, SPICE extraction, timing characterization, and LEF generation | ‚úÖ Done |
| [**Task&nbsp;4**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week6#-day-4--custom-cell-integration--sta)               | ‚è±Ô∏è Custom cell integration, pre-layout STA, slack optimization, and Clock Tree Synthesis (CTS)      | ‚úÖ Done |
| [**Task&nbsp;5**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week6#-day-5--pdn-routing--gdsii-sign-off)                  | üõ£Ô∏è Power Distribution Network (PDN) generation, routing execution, and final GDSII sign-off         | ‚úÖ Done |
| [**üí°&nbsp;Extra&nbsp;Mile**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/README.md#day-3) | üî¨ Explored **PySpice** for circuit simulation & analysis; Created custom **TCL commands** for automated synthesis parameter sweeping in OpenLANE to find optimal poly strategies; Developed **TCL-based cell replacement script** with OpenROAD for targeted slack reduction through intelligent buffer/inverter sizing | ‚úÖ&nbsp;Explored |

---

### üåü Key Learnings from Week 6

* Mastered the complete **OpenLANE automated RTL-to-GDSII flow** from synthesis through final sign-off using Sky130 PDK.
* Designed and characterized a **custom CMOS inverter cell** - from transistor-level layout in Magic to timing analysis and LEF generation for integration.
* Performed **Static Timing Analysis (STA)** optimization, reducing slack violations through synthesis strategy tuning, cell sizing, and manual targeted cell replacement.
* Successfully executed **Clock Tree Synthesis (CTS)** and understood the critical impact of balanced clock distribution on setup/hold timing.
* Generated a **robust Power Distribution Network (PDN)** and completed **DRC-clean routing** with zero violations, producing a manufacturable GDSII layout.

---

## üìÖ Week 7 ‚Äî VSDBabySoc Physical Design & Post-Route Parasitic Extraction

| Task                                                               | Description                                                                                        | Status |
| ------------------------------------------------------------------ | -------------------------------------------------------------------------------------------------- | ------ |
| [**Task&nbsp;1**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week7#4%EF%B8%8F%E2%83%A3-synthesis)         | üîß OpenROAD-flow-scripts installation, VSDBabySoC file organization, and RTL synthesis with Yosys  | ‚úÖ Done |
| [**Task&nbsp;2**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week7#5%EF%B8%8F%E2%83%A3-floorplan)  | üìê Floorplan execution with macro placement for analog blocks (PLL & DAC)                          | ‚úÖ Done |
| [**Task&nbsp;3**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week7#6%EF%B8%8F%E2%83%A3-placement) | üìç Global and detailed placement with density heat map analysis and legalization                   | ‚úÖ Done |
| [**Task&nbsp;4**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week7#7%EF%B8%8F%E2%83%A3-clock-tree-synthesis-cts)               | ‚è∞ Clock Tree Synthesis achieving 0.65ns skew, timing closure (WNS=5.55ns), and power analysis      | ‚úÖ Done |
| [**Task&nbsp;5**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week7#8%EF%B8%8F%E2%83%A3-routing)                  | üõ£Ô∏è Global and detailed routing with zero DRC violations for clean layout                           | ‚úÖ Done |
| [**Task&nbsp;6**](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/tree/main/Week7#9%EF%B8%8F%E2%83%A3-post-route-spef-generation)                  | üìä Post-route SPEF (Standard Parasitic Exchange Format) generation for accurate timing sign-off     | ‚úÖ Done |

---

### üåü Key Learnings from Week 7

* Executed the **complete OpenROAD physical design flow** for VSDBabySoC RISC-V SoC from synthesis to final GDSII generation.
* Successfully integrated **analog macros (PLL & DAC)** with digital RISC-V core, fixing Liberty file power pin definitions for proper parsing.
* Achieved **timing closure** with positive slack (WNS = 5.55ns, TNS = 0.00ns) and minimized **clock skew to 0.65ns** through optimized Clock Tree Synthesis.
* Completed **DRC-clean routing** with zero violations and generated **post-route SPEF** for accurate parasitic extraction and timing sign-off.
* Understood the critical difference between **pre-route** (~30% timing error) and **post-route STA with SPEF** (<5% error) for silicon-accurate analysis.

---










## üôè Acknowledgment  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

I also acknowledge the support of **RISC-V International**, **India Semiconductor Mission (ISM)**, **VLSI Society of India (VSI)**, and [**Efabless**](https://github.com/efabless) for making this initiative possible.  

## üìà **Weekly Progress Tracker**

[![Week0](https://img.shields.io/badge/üì¶_Week_0-Tools_Setup-00C853?style=for-the-badge&logo=windows-terminal&logoColor=white)](Week0)
[![Week1](https://img.shields.io/badge/‚ö°_Week_1-RTL_GLS-00C853?style=for-the-badge&logo=altium-designer&logoColor=white)](Week1/README.md)
[![Week2](https://img.shields.io/badge/üîß_Week_2-SoC_VSDBaby-00C853?style=for-the-badge&logo=microchip&logoColor=white)](Week2/README.md)
[![Week3](https://img.shields.io/badge/‚è±Ô∏è_Week_3-SoC_STA-00C853?style=for-the-badge&logo=clockify&logoColor=white)](Week3/README.md)
[![Week4](https://img.shields.io/badge/üî¨_Week_4-CMOS_Spice-00C853?style=for-the-badge&logo=atom&logoColor=white)](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week4/README.md)
[![Week5](https://img.shields.io/badge/üõ£Ô∏è_Week_5-Open_ROAD-00C853?style=for-the-badge&logo=openstreetmap&logoColor=white)](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week5/README.md)
[![Week6](https://img.shields.io/badge/‚ö°_Week_6-OpenLANE_GDSII-00C853?style=for-the-badge&logo=chip&logoColor=white)](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/README.md)
[![Week7](https://img.shields.io/badge/üèóÔ∏è_Week_7-OpenROAD_SPEF-00C853?style=for-the-badge&logo=openaccess&logoColor=white)](https://github.com/irajPatel/irajPatel_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week7/README.MD)
![Week8](https://img.shields.io/badge/üîí_Week_8-Upcoming-6c757d?style=for-the-badge&logo=hourglass&logoColor=white)
![Week9](https://img.shields.io/badge/üîí_Week_9-Upcoming-6c757d?style=for-the-badge&logo=hourglass&logoColor=white)
![Week10](https://img.shields.io/badge/üîí_Week_10-Upcoming-6c757d?style=for-the-badge&logo=hourglass&logoColor=white)


**üîó Program Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)





---

